
*** Running vivado
    with args -log xdma_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xdma_0.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xdma_0.tcl -notrace
Command: synth_design -top xdma_0 -part xcku040-ffva1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2022.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1701313
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:45075]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:45076]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2495.508 ; gain = 22.875 ; free physical = 33240 ; free virtual = 81563
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xdma_0' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/synth/xdma_0.sv:71]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_core_top' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:60]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_rq_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_axis_rq_if.svh:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_rq_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_axis_rq_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_cc_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_axis_cc_if.svh:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_cc_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_axis_cc_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_rc_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_axis_rc_if.svh:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 75 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_rc_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_axis_rc_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_cq_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_axis_cq_if.svh:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 85 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_cq_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_axis_cq_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_misc_output_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_misc_output_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_misc_output_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_misc_output_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_misc_input_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_misc_input_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_misc_input_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_misc_input_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_gic_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_gic_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_gic_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_gic_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_fabric_output_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_fabric_output_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_fabric_output_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_fabric_output_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_fabric_input_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_fabric_input_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_fabric_input_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_fabric_input_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_4Bx2048_4Bwe_ram_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_4Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_4Bx2048_4Bwe_ram_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_4Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_16Bx2048_4Bwe_ram_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_16Bx2048_4Bwe_ram_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_16Bx2048_4Bwe_ram_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_16Bx2048_4Bwe_ram_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_2Bx2048_ram_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_2Bx2048_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_2Bx2048_ram_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_2Bx2048_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_8Bx2048_4Bwe_ram_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_8Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_8Bx2048_4Bwe_ram_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_8Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_dsc_in_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_dsc_in_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_dsc_in_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_dsc_in_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_dsc_out_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_dsc_out_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_dsc_out_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_dsc_out_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx2048_32Bwe_ram_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx2048_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx2048_32Bwe_ram_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx2048_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx1024_32Bwe_ram_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx1024_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx1024_32Bwe_ram_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx1024_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_12_GenericFIFOAsync' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_12_GenericFIFOAsync' (1#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:571]
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "rdreqRunBufAddrq_ff_reg" dissolved into registers
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "rdreqIdq_ff_reg" dissolved into registers
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_12_GenericFIFOAsync__parameterized0' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_12_GenericFIFOAsync__parameterized0' (6#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_12_GenericFIFOHead' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_12_GenericFIFOHead' (7#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_12_GenericFIFO' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_12_GenericFIFO' (8#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "brespLastq_ff_reg" dissolved into registers
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_12_GenericFIFOAsync__parameterized1' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_12_GenericFIFOAsync__parameterized1' (10#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_12_GenericFIFOHead__parameterized0' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_12_GenericFIFOHead__parameterized0' (10#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_12_GenericFIFO__parameterized0' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_12_GenericFIFO__parameterized0' (10#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (11#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (11#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_12_GenericFIFOHead__parameterized1' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_12_GenericFIFOHead__parameterized1' (11#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_12_GenericFIFOHead__parameterized2' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_12_GenericFIFOHead__parameterized2' (12#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_12_GenericFIFOHead__parameterized3' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_12_GenericFIFOHead__parameterized3' (12#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_12_GenericFIFO__parameterized1' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_12_GenericFIFO__parameterized1' (26#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_12_GenericFIFO__parameterized2' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_12_GenericFIFO__parameterized2' (26#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_12_GenericFIFOHead2' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:927]
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "MemArray_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_12_GenericFIFOHead2' (27#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:927]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_12_GenericFIFO__parameterized3' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_12_GenericFIFO__parameterized3' (33#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_12_GenericFIFO__parameterized4' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_12_GenericFIFO__parameterized4' (33#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (38#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:492]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (44#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (45#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:492]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (46#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (46#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:492]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (46#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (46#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tuser_1' has an internal driver [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4945]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tuser_2' has an internal driver [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4946]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tuser_3' has an internal driver [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4947]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tkeep_1' has an internal driver [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4948]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tkeep_2' has an internal driver [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4949]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tkeep_3' has an internal driver [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4950]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie3_ip' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/synth/xdma_0_pcie3_ip.vhd:208]
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter USER_CLK_FREQ bound to: 2 - type: integer 
	Parameter CORE_CLK_FREQ bound to: 2 - type: integer 
	Parameter PLL_TYPE bound to: 2 - type: integer 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter KEEP_WIDTH bound to: 2 - type: integer 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 20'b00100000000000000000 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 12'b001100000000 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF4_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF5_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 8'b00001001 
	Parameter PF0_BAR0_CONTROL bound to: 4'b0100 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF0_BAR1_CONTROL bound to: 4'b0000 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF0_BAR2_CONTROL bound to: 4'b0000 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF0_BAR3_CONTROL bound to: 4'b0000 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF0_BAR4_CONTROL bound to: 4'b0000 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF0_BAR5_CONTROL bound to: 4'b0000 
	Parameter PF0_CAPABILITY_POINTER bound to: 8'b10000000 
	Parameter PF0_CLASS_CODE bound to: 24'b000001110000000000000001 
	Parameter PF0_VENDOR_ID bound to: 16'b0001000011101110 
	Parameter PF0_DEVICE_ID bound to: 16'b1000000000110001 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 4'b0000 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 4'b0010 
	Parameter PF0_DPA_CAP_NEXTPTR bound to: 12'b001100000000 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 8'b00000000 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 8'b00000000 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 8'b00000000 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 8'b00000000 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 8'b00000000 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 8'b00000000 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 8'b00000000 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 8'b00000000 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 8'b00000000 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 8'b00000000 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 8'b00000000 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 8'b00000000 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 8'b00000000 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 8'b00000000 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 8'b00000000 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 8'b00000000 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 12'b001100000000 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_INTERRUPT_PIN bound to: 4'b0001 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 12'b001100000000 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 8'b11000000 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 32'b00000000000000001000111111100000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 32'b00000000000000001000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 12'b000000011111 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 1 - type: integer 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 8'b10110000 
	Parameter PF0_PB_CAP_NEXTPTR bound to: 12'b001001110100 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 8'b10010000 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_RBAR_CAP_NEXTPTR bound to: 12'b001100000000 
	Parameter PF0_RBAR_CAP_SIZE0 bound to: 20'b00000000000000000000 
	Parameter PF0_RBAR_CAP_SIZE1 bound to: 20'b00000000000000000000 
	Parameter PF0_RBAR_CAP_SIZE2 bound to: 20'b00000000000000000000 
	Parameter PF1_RBAR_CAP_SIZE0 bound to: 20'b00000000000000000000 
	Parameter PF1_RBAR_CAP_SIZE1 bound to: 20'b00000000000000000000 
	Parameter PF1_RBAR_CAP_SIZE2 bound to: 20'b00000000000000000000 
	Parameter PF0_REVISION_ID bound to: 8'b00000000 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 4'b0000 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 4'b0000 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 4'b0000 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 4'b0000 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 4'b0000 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 4'b0000 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 12'b001100000000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_VER bound to: 4'b0000 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF0_SUBSYSTEM_VENDOR_ID bound to: 16'b0001000011101110 
	Parameter PF0_SUBSYSTEM_ID bound to: 16'b0000000000000111 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 12'b001100000000 
	Parameter VF0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF4_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF5_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 4'b0010 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 4'b0010 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 12'b000000000000 
	Parameter PF0_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 4'b0000 
	Parameter PF1_TPHR_CAP_ST_TABLE_LOC bound to: 4'b0000 
	Parameter PF1_TPHR_CAP_ST_TABLE_SIZE bound to: 12'b000000000000 
	Parameter PF1_TPHR_CAP_VER bound to: 4'b0001 
	Parameter VF0_TPHR_CAP_ST_MODE_SEL bound to: 4'b0000 
	Parameter VF0_TPHR_CAP_ST_TABLE_LOC bound to: 4'b0000 
	Parameter VF0_TPHR_CAP_ST_TABLE_SIZE bound to: 12'b000000000000 
	Parameter VF0_TPHR_CAP_VER bound to: 4'b0001 
	Parameter VF1_TPHR_CAP_ST_MODE_SEL bound to: 4'b0000 
	Parameter VF1_TPHR_CAP_ST_TABLE_LOC bound to: 4'b0000 
	Parameter VF1_TPHR_CAP_ST_TABLE_SIZE bound to: 12'b000000000000 
	Parameter VF1_TPHR_CAP_VER bound to: 4'b0001 
	Parameter VF2_TPHR_CAP_ST_MODE_SEL bound to: 4'b0000 
	Parameter VF2_TPHR_CAP_ST_TABLE_LOC bound to: 4'b0000 
	Parameter VF2_TPHR_CAP_ST_TABLE_SIZE bound to: 12'b000000000000 
	Parameter VF2_TPHR_CAP_VER bound to: 4'b0001 
	Parameter VF3_TPHR_CAP_ST_MODE_SEL bound to: 4'b0000 
	Parameter VF3_TPHR_CAP_ST_TABLE_LOC bound to: 4'b0000 
	Parameter VF3_TPHR_CAP_ST_TABLE_SIZE bound to: 12'b000000000000 
	Parameter VF3_TPHR_CAP_VER bound to: 4'b0001 
	Parameter VF4_TPHR_CAP_ST_MODE_SEL bound to: 4'b0000 
	Parameter VF4_TPHR_CAP_ST_TABLE_LOC bound to: 4'b0000 
	Parameter VF4_TPHR_CAP_ST_TABLE_SIZE bound to: 12'b000000000000 
	Parameter VF4_TPHR_CAP_VER bound to: 4'b0001 
	Parameter VF5_TPHR_CAP_ST_MODE_SEL bound to: 4'b0000 
	Parameter VF5_TPHR_CAP_ST_TABLE_LOC bound to: 4'b0000 
	Parameter VF5_TPHR_CAP_ST_TABLE_SIZE bound to: 12'b000000000000 
	Parameter VF5_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter PF1_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF1_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF1_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF1_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF2_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF2_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF3_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF3_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF4_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF4_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF5_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF5_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter MCAP_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter SPARE_WORD1 bound to: 32'b00000000000000000000000000000000 
	Parameter PF1_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF1_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF1_BAR0_CONTROL bound to: 4'b0000 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF1_BAR1_CONTROL bound to: 4'b0000 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF1_BAR2_CONTROL bound to: 4'b0000 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF1_BAR3_CONTROL bound to: 4'b0000 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF1_BAR4_CONTROL bound to: 4'b0000 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF1_BAR5_CONTROL bound to: 4'b0000 
	Parameter PF1_CAPABILITY_POINTER bound to: 8'b10000000 
	Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF1_DEVICE_ID bound to: 16'b1000000000010001 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 4'b0010 
	Parameter PF1_DPA_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_INTERRUPT_PIN bound to: 4'b0000 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 32'b00000000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 32'b00000000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 12'b000000000000 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF1_PB_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF1_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF1_RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_REVISION_ID bound to: 8'b00000000 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 4'b0000 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 4'b0000 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 4'b0000 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 4'b0000 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 4'b0000 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 8'b00000000 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 4'b0000 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_VER bound to: 4'b0000 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000001 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF1_SUBSYSTEM_ID bound to: 16'b0000000000000111 
	Parameter PF1_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter en_msi_per_vec_masking bound to: FALSE - type: string 
	Parameter SRIOV_CAP_ENABLE bound to: FALSE - type: string 
	Parameter TL_CREDITS_CD bound to: 12'b000000000000 
	Parameter TL_CREDITS_CH bound to: 8'b00000000 
	Parameter TL_CREDITS_NPD bound to: 12'b000000101000 
	Parameter TL_CREDITS_NPH bound to: 8'b00100000 
	Parameter TL_CREDITS_PD bound to: 12'b000110011000 
	Parameter TL_CREDITS_PH bound to: 8'b00100000 
	Parameter TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter ACS_EXT_CAP_ENABLE bound to: FALSE - type: string 
	Parameter ACS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter TL_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 4'b0000 
	Parameter VF0_CAPABILITY_POINTER bound to: 8'b10000000 
	Parameter VF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_PBA_OFFSET bound to: 32'b00000000000000000000000000000000 
	Parameter VF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_TABLE_OFFSET bound to: 32'b00000000000000000000000000000000 
	Parameter VF0_MSIX_CAP_TABLE_SIZE bound to: 12'b000000000000 
	Parameter VF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF0_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_PBA_OFFSET bound to: 32'b00000000000000000000000000000000 
	Parameter VF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_TABLE_OFFSET bound to: 32'b00000000000000000000000000000000 
	Parameter VF1_MSIX_CAP_TABLE_SIZE bound to: 12'b000000000000 
	Parameter VF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF1_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_PBA_OFFSET bound to: 32'b00000000000000000000000000000000 
	Parameter VF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_TABLE_OFFSET bound to: 32'b00000000000000000000000000000000 
	Parameter VF2_MSIX_CAP_TABLE_SIZE bound to: 12'b000000000000 
	Parameter VF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF2_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_PBA_OFFSET bound to: 32'b00000000000000000000000000000000 
	Parameter VF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_TABLE_OFFSET bound to: 32'b00000000000000000000000000000000 
	Parameter VF3_MSIX_CAP_TABLE_SIZE bound to: 12'b000000000000 
	Parameter VF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF3_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF4_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_PBA_OFFSET bound to: 32'b00000000000000000000000000000000 
	Parameter VF4_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_TABLE_OFFSET bound to: 32'b00000000000000000000000000000000 
	Parameter VF4_MSIX_CAP_TABLE_SIZE bound to: 12'b000000000000 
	Parameter VF4_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF4_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF5_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_PBA_OFFSET bound to: 32'b00000000000000000000000000000000 
	Parameter VF5_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_TABLE_OFFSET bound to: 32'b00000000000000000000000000000000 
	Parameter VF5_MSIX_CAP_TABLE_SIZE bound to: 12'b000000000000 
	Parameter VF5_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF5_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter COMPLETION_SPACE bound to: 16KB - type: string 
	Parameter gen_x0y0_xdc bound to: 1 - type: integer 
	Parameter gen_x0y1_xdc bound to: 0 - type: integer 
	Parameter gen_x0y2_xdc bound to: 0 - type: integer 
	Parameter gen_x0y3_xdc bound to: 0 - type: integer 
	Parameter gen_x0y4_xdc bound to: 0 - type: integer 
	Parameter gen_x0y5_xdc bound to: 0 - type: integer 
	Parameter xlnx_ref_board bound to: 0 - type: integer 
	Parameter pcie_blk_locn bound to: 0 - type: integer 
	Parameter PIPE_SIM bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter PCIE_USE_MODE bound to: 2.0 - type: string 
	Parameter PCIE_FAST_CONFIG bound to: NONE - type: string 
	Parameter EXT_STARTUP_PRIMITIVE bound to: FALSE - type: string 
	Parameter PL_INTERFACE bound to: FALSE - type: string 
	Parameter PCIE_CONFIGURATION bound to: FALSE - type: string 
	Parameter CFG_STATUS_IF bound to: TRUE - type: string 
	Parameter GT_TX_PD bound to: FALSE - type: string 
	Parameter TX_FC_IF bound to: TRUE - type: string 
	Parameter CFG_EXT_IF bound to: FALSE - type: string 
	Parameter CFG_FC_IF bound to: TRUE - type: string 
	Parameter PER_FUNC_STATUS_IF bound to: TRUE - type: string 
	Parameter CFG_MGMT_IF bound to: TRUE - type: string 
	Parameter RCV_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_TX_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_CTL_IF bound to: TRUE - type: string 
	Parameter MSI_EN bound to: TRUE - type: string 
	Parameter MSIX_EN bound to: TRUE - type: string 
	Parameter PCIE3_DRP bound to: FALSE - type: string 
	Parameter DIS_GT_WIZARD bound to: FALSE - type: string 
	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
	Parameter SHARED_LOGIC bound to: 1 - type: integer 
	Parameter DEDICATE_PERST bound to: FALSE - type: string 
	Parameter SYS_RESET_POLARITY bound to: 0 - type: integer 
	Parameter MCAP_ENABLEMENT bound to: NONE - type: string 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 32'b00000000000000000000000000000000 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter EN_GT_SELECTION bound to: FALSE - type: string 
	Parameter SELECT_QUAD bound to: GTH_Quad_225 - type: string 
	Parameter silicon_revision bound to: Production - type: string 
	Parameter DEV_PORT_TYPE bound to: 0 - type: integer 
	Parameter RX_DETECT bound to: 0 - type: integer 
	Parameter ENABLE_IBERT bound to: FALSE - type: string 
	Parameter DBG_DESCRAMBLE_EN bound to: FALSE - type: string 
	Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string 
	Parameter ENABLE_LTSSM_DBG bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_PARITY_CHK bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_PARITY_CHK bound to: FALSE - type: string 
	Parameter ENABLE_AUTO_RXEQ bound to: FALSE - type: string 
	Parameter GTWIZ_IN_CORE bound to: 1 - type: integer 
	Parameter INS_LOSS_PROFILE bound to: Add-in_Card - type: string 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter BMD_PIO_MODE bound to: FALSE - type: string 
	Parameter MULT_PF_DES bound to: TRUE - type: string 
	Parameter ENABLE_GT_V1_5 bound to: FALSE - type: string 
	Parameter EXT_XVC_VSEC_ENABLE bound to: FALSE - type: string 
	Parameter GT_DRP_CLK_SRC bound to: 0 - type: integer 
	Parameter FREE_RUN_FREQ bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xdma_0_pcie3_ip_pcie3_uscale_core_top' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v:61' bound to instance 'U0' of component 'xdma_0_pcie3_ip_pcie3_uscale_core_top' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/synth/xdma_0_pcie3_ip.vhd:1217]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pcie3_uscale_core_top' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v:61]
INFO: [Synth 8-251] Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 3 [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v:1744]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_phy_wrapper' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v:132]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_phy_txeq' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v:72]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_phy_sync' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_phy_sync_cell' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_phy_sync_cell' (48#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_phy_sync' (49#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_phy_sync__parameterized0' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_phy_sync__parameterized0' (49#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_phy_sync__parameterized1' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_phy_sync__parameterized1' (49#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-226] default block is never used [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v:291]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_phy_txeq' (50#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v:72]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_phy_rxeq' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v:70]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_phy_sync__parameterized2' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_phy_sync__parameterized2' (50#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-226] default block is never used [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v:229]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_phy_rxeq' (51#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v:70]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_gtwizard_top' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_gt' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.v:62]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_gt_gtwizard_top' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt_gtwizard_top.v:175]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_gt_gtwizard_gthe3' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:143]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_gt_gthe3_common_wrapper' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt_gthe3_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_10_gthe3_common' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v:55]
INFO: [Synth 8-6157] synthesizing module 'GTHE3_COMMON' [/media/data_hdd/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:30817]
INFO: [Synth 8-6155] done synthesizing module 'GTHE3_COMMON' (52#1) [/media/data_hdd/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:30817]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_10_gthe3_common' (53#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v:55]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_gt_gthe3_common_wrapper' (54#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt_gthe3_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_gt_gthe3_channel_wrapper' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_10_gthe3_channel' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe3_channel.v:55]
INFO: [Synth 8-6157] synthesizing module 'GTHE3_CHANNEL' [/media/data_hdd/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:29765]
INFO: [Synth 8-6155] done synthesizing module 'GTHE3_CHANNEL' (55#1) [/media/data_hdd/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:29765]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_10_gthe3_channel' (56#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe3_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_gt_gthe3_channel_wrapper' (57#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v:56]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_gt_gtwizard_gthe3' (58#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:143]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_gt_gtwizard_top' (59#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt_gtwizard_top.v:175]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_gt' (60#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.v:62]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_gtwizard_top' (61#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_phy_clk' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v:71]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/media/data_hdd/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1259]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (62#1) [/media/data_hdd/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1259]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_phy_clk' (63#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v:71]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_phy_rst' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v:67]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_phy_sync__parameterized3' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_phy_sync_cell__parameterized0' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_phy_sync_cell__parameterized0' (63#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_phy_sync__parameterized3' (63#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-226] default block is never used [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v:318]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_phy_rst' (64#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v:67]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_phy_wrapper' (65#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v:132]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pcie3_uscale_top' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v:60]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_init_ctrl' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v:149]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_init_ctrl' (66#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v:58]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_tph_tbl' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v:60]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2' [/media/data_hdd/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:99110]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2' (67#1) [/media/data_hdd/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:99110]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_tph_tbl' (68#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v:60]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pipe_pipeline' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v:60]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pipe_misc' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v:61]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pipe_misc' (69#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v:61]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pipe_lane' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v:61]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pipe_lane' (70#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v:61]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pipe_pipeline' (71#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v:60]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pcie3_uscale_wrapper' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v:60]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_bram' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v:60]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_bram_rep' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v:60]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_bram_rep_8k' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v:60]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2__parameterized0' [/media/data_hdd/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:99110]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2__parameterized0' (71#1) [/media/data_hdd/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:99110]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_bram_rep_8k' (72#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v:60]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_bram_rep' (73#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v:60]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_bram_req' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v:60]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_bram_req_8k' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v:60]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E2' [/media/data_hdd/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:97966]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E2' (74#1) [/media/data_hdd/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:97966]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_bram_req_8k' (75#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v:60]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_bram_req' (76#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v:60]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E2__parameterized0' (76#1) [/media/data_hdd/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:97966]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_bram_16k' (77#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v:60]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_bram_cpl' (78#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v:60]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_bram' (79#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v:60]
INFO: [Synth 8-6155] done synthesizing module 'PCIE_3_1' (80#1) [/media/data_hdd/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:82264]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pcie3_uscale_wrapper' (81#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v:60]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie3_ip' (87#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/synth/xdma_0_pcie3_ip.vhd:208]
WARNING: [Synth 8-7071] port 'cfg_vf_status' of module 'xdma_0_pcie3_ip' is unconnected for instance 'pcie3_ip_i' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4971]
WARNING: [Synth 8-7071] port 'cfg_vf_power_state' of module 'xdma_0_pcie3_ip' is unconnected for instance 'pcie3_ip_i' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4971]
WARNING: [Synth 8-7071] port 'cfg_tph_requester_enable' of module 'xdma_0_pcie3_ip' is unconnected for instance 'pcie3_ip_i' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4971]
WARNING: [Synth 8-7071] port 'cfg_tph_st_mode' of module 'xdma_0_pcie3_ip' is unconnected for instance 'pcie3_ip_i' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4971]
WARNING: [Synth 8-7071] port 'cfg_vf_tph_requester_enable' of module 'xdma_0_pcie3_ip' is unconnected for instance 'pcie3_ip_i' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4971]
WARNING: [Synth 8-7071] port 'cfg_vf_tph_st_mode' of module 'xdma_0_pcie3_ip' is unconnected for instance 'pcie3_ip_i' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4971]
WARNING: [Synth 8-7071] port 'cfg_flr_in_process' of module 'xdma_0_pcie3_ip' is unconnected for instance 'pcie3_ip_i' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4971]
WARNING: [Synth 8-7071] port 'cfg_vf_flr_in_process' of module 'xdma_0_pcie3_ip' is unconnected for instance 'pcie3_ip_i' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4971]
WARNING: [Synth 8-7071] port 'cfg_interrupt_msi_vf_enable' of module 'xdma_0_pcie3_ip' is unconnected for instance 'pcie3_ip_i' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4971]
WARNING: [Synth 8-7023] instance 'pcie3_ip_i' of module 'xdma_0_pcie3_ip' has 147 connections declared, but only 138 given [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4971]
WARNING: [Synth 8-7071] port 'pipe_tx0_rcvr_det' of module 'xdma_0_core_top' is unconnected for instance 'inst' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/synth/xdma_0.sv:580]
WARNING: [Synth 8-7071] port 'pipe_clk' of module 'xdma_0_core_top' is unconnected for instance 'inst' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/synth/xdma_0.sv:580]
WARNING: [Synth 8-7071] port 'sys_clk_bufg' of module 'xdma_0_core_top' is unconnected for instance 'inst' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/synth/xdma_0.sv:580]
WARNING: [Synth 8-7071] port 'pipe_tx0_powerdown' of module 'xdma_0_core_top' is unconnected for instance 'inst' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/synth/xdma_0.sv:580]
WARNING: [Synth 8-7071] port 'cfg_fc_vc_sel' of module 'xdma_0_core_top' is unconnected for instance 'inst' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/synth/xdma_0.sv:580]
WARNING: [Synth 8-7023] instance 'inst' of module 'xdma_0_core_top' has 1299 connections declared, but only 1294 given [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/synth/xdma_0.sv:580]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2878.500 ; gain = 405.867 ; free physical = 31952 ; free virtual = 80284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2884.438 ; gain = 411.805 ; free physical = 32273 ; free virtual = 80632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2884.438 ; gain = 411.805 ; free physical = 32273 ; free virtual = 80632
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2890.375 ; gain = 0.000 ; free physical = 32025 ; free virtual = 80387
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/synth/xdma_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/synth/xdma_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc] for cell 'inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc] for cell 'inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xdma_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xdma_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'inst/pcie3_ip_i/U0'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'inst/pcie3_ip_i/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xdma_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xdma_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/source/xdma_0_pcie3_us_ip.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/source/xdma_0_pcie3_us_ip.xdc] for cell 'inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xdma_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xdma_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xdma_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xdma_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xdma_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xdma_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xdma_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xdma_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xdma_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 21 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3048.094 ; gain = 0.000 ; free physical = 33334 ; free virtual = 81698
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3051.062 ; gain = 2.969 ; free physical = 33323 ; free virtual = 81687
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 3051.062 ; gain = 578.430 ; free physical = 32791 ; free virtual = 81158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 3051.062 ; gain = 578.430 ; free physical = 32790 ; free virtual = 81158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_gt_top_i/\gt_wizard.gtwizard_top_i /xdma_0_pcie3_ip_gt_i/inst. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xdma_0_synth_1/dont_touch.xdc, line 22).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie3_ip_i/U0. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xdma_0_synth_1/dont_touch.xdc, line 25).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xdma_0_synth_1/dont_touch.xdc, line 35).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie3_ip_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_gt_top_i/\gt_wizard.gtwizard_top_i /xdma_0_pcie3_ip_gt_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie3_ip_i/U0/user_lnk_up_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie3_ip_i/U0/user_reset_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/MASTER_READ_BRAM/\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\mas_bridge_ram_write_512.MASTER_WRITE_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 3051.062 ; gain = 578.430 ; free physical = 32783 ; free virtual = 81150
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'memreqsm_cs_reg' in module 'xdma_v4_1_12_axi_str_masterbr_wrrd_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'cpldtlpSm_cs_reg' in module 'xdma_v4_1_12_axi_str_masterbr_rdtlp_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'wrlitesm_cs_reg' in module 'xdma_v4_1_12_axi_mm_master_wr_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'rdliteSM_cs_reg' in module 'xdma_v4_1_12_axi_mm_master_rd_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'tar_sm_mr_cur_reg' in module 'xdma_v4_1_12_vul_tar'
INFO: [Synth 8-802] inferred FSM for state register 'intr_issue_state_reg' in module 'xdma_v4_1_12_pcie_userapp_tgt_intr_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'clk_sm_cur_reg' in module 'xdma_v4_1_12_vul_irq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'xdma_0_pcie3_ip_phy_txeq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'xdma_0_pcie3_ip_phy_rxeq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'xdma_0_pcie3_ip_phy_rst'
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_axi_mm_master_omulti_rd_v:/rdDataBuf_ff_reg" of size (depth=8 x width=72) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_axi_mm_master_omulti_wr_v:/m_axi_awlenq_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_vul_rdwr_eng:/rrq_wadr_nn1_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_vul_rdwr_eng:/rcp_rcv_lba_101_reg" of size (depth=16 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_vul_rdwr_eng:/rrq_len_nn1_reg" of size (depth=16 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_vul_rdwr_eng:/rrq_wfba_nn1_reg" of size (depth=16 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_vul_rdwr_eng:/rcp_rcv_amt_101_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_vul_rdwr_eng:/rrq_dadr_nn1_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_vul_rdwr_eng__parameterized0:/rrq_wadr_nn1_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_vul_rdwr_eng__parameterized0:/rcp_rcv_lba_101_reg" of size (depth=32 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_vul_rdwr_eng__parameterized0:/rrq_len_nn1_reg" of size (depth=32 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_vul_rdwr_eng__parameterized0:/rrq_wfba_nn1_reg" of size (depth=32 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_vul_rdwr_eng__parameterized0:/rcp_rcv_amt_101_reg" of size (depth=32 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRRD_IDLE |                              000 |                              000
             WRRD_MEMREQ |                              001 |                              001
          WRRD_MEMREQ2ND |                              010 |                              010
          WRRD_MEMWRDATA |                              011 |                              100
           WRRD_MEMRDREQ |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'memreqsm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_12_axi_str_masterbr_wrrd_br_v'
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_axi_str_masterbr_rdtlp_br_v:/rdtlplengthq_reg" of size (depth=8 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              MCPL_START |                               00 |                               00
          MCPL_CRTDATBT1 |                               01 |                               01
          MCPL_CRTDATBT2 |                               10 |                               10
           MCPL_DATAXFER |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpldtlpSm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_12_axi_str_masterbr_rdtlp_br_v'
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_axi_mm_master_wr_br_v:/m_axi_awfirstdwbestq_reg" of size (depth=4 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_axi_mm_master_wr_br_v:/m_axi_awdwlenq_reg" of size (depth=4 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_axi_mm_master_wr_br_v:/m_axi_awlastdwbestq_reg" of size (depth=4 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_axi_mm_master_wr_br_v:/m_axi_bardecq_reg" of size (depth=4 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WRLITESM_IDLE |                               00 |                               00
    WRLITESM_PCIETLPINFO |                               01 |                               01
         WRLITESM_WRDATA |                               10 |                               10
         WRLITESM_WAITWR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrlitesm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_12_axi_mm_master_wr_br_v'
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_axi_mm_master_wr_br_v:/m_axi_awaddrq_reg" of size (depth=4 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_axi_mm_master_wr_br_v:/m_axi_funcq_reg" of size (depth=4 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_axi_mm_master_wr_br_v:/m_axi_awsizeq_reg" of size (depth=4 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_axi_mm_master_wr_br_v:/m_axi_awprotq_reg" of size (depth=4 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_axi_mm_master_rd_br_v:/m_axi_bardecq_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RDLITE_IDLE |                               00 |                               00
      RDLITE_PCIETLPINFO |                               01 |                               01
        RDLITE_WAITRDCPL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdliteSM_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_12_axi_mm_master_rd_br_v'
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_dma_pcie_rq:/wcp_chn_q_reg" of size (depth=15 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_dma_pcie_rq:/wcp_eor_q_reg" of size (depth=15 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_dma_pcie_rq:/wcp_rid_q_reg" of size (depth=15 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_dma_pcie_rc:/tag_rrq_chn_info_mem_odd_reg" of size (depth=32 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_dma_pcie_rc:/tag_rrq_chn_info_mem_even_reg" of size (depth=32 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_12_dma_pcie_rc:/tag_did_conti_val_reg" of size (depth=64 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              sm_mr_idle |                             0001 |                             0001
                sm_mr_ld |                             0010 |                             0010
              sm_mr_wait |                             0100 |                             0100
               sm_mr_cpl |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tar_sm_mr_cur_reg' in module 'xdma_v4_1_12_vul_tar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        S_INTR_ISSUE_RST |                        000000001 |                             0000
       S_INTR_ISSUE_IDLE |                        000000010 |                             0001
      S_INTR_ISSUE_ADDRL |                        000000100 |                             0010
      S_INTR_ISSUE_ADDRH |                        000001000 |                             0011
       S_INTR_ISSUE_DATA |                        000010000 |                             0100
     S_INTR_ISSUE_VECCON |                        000100000 |                             0101
        S_INTR_ISSUE_VLD |                        001000000 |                             0110
       S_INTR_ISSUE_SEND |                        010000000 |                             0111
       S_INTR_ISSUE_WAIT |                        100000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'intr_issue_state_reg' using encoding 'one-hot' in module 'xdma_v4_1_12_pcie_userapp_tgt_intr_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                              000 | 00000000000000000000000000000000
                  sm_arb |                              001 | 00000000000000000000000000000001
                  sm_vec |                              010 | 00000000000000000000000000000010
              sm_irq_set |                              011 | 00000000000000000000000000000011
                  sm_irq |                              100 | 00000000000000000000000000000100
              sm_irq_clr |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clk_sm_cur_reg' using encoding 'sequential' in module 'xdma_v4_1_12_vul_irq'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "xdma_v4_1_12_mem_simple_dport_ram__parameterized1:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_12_mem_simple_dport_ram__parameterized4:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_12_mem_simple_dport_ram__parameterized4:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "xdma_v4_1_12_mem_simple_dport_ram__parameterized4:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_12_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "xdma_v4_1_12_mem_simple_dport_ram__parameterized5:/the_bram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                              000 |                              000
              FSM_PRESET |                              001 |                              001
               FSM_COEFF |                              010 |                              010
               FSM_REMAP |                              011 |                              011
               FSM_QUERY |                              100 |                              100
                FSM_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'xdma_0_pcie3_ip_phy_txeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                            00001 |                              000
              FSM_PRESET |                            00010 |                              001
             FSM_TXCOEFF |                            00100 |                              010
               FSM_ADAPT |                            01000 |                              011
                FSM_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'xdma_0_pcie3_ip_phy_rxeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_GTPOWERGOOD |                         00000001 |                              001
             FSM_PLLLOCK |                         00000010 |                              010
  FSM_TXPROGDIVRESETDONE |                         00000100 |                              011
           FSM_RESETDONE |                         00001000 |                              100
        FSM_TXSYNC_START |                         00010000 |                              101
         FSM_TXSYNC_DONE |                         00100000 |                              110
           FSM_PHYSTATUS |                         01000000 |                              111
                FSM_IDLE |                         10000000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'xdma_0_pcie3_ip_phy_rst'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 3051.062 ; gain = 578.430 ; free physical = 36058 ; free virtual = 84467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 2     
	   2 Input   40 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 17    
	   3 Input   28 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 2     
	   2 Input   25 Bit       Adders := 6     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 3     
	   3 Input   13 Bit       Adders := 6     
	   2 Input   13 Bit       Adders := 9     
	   2 Input   12 Bit       Adders := 6     
	   3 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 7     
	   2 Input   10 Bit       Adders := 33    
	   4 Input   10 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 4     
	   6 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 27    
	   3 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 22    
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 14    
	   3 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 33    
	   2 Input    4 Bit       Adders := 33    
	   5 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 84    
	   2 Input    2 Bit       Adders := 53    
	   2 Input    1 Bit       Adders := 3     
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
	   2 Input      3 Bit         XORs := 3     
	   2 Input      2 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 5     
+---XORs : 
	                8 Bit    Wide XORs := 8     
+---Registers : 
	              512 Bit    Registers := 2     
	              159 Bit    Registers := 2     
	              142 Bit    Registers := 5     
	              137 Bit    Registers := 3     
	              128 Bit    Registers := 7     
	              127 Bit    Registers := 2     
	              122 Bit    Registers := 2     
	              121 Bit    Registers := 3     
	              113 Bit    Registers := 2     
	              112 Bit    Registers := 2     
	              103 Bit    Registers := 1     
	               96 Bit    Registers := 2     
	               80 Bit    Registers := 8     
	               72 Bit    Registers := 2     
	               64 Bit    Registers := 63    
	               59 Bit    Registers := 1     
	               36 Bit    Registers := 32    
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 96    
	               28 Bit    Registers := 7     
	               25 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 5     
	               16 Bit    Registers := 21    
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 34    
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 41    
	                9 Bit    Registers := 36    
	                8 Bit    Registers := 83    
	                7 Bit    Registers := 16    
	                6 Bit    Registers := 45    
	                5 Bit    Registers := 60    
	                4 Bit    Registers := 127   
	                3 Bit    Registers := 165   
	                2 Bit    Registers := 171   
	                1 Bit    Registers := 814   
+---RAMs : 
	              80K Bit	(1024 X 80 bit)          RAMs := 1     
	              71K Bit	(512 X 142 bit)          RAMs := 1     
	              64K Bit	(1024 X 64 bit)          RAMs := 1     
	              36K Bit	(512 X 72 bit)          RAMs := 1     
	              20K Bit	(256 X 80 bit)          RAMs := 1     
	              18K Bit	(512 X 36 bit)          RAMs := 16    
	              18K Bit	(256 X 72 bit)          RAMs := 1     
	              16K Bit	(512 X 32 bit)          RAMs := 5     
	              16K Bit	(256 X 64 bit)          RAMs := 1     
	               8K Bit	(512 X 16 bit)          RAMs := 1     
	               5K Bit	(64 X 80 bit)          RAMs := 2     
	               4K Bit	(128 X 32 bit)          RAMs := 1     
	               4K Bit	(64 X 64 bit)          RAMs := 2     
	               2K Bit	(32 X 64 bit)          RAMs := 1     
	             1024 Bit	(16 X 64 bit)          RAMs := 2     
	              576 Bit	(8 X 72 bit)          RAMs := 1     
	              576 Bit	(32 X 18 bit)          RAMs := 2     
	              576 Bit	(64 X 9 bit)          RAMs := 1     
	              416 Bit	(32 X 13 bit)          RAMs := 1     
	              320 Bit	(32 X 10 bit)          RAMs := 1     
	              256 Bit	(4 X 64 bit)          RAMs := 1     
	              208 Bit	(16 X 13 bit)          RAMs := 1     
	              160 Bit	(16 X 10 bit)          RAMs := 1     
	              128 Bit	(16 X 8 bit)          RAMs := 1     
	              120 Bit	(15 X 8 bit)          RAMs := 1     
	               96 Bit	(32 X 3 bit)          RAMs := 2     
	               80 Bit	(8 X 10 bit)          RAMs := 1     
	               48 Bit	(16 X 3 bit)          RAMs := 2     
	               40 Bit	(4 X 10 bit)          RAMs := 1     
	               32 Bit	(4 X 8 bit)          RAMs := 1     
	               16 Bit	(4 X 4 bit)          RAMs := 2     
	               15 Bit	(15 X 1 bit)          RAMs := 2     
	               12 Bit	(4 X 3 bit)          RAMs := 2     
	                8 Bit	(4 X 2 bit)          RAMs := 1     
	                4 Bit	(2 X 2 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 12    
	   2 Input  159 Bit        Muxes := 2     
	   2 Input  142 Bit        Muxes := 3     
	   4 Input  142 Bit        Muxes := 1     
	   2 Input  137 Bit        Muxes := 32    
	   2 Input  128 Bit        Muxes := 24    
	   4 Input  128 Bit        Muxes := 1     
	   2 Input  127 Bit        Muxes := 1     
	   2 Input  122 Bit        Muxes := 2     
	   2 Input  121 Bit        Muxes := 3     
	   2 Input  113 Bit        Muxes := 2     
	   2 Input  112 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 7     
	   4 Input   96 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 65    
	   4 Input   64 Bit        Muxes := 4     
	   9 Input   64 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 1     
	   4 Input   52 Bit        Muxes := 12    
	   2 Input   52 Bit        Muxes := 14    
	   2 Input   41 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 41    
	   4 Input   32 Bit        Muxes := 5     
	   3 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 1     
	  15 Input   32 Bit        Muxes := 2     
	   9 Input   32 Bit        Muxes := 2     
	  16 Input   32 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 21    
	  15 Input   23 Bit        Muxes := 2     
	   3 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 2     
	   6 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 14    
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 32    
	   2 Input   12 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 1     
	   7 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 5     
	   4 Input   11 Bit        Muxes := 2     
	   3 Input   11 Bit        Muxes := 1     
	   7 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 78    
	   4 Input   10 Bit        Muxes := 3     
	   9 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 34    
	   3 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 4     
	   9 Input    9 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 107   
	   4 Input    8 Bit        Muxes := 14    
	   3 Input    8 Bit        Muxes := 5     
	   9 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 37    
	   3 Input    7 Bit        Muxes := 5     
	   8 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 35    
	   4 Input    6 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 40    
	   4 Input    5 Bit        Muxes := 10    
	   5 Input    5 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 54    
	   4 Input    4 Bit        Muxes := 12    
	   3 Input    4 Bit        Muxes := 2     
	  21 Input    4 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 128   
	  12 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 16    
	   9 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 5     
	  21 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 160   
	   4 Input    2 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 19    
	   5 Input    2 Bit        Muxes := 7     
	  14 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 908   
	   3 Input    1 Bit        Muxes := 22    
	   5 Input    1 Bit        Muxes := 31    
	   4 Input    1 Bit        Muxes := 95    
	   8 Input    1 Bit        Muxes := 9     
	   9 Input    1 Bit        Muxes := 14    
	  21 Input    1 Bit        Muxes := 2     
	  14 Input    1 Bit        Muxes := 6     
	  18 Input    1 Bit        Muxes := 17    
	   6 Input    1 Bit        Muxes := 11    
	   7 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst /rdtlplengthq_reg" of size (depth=8 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /m_axi_awdwlenq_reg" of size (depth=4 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /m_axi_awaddrq_reg" of size (depth=4 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /m_axi_bardecq_reg" of size (depth=4 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /m_axi_funcq_reg" of size (depth=4 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /m_axi_awsizeq_reg" of size (depth=4 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /m_axi_awprotq_reg" of size (depth=4 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /m_axi_awdwlenstq_reg" of size (depth=4 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd /m_axi_bardecq_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rrq_wadr_nn1_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rcp_rcv_lba_101_reg" of size (depth=16 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rrq_len_nn1_reg" of size (depth=16 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rcp_rcv_amt_101_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rrq_wfba_nn1_reg" of size (depth=16 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rrq_dadr_nn1_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rrq_wadr_nn1_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rcp_rcv_lba_101_reg" of size (depth=32 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rrq_len_nn1_reg" of size (depth=32 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rrq_wfba_nn1_reg" of size (depth=32 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rcp_rcv_amt_101_reg" of size (depth=32 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr/m_axi_awlenq_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg" of size (depth=8 x width=72) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rq/wcp_chn_q_reg" of size (depth=15 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rq/wcp_eor_q_reg" of size (depth=15 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rq/wcp_rid_q_reg" of size (depth=15 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rc/tag_rrq_chn_info_mem_odd_reg" of size (depth=32 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rc/tag_rrq_chn_info_mem_even_reg" of size (depth=32 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg" of size (depth=64 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg" of size (depth=8 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /m_axi_awdwlenq_reg" of size (depth=4 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /m_axi_awaddrq_reg" of size (depth=4 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /m_axi_bardecq_reg" of size (depth=4 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /m_axi_funcq_reg" of size (depth=4 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /m_axi_awsizeq_reg" of size (depth=4 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /m_axi_awprotq_reg" of size (depth=4 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /m_axi_awdwlenstq_reg" of size (depth=4 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd /m_axi_bardecq_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rrq_wadr_nn1_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rcp_rcv_lba_101_reg" of size (depth=16 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rrq_len_nn1_reg" of size (depth=16 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rcp_rcv_amt_101_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rrq_wfba_nn1_reg" of size (depth=16 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rrq_dadr_nn1_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rrq_wadr_nn1_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rcp_rcv_lba_101_reg" of size (depth=32 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rrq_len_nn1_reg" of size (depth=32 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rrq_wfba_nn1_reg" of size (depth=32 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /rcp_rcv_amt_101_reg" of size (depth=32 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr/m_axi_awlenq_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rq/wcp_chn_q_reg" of size (depth=15 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rq/wcp_eor_q_reg" of size (depth=15 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rq/wcp_rid_q_reg" of size (depth=15 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rc/tag_rrq_chn_info_mem_even_reg" of size (depth=32 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg" of size (depth=64 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/i_0/ram_top/DSC_CRD_RCV_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/i_0/ram_top/C2H_PCIE_DSC_CPLI_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/i_0/ram_top/C2H_PCIE_DSC_CPLI_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_0/ram_top/C2H_PCIE_DSC_CPLI_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:45 ; elapsed = 00:02:48 . Memory (MB): peak = 3246.641 ; gain = 774.008 ; free physical = 38279 ; free virtual = 86807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                              | RTL Object                                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/udma_wrapper/dma_topi_2/base                                                                                        | IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rc                                                                    | u_mem_rc/the_bram_reg                                                   | 512 x 142(READ_FIRST)  | W |   | 512 x 142(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|inst/i_0/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized0:                                                                                         | gen_wr_a.gen_word_narrow.mem_reg                                        | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|inst/i_0/ram_top                                                                                                         | C2H_PCIE_DSC_CPLD_RAM/the_bram_reg                                      | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|xpm_memory_base__parameterized1:                                                                                         | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                     | RTL Object                                                                            | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfbeq_reg        | Implied        | 8 x 4                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg   | Implied        | 8 x 12               | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg     | Implied        | 8 x 10               | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpstatuscodeq_reg | User Attribute | 8 x 3                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplbeq_reg        | Implied        | 8 x 4                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg  | Implied        | 8 x 1                | RAM16X1D x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg      | Implied        | 8 x 16               | RAM32M16 x 2   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg        | Implied        | 8 x 8                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptcq_reg         | Implied        | 8 x 3                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpattrq_reg       | Implied        | 8 x 3                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awfirstdwbestq_reg                                                              | Implied        | 4 x 4                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awdwlenq_reg                                                                    | Implied        | 4 x 10               | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awlastdwbestq_reg                                                               | Implied        | 4 x 4                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awaddrq_reg                                                                     | Implied        | 4 x 64               | RAM32M16 x 5   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_bardecq_reg                                                                     | Implied        | 4 x 2                | RAM16X1D x 4   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awsizeq_reg                                                                     | Implied        | 4 x 3                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awprotq_reg                                                                     | Implied        | 4 x 3                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awdwlenstq_reg                                                                  | Implied        | 4 x 8                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awaddrlststq_reg                                                                | Implied        | 4 x 4                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awaddrstq_reg                                                                   | Implied        | 4 x 4                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_araddrissueq_reg                                                                | User Attribute | 2 x 64               | RAM32M16 x 5   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_bardecq_reg                                                                     | Implied        | 2 x 2                | RAM16X1D x 4   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_ardwlenissueq_reg                                                               | User Attribute | 2 x 10               | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_arsizeissueq_reg                                                                | User Attribute | 2 x 3                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_arprotissueq_reg                                                                | User Attribute | 2 x 3                | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/dsc_eng.DSC /RRQ_FIFO                                          | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO           | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12  | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO           | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO           | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rrq_bt_len_nn1_reg                                                                    | Implied        | 16 x 10              | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rrq_wadr_nn1_reg                                                                      | Implied        | 16 x 64              | RAM32M16 x 5   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rrq_len_nn1_reg                                                                       | Implied        | 16 x 13              | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rcp_rcv_amt_101_reg                                                                   | Implied        | 16 x 10              | RAM16X1D x 10  | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rrq_wfba_nn1_reg                                                                      | Implied        | 16 x 3               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO           | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12  | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO           | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO           | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rrq_bt_len_nn1_reg                                                                    | Implied        | 32 x 10              | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rrq_wadr_nn1_reg                                                                      | Implied        | 32 x 64              | RAM32M16 x 5   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rrq_len_nn1_reg                                                                       | Implied        | 32 x 13              | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rrq_wfba_nn1_reg                                                                      | Implied        | 32 x 3               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rcp_rcv_amt_101_reg                                                                   | Implied        | 32 x 10              | RAM32X1D x 10  | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                               | WPL_FIFO/MemArray_reg                                                                 | User Attribute | 16 x 35              | RAM32M16 x 3   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                               | WTLP_DAT_FIFO/MemArray_reg                                                            | User Attribute | 8 x 72               | RAM32M16 x 6   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                               | m_axi_awaddrq_reg                                                                     | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                               | m_axi_awlenq_reg                                                                      | Implied        | 16 x 8               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                               | m_axi_wlenq_reg                                                                       | Implied        | 16 x 8               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                               | m_axi_waddrlastq_reg                                                                  | User Attribute | 16 x 6               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                               | m_axi_waddrfirstq_reg                                                                 | User Attribute | 16 x 6               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm                                                        | axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg                                        | User Attribute | 4 x 122              | RAM32M16 x 9   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm                                                        | axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg                                        | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm                                                        | axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg                                         | User Attribute | 16 x 8               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm                                                        | axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg                                              | Implied        | 8 x 64               | RAM32M16 x 6   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm                                                        | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                                        | User Attribute | 4 x 113              | RAM32M16 x 9   | 
|inst/udma_wrapper/dma_topi_2/base                                                                               | usr_axilt_slv/REQ_FIFO/MemArray_reg                                                   | User Attribute | 4 x 41               | RAM32M16 x 3   | 
|inst/udma_wrapper/dma_topi_2/base                                                                               | cq_axilt_slv/REQ_FIFO/MemArray_reg                                                    | User Attribute | 4 x 41               | RAM32M16 x 3   | 
|inst/udma_wrapper/dma_topi_2/base                                                                               | usr_axilt_slv/DAT_FIFO/MemArray_reg                                                   | User Attribute | 4 x 36               | RAM32M16 x 3   | 
|inst/udma_wrapper/dma_topi_2/base                                                                               | cq_axilt_slv/DAT_FIFO/MemArray_reg                                                    | User Attribute | 4 x 36               | RAM32M16 x 3   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req                                                                       | TAG_FIFO_EVEN/MemArray_reg                                                            | User Attribute | 32 x 5               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req                                                                       | TAG_FIFO_ODD/MemArray_reg                                                             | User Attribute | 32 x 5               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req                                                                       | axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg                                        | User Attribute | 4 x 122              | RAM32M16 x 9   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req                                                                       | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                                        | User Attribute | 4 x 113              | RAM32M16 x 9   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO                                             | MemArray_reg                                                                          | User Attribute | 8 x 72               | RAM32M16 x 6   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO                                             | MemArray_reg                                                                          | User Attribute | 8 x 103              | RAM32M16 x 8   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rq                                                           | wcp_chn_q_reg                                                                         | Implied        | 16 x 1               | RAM16X1D x 1   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rq                                                           | wcp_eor_q_reg                                                                         | Implied        | 16 x 1               | RAM16X1D x 1   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rq                                                           | wcp_rid_q_reg                                                                         | Implied        | 16 x 8               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch                                         | genblk_buf_dist_ram.pfch_dt_buf_reg                                                   | User Attribute | 4 x 142              | RAM32M16 x 11  | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rc                                                           | tag_rrq_chn_info_mem_odd_reg                                                          | Implied        | 32 x 18              | RAM32M16 x 2   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rc                                                           | tag_rrq_chn_info_mem_even_reg                                                         | Implied        | 32 x 18              | RAM32M16 x 2   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rc                                                           | tag_did_conti_val_reg                                                                 | Implied        | 64 x 9               | RAM64X1S x 9   | 
|inst/udma_wrapper/dma_topi_4/\dma_enable.wb_eng.dma_pcie_wb_eng                                                 | axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg                                         | User Attribute | 4 x 33               | RAM32M16 x 3   | 
|inst/udma_wrapper/dma_topi_4/\dma_enable.wb_eng.dma_pcie_wb_eng                                                 | WB_CHNL_FIFO/MemArray_reg                                                             | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/udma_wrapper/dma_topi_4/\dma_enable.wb_eng.dma_pcie_wb_eng                                                 | WB_DAT_FIFO/MemArray_reg                                                              | User Attribute | 4 x 32               | RAM32M16 x 3   | 
+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:50 ; elapsed = 00:02:53 . Memory (MB): peak = 3499.641 ; gain = 1027.008 ; free physical = 37620 ; free virtual = 86149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:55 ; elapsed = 00:02:58 . Memory (MB): peak = 3547.648 ; gain = 1075.016 ; free physical = 37572 ; free virtual = 86101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                              | RTL Object                                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/udma_wrapper/dma_topi_2/base                                                                                        | IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rc                                                                    | u_mem_rc/the_bram_reg                                                   | 512 x 142(READ_FIRST)  | W |   | 512 x 142(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|inst/i_0/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized0:                                                                                         | gen_wr_a.gen_word_narrow.mem_reg                                        | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|inst/i_0/ram_top                                                                                                         | C2H_PCIE_DSC_CPLD_RAM/the_bram_reg                                      | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|xpm_memory_base__parameterized1:                                                                                         | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                     | RTL Object                                                                            | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfbeq_reg        | Implied        | 8 x 4                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg   | Implied        | 8 x 12               | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg     | Implied        | 8 x 10               | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpstatuscodeq_reg | User Attribute | 8 x 3                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplbeq_reg        | Implied        | 8 x 4                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg  | Implied        | 8 x 1                | RAM16X1D x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg      | Implied        | 8 x 16               | RAM32M16 x 2   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg        | Implied        | 8 x 8                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptcq_reg         | Implied        | 8 x 3                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpattrq_reg       | Implied        | 8 x 3                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awfirstdwbestq_reg                                                              | Implied        | 4 x 4                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awdwlenq_reg                                                                    | Implied        | 4 x 10               | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awlastdwbestq_reg                                                               | Implied        | 4 x 4                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awaddrq_reg                                                                     | Implied        | 4 x 64               | RAM32M16 x 5   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_bardecq_reg                                                                     | Implied        | 4 x 2                | RAM16X1D x 4   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awsizeq_reg                                                                     | Implied        | 4 x 3                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awprotq_reg                                                                     | Implied        | 4 x 3                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awdwlenstq_reg                                                                  | Implied        | 4 x 8                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awaddrlststq_reg                                                                | Implied        | 4 x 4                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awaddrstq_reg                                                                   | Implied        | 4 x 4                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_araddrissueq_reg                                                                | User Attribute | 2 x 64               | RAM32M16 x 5   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_bardecq_reg                                                                     | Implied        | 2 x 2                | RAM16X1D x 4   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_ardwlenissueq_reg                                                               | User Attribute | 2 x 10               | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_arsizeissueq_reg                                                                | User Attribute | 2 x 3                | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/axi4mm_bridge_top_inst /\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_arprotissueq_reg                                                                | User Attribute | 2 x 3                | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/dsc_eng.DSC /RRQ_FIFO                                          | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO           | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12  | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO           | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO           | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rrq_bt_len_nn1_reg                                                                    | Implied        | 16 x 10              | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rrq_wadr_nn1_reg                                                                      | Implied        | 16 x 64              | RAM32M16 x 5   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rrq_len_nn1_reg                                                                       | Implied        | 16 x 13              | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rcp_rcv_amt_101_reg                                                                   | Implied        | 16 x 10              | RAM16X1D x 10  | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rrq_wfba_nn1_reg                                                                      | Implied        | 16 x 3               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO           | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12  | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO           | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO           | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rrq_bt_len_nn1_reg                                                                    | Implied        | 32 x 10              | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rrq_wadr_nn1_reg                                                                      | Implied        | 32 x 64              | RAM32M16 x 5   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rrq_len_nn1_reg                                                                       | Implied        | 32 x 13              | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rrq_wfba_nn1_reg                                                                      | Implied        | 32 x 3               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_1/\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                     | rcp_rcv_amt_101_reg                                                                   | Implied        | 32 x 10              | RAM32X1D x 10  | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                               | WPL_FIFO/MemArray_reg                                                                 | User Attribute | 16 x 35              | RAM32M16 x 3   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                               | WTLP_DAT_FIFO/MemArray_reg                                                            | User Attribute | 8 x 72               | RAM32M16 x 6   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                               | m_axi_awaddrq_reg                                                                     | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                               | m_axi_awlenq_reg                                                                      | Implied        | 16 x 8               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                               | m_axi_wlenq_reg                                                                       | Implied        | 16 x 8               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                               | m_axi_waddrlastq_reg                                                                  | User Attribute | 16 x 6               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                               | m_axi_waddrfirstq_reg                                                                 | User Attribute | 16 x 6               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm                                                        | axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg                                        | User Attribute | 4 x 122              | RAM32M16 x 9   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm                                                        | axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg                                        | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm                                                        | axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg                                         | User Attribute | 16 x 8               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm                                                        | axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg                                              | Implied        | 8 x 64               | RAM32M16 x 6   | 
|inst/udma_wrapper/dma_topi_2/\dma_enable.aximm.dma_aximm                                                        | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                                        | User Attribute | 4 x 113              | RAM32M16 x 9   | 
|inst/udma_wrapper/dma_topi_2/base                                                                               | usr_axilt_slv/REQ_FIFO/MemArray_reg                                                   | User Attribute | 4 x 41               | RAM32M16 x 3   | 
|inst/udma_wrapper/dma_topi_2/base                                                                               | cq_axilt_slv/REQ_FIFO/MemArray_reg                                                    | User Attribute | 4 x 41               | RAM32M16 x 3   | 
|inst/udma_wrapper/dma_topi_2/base                                                                               | usr_axilt_slv/DAT_FIFO/MemArray_reg                                                   | User Attribute | 4 x 36               | RAM32M16 x 3   | 
|inst/udma_wrapper/dma_topi_2/base                                                                               | cq_axilt_slv/DAT_FIFO/MemArray_reg                                                    | User Attribute | 4 x 36               | RAM32M16 x 3   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req                                                                       | TAG_FIFO_EVEN/MemArray_reg                                                            | User Attribute | 32 x 5               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req                                                                       | TAG_FIFO_ODD/MemArray_reg                                                             | User Attribute | 32 x 5               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req                                                                       | axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg                                        | User Attribute | 4 x 122              | RAM32M16 x 9   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req                                                                       | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                                        | User Attribute | 4 x 113              | RAM32M16 x 9   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO                                             | MemArray_reg                                                                          | User Attribute | 8 x 72               | RAM32M16 x 6   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO                                             | MemArray_reg                                                                          | User Attribute | 8 x 103              | RAM32M16 x 8   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rq                                                           | wcp_chn_q_reg                                                                         | Implied        | 16 x 1               | RAM16X1D x 1   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rq                                                           | wcp_eor_q_reg                                                                         | Implied        | 16 x 1               | RAM16X1D x 1   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rq                                                           | wcp_rid_q_reg                                                                         | Implied        | 16 x 8               | RAM32M16 x 1   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch                                         | genblk_buf_dist_ram.pfch_dt_buf_reg                                                   | User Attribute | 4 x 142              | RAM32M16 x 11  | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rc                                                           | tag_rrq_chn_info_mem_odd_reg                                                          | Implied        | 32 x 18              | RAM32M16 x 2   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rc                                                           | tag_rrq_chn_info_mem_even_reg                                                         | Implied        | 32 x 18              | RAM32M16 x 2   | 
|inst/udma_wrapper/dma_topi_4/dma_pcie_req/dma_pcie_rc                                                           | tag_did_conti_val_reg                                                                 | Implied        | 64 x 9               | RAM64X1S x 9   | 
|inst/udma_wrapper/dma_topi_4/\dma_enable.wb_eng.dma_pcie_wb_eng                                                 | axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg                                         | User Attribute | 4 x 33               | RAM32M16 x 3   | 
|inst/udma_wrapper/dma_topi_4/\dma_enable.wb_eng.dma_pcie_wb_eng                                                 | WB_CHNL_FIFO/MemArray_reg                                                             | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/udma_wrapper/dma_topi_4/\dma_enable.wb_eng.dma_pcie_wb_eng                                                 | WB_DAT_FIFO/MemArray_reg                                                              | User Attribute | 4 x 32               | RAM32M16 x 3   | 
+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:04 ; elapsed = 00:03:08 . Memory (MB): peak = 3611.070 ; gain = 1138.438 ; free physical = 37565 ; free virtual = 86094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin sys_clk_ce_out_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_awuser_inferred:in0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_awuser_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_awuser_inferred:in0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_aruser_inferred:in0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_aruser_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_aruser_inferred:in0[8] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:07 ; elapsed = 00:03:11 . Memory (MB): peak = 3611.070 ; gain = 1138.438 ; free physical = 37570 ; free virtual = 86099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:07 ; elapsed = 00:03:11 . Memory (MB): peak = 3611.070 ; gain = 1138.438 ; free physical = 37570 ; free virtual = 86099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:09 ; elapsed = 00:03:13 . Memory (MB): peak = 3611.070 ; gain = 1138.438 ; free physical = 37565 ; free virtual = 86094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:09 ; elapsed = 00:03:13 . Memory (MB): peak = 3611.070 ; gain = 1138.438 ; free physical = 37565 ; free virtual = 86094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:10 ; elapsed = 00:03:14 . Memory (MB): peak = 3611.070 ; gain = 1138.438 ; free physical = 37571 ; free virtual = 86101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:10 ; elapsed = 00:03:14 . Memory (MB): peak = 3611.070 ; gain = 1138.438 ; free physical = 37571 ; free virtual = 86101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                           | RTL Name                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xdma_v4_1_12_udma_wrapper             | dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_wpl_wen_503_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xdma_v4_1_12_udma_wrapper             | dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_hdr_ld_502_reg  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xdma_0_pcie3_ip_pcie3_uscale_core_top | xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_r_reg[3]                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xdma_0_pcie3_ip_pcie3_uscale_core_top | xdma_0_pcie3_ip_gt_top_i/phy_rst_i/gtreset_r_reg[3]                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xdma_0_pcie3_ip_pcie3_uscale_core_top | xdma_0_pcie3_ip_gt_top_i/phy_rst_i/userrdy_r_reg[3]                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xdma_0_pcie3_ip_pcie3_uscale_core_top | xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_r_reg[3]                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------------------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |     5|
|2     |BUFG_GT_SYNC  |     1|
|3     |CARRY8        |   243|
|4     |GTHE3_CHANNEL |     1|
|5     |GTHE3_COMMON  |     1|
|6     |LUT1          |  1076|
|7     |LUT2          |   962|
|8     |LUT3          |  2780|
|9     |LUT4          |  1938|
|10    |LUT5          |  2245|
|11    |LUT6          |  3629|
|12    |MUXF7         |   105|
|13    |MUXF8         |    20|
|14    |PCIE_3        |     1|
|15    |RAM16X1D      |    18|
|16    |RAM32M        |    14|
|17    |RAM32M16      |   185|
|18    |RAM32X1D      |    13|
|19    |RAM64X1S      |     9|
|20    |RAMB18E2      |    16|
|23    |RAMB36E2      |    10|
|29    |SRL16E        |     6|
|30    |FDCE          |    80|
|31    |FDPE          |    30|
|32    |FDRE          | 12763|
|33    |FDSE          |   141|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:10 ; elapsed = 00:03:14 . Memory (MB): peak = 3611.070 ; gain = 1138.438 ; free physical = 37571 ; free virtual = 86101
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:59 ; elapsed = 00:03:05 . Memory (MB): peak = 3611.070 ; gain = 971.812 ; free physical = 37585 ; free virtual = 86115
Synthesis Optimization Complete : Time (s): cpu = 00:03:10 ; elapsed = 00:03:14 . Memory (MB): peak = 3611.078 ; gain = 1138.438 ; free physical = 37585 ; free virtual = 86115
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3617.008 ; gain = 0.000 ; free physical = 37654 ; free virtual = 86183
INFO: [Netlist 29-17] Analyzing 607 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/U0/xdma_0_pcie3_ip_pcie3_uscale_top_inst/tph_tbl_inst/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3671.805 ; gain = 0.000 ; free physical = 37597 ; free virtual = 86127
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 239 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 14 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 185 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 13 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

Synth Design complete, checksum: 843caeaf
INFO: [Common 17-83] Releasing license: Synthesis
380 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:22 ; elapsed = 00:03:22 . Memory (MB): peak = 3671.805 ; gain = 1207.176 ; free physical = 38291 ; free virtual = 86821
INFO: [Common 17-1381] The checkpoint '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xdma_0_synth_1/xdma_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP xdma_0, cache-ID = 315e22c5e869c9df
INFO: [Coretcl 2-1174] Renamed 98 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xdma_0_synth_1/xdma_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xdma_0_utilization_synth.rpt -pb xdma_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 20 15:32:22 2023...
