

================================================================
== Vivado HLS Report for 'adder'
================================================================
* Date:           Tue Apr 04 16:43:12 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        adder
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     32|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      1|
|Register         |        -|      -|     34|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     34|     33|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |c_assign_fu_51_p2  |     +    |      0|  0|  32|          32|          32|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  32|          32|          32|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |   1|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------+----+----+-----+-----------+
    |     Name     | FF | LUT| Bits| Const Bits|
    +--------------+----+----+-----+-----------+
    |ap_CS_fsm     |   2|   0|    2|          0|
    |c_1_data_reg  |  32|   0|   32|          0|
    |c_1_vld_reg   |   0|   0|    1|          1|
    +--------------+----+----+-----+-----------+
    |Total         |  34|   0|   35|          1|
    +--------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |     adder    | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |     adder    | return value |
|ap_start  |  in |    1| ap_ctrl_hs |     adder    | return value |
|ap_done   | out |    1| ap_ctrl_hs |     adder    | return value |
|ap_idle   | out |    1| ap_ctrl_hs |     adder    | return value |
|ap_ready  | out |    1| ap_ctrl_hs |     adder    | return value |
|a         |  in |   32|   ap_none  |       a      |    scalar    |
|b         |  in |   32|   ap_none  |       b      |    scalar    |
|c         | out |   32|   ap_none  |       c      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

