-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gzipcMulticoreStreaming_lzCompress_Pipeline_lz_compress_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    downStream_4_dout : IN STD_LOGIC_VECTOR (8 downto 0);
    downStream_4_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    downStream_4_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    downStream_4_empty_n : IN STD_LOGIC;
    downStream_4_read : OUT STD_LOGIC;
    lclBufStream_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    lclBufStream_empty_n : IN STD_LOGIC;
    lclBufStream_read : OUT STD_LOGIC;
    lclBufStream_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    lclBufStream_full_n : IN STD_LOGIC;
    lclBufStream_write : OUT STD_LOGIC;
    compressedStream_din : OUT STD_LOGIC_VECTOR (32 downto 0);
    compressedStream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    compressedStream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    compressedStream_full_n : IN STD_LOGIC;
    compressedStream_write : OUT STD_LOGIC;
    present_window_69_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    present_window_68_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    present_window_67_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    present_window_66_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    present_window_65_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    inVal_data_V_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    tmp_154_cast : IN STD_LOGIC_VECTOR (0 downto 0);
    dict_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    dict_V_ce0 : OUT STD_LOGIC;
    dict_V_we0 : OUT STD_LOGIC;
    dict_V_d0 : OUT STD_LOGIC_VECTOR (431 downto 0);
    dict_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    dict_V_ce1 : OUT STD_LOGIC;
    dict_V_q1 : IN STD_LOGIC_VECTOR (431 downto 0);
    mul : IN STD_LOGIC_VECTOR (31 downto 0);
    trunc_ln41 : IN STD_LOGIC_VECTOR (23 downto 0);
    present_window_76_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_76_out_ap_vld : OUT STD_LOGIC;
    present_window_77_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_77_out_ap_vld : OUT STD_LOGIC;
    present_window_78_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_78_out_ap_vld : OUT STD_LOGIC;
    present_window_79_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_79_out_ap_vld : OUT STD_LOGIC;
    present_window_80_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_80_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of gzipcMulticoreStreaming_lzCompress_Pipeline_lz_compress_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_E7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100111";
    constant ap_const_lv32_E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110111";
    constant ap_const_lv32_F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_107 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_167 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_127 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100111";
    constant ap_const_lv32_128 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_137 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110111";
    constant ap_const_lv32_138 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_147 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000111";
    constant ap_const_lv32_148 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_198 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011000";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_168 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101000";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_177 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110111";
    constant ap_const_lv32_178 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_187 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000111";
    constant ap_const_lv32_188 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001000";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_197 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010111";
    constant ap_const_lv32_FFFFFFFB : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111011";
    constant ap_const_lv24_FFFFFB : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111111011";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv32_1001 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000001";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal nextVal_strobe_V_reg_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal nextVal_strobe_V_reg_462_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal lclBufStream_i_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal lclBufStream_o_blk_n : STD_LOGIC;
    signal downStream_4_blk_n : STD_LOGIC;
    signal compressedStream_blk_n : STD_LOGIC;
    signal nextVal_strobe_V_reg_462_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal nextVal_strobe_V_reg_462_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal nextVal_strobe_V_reg_462_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal nextVal_strobe_V_reg_462_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal nextVal_strobe_V_reg_462_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_load_reg_2942 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_reg_2947 : STD_LOGIC_VECTOR (0 downto 0);
    signal present_window_93_reg_2952 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_93_reg_2952_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_93_reg_2952_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_93_reg_2952_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_93_reg_2952_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_92_reg_2964 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_92_reg_2964_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_92_reg_2964_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_92_reg_2964_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_92_reg_2964_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_91_reg_2976 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_91_reg_2976_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_91_reg_2976_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_91_reg_2976_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_91_reg_2976_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_reg_2988 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_reg_2988_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_reg_2988_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_reg_2988_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_reg_2988_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_80_load_1_reg_3000 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_80_load_1_reg_3000_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_80_load_1_reg_3000_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_80_load_1_reg_3000_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_80_load_1_reg_3000_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_80_load_1_reg_3000_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_219_reg_3012 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_219_reg_3012_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal dict_V_addr_reg_3023 : STD_LOGIC_VECTOR (11 downto 0);
    signal dict_V_addr_reg_3023_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1715_fu_645_p1 : STD_LOGIC_VECTOR (359 downto 0);
    signal trunc_ln1715_reg_3029 : STD_LOGIC_VECTOR (359 downto 0);
    signal compareIdx_reg_3034 : STD_LOGIC_VECTOR (23 downto 0);
    signal len_fu_663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_reg_3039 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_fu_678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_reg_3046 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_103_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_103_reg_3051 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_104_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_104_reg_3056 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_105_fu_723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_105_reg_3061 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_106_fu_738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_106_reg_3066 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_106_reg_3066_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal compareIdx_21_reg_3071 : STD_LOGIC_VECTOR (23 downto 0);
    signal len_320_fu_763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_320_reg_3076 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_108_fu_778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_108_reg_3083 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_109_fu_793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_109_reg_3088 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_110_fu_808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_110_reg_3093 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_111_fu_823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_111_reg_3098 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_112_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_112_reg_3103 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_112_reg_3103_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal compareIdx_22_reg_3108 : STD_LOGIC_VECTOR (23 downto 0);
    signal len_332_fu_863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_332_reg_3113 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_114_fu_878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_114_reg_3120 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_115_fu_893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_115_reg_3125 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_116_fu_908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_116_reg_3130 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_117_fu_923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_117_reg_3135 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_118_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_118_reg_3140 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_118_reg_3140_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal compareIdx_23_reg_3145 : STD_LOGIC_VECTOR (23 downto 0);
    signal len_344_fu_963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_344_reg_3150 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_120_fu_978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_120_reg_3157 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_121_fu_993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_121_reg_3162 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_122_fu_1008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_122_reg_3167 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_123_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_123_reg_3172 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_124_fu_1038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_124_reg_3177 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_124_reg_3177_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal compareIdx_24_reg_3182 : STD_LOGIC_VECTOR (23 downto 0);
    signal len_356_fu_1063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_356_reg_3187 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_126_fu_1078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_126_reg_3194 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_127_fu_1093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_127_reg_3199 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_128_fu_1108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_128_reg_3204 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_129_fu_1123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_129_reg_3209 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_130_fu_1138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_130_reg_3214 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_130_reg_3214_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal compareIdx_25_reg_3219 : STD_LOGIC_VECTOR (23 downto 0);
    signal len_368_fu_1163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_368_reg_3224 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_132_fu_1178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_132_reg_3231 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_133_fu_1193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_133_reg_3236 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_134_fu_1208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_134_reg_3241 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_135_fu_1223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_135_reg_3246 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_136_fu_1238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_136_reg_3251 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_136_reg_3251_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal len_314_fu_1351_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_314_reg_3256 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_120_fu_1359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_120_reg_3261 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_315_fu_1364_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_315_reg_3267 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln327_52_fu_1370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_52_reg_3272 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln327_fu_1376_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln327_reg_3277 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln327_69_fu_1392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_69_reg_3282 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln338_fu_1398_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln338_reg_3287 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln338_reg_3287_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln329_fu_1402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_reg_3292 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_326_fu_1472_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_326_reg_3297 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_125_fu_1480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_125_reg_3302 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_327_fu_1485_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_327_reg_3308 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln327_55_fu_1491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_55_reg_3313 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln327_16_fu_1497_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln327_16_reg_3318 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln327_70_fu_1513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_70_reg_3323 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln338_21_fu_1519_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln338_21_reg_3328 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln338_21_reg_3328_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln329_21_fu_1523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_21_reg_3333 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_338_fu_1593_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_338_reg_3338 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_130_fu_1601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_130_reg_3344 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_58_fu_1606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_58_reg_3350 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln327_17_fu_1612_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln327_17_reg_3355 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln327_71_fu_1628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_71_reg_3360 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln338_22_fu_1634_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln338_22_reg_3365 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln338_22_reg_3365_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln329_22_fu_1638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_22_reg_3370 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_350_fu_1708_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_350_reg_3375 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_135_fu_1716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_135_reg_3381 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_61_fu_1721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_61_reg_3387 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln327_18_fu_1727_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln327_18_reg_3392 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln327_72_fu_1743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_72_reg_3397 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln338_23_fu_1749_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln338_23_reg_3402 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln338_23_reg_3402_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln338_23_reg_3402_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln329_23_fu_1753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_23_reg_3407 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_362_fu_1823_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_362_reg_3412 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_140_fu_1831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_140_reg_3418 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_64_fu_1836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_64_reg_3424 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln327_19_fu_1842_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln327_19_reg_3429 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln327_73_fu_1858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_73_reg_3434 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln338_24_fu_1864_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln338_24_reg_3439 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln338_24_reg_3439_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln338_24_reg_3439_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln329_24_fu_1868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_24_reg_3444 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_374_fu_1938_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_374_reg_3449 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_145_fu_1946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_145_reg_3455 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_67_fu_1951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_67_reg_3461 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln327_20_fu_1957_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln327_20_reg_3466 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln327_74_fu_1973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_74_reg_3471 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln338_25_fu_1979_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln338_25_reg_3476 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln338_25_reg_3476_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln338_25_reg_3476_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln329_25_fu_1983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_25_reg_3481 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_380_fu_2110_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_380_reg_3486 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_381_fu_2229_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_381_reg_3493 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_342_fu_2258_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_342_reg_3499 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln330_38_fu_2288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln330_38_reg_3505 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_80_fu_2310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_80_reg_3510 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_354_fu_2337_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_354_reg_3516 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln330_40_fu_2367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln330_40_reg_3522 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_84_fu_2389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_84_reg_3527 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_366_fu_2416_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_366_reg_3533 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln330_42_fu_2446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln330_42_reg_3539 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_88_fu_2468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_88_reg_3544 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_378_fu_2495_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_378_reg_3550 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln330_44_fu_2525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln330_44_reg_3556 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_92_fu_2547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_92_reg_3561 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_offset_37_fu_2654_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal match_offset_37_reg_3567 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln336_18_fu_2703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln336_18_reg_3572 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_length_46_fu_2709_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_length_46_reg_3577 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_384_fu_2751_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_384_reg_3583 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_385_fu_2792_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_385_reg_3589 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_length_50_fu_2838_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_length_50_reg_3595 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln336_20_fu_2850_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln336_20_reg_3600 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_init : STD_LOGIC;
    signal zext_ln301_fu_615_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal iIdx_1_fu_302 : STD_LOGIC_VECTOR (31 downto 0);
    signal iIdx_fu_1988_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_V_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_data_V_44_fu_511_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_tmp_data_V_load : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_80_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_79_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_78_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_77_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_76_fu_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal shl_ln4_fu_571_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln293_8_fu_563_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln293_fu_551_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln293_fu_583_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln293_7_fu_555_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln293_8_fu_589_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal xor_ln293_4_fu_593_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln293_7_fu_579_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal xor_ln294_fu_599_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln294_fu_605_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln_fu_543_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal hash_fu_609_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln714_fu_659_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_131_fu_668_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_132_fu_683_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_133_fu_698_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_134_fu_713_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_135_fu_728_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_136_fu_753_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_137_fu_768_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_138_fu_783_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_139_fu_798_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_140_fu_813_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_141_fu_828_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_142_fu_853_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_143_fu_868_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_144_fu_883_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_145_fu_898_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_146_fu_913_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_147_fu_928_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_148_fu_953_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_149_fu_968_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_150_fu_983_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_151_fu_998_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_152_fu_1013_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_153_fu_1028_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_154_fu_1053_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_155_fu_1068_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_156_fu_1083_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_157_fu_1098_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_158_fu_1113_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_159_fu_1128_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_160_fu_1153_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_161_fu_1168_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_162_fu_1183_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_165_fu_1198_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_169_fu_1213_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_170_fu_1228_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln276_fu_1250_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln276_fu_1246_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln392_4_fu_1261_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln392_fu_1267_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal done_fu_1292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_117_fu_1297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln321_fu_1289_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_309_fu_1302_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_310_fu_1309_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_118_fu_1317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_311_fu_1322_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_312_fu_1328_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln317_fu_1336_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_119_fu_1340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_313_fu_1345_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln319_fu_1286_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal currIdx_fu_1256_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_213_fu_1382_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal done_121_fu_1413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_122_fu_1418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln321_16_fu_1410_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_321_fu_1423_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_322_fu_1430_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_123_fu_1438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_323_fu_1443_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_324_fu_1449_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln317_16_fu_1457_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_124_fu_1461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_325_fu_1466_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln319_16_fu_1407_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_214_fu_1503_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal done_126_fu_1534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_127_fu_1539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln321_17_fu_1531_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_333_fu_1544_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_334_fu_1551_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_128_fu_1559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_335_fu_1564_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_336_fu_1570_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln317_17_fu_1578_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_129_fu_1582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_337_fu_1587_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln319_17_fu_1528_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_215_fu_1618_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal done_131_fu_1649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_132_fu_1654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln321_18_fu_1646_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_345_fu_1659_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_346_fu_1666_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_133_fu_1674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_347_fu_1679_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_348_fu_1685_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln317_18_fu_1693_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_134_fu_1697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_349_fu_1702_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln319_18_fu_1643_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_216_fu_1733_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal done_136_fu_1764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_137_fu_1769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln321_19_fu_1761_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_357_fu_1774_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_358_fu_1781_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_138_fu_1789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_359_fu_1794_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_360_fu_1800_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln317_19_fu_1808_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_139_fu_1812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_361_fu_1817_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln319_19_fu_1758_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_217_fu_1848_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal done_141_fu_1879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_142_fu_1884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln321_20_fu_1876_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_369_fu_1889_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_370_fu_1896_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_143_fu_1904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_371_fu_1909_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_372_fu_1915_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln317_20_fu_1923_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_144_fu_1927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_373_fu_1932_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln319_20_fu_1873_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_218_fu_1963_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal len_316_fu_1999_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln321_fu_2004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_317_fu_2008_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_318_fu_2014_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_offset_fu_2028_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln329_fu_2039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_fu_2033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_70_fu_2060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_fu_2022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_71_fu_2066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_fu_2056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_72_fu_2072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln330_fu_2044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_fu_2078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln330_34_fu_2050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_52_fu_2084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln330_fu_2098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_53_fu_2104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln330_fu_2090_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_328_fu_2118_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln321_80_fu_2123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_329_fu_2127_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_330_fu_2133_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_offset_34_fu_2147_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln329_21_fu_2158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_16_fu_2152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_74_fu_2179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_54_fu_2141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_75_fu_2185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_73_fu_2175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_76_fu_2191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln330_35_fu_2163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_54_fu_2197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln330_36_fu_2169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_55_fu_2203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln330_16_fu_2217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_56_fu_2223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln330_46_fu_2209_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_339_fu_2237_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_340_fu_2242_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln321_85_fu_2248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_341_fu_2252_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_offset_36_fu_2272_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln329_22_fu_2283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_17_fu_2277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_78_fu_2298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_57_fu_2266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_79_fu_2304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_77_fu_2294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_351_fu_2316_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_352_fu_2321_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln321_90_fu_2327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_353_fu_2331_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_offset_38_fu_2351_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln329_23_fu_2362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_18_fu_2356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_82_fu_2377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_60_fu_2345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_83_fu_2383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_81_fu_2373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_363_fu_2395_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_364_fu_2400_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln321_95_fu_2406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_365_fu_2410_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_offset_39_fu_2430_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln329_24_fu_2441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_19_fu_2435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_86_fu_2456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_63_fu_2424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_87_fu_2462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_85_fu_2452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_375_fu_2474_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_376_fu_2479_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln321_100_fu_2485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_377_fu_2489_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_offset_40_fu_2509_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln329_25_fu_2520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_20_fu_2514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_90_fu_2535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_66_fu_2503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_91_fu_2541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_89_fu_2531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln336_fu_2558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln327_fu_2553_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln336_16_fu_2576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln327_7_fu_2571_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal match_offset_33_fu_2563_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln330_37_fu_2599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_57_fu_2604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_58_fu_2609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln330_17_fu_2622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_59_fu_2628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln330_48_fu_2614_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_382_fu_2633_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_length_42_fu_2580_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln336_17_fu_2640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln327_8_fu_2594_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal match_offset_35_fu_2586_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln330_39_fu_2662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_60_fu_2667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_61_fu_2672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln330_18_fu_2685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_62_fu_2691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln330_50_fu_2677_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_383_fu_2696_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_length_44_fu_2646_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln330_41_fu_2717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_63_fu_2722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_64_fu_2727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln330_19_fu_2740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_65_fu_2746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln330_52_fu_2732_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln330_43_fu_2758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_66_fu_2763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_67_fu_2768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln330_20_fu_2781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_68_fu_2787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln330_54_fu_2773_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln336_5_fu_2799_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln336_19_fu_2810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln336_fu_2820_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln336_18_fu_2804_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal match_length_48_fu_2814_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln336_20_fu_2833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln336_4_fu_2845_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln336_19_fu_2825_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln336_fu_2858_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_68 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_enable_operation_74 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_enable_operation_161 : BOOLEAN;
    signal ap_enable_state4_pp0_iter3_stage0 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_2190 : BOOLEAN;
    signal ap_condition_2195 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component gzipcMulticoreStreaming_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component gzipcMulticoreStreaming_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    iIdx_1_fu_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    iIdx_1_fu_302 <= ap_const_lv32_5;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (nextVal_strobe_V_reg_462_pp0_iter2_reg = ap_const_lv1_1))) then 
                    iIdx_1_fu_302 <= iIdx_fu_1988_p2;
                end if;
            end if; 
        end if;
    end process;

    nextVal_strobe_V_reg_462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                if ((ap_const_boolean_1 = ap_condition_2195)) then 
                    nextVal_strobe_V_reg_462 <= tmp_reg_2947;
                elsif (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    nextVal_strobe_V_reg_462 <= tmp_154_cast;
                end if;
            end if; 
        end if;
    end process;

    present_window_76_fu_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_76_fu_326 <= present_window_69_reload;
                elsif (((nextVal_strobe_V_reg_462 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_76_fu_326 <= lclBufStream_dout;
                end if;
            end if; 
        end if;
    end process;

    present_window_77_fu_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_77_fu_322 <= present_window_68_reload;
                elsif (((nextVal_strobe_V_reg_462 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_77_fu_322 <= present_window_76_fu_326;
                end if;
            end if; 
        end if;
    end process;

    present_window_78_fu_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_78_fu_318 <= present_window_67_reload;
                elsif (((nextVal_strobe_V_reg_462 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_78_fu_318 <= present_window_77_fu_322;
                end if;
            end if; 
        end if;
    end process;

    present_window_79_fu_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_79_fu_314 <= present_window_66_reload;
                elsif (((nextVal_strobe_V_reg_462 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_79_fu_314 <= present_window_78_fu_318;
                end if;
            end if; 
        end if;
    end process;

    present_window_80_fu_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_80_fu_310 <= present_window_65_reload;
                elsif (((nextVal_strobe_V_reg_462 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_80_fu_310 <= present_window_79_fu_314;
                end if;
            end if; 
        end if;
    end process;

    tmp_data_V_fu_306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1))) then 
                    tmp_data_V_fu_306 <= tmp_data_V_44_fu_511_p1;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    tmp_data_V_fu_306 <= inVal_data_V_reload;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((nextVal_strobe_V_reg_462_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln328_80_reg_3510 <= and_ln328_80_fu_2310_p2;
                and_ln328_84_reg_3527 <= and_ln328_84_fu_2389_p2;
                and_ln328_88_reg_3544 <= and_ln328_88_fu_2468_p2;
                and_ln328_92_reg_3561 <= and_ln328_92_fu_2547_p2;
                icmp_ln330_38_reg_3505 <= icmp_ln330_38_fu_2288_p2;
                icmp_ln330_40_reg_3522 <= icmp_ln330_40_fu_2367_p2;
                icmp_ln330_42_reg_3539 <= icmp_ln330_42_fu_2446_p2;
                icmp_ln330_44_reg_3556 <= icmp_ln330_44_fu_2525_p2;
                len_342_reg_3499 <= len_342_fu_2258_p3;
                len_354_reg_3516 <= len_354_fu_2337_p3;
                len_366_reg_3533 <= len_366_fu_2416_p3;
                len_378_reg_3550 <= len_378_fu_2495_p3;
                len_380_reg_3486 <= len_380_fu_2110_p3;
                len_381_reg_3493 <= len_381_fu_2229_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                nextVal_strobe_V_reg_462_pp0_iter1_reg <= nextVal_strobe_V_reg_462;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                dict_V_addr_reg_3023_pp0_iter2_reg <= dict_V_addr_reg_3023;
                icmp_ln321_106_reg_3066_pp0_iter3_reg <= icmp_ln321_106_reg_3066;
                icmp_ln321_112_reg_3103_pp0_iter3_reg <= icmp_ln321_112_reg_3103;
                icmp_ln321_118_reg_3140_pp0_iter3_reg <= icmp_ln321_118_reg_3140;
                icmp_ln321_124_reg_3177_pp0_iter3_reg <= icmp_ln321_124_reg_3177;
                icmp_ln321_130_reg_3214_pp0_iter3_reg <= icmp_ln321_130_reg_3214;
                icmp_ln321_136_reg_3251_pp0_iter3_reg <= icmp_ln321_136_reg_3251;
                nextVal_strobe_V_reg_462_pp0_iter2_reg <= nextVal_strobe_V_reg_462_pp0_iter1_reg;
                nextVal_strobe_V_reg_462_pp0_iter3_reg <= nextVal_strobe_V_reg_462_pp0_iter2_reg;
                nextVal_strobe_V_reg_462_pp0_iter4_reg <= nextVal_strobe_V_reg_462_pp0_iter3_reg;
                nextVal_strobe_V_reg_462_pp0_iter5_reg <= nextVal_strobe_V_reg_462_pp0_iter4_reg;
                nextVal_strobe_V_reg_462_pp0_iter6_reg <= nextVal_strobe_V_reg_462_pp0_iter5_reg;
                present_window_80_load_1_reg_3000_pp0_iter2_reg <= present_window_80_load_1_reg_3000;
                present_window_80_load_1_reg_3000_pp0_iter3_reg <= present_window_80_load_1_reg_3000_pp0_iter2_reg;
                present_window_80_load_1_reg_3000_pp0_iter4_reg <= present_window_80_load_1_reg_3000_pp0_iter3_reg;
                present_window_80_load_1_reg_3000_pp0_iter5_reg <= present_window_80_load_1_reg_3000_pp0_iter4_reg;
                present_window_80_load_1_reg_3000_pp0_iter6_reg <= present_window_80_load_1_reg_3000_pp0_iter5_reg;
                present_window_91_reg_2976_pp0_iter2_reg <= present_window_91_reg_2976;
                present_window_91_reg_2976_pp0_iter3_reg <= present_window_91_reg_2976_pp0_iter2_reg;
                present_window_91_reg_2976_pp0_iter4_reg <= present_window_91_reg_2976_pp0_iter3_reg;
                present_window_91_reg_2976_pp0_iter5_reg <= present_window_91_reg_2976_pp0_iter4_reg;
                present_window_92_reg_2964_pp0_iter2_reg <= present_window_92_reg_2964;
                present_window_92_reg_2964_pp0_iter3_reg <= present_window_92_reg_2964_pp0_iter2_reg;
                present_window_92_reg_2964_pp0_iter4_reg <= present_window_92_reg_2964_pp0_iter3_reg;
                present_window_92_reg_2964_pp0_iter5_reg <= present_window_92_reg_2964_pp0_iter4_reg;
                present_window_93_reg_2952_pp0_iter2_reg <= present_window_93_reg_2952;
                present_window_93_reg_2952_pp0_iter3_reg <= present_window_93_reg_2952_pp0_iter2_reg;
                present_window_93_reg_2952_pp0_iter4_reg <= present_window_93_reg_2952_pp0_iter3_reg;
                present_window_93_reg_2952_pp0_iter5_reg <= present_window_93_reg_2952_pp0_iter4_reg;
                present_window_reg_2988_pp0_iter2_reg <= present_window_reg_2988;
                present_window_reg_2988_pp0_iter3_reg <= present_window_reg_2988_pp0_iter2_reg;
                present_window_reg_2988_pp0_iter4_reg <= present_window_reg_2988_pp0_iter3_reg;
                present_window_reg_2988_pp0_iter5_reg <= present_window_reg_2988_pp0_iter4_reg;
                tmp_219_reg_3012_pp0_iter2_reg <= tmp_219_reg_3012;
                trunc_ln338_21_reg_3328_pp0_iter4_reg <= trunc_ln338_21_reg_3328;
                trunc_ln338_22_reg_3365_pp0_iter4_reg <= trunc_ln338_22_reg_3365;
                trunc_ln338_23_reg_3402_pp0_iter4_reg <= trunc_ln338_23_reg_3402;
                trunc_ln338_23_reg_3402_pp0_iter5_reg <= trunc_ln338_23_reg_3402_pp0_iter4_reg;
                trunc_ln338_24_reg_3439_pp0_iter4_reg <= trunc_ln338_24_reg_3439;
                trunc_ln338_24_reg_3439_pp0_iter5_reg <= trunc_ln338_24_reg_3439_pp0_iter4_reg;
                trunc_ln338_25_reg_3476_pp0_iter4_reg <= trunc_ln338_25_reg_3476;
                trunc_ln338_25_reg_3476_pp0_iter5_reg <= trunc_ln338_25_reg_3476_pp0_iter4_reg;
                trunc_ln338_reg_3287_pp0_iter4_reg <= trunc_ln338_reg_3287;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((nextVal_strobe_V_reg_462_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                compareIdx_21_reg_3071 <= dict_V_q1(143 downto 120);
                compareIdx_22_reg_3108 <= dict_V_q1(215 downto 192);
                compareIdx_23_reg_3145 <= dict_V_q1(287 downto 264);
                compareIdx_24_reg_3182 <= dict_V_q1(359 downto 336);
                compareIdx_25_reg_3219 <= dict_V_q1(431 downto 408);
                compareIdx_reg_3034 <= dict_V_q1(71 downto 48);
                icmp_ln321_103_reg_3051 <= icmp_ln321_103_fu_693_p2;
                icmp_ln321_104_reg_3056 <= icmp_ln321_104_fu_708_p2;
                icmp_ln321_105_reg_3061 <= icmp_ln321_105_fu_723_p2;
                icmp_ln321_106_reg_3066 <= icmp_ln321_106_fu_738_p2;
                icmp_ln321_108_reg_3083 <= icmp_ln321_108_fu_778_p2;
                icmp_ln321_109_reg_3088 <= icmp_ln321_109_fu_793_p2;
                icmp_ln321_110_reg_3093 <= icmp_ln321_110_fu_808_p2;
                icmp_ln321_111_reg_3098 <= icmp_ln321_111_fu_823_p2;
                icmp_ln321_112_reg_3103 <= icmp_ln321_112_fu_838_p2;
                icmp_ln321_114_reg_3120 <= icmp_ln321_114_fu_878_p2;
                icmp_ln321_115_reg_3125 <= icmp_ln321_115_fu_893_p2;
                icmp_ln321_116_reg_3130 <= icmp_ln321_116_fu_908_p2;
                icmp_ln321_117_reg_3135 <= icmp_ln321_117_fu_923_p2;
                icmp_ln321_118_reg_3140 <= icmp_ln321_118_fu_938_p2;
                icmp_ln321_120_reg_3157 <= icmp_ln321_120_fu_978_p2;
                icmp_ln321_121_reg_3162 <= icmp_ln321_121_fu_993_p2;
                icmp_ln321_122_reg_3167 <= icmp_ln321_122_fu_1008_p2;
                icmp_ln321_123_reg_3172 <= icmp_ln321_123_fu_1023_p2;
                icmp_ln321_124_reg_3177 <= icmp_ln321_124_fu_1038_p2;
                icmp_ln321_126_reg_3194 <= icmp_ln321_126_fu_1078_p2;
                icmp_ln321_127_reg_3199 <= icmp_ln321_127_fu_1093_p2;
                icmp_ln321_128_reg_3204 <= icmp_ln321_128_fu_1108_p2;
                icmp_ln321_129_reg_3209 <= icmp_ln321_129_fu_1123_p2;
                icmp_ln321_130_reg_3214 <= icmp_ln321_130_fu_1138_p2;
                icmp_ln321_132_reg_3231 <= icmp_ln321_132_fu_1178_p2;
                icmp_ln321_133_reg_3236 <= icmp_ln321_133_fu_1193_p2;
                icmp_ln321_134_reg_3241 <= icmp_ln321_134_fu_1208_p2;
                icmp_ln321_135_reg_3246 <= icmp_ln321_135_fu_1223_p2;
                icmp_ln321_136_reg_3251 <= icmp_ln321_136_fu_1238_p2;
                icmp_ln321_reg_3046 <= icmp_ln321_fu_678_p2;
                len_320_reg_3076 <= len_320_fu_763_p2;
                len_332_reg_3113 <= len_332_fu_863_p2;
                len_344_reg_3150 <= len_344_fu_963_p2;
                len_356_reg_3187 <= len_356_fu_1063_p2;
                len_368_reg_3224 <= len_368_fu_1163_p2;
                len_reg_3039 <= len_fu_663_p2;
                trunc_ln1715_reg_3029 <= trunc_ln1715_fu_645_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((nextVal_strobe_V_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                dict_V_addr_reg_3023 <= zext_ln301_fu_615_p1(12 - 1 downto 0);
                present_window_80_load_1_reg_3000 <= present_window_80_fu_310;
                tmp_219_reg_3012 <= lclBufStream_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((nextVal_strobe_V_reg_462_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                done_120_reg_3261 <= done_120_fu_1359_p2;
                done_125_reg_3302 <= done_125_fu_1480_p2;
                done_130_reg_3344 <= done_130_fu_1601_p2;
                done_135_reg_3381 <= done_135_fu_1716_p2;
                done_140_reg_3418 <= done_140_fu_1831_p2;
                done_145_reg_3455 <= done_145_fu_1946_p2;
                icmp_ln327_52_reg_3272 <= icmp_ln327_52_fu_1370_p2;
                icmp_ln327_55_reg_3313 <= icmp_ln327_55_fu_1491_p2;
                icmp_ln327_58_reg_3350 <= icmp_ln327_58_fu_1606_p2;
                icmp_ln327_61_reg_3387 <= icmp_ln327_61_fu_1721_p2;
                icmp_ln327_64_reg_3424 <= icmp_ln327_64_fu_1836_p2;
                icmp_ln327_67_reg_3461 <= icmp_ln327_67_fu_1951_p2;
                icmp_ln327_69_reg_3282 <= icmp_ln327_69_fu_1392_p2;
                icmp_ln327_70_reg_3323 <= icmp_ln327_70_fu_1513_p2;
                icmp_ln327_71_reg_3360 <= icmp_ln327_71_fu_1628_p2;
                icmp_ln327_72_reg_3397 <= icmp_ln327_72_fu_1743_p2;
                icmp_ln327_73_reg_3434 <= icmp_ln327_73_fu_1858_p2;
                icmp_ln327_74_reg_3471 <= icmp_ln327_74_fu_1973_p2;
                icmp_ln329_21_reg_3333 <= icmp_ln329_21_fu_1523_p2;
                icmp_ln329_22_reg_3370 <= icmp_ln329_22_fu_1638_p2;
                icmp_ln329_23_reg_3407 <= icmp_ln329_23_fu_1753_p2;
                icmp_ln329_24_reg_3444 <= icmp_ln329_24_fu_1868_p2;
                icmp_ln329_25_reg_3481 <= icmp_ln329_25_fu_1983_p2;
                icmp_ln329_reg_3292 <= icmp_ln329_fu_1402_p2;
                len_314_reg_3256 <= len_314_fu_1351_p3;
                len_315_reg_3267 <= len_315_fu_1364_p2;
                len_326_reg_3297 <= len_326_fu_1472_p3;
                len_327_reg_3308 <= len_327_fu_1485_p2;
                len_338_reg_3338 <= len_338_fu_1593_p3;
                len_350_reg_3375 <= len_350_fu_1708_p3;
                len_362_reg_3412 <= len_362_fu_1823_p3;
                len_374_reg_3449 <= len_374_fu_1938_p3;
                sub_ln327_16_reg_3318 <= sub_ln327_16_fu_1497_p2;
                sub_ln327_17_reg_3355 <= sub_ln327_17_fu_1612_p2;
                sub_ln327_18_reg_3392 <= sub_ln327_18_fu_1727_p2;
                sub_ln327_19_reg_3429 <= sub_ln327_19_fu_1842_p2;
                sub_ln327_20_reg_3466 <= sub_ln327_20_fu_1957_p2;
                sub_ln327_reg_3277 <= sub_ln327_fu_1376_p2;
                trunc_ln338_21_reg_3328 <= trunc_ln338_21_fu_1519_p1;
                trunc_ln338_22_reg_3365 <= trunc_ln338_22_fu_1634_p1;
                trunc_ln338_23_reg_3402 <= trunc_ln338_23_fu_1749_p1;
                trunc_ln338_24_reg_3439 <= trunc_ln338_24_fu_1864_p1;
                trunc_ln338_25_reg_3476 <= trunc_ln338_25_fu_1979_p1;
                trunc_ln338_reg_3287 <= trunc_ln338_fu_1398_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((nextVal_strobe_V_reg_462_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln336_18_reg_3572 <= icmp_ln336_18_fu_2703_p2;
                len_384_reg_3583 <= len_384_fu_2751_p3;
                len_385_reg_3589 <= len_385_fu_2792_p3;
                match_length_46_reg_3577 <= match_length_46_fu_2709_p3;
                match_offset_37_reg_3567 <= match_offset_37_fu_2654_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((nextVal_strobe_V_reg_462_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                match_length_50_reg_3595 <= match_length_50_fu_2838_p3;
                select_ln336_20_reg_3600 <= select_ln336_20_fu_2850_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                present_window_91_reg_2976 <= present_window_77_fu_322;
                present_window_92_reg_2964 <= present_window_78_fu_318;
                present_window_93_reg_2952 <= present_window_79_fu_314;
                present_window_reg_2988 <= present_window_76_fu_326;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_data_V_load_reg_2942 <= ap_sig_allocacmp_tmp_data_V_load;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_2947 <= downStream_4_dout(8 downto 8);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln276_fu_1250_p2 <= std_logic_vector(unsigned(iIdx_1_fu_302) + unsigned(ap_const_lv32_FFFFFFFB));
    add_ln327_7_fu_2571_p2 <= std_logic_vector(unsigned(trunc_ln338_21_reg_3328_pp0_iter4_reg) + unsigned(ap_const_lv16_FFFF));
    add_ln327_8_fu_2594_p2 <= std_logic_vector(unsigned(trunc_ln338_22_reg_3365_pp0_iter4_reg) + unsigned(ap_const_lv16_FFFF));
    add_ln327_fu_2553_p2 <= std_logic_vector(unsigned(trunc_ln338_reg_3287_pp0_iter4_reg) + unsigned(ap_const_lv16_FFFF));
    add_ln336_4_fu_2845_p2 <= std_logic_vector(unsigned(trunc_ln338_25_reg_3476_pp0_iter5_reg) + unsigned(ap_const_lv16_FFFF));
    add_ln336_5_fu_2799_p2 <= std_logic_vector(unsigned(trunc_ln338_23_reg_3402_pp0_iter5_reg) + unsigned(ap_const_lv16_FFFF));
    add_ln336_fu_2820_p2 <= std_logic_vector(unsigned(trunc_ln338_24_reg_3439_pp0_iter5_reg) + unsigned(ap_const_lv16_FFFF));
    add_ln392_4_fu_1261_p2 <= std_logic_vector(unsigned(trunc_ln276_fu_1246_p1) + unsigned(ap_const_lv24_FFFFFB));
    add_ln392_fu_1267_p2 <= std_logic_vector(unsigned(add_ln392_4_fu_1261_p2) + unsigned(trunc_ln41));
    and_ln328_70_fu_2060_p2 <= (xor_ln329_fu_2039_p2 and icmp_ln328_fu_2033_p2);
    and_ln328_71_fu_2066_p2 <= (icmp_ln327_fu_2022_p2 and and_ln328_70_fu_2060_p2);
    and_ln328_72_fu_2072_p2 <= (and_ln328_fu_2056_p2 and and_ln328_71_fu_2066_p2);
    and_ln328_73_fu_2175_p2 <= (icmp_ln327_70_reg_3323 and icmp_ln327_55_reg_3313);
    and_ln328_74_fu_2179_p2 <= (xor_ln329_21_fu_2158_p2 and icmp_ln328_16_fu_2152_p2);
    and_ln328_75_fu_2185_p2 <= (icmp_ln327_54_fu_2141_p2 and and_ln328_74_fu_2179_p2);
    and_ln328_76_fu_2191_p2 <= (and_ln328_75_fu_2185_p2 and and_ln328_73_fu_2175_p2);
    and_ln328_77_fu_2294_p2 <= (icmp_ln327_71_reg_3360 and icmp_ln327_58_reg_3350);
    and_ln328_78_fu_2298_p2 <= (xor_ln329_22_fu_2283_p2 and icmp_ln328_17_fu_2277_p2);
    and_ln328_79_fu_2304_p2 <= (icmp_ln327_57_fu_2266_p2 and and_ln328_78_fu_2298_p2);
    and_ln328_80_fu_2310_p2 <= (and_ln328_79_fu_2304_p2 and and_ln328_77_fu_2294_p2);
    and_ln328_81_fu_2373_p2 <= (icmp_ln327_72_reg_3397 and icmp_ln327_61_reg_3387);
    and_ln328_82_fu_2377_p2 <= (xor_ln329_23_fu_2362_p2 and icmp_ln328_18_fu_2356_p2);
    and_ln328_83_fu_2383_p2 <= (icmp_ln327_60_fu_2345_p2 and and_ln328_82_fu_2377_p2);
    and_ln328_84_fu_2389_p2 <= (and_ln328_83_fu_2383_p2 and and_ln328_81_fu_2373_p2);
    and_ln328_85_fu_2452_p2 <= (icmp_ln327_73_reg_3434 and icmp_ln327_64_reg_3424);
    and_ln328_86_fu_2456_p2 <= (xor_ln329_24_fu_2441_p2 and icmp_ln328_19_fu_2435_p2);
    and_ln328_87_fu_2462_p2 <= (icmp_ln327_63_fu_2424_p2 and and_ln328_86_fu_2456_p2);
    and_ln328_88_fu_2468_p2 <= (and_ln328_87_fu_2462_p2 and and_ln328_85_fu_2452_p2);
    and_ln328_89_fu_2531_p2 <= (icmp_ln327_74_reg_3471 and icmp_ln327_67_reg_3461);
    and_ln328_90_fu_2535_p2 <= (xor_ln329_25_fu_2520_p2 and icmp_ln328_20_fu_2514_p2);
    and_ln328_91_fu_2541_p2 <= (icmp_ln327_66_fu_2503_p2 and and_ln328_90_fu_2535_p2);
    and_ln328_92_fu_2547_p2 <= (and_ln328_91_fu_2541_p2 and and_ln328_89_fu_2531_p2);
    and_ln328_fu_2056_p2 <= (icmp_ln327_69_reg_3282 and icmp_ln327_52_reg_3272);
    and_ln330_52_fu_2084_p2 <= (icmp_ln330_34_fu_2050_p2 and and_ln330_fu_2078_p2);
    and_ln330_53_fu_2104_p2 <= (xor_ln330_fu_2098_p2 and and_ln328_72_fu_2072_p2);
    and_ln330_54_fu_2197_p2 <= (icmp_ln330_35_fu_2163_p2 and and_ln328_76_fu_2191_p2);
    and_ln330_55_fu_2203_p2 <= (icmp_ln330_36_fu_2169_p2 and and_ln330_54_fu_2197_p2);
    and_ln330_56_fu_2223_p2 <= (xor_ln330_16_fu_2217_p2 and and_ln328_76_fu_2191_p2);
    and_ln330_57_fu_2604_p2 <= (icmp_ln330_37_fu_2599_p2 and and_ln328_80_reg_3510);
    and_ln330_58_fu_2609_p2 <= (icmp_ln330_38_reg_3505 and and_ln330_57_fu_2604_p2);
    and_ln330_59_fu_2628_p2 <= (xor_ln330_17_fu_2622_p2 and and_ln328_80_reg_3510);
    and_ln330_60_fu_2667_p2 <= (icmp_ln330_39_fu_2662_p2 and and_ln328_84_reg_3527);
    and_ln330_61_fu_2672_p2 <= (icmp_ln330_40_reg_3522 and and_ln330_60_fu_2667_p2);
    and_ln330_62_fu_2691_p2 <= (xor_ln330_18_fu_2685_p2 and and_ln328_84_reg_3527);
    and_ln330_63_fu_2722_p2 <= (icmp_ln330_41_fu_2717_p2 and and_ln328_88_reg_3544);
    and_ln330_64_fu_2727_p2 <= (icmp_ln330_42_reg_3539 and and_ln330_63_fu_2722_p2);
    and_ln330_65_fu_2746_p2 <= (xor_ln330_19_fu_2740_p2 and and_ln328_88_reg_3544);
    and_ln330_66_fu_2763_p2 <= (icmp_ln330_43_fu_2758_p2 and and_ln328_92_reg_3561);
    and_ln330_67_fu_2768_p2 <= (icmp_ln330_44_reg_3556 and and_ln330_66_fu_2763_p2);
    and_ln330_68_fu_2787_p2 <= (xor_ln330_20_fu_2781_p2 and and_ln328_92_reg_3561);
    and_ln330_fu_2078_p2 <= (icmp_ln330_fu_2044_p2 and and_ln328_72_fu_2072_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, downStream_4_empty_n, ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4, lclBufStream_empty_n, nextVal_strobe_V_reg_462, lclBufStream_full_n, compressedStream_full_n, nextVal_strobe_V_reg_462_pp0_iter6_reg, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= (((nextVal_strobe_V_reg_462_pp0_iter6_reg = ap_const_lv1_1) and (compressedStream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((lclBufStream_full_n = ap_const_logic_0) and (nextVal_strobe_V_reg_462 = ap_const_lv1_1)) or ((nextVal_strobe_V_reg_462 = ap_const_lv1_1) and (lclBufStream_empty_n = ap_const_logic_0)))) or ((ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4 = ap_const_lv1_1) and (downStream_4_empty_n = ap_const_logic_0) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, downStream_4_empty_n, ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4, lclBufStream_empty_n, nextVal_strobe_V_reg_462, lclBufStream_full_n, compressedStream_full_n, nextVal_strobe_V_reg_462_pp0_iter6_reg, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= (((nextVal_strobe_V_reg_462_pp0_iter6_reg = ap_const_lv1_1) and (compressedStream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((lclBufStream_full_n = ap_const_logic_0) and (nextVal_strobe_V_reg_462 = ap_const_lv1_1)) or ((nextVal_strobe_V_reg_462 = ap_const_lv1_1) and (lclBufStream_empty_n = ap_const_logic_0)))) or ((ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4 = ap_const_lv1_1) and (downStream_4_empty_n = ap_const_logic_0) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, downStream_4_empty_n, ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4, lclBufStream_empty_n, nextVal_strobe_V_reg_462, lclBufStream_full_n, compressedStream_full_n, nextVal_strobe_V_reg_462_pp0_iter6_reg, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= (((nextVal_strobe_V_reg_462_pp0_iter6_reg = ap_const_lv1_1) and (compressedStream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((lclBufStream_full_n = ap_const_logic_0) and (nextVal_strobe_V_reg_462 = ap_const_lv1_1)) or ((nextVal_strobe_V_reg_462 = ap_const_lv1_1) and (lclBufStream_empty_n = ap_const_logic_0)))) or ((ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4 = ap_const_lv1_1) and (downStream_4_empty_n = ap_const_logic_0) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(downStream_4_empty_n, ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4 = ap_const_lv1_1) and (downStream_4_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(lclBufStream_empty_n, nextVal_strobe_V_reg_462, lclBufStream_full_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((lclBufStream_full_n = ap_const_logic_0) and (nextVal_strobe_V_reg_462 = ap_const_lv1_1)) or ((nextVal_strobe_V_reg_462 = ap_const_lv1_1) and (lclBufStream_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_pp0_stage0_iter7_assign_proc : process(compressedStream_full_n, nextVal_strobe_V_reg_462_pp0_iter6_reg)
    begin
                ap_block_state8_pp0_stage0_iter7 <= ((nextVal_strobe_V_reg_462_pp0_iter6_reg = ap_const_lv1_1) and (compressedStream_full_n = ap_const_logic_0));
    end process;


    ap_condition_2190_assign_proc : process(ap_enable_reg_pp0_iter1, nextVal_strobe_V_reg_462, ap_block_pp0_stage0)
    begin
                ap_condition_2190 <= ((nextVal_strobe_V_reg_462 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_2195_assign_proc : process(ap_enable_reg_pp0_iter1, nextVal_strobe_V_reg_462, ap_block_pp0_stage0_11001)
    begin
                ap_condition_2195 <= ((nextVal_strobe_V_reg_462 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, nextVal_strobe_V_reg_462, ap_block_pp0_stage0_subdone)
    begin
        if (((nextVal_strobe_V_reg_462 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_161_assign_proc : process(nextVal_strobe_V_reg_462_pp0_iter2_reg)
    begin
                ap_enable_operation_161 <= (nextVal_strobe_V_reg_462_pp0_iter2_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_68_assign_proc : process(nextVal_strobe_V_reg_462)
    begin
                ap_enable_operation_68 <= (nextVal_strobe_V_reg_462 = ap_const_lv1_1);
    end process;


    ap_enable_operation_74_assign_proc : process(nextVal_strobe_V_reg_462_pp0_iter1_reg)
    begin
                ap_enable_operation_74 <= (nextVal_strobe_V_reg_462_pp0_iter1_reg = ap_const_lv1_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state4_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state4_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_154_cast, tmp_reg_2947, ap_loop_init, ap_condition_2190)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_2190)) then 
                ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4 <= tmp_reg_2947;
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4 <= tmp_154_cast;
            else 
                ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4 <= tmp_reg_2947;
            end if;
        else 
            ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4 <= tmp_reg_2947;
        end if; 
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_data_V_load_assign_proc : process(ap_CS_fsm_pp0_stage0, inVal_data_V_reload, ap_block_pp0_stage0, ap_loop_init, tmp_data_V_fu_306)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_data_V_load <= inVal_data_V_reload;
        else 
            ap_sig_allocacmp_tmp_data_V_load <= tmp_data_V_fu_306;
        end if; 
    end process;


    compressedStream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter7, compressedStream_full_n, nextVal_strobe_V_reg_462_pp0_iter6_reg, ap_block_pp0_stage0)
    begin
        if (((nextVal_strobe_V_reg_462_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            compressedStream_blk_n <= compressedStream_full_n;
        else 
            compressedStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    compressedStream_din <= (((ap_const_lv1_1 & select_ln336_20_reg_3600) & zext_ln336_fu_2858_p1) & present_window_80_load_1_reg_3000_pp0_iter6_reg);

    compressedStream_write_assign_proc : process(ap_enable_reg_pp0_iter7, nextVal_strobe_V_reg_462_pp0_iter6_reg, ap_block_pp0_stage0_11001)
    begin
        if (((nextVal_strobe_V_reg_462_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            compressedStream_write <= ap_const_logic_1;
        else 
            compressedStream_write <= ap_const_logic_0;
        end if; 
    end process;

    currIdx_fu_1256_p2 <= std_logic_vector(unsigned(add_ln276_fu_1250_p2) + unsigned(mul));
    dict_V_address0 <= dict_V_addr_reg_3023_pp0_iter2_reg;
    dict_V_address1 <= zext_ln301_fu_615_p1(12 - 1 downto 0);

    dict_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            dict_V_ce0 <= ap_const_logic_1;
        else 
            dict_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dict_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            dict_V_ce1 <= ap_const_logic_1;
        else 
            dict_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    dict_V_d0 <= (((((((trunc_ln1715_reg_3029 & add_ln392_fu_1267_p2) & tmp_219_reg_3012_pp0_iter2_reg) & present_window_reg_2988_pp0_iter2_reg) & present_window_91_reg_2976_pp0_iter2_reg) & present_window_92_reg_2964_pp0_iter2_reg) & present_window_93_reg_2952_pp0_iter2_reg) & present_window_80_load_1_reg_3000_pp0_iter2_reg);

    dict_V_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, nextVal_strobe_V_reg_462_pp0_iter2_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (nextVal_strobe_V_reg_462_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            dict_V_we0 <= ap_const_logic_1;
        else 
            dict_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    done_117_fu_1297_p2 <= (icmp_ln321_reg_3046 or done_fu_1292_p2);
    done_118_fu_1317_p2 <= (icmp_ln321_103_reg_3051 or done_117_fu_1297_p2);
    done_119_fu_1340_p2 <= (icmp_ln321_104_reg_3056 or done_118_fu_1317_p2);
    done_120_fu_1359_p2 <= (icmp_ln321_105_reg_3061 or done_119_fu_1340_p2);
    done_121_fu_1413_p2 <= (len_320_reg_3076 xor ap_const_lv1_1);
    done_122_fu_1418_p2 <= (icmp_ln321_108_reg_3083 or done_121_fu_1413_p2);
    done_123_fu_1438_p2 <= (icmp_ln321_109_reg_3088 or done_122_fu_1418_p2);
    done_124_fu_1461_p2 <= (icmp_ln321_110_reg_3093 or done_123_fu_1438_p2);
    done_125_fu_1480_p2 <= (icmp_ln321_111_reg_3098 or done_124_fu_1461_p2);
    done_126_fu_1534_p2 <= (len_332_reg_3113 xor ap_const_lv1_1);
    done_127_fu_1539_p2 <= (icmp_ln321_114_reg_3120 or done_126_fu_1534_p2);
    done_128_fu_1559_p2 <= (icmp_ln321_115_reg_3125 or done_127_fu_1539_p2);
    done_129_fu_1582_p2 <= (icmp_ln321_116_reg_3130 or done_128_fu_1559_p2);
    done_130_fu_1601_p2 <= (icmp_ln321_117_reg_3135 or done_129_fu_1582_p2);
    done_131_fu_1649_p2 <= (len_344_reg_3150 xor ap_const_lv1_1);
    done_132_fu_1654_p2 <= (icmp_ln321_120_reg_3157 or done_131_fu_1649_p2);
    done_133_fu_1674_p2 <= (icmp_ln321_121_reg_3162 or done_132_fu_1654_p2);
    done_134_fu_1697_p2 <= (icmp_ln321_122_reg_3167 or done_133_fu_1674_p2);
    done_135_fu_1716_p2 <= (icmp_ln321_123_reg_3172 or done_134_fu_1697_p2);
    done_136_fu_1764_p2 <= (len_356_reg_3187 xor ap_const_lv1_1);
    done_137_fu_1769_p2 <= (icmp_ln321_126_reg_3194 or done_136_fu_1764_p2);
    done_138_fu_1789_p2 <= (icmp_ln321_127_reg_3199 or done_137_fu_1769_p2);
    done_139_fu_1812_p2 <= (icmp_ln321_128_reg_3204 or done_138_fu_1789_p2);
    done_140_fu_1831_p2 <= (icmp_ln321_129_reg_3209 or done_139_fu_1812_p2);
    done_141_fu_1879_p2 <= (len_368_reg_3224 xor ap_const_lv1_1);
    done_142_fu_1884_p2 <= (icmp_ln321_132_reg_3231 or done_141_fu_1879_p2);
    done_143_fu_1904_p2 <= (icmp_ln321_133_reg_3236 or done_142_fu_1884_p2);
    done_144_fu_1927_p2 <= (icmp_ln321_134_reg_3241 or done_143_fu_1904_p2);
    done_145_fu_1946_p2 <= (icmp_ln321_135_reg_3246 or done_144_fu_1927_p2);
    done_fu_1292_p2 <= (len_reg_3039 xor ap_const_lv1_1);

    downStream_4_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, downStream_4_empty_n, ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            downStream_4_blk_n <= downStream_4_empty_n;
        else 
            downStream_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    downStream_4_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_phi_mux_nextVal_strobe_V_phi_fu_465_p4 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            downStream_4_read <= ap_const_logic_1;
        else 
            downStream_4_read <= ap_const_logic_0;
        end if; 
    end process;

    hash_fu_609_p2 <= (zext_ln294_fu_605_p1 xor shl_ln_fu_543_p3);
    iIdx_fu_1988_p2 <= std_logic_vector(unsigned(iIdx_1_fu_302) + unsigned(ap_const_lv32_1));
    icmp_ln321_103_fu_693_p2 <= "0" when (present_window_92_reg_2964 = tmp_132_fu_683_p4) else "1";
    icmp_ln321_104_fu_708_p2 <= "0" when (present_window_91_reg_2976 = tmp_133_fu_698_p4) else "1";
    icmp_ln321_105_fu_723_p2 <= "0" when (present_window_reg_2988 = tmp_134_fu_713_p4) else "1";
    icmp_ln321_106_fu_738_p2 <= "0" when (tmp_219_reg_3012 = tmp_135_fu_728_p4) else "1";
    icmp_ln321_108_fu_778_p2 <= "0" when (present_window_93_reg_2952 = tmp_137_fu_768_p4) else "1";
    icmp_ln321_109_fu_793_p2 <= "0" when (present_window_92_reg_2964 = tmp_138_fu_783_p4) else "1";
    icmp_ln321_110_fu_808_p2 <= "0" when (present_window_91_reg_2976 = tmp_139_fu_798_p4) else "1";
    icmp_ln321_111_fu_823_p2 <= "0" when (present_window_reg_2988 = tmp_140_fu_813_p4) else "1";
    icmp_ln321_112_fu_838_p2 <= "0" when (tmp_219_reg_3012 = tmp_141_fu_828_p4) else "1";
    icmp_ln321_114_fu_878_p2 <= "0" when (present_window_93_reg_2952 = tmp_143_fu_868_p4) else "1";
    icmp_ln321_115_fu_893_p2 <= "0" when (present_window_92_reg_2964 = tmp_144_fu_883_p4) else "1";
    icmp_ln321_116_fu_908_p2 <= "0" when (present_window_91_reg_2976 = tmp_145_fu_898_p4) else "1";
    icmp_ln321_117_fu_923_p2 <= "0" when (present_window_reg_2988 = tmp_146_fu_913_p4) else "1";
    icmp_ln321_118_fu_938_p2 <= "0" when (tmp_219_reg_3012 = tmp_147_fu_928_p4) else "1";
    icmp_ln321_120_fu_978_p2 <= "0" when (present_window_93_reg_2952 = tmp_149_fu_968_p4) else "1";
    icmp_ln321_121_fu_993_p2 <= "0" when (present_window_92_reg_2964 = tmp_150_fu_983_p4) else "1";
    icmp_ln321_122_fu_1008_p2 <= "0" when (present_window_91_reg_2976 = tmp_151_fu_998_p4) else "1";
    icmp_ln321_123_fu_1023_p2 <= "0" when (present_window_reg_2988 = tmp_152_fu_1013_p4) else "1";
    icmp_ln321_124_fu_1038_p2 <= "0" when (tmp_219_reg_3012 = tmp_153_fu_1028_p4) else "1";
    icmp_ln321_126_fu_1078_p2 <= "0" when (present_window_93_reg_2952 = tmp_155_fu_1068_p4) else "1";
    icmp_ln321_127_fu_1093_p2 <= "0" when (present_window_92_reg_2964 = tmp_156_fu_1083_p4) else "1";
    icmp_ln321_128_fu_1108_p2 <= "0" when (present_window_91_reg_2976 = tmp_157_fu_1098_p4) else "1";
    icmp_ln321_129_fu_1123_p2 <= "0" when (present_window_reg_2988 = tmp_158_fu_1113_p4) else "1";
    icmp_ln321_130_fu_1138_p2 <= "0" when (tmp_219_reg_3012 = tmp_159_fu_1128_p4) else "1";
    icmp_ln321_132_fu_1178_p2 <= "0" when (present_window_93_reg_2952 = tmp_161_fu_1168_p4) else "1";
    icmp_ln321_133_fu_1193_p2 <= "0" when (present_window_92_reg_2964 = tmp_162_fu_1183_p4) else "1";
    icmp_ln321_134_fu_1208_p2 <= "0" when (present_window_91_reg_2976 = tmp_165_fu_1198_p4) else "1";
    icmp_ln321_135_fu_1223_p2 <= "0" when (present_window_reg_2988 = tmp_169_fu_1213_p4) else "1";
    icmp_ln321_136_fu_1238_p2 <= "0" when (tmp_219_reg_3012 = tmp_170_fu_1228_p4) else "1";
    icmp_ln321_fu_678_p2 <= "0" when (present_window_93_reg_2952 = tmp_131_fu_668_p4) else "1";
    icmp_ln327_52_fu_1370_p2 <= "1" when (unsigned(zext_ln319_fu_1286_p1) < unsigned(currIdx_fu_1256_p2)) else "0";
    icmp_ln327_54_fu_2141_p2 <= "1" when (unsigned(len_330_fu_2133_p3) > unsigned(ap_const_lv3_2)) else "0";
    icmp_ln327_55_fu_1491_p2 <= "1" when (unsigned(zext_ln319_16_fu_1407_p1) < unsigned(currIdx_fu_1256_p2)) else "0";
    icmp_ln327_57_fu_2266_p2 <= "1" when (unsigned(len_342_fu_2258_p3) > unsigned(ap_const_lv3_2)) else "0";
    icmp_ln327_58_fu_1606_p2 <= "1" when (unsigned(zext_ln319_17_fu_1528_p1) < unsigned(currIdx_fu_1256_p2)) else "0";
    icmp_ln327_60_fu_2345_p2 <= "1" when (unsigned(len_354_fu_2337_p3) > unsigned(ap_const_lv3_2)) else "0";
    icmp_ln327_61_fu_1721_p2 <= "1" when (unsigned(zext_ln319_18_fu_1643_p1) < unsigned(currIdx_fu_1256_p2)) else "0";
    icmp_ln327_63_fu_2424_p2 <= "1" when (unsigned(len_366_fu_2416_p3) > unsigned(ap_const_lv3_2)) else "0";
    icmp_ln327_64_fu_1836_p2 <= "1" when (unsigned(zext_ln319_19_fu_1758_p1) < unsigned(currIdx_fu_1256_p2)) else "0";
    icmp_ln327_66_fu_2503_p2 <= "1" when (unsigned(len_378_fu_2495_p3) > unsigned(ap_const_lv3_2)) else "0";
    icmp_ln327_67_fu_1951_p2 <= "1" when (unsigned(zext_ln319_20_fu_1873_p1) < unsigned(currIdx_fu_1256_p2)) else "0";
    icmp_ln327_69_fu_1392_p2 <= "1" when (tmp_213_fu_1382_p4 = ap_const_lv17_0) else "0";
    icmp_ln327_70_fu_1513_p2 <= "1" when (tmp_214_fu_1503_p4 = ap_const_lv17_0) else "0";
    icmp_ln327_71_fu_1628_p2 <= "1" when (tmp_215_fu_1618_p4 = ap_const_lv17_0) else "0";
    icmp_ln327_72_fu_1743_p2 <= "1" when (tmp_216_fu_1733_p4 = ap_const_lv17_0) else "0";
    icmp_ln327_73_fu_1858_p2 <= "1" when (tmp_217_fu_1848_p4 = ap_const_lv17_0) else "0";
    icmp_ln327_74_fu_1973_p2 <= "1" when (tmp_218_fu_1963_p4 = ap_const_lv17_0) else "0";
    icmp_ln327_fu_2022_p2 <= "1" when (unsigned(len_318_fu_2014_p3) > unsigned(ap_const_lv3_2)) else "0";
    icmp_ln328_16_fu_2152_p2 <= "0" when (match_offset_34_fu_2147_p2 = ap_const_lv32_0) else "1";
    icmp_ln328_17_fu_2277_p2 <= "0" when (match_offset_36_fu_2272_p2 = ap_const_lv32_0) else "1";
    icmp_ln328_18_fu_2356_p2 <= "0" when (match_offset_38_fu_2351_p2 = ap_const_lv32_0) else "1";
    icmp_ln328_19_fu_2435_p2 <= "0" when (match_offset_39_fu_2430_p2 = ap_const_lv32_0) else "1";
    icmp_ln328_20_fu_2514_p2 <= "0" when (match_offset_40_fu_2509_p2 = ap_const_lv32_0) else "1";
    icmp_ln328_fu_2033_p2 <= "0" when (match_offset_fu_2028_p2 = ap_const_lv32_0) else "1";
    icmp_ln329_21_fu_1523_p2 <= "1" when (unsigned(zext_ln319_16_fu_1407_p1) < unsigned(mul)) else "0";
    icmp_ln329_22_fu_1638_p2 <= "1" when (unsigned(zext_ln319_17_fu_1528_p1) < unsigned(mul)) else "0";
    icmp_ln329_23_fu_1753_p2 <= "1" when (unsigned(zext_ln319_18_fu_1643_p1) < unsigned(mul)) else "0";
    icmp_ln329_24_fu_1868_p2 <= "1" when (unsigned(zext_ln319_19_fu_1758_p1) < unsigned(mul)) else "0";
    icmp_ln329_25_fu_1983_p2 <= "1" when (unsigned(zext_ln319_20_fu_1873_p1) < unsigned(mul)) else "0";
    icmp_ln329_fu_1402_p2 <= "1" when (unsigned(zext_ln319_fu_1286_p1) < unsigned(mul)) else "0";
    icmp_ln330_34_fu_2050_p2 <= "1" when (unsigned(match_offset_fu_2028_p2) < unsigned(ap_const_lv32_1001)) else "0";
    icmp_ln330_35_fu_2163_p2 <= "1" when (len_330_fu_2133_p3 = ap_const_lv3_3) else "0";
    icmp_ln330_36_fu_2169_p2 <= "1" when (unsigned(match_offset_34_fu_2147_p2) < unsigned(ap_const_lv32_1001)) else "0";
    icmp_ln330_37_fu_2599_p2 <= "1" when (len_342_reg_3499 = ap_const_lv3_3) else "0";
    icmp_ln330_38_fu_2288_p2 <= "1" when (unsigned(match_offset_36_fu_2272_p2) < unsigned(ap_const_lv32_1001)) else "0";
    icmp_ln330_39_fu_2662_p2 <= "1" when (len_354_reg_3516 = ap_const_lv3_3) else "0";
    icmp_ln330_40_fu_2367_p2 <= "1" when (unsigned(match_offset_38_fu_2351_p2) < unsigned(ap_const_lv32_1001)) else "0";
    icmp_ln330_41_fu_2717_p2 <= "1" when (len_366_reg_3533 = ap_const_lv3_3) else "0";
    icmp_ln330_42_fu_2446_p2 <= "1" when (unsigned(match_offset_39_fu_2430_p2) < unsigned(ap_const_lv32_1001)) else "0";
    icmp_ln330_43_fu_2758_p2 <= "1" when (len_378_reg_3550 = ap_const_lv3_3) else "0";
    icmp_ln330_44_fu_2525_p2 <= "1" when (unsigned(match_offset_40_fu_2509_p2) < unsigned(ap_const_lv32_1001)) else "0";
    icmp_ln330_fu_2044_p2 <= "1" when (len_318_fu_2014_p3 = ap_const_lv3_3) else "0";
    icmp_ln336_16_fu_2576_p2 <= "1" when (unsigned(len_381_reg_3493) > unsigned(len_380_reg_3486)) else "0";
    icmp_ln336_17_fu_2640_p2 <= "1" when (unsigned(len_382_fu_2633_p3) > unsigned(match_length_42_fu_2580_p3)) else "0";
    icmp_ln336_18_fu_2703_p2 <= "1" when (unsigned(len_383_fu_2696_p3) > unsigned(match_length_44_fu_2646_p3)) else "0";
    icmp_ln336_19_fu_2810_p2 <= "1" when (unsigned(len_384_reg_3583) > unsigned(match_length_46_reg_3577)) else "0";
    icmp_ln336_20_fu_2833_p2 <= "1" when (unsigned(len_385_reg_3589) > unsigned(match_length_48_fu_2814_p3)) else "0";
    icmp_ln336_fu_2558_p2 <= "0" when (len_380_reg_3486 = ap_const_lv3_0) else "1";
    lclBufStream_din <= tmp_data_V_load_reg_2942;

    lclBufStream_i_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, lclBufStream_empty_n, nextVal_strobe_V_reg_462, ap_block_pp0_stage0)
    begin
        if (((nextVal_strobe_V_reg_462 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            lclBufStream_i_blk_n <= lclBufStream_empty_n;
        else 
            lclBufStream_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lclBufStream_o_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, nextVal_strobe_V_reg_462, lclBufStream_full_n, ap_block_pp0_stage0)
    begin
        if (((nextVal_strobe_V_reg_462 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            lclBufStream_o_blk_n <= lclBufStream_full_n;
        else 
            lclBufStream_o_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lclBufStream_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, nextVal_strobe_V_reg_462, ap_block_pp0_stage0_11001)
    begin
        if (((nextVal_strobe_V_reg_462 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            lclBufStream_read <= ap_const_logic_1;
        else 
            lclBufStream_read <= ap_const_logic_0;
        end if; 
    end process;


    lclBufStream_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, nextVal_strobe_V_reg_462, ap_block_pp0_stage0_11001)
    begin
        if (((nextVal_strobe_V_reg_462 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            lclBufStream_write <= ap_const_logic_1;
        else 
            lclBufStream_write <= ap_const_logic_0;
        end if; 
    end process;

    len_309_fu_1302_p3 <= 
        ap_const_lv2_2 when (len_reg_3039(0) = '1') else 
        ap_const_lv2_1;
    len_310_fu_1309_p3 <= 
        zext_ln321_fu_1289_p1 when (done_117_fu_1297_p2(0) = '1') else 
        len_309_fu_1302_p3;
    len_311_fu_1322_p2 <= std_logic_vector(unsigned(len_310_fu_1309_p3) + unsigned(ap_const_lv2_1));
    len_312_fu_1328_p3 <= 
        len_310_fu_1309_p3 when (done_118_fu_1317_p2(0) = '1') else 
        len_311_fu_1322_p2;
    len_313_fu_1345_p2 <= std_logic_vector(unsigned(zext_ln317_fu_1336_p1) + unsigned(ap_const_lv3_1));
    len_314_fu_1351_p3 <= 
        zext_ln317_fu_1336_p1 when (done_119_fu_1340_p2(0) = '1') else 
        len_313_fu_1345_p2;
    len_315_fu_1364_p2 <= std_logic_vector(unsigned(len_314_fu_1351_p3) + unsigned(ap_const_lv3_1));
    len_316_fu_1999_p3 <= 
        len_314_reg_3256 when (done_120_reg_3261(0) = '1') else 
        len_315_reg_3267;
    len_317_fu_2008_p2 <= std_logic_vector(unsigned(len_316_fu_1999_p3) + unsigned(ap_const_lv3_1));
    len_318_fu_2014_p3 <= 
        len_316_fu_1999_p3 when (or_ln321_fu_2004_p2(0) = '1') else 
        len_317_fu_2008_p2;
    len_320_fu_763_p2 <= "1" when (present_window_80_load_1_reg_3000 = tmp_136_fu_753_p4) else "0";
    len_321_fu_1423_p3 <= 
        ap_const_lv2_2 when (len_320_reg_3076(0) = '1') else 
        ap_const_lv2_1;
    len_322_fu_1430_p3 <= 
        zext_ln321_16_fu_1410_p1 when (done_122_fu_1418_p2(0) = '1') else 
        len_321_fu_1423_p3;
    len_323_fu_1443_p2 <= std_logic_vector(unsigned(len_322_fu_1430_p3) + unsigned(ap_const_lv2_1));
    len_324_fu_1449_p3 <= 
        len_322_fu_1430_p3 when (done_123_fu_1438_p2(0) = '1') else 
        len_323_fu_1443_p2;
    len_325_fu_1466_p2 <= std_logic_vector(unsigned(zext_ln317_16_fu_1457_p1) + unsigned(ap_const_lv3_1));
    len_326_fu_1472_p3 <= 
        zext_ln317_16_fu_1457_p1 when (done_124_fu_1461_p2(0) = '1') else 
        len_325_fu_1466_p2;
    len_327_fu_1485_p2 <= std_logic_vector(unsigned(len_326_fu_1472_p3) + unsigned(ap_const_lv3_1));
    len_328_fu_2118_p3 <= 
        len_326_reg_3297 when (done_125_reg_3302(0) = '1') else 
        len_327_reg_3308;
    len_329_fu_2127_p2 <= std_logic_vector(unsigned(len_328_fu_2118_p3) + unsigned(ap_const_lv3_1));
    len_330_fu_2133_p3 <= 
        len_328_fu_2118_p3 when (or_ln321_80_fu_2123_p2(0) = '1') else 
        len_329_fu_2127_p2;
    len_332_fu_863_p2 <= "1" when (present_window_80_load_1_reg_3000 = tmp_142_fu_853_p4) else "0";
    len_333_fu_1544_p3 <= 
        ap_const_lv2_2 when (len_332_reg_3113(0) = '1') else 
        ap_const_lv2_1;
    len_334_fu_1551_p3 <= 
        zext_ln321_17_fu_1531_p1 when (done_127_fu_1539_p2(0) = '1') else 
        len_333_fu_1544_p3;
    len_335_fu_1564_p2 <= std_logic_vector(unsigned(len_334_fu_1551_p3) + unsigned(ap_const_lv2_1));
    len_336_fu_1570_p3 <= 
        len_334_fu_1551_p3 when (done_128_fu_1559_p2(0) = '1') else 
        len_335_fu_1564_p2;
    len_337_fu_1587_p2 <= std_logic_vector(unsigned(zext_ln317_17_fu_1578_p1) + unsigned(ap_const_lv3_1));
    len_338_fu_1593_p3 <= 
        zext_ln317_17_fu_1578_p1 when (done_129_fu_1582_p2(0) = '1') else 
        len_337_fu_1587_p2;
    len_339_fu_2237_p2 <= std_logic_vector(unsigned(len_338_reg_3338) + unsigned(ap_const_lv3_1));
    len_340_fu_2242_p3 <= 
        len_338_reg_3338 when (done_130_reg_3344(0) = '1') else 
        len_339_fu_2237_p2;
    len_341_fu_2252_p2 <= std_logic_vector(unsigned(len_340_fu_2242_p3) + unsigned(ap_const_lv3_1));
    len_342_fu_2258_p3 <= 
        len_340_fu_2242_p3 when (or_ln321_85_fu_2248_p2(0) = '1') else 
        len_341_fu_2252_p2;
    len_344_fu_963_p2 <= "1" when (present_window_80_load_1_reg_3000 = tmp_148_fu_953_p4) else "0";
    len_345_fu_1659_p3 <= 
        ap_const_lv2_2 when (len_344_reg_3150(0) = '1') else 
        ap_const_lv2_1;
    len_346_fu_1666_p3 <= 
        zext_ln321_18_fu_1646_p1 when (done_132_fu_1654_p2(0) = '1') else 
        len_345_fu_1659_p3;
    len_347_fu_1679_p2 <= std_logic_vector(unsigned(len_346_fu_1666_p3) + unsigned(ap_const_lv2_1));
    len_348_fu_1685_p3 <= 
        len_346_fu_1666_p3 when (done_133_fu_1674_p2(0) = '1') else 
        len_347_fu_1679_p2;
    len_349_fu_1702_p2 <= std_logic_vector(unsigned(zext_ln317_18_fu_1693_p1) + unsigned(ap_const_lv3_1));
    len_350_fu_1708_p3 <= 
        zext_ln317_18_fu_1693_p1 when (done_134_fu_1697_p2(0) = '1') else 
        len_349_fu_1702_p2;
    len_351_fu_2316_p2 <= std_logic_vector(unsigned(len_350_reg_3375) + unsigned(ap_const_lv3_1));
    len_352_fu_2321_p3 <= 
        len_350_reg_3375 when (done_135_reg_3381(0) = '1') else 
        len_351_fu_2316_p2;
    len_353_fu_2331_p2 <= std_logic_vector(unsigned(len_352_fu_2321_p3) + unsigned(ap_const_lv3_1));
    len_354_fu_2337_p3 <= 
        len_352_fu_2321_p3 when (or_ln321_90_fu_2327_p2(0) = '1') else 
        len_353_fu_2331_p2;
    len_356_fu_1063_p2 <= "1" when (present_window_80_load_1_reg_3000 = tmp_154_fu_1053_p4) else "0";
    len_357_fu_1774_p3 <= 
        ap_const_lv2_2 when (len_356_reg_3187(0) = '1') else 
        ap_const_lv2_1;
    len_358_fu_1781_p3 <= 
        zext_ln321_19_fu_1761_p1 when (done_137_fu_1769_p2(0) = '1') else 
        len_357_fu_1774_p3;
    len_359_fu_1794_p2 <= std_logic_vector(unsigned(len_358_fu_1781_p3) + unsigned(ap_const_lv2_1));
    len_360_fu_1800_p3 <= 
        len_358_fu_1781_p3 when (done_138_fu_1789_p2(0) = '1') else 
        len_359_fu_1794_p2;
    len_361_fu_1817_p2 <= std_logic_vector(unsigned(zext_ln317_19_fu_1808_p1) + unsigned(ap_const_lv3_1));
    len_362_fu_1823_p3 <= 
        zext_ln317_19_fu_1808_p1 when (done_139_fu_1812_p2(0) = '1') else 
        len_361_fu_1817_p2;
    len_363_fu_2395_p2 <= std_logic_vector(unsigned(len_362_reg_3412) + unsigned(ap_const_lv3_1));
    len_364_fu_2400_p3 <= 
        len_362_reg_3412 when (done_140_reg_3418(0) = '1') else 
        len_363_fu_2395_p2;
    len_365_fu_2410_p2 <= std_logic_vector(unsigned(len_364_fu_2400_p3) + unsigned(ap_const_lv3_1));
    len_366_fu_2416_p3 <= 
        len_364_fu_2400_p3 when (or_ln321_95_fu_2406_p2(0) = '1') else 
        len_365_fu_2410_p2;
    len_368_fu_1163_p2 <= "1" when (present_window_80_load_1_reg_3000 = tmp_160_fu_1153_p4) else "0";
    len_369_fu_1889_p3 <= 
        ap_const_lv2_2 when (len_368_reg_3224(0) = '1') else 
        ap_const_lv2_1;
    len_370_fu_1896_p3 <= 
        zext_ln321_20_fu_1876_p1 when (done_142_fu_1884_p2(0) = '1') else 
        len_369_fu_1889_p3;
    len_371_fu_1909_p2 <= std_logic_vector(unsigned(len_370_fu_1896_p3) + unsigned(ap_const_lv2_1));
    len_372_fu_1915_p3 <= 
        len_370_fu_1896_p3 when (done_143_fu_1904_p2(0) = '1') else 
        len_371_fu_1909_p2;
    len_373_fu_1932_p2 <= std_logic_vector(unsigned(zext_ln317_20_fu_1923_p1) + unsigned(ap_const_lv3_1));
    len_374_fu_1938_p3 <= 
        zext_ln317_20_fu_1923_p1 when (done_144_fu_1927_p2(0) = '1') else 
        len_373_fu_1932_p2;
    len_375_fu_2474_p2 <= std_logic_vector(unsigned(len_374_reg_3449) + unsigned(ap_const_lv3_1));
    len_376_fu_2479_p3 <= 
        len_374_reg_3449 when (done_145_reg_3455(0) = '1') else 
        len_375_fu_2474_p2;
    len_377_fu_2489_p2 <= std_logic_vector(unsigned(len_376_fu_2479_p3) + unsigned(ap_const_lv3_1));
    len_378_fu_2495_p3 <= 
        len_376_fu_2479_p3 when (or_ln321_100_fu_2485_p2(0) = '1') else 
        len_377_fu_2489_p2;
    len_380_fu_2110_p3 <= 
        len_318_fu_2014_p3 when (and_ln330_53_fu_2104_p2(0) = '1') else 
        select_ln330_fu_2090_p3;
    len_381_fu_2229_p3 <= 
        len_330_fu_2133_p3 when (and_ln330_56_fu_2223_p2(0) = '1') else 
        select_ln330_46_fu_2209_p3;
    len_382_fu_2633_p3 <= 
        len_342_reg_3499 when (and_ln330_59_fu_2628_p2(0) = '1') else 
        select_ln330_48_fu_2614_p3;
    len_383_fu_2696_p3 <= 
        len_354_reg_3516 when (and_ln330_62_fu_2691_p2(0) = '1') else 
        select_ln330_50_fu_2677_p3;
    len_384_fu_2751_p3 <= 
        len_366_reg_3533 when (and_ln330_65_fu_2746_p2(0) = '1') else 
        select_ln330_52_fu_2732_p3;
    len_385_fu_2792_p3 <= 
        len_378_reg_3550 when (and_ln330_68_fu_2787_p2(0) = '1') else 
        select_ln330_54_fu_2773_p3;
    len_fu_663_p2 <= "1" when (present_window_80_load_1_reg_3000 = trunc_ln714_fu_659_p1) else "0";
    match_length_42_fu_2580_p3 <= 
        len_381_reg_3493 when (icmp_ln336_16_fu_2576_p2(0) = '1') else 
        len_380_reg_3486;
    match_length_44_fu_2646_p3 <= 
        len_382_fu_2633_p3 when (icmp_ln336_17_fu_2640_p2(0) = '1') else 
        match_length_42_fu_2580_p3;
    match_length_46_fu_2709_p3 <= 
        len_383_fu_2696_p3 when (icmp_ln336_18_fu_2703_p2(0) = '1') else 
        match_length_44_fu_2646_p3;
    match_length_48_fu_2814_p3 <= 
        len_384_reg_3583 when (icmp_ln336_19_fu_2810_p2(0) = '1') else 
        match_length_46_reg_3577;
    match_length_50_fu_2838_p3 <= 
        len_385_reg_3589 when (icmp_ln336_20_fu_2833_p2(0) = '1') else 
        match_length_48_fu_2814_p3;
    match_offset_33_fu_2563_p3 <= 
        add_ln327_fu_2553_p2 when (icmp_ln336_fu_2558_p2(0) = '1') else 
        ap_const_lv16_0;
    match_offset_34_fu_2147_p2 <= std_logic_vector(unsigned(sub_ln327_16_reg_3318) + unsigned(ap_const_lv32_FFFFFFFF));
    match_offset_35_fu_2586_p3 <= 
        add_ln327_7_fu_2571_p2 when (icmp_ln336_16_fu_2576_p2(0) = '1') else 
        match_offset_33_fu_2563_p3;
    match_offset_36_fu_2272_p2 <= std_logic_vector(unsigned(sub_ln327_17_reg_3355) + unsigned(ap_const_lv32_FFFFFFFF));
    match_offset_37_fu_2654_p3 <= 
        add_ln327_8_fu_2594_p2 when (icmp_ln336_17_fu_2640_p2(0) = '1') else 
        match_offset_35_fu_2586_p3;
    match_offset_38_fu_2351_p2 <= std_logic_vector(unsigned(sub_ln327_18_reg_3392) + unsigned(ap_const_lv32_FFFFFFFF));
    match_offset_39_fu_2430_p2 <= std_logic_vector(unsigned(sub_ln327_19_reg_3429) + unsigned(ap_const_lv32_FFFFFFFF));
    match_offset_40_fu_2509_p2 <= std_logic_vector(unsigned(sub_ln327_20_reg_3466) + unsigned(ap_const_lv32_FFFFFFFF));
    match_offset_fu_2028_p2 <= std_logic_vector(unsigned(sub_ln327_reg_3277) + unsigned(ap_const_lv32_FFFFFFFF));
    or_ln321_100_fu_2485_p2 <= (icmp_ln321_136_reg_3251_pp0_iter3_reg or done_145_reg_3455);
    or_ln321_80_fu_2123_p2 <= (icmp_ln321_112_reg_3103_pp0_iter3_reg or done_125_reg_3302);
    or_ln321_85_fu_2248_p2 <= (icmp_ln321_118_reg_3140_pp0_iter3_reg or done_130_reg_3344);
    or_ln321_90_fu_2327_p2 <= (icmp_ln321_124_reg_3177_pp0_iter3_reg or done_135_reg_3381);
    or_ln321_95_fu_2406_p2 <= (icmp_ln321_130_reg_3214_pp0_iter3_reg or done_140_reg_3418);
    or_ln321_fu_2004_p2 <= (icmp_ln321_106_reg_3066_pp0_iter3_reg or done_120_reg_3261);
    present_window_76_out <= present_window_reg_2988_pp0_iter5_reg;

    present_window_76_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, nextVal_strobe_V_reg_462_pp0_iter5_reg)
    begin
        if (((nextVal_strobe_V_reg_462_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            present_window_76_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_76_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_77_out <= present_window_91_reg_2976_pp0_iter5_reg;

    present_window_77_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, nextVal_strobe_V_reg_462_pp0_iter5_reg)
    begin
        if (((nextVal_strobe_V_reg_462_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            present_window_77_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_77_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_78_out <= present_window_92_reg_2964_pp0_iter5_reg;

    present_window_78_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, nextVal_strobe_V_reg_462_pp0_iter5_reg)
    begin
        if (((nextVal_strobe_V_reg_462_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            present_window_78_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_78_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_79_out <= present_window_93_reg_2952_pp0_iter5_reg;

    present_window_79_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, nextVal_strobe_V_reg_462_pp0_iter5_reg)
    begin
        if (((nextVal_strobe_V_reg_462_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            present_window_79_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_79_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_80_out <= present_window_80_fu_310;

    present_window_80_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, nextVal_strobe_V_reg_462_pp0_iter5_reg)
    begin
        if (((nextVal_strobe_V_reg_462_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            present_window_80_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_80_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln330_46_fu_2209_p3 <= 
        ap_const_lv3_3 when (and_ln330_55_fu_2203_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln330_48_fu_2614_p3 <= 
        ap_const_lv3_3 when (and_ln330_58_fu_2609_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln330_50_fu_2677_p3 <= 
        ap_const_lv3_3 when (and_ln330_61_fu_2672_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln330_52_fu_2732_p3 <= 
        ap_const_lv3_3 when (and_ln330_64_fu_2727_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln330_54_fu_2773_p3 <= 
        ap_const_lv3_3 when (and_ln330_67_fu_2768_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln330_fu_2090_p3 <= 
        ap_const_lv3_3 when (and_ln330_52_fu_2084_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln336_18_fu_2804_p3 <= 
        add_ln336_5_fu_2799_p2 when (icmp_ln336_18_reg_3572(0) = '1') else 
        match_offset_37_reg_3567;
    select_ln336_19_fu_2825_p3 <= 
        add_ln336_fu_2820_p2 when (icmp_ln336_19_fu_2810_p2(0) = '1') else 
        select_ln336_18_fu_2804_p3;
    select_ln336_20_fu_2850_p3 <= 
        add_ln336_4_fu_2845_p2 when (icmp_ln336_20_fu_2833_p2(0) = '1') else 
        select_ln336_19_fu_2825_p3;
    shl_ln293_7_fu_555_p3 <= (present_window_79_fu_314 & ap_const_lv3_0);
    shl_ln293_8_fu_563_p3 <= (present_window_78_fu_318 & ap_const_lv2_0);
    shl_ln4_fu_571_p3 <= (present_window_80_fu_310 & ap_const_lv1_0);
    shl_ln_fu_543_p3 <= (present_window_80_fu_310 & ap_const_lv4_0);
    sub_ln327_16_fu_1497_p2 <= std_logic_vector(unsigned(currIdx_fu_1256_p2) - unsigned(zext_ln319_16_fu_1407_p1));
    sub_ln327_17_fu_1612_p2 <= std_logic_vector(unsigned(currIdx_fu_1256_p2) - unsigned(zext_ln319_17_fu_1528_p1));
    sub_ln327_18_fu_1727_p2 <= std_logic_vector(unsigned(currIdx_fu_1256_p2) - unsigned(zext_ln319_18_fu_1643_p1));
    sub_ln327_19_fu_1842_p2 <= std_logic_vector(unsigned(currIdx_fu_1256_p2) - unsigned(zext_ln319_19_fu_1758_p1));
    sub_ln327_20_fu_1957_p2 <= std_logic_vector(unsigned(currIdx_fu_1256_p2) - unsigned(zext_ln319_20_fu_1873_p1));
    sub_ln327_fu_1376_p2 <= std_logic_vector(unsigned(currIdx_fu_1256_p2) - unsigned(zext_ln319_fu_1286_p1));
    tmp_131_fu_668_p4 <= dict_V_q1(15 downto 8);
    tmp_132_fu_683_p4 <= dict_V_q1(23 downto 16);
    tmp_133_fu_698_p4 <= dict_V_q1(31 downto 24);
    tmp_134_fu_713_p4 <= dict_V_q1(39 downto 32);
    tmp_135_fu_728_p4 <= dict_V_q1(47 downto 40);
    tmp_136_fu_753_p4 <= dict_V_q1(79 downto 72);
    tmp_137_fu_768_p4 <= dict_V_q1(87 downto 80);
    tmp_138_fu_783_p4 <= dict_V_q1(95 downto 88);
    tmp_139_fu_798_p4 <= dict_V_q1(103 downto 96);
    tmp_140_fu_813_p4 <= dict_V_q1(111 downto 104);
    tmp_141_fu_828_p4 <= dict_V_q1(119 downto 112);
    tmp_142_fu_853_p4 <= dict_V_q1(151 downto 144);
    tmp_143_fu_868_p4 <= dict_V_q1(159 downto 152);
    tmp_144_fu_883_p4 <= dict_V_q1(167 downto 160);
    tmp_145_fu_898_p4 <= dict_V_q1(175 downto 168);
    tmp_146_fu_913_p4 <= dict_V_q1(183 downto 176);
    tmp_147_fu_928_p4 <= dict_V_q1(191 downto 184);
    tmp_148_fu_953_p4 <= dict_V_q1(223 downto 216);
    tmp_149_fu_968_p4 <= dict_V_q1(231 downto 224);
    tmp_150_fu_983_p4 <= dict_V_q1(239 downto 232);
    tmp_151_fu_998_p4 <= dict_V_q1(247 downto 240);
    tmp_152_fu_1013_p4 <= dict_V_q1(255 downto 248);
    tmp_153_fu_1028_p4 <= dict_V_q1(263 downto 256);
    tmp_154_fu_1053_p4 <= dict_V_q1(295 downto 288);
    tmp_155_fu_1068_p4 <= dict_V_q1(303 downto 296);
    tmp_156_fu_1083_p4 <= dict_V_q1(311 downto 304);
    tmp_157_fu_1098_p4 <= dict_V_q1(319 downto 312);
    tmp_158_fu_1113_p4 <= dict_V_q1(327 downto 320);
    tmp_159_fu_1128_p4 <= dict_V_q1(335 downto 328);
    tmp_160_fu_1153_p4 <= dict_V_q1(367 downto 360);
    tmp_161_fu_1168_p4 <= dict_V_q1(375 downto 368);
    tmp_162_fu_1183_p4 <= dict_V_q1(383 downto 376);
    tmp_165_fu_1198_p4 <= dict_V_q1(391 downto 384);
    tmp_169_fu_1213_p4 <= dict_V_q1(399 downto 392);
    tmp_170_fu_1228_p4 <= dict_V_q1(407 downto 400);
    tmp_213_fu_1382_p4 <= sub_ln327_fu_1376_p2(31 downto 15);
    tmp_214_fu_1503_p4 <= sub_ln327_16_fu_1497_p2(31 downto 15);
    tmp_215_fu_1618_p4 <= sub_ln327_17_fu_1612_p2(31 downto 15);
    tmp_216_fu_1733_p4 <= sub_ln327_18_fu_1727_p2(31 downto 15);
    tmp_217_fu_1848_p4 <= sub_ln327_19_fu_1842_p2(31 downto 15);
    tmp_218_fu_1963_p4 <= sub_ln327_20_fu_1957_p2(31 downto 15);
    tmp_data_V_44_fu_511_p1 <= downStream_4_dout(8 - 1 downto 0);
    trunc_ln1715_fu_645_p1 <= dict_V_q1(360 - 1 downto 0);
    trunc_ln276_fu_1246_p1 <= iIdx_1_fu_302(24 - 1 downto 0);
    trunc_ln338_21_fu_1519_p1 <= sub_ln327_16_fu_1497_p2(16 - 1 downto 0);
    trunc_ln338_22_fu_1634_p1 <= sub_ln327_17_fu_1612_p2(16 - 1 downto 0);
    trunc_ln338_23_fu_1749_p1 <= sub_ln327_18_fu_1727_p2(16 - 1 downto 0);
    trunc_ln338_24_fu_1864_p1 <= sub_ln327_19_fu_1842_p2(16 - 1 downto 0);
    trunc_ln338_25_fu_1979_p1 <= sub_ln327_20_fu_1957_p2(16 - 1 downto 0);
    trunc_ln338_fu_1398_p1 <= sub_ln327_fu_1376_p2(16 - 1 downto 0);
    trunc_ln714_fu_659_p1 <= dict_V_q1(8 - 1 downto 0);
    xor_ln293_4_fu_593_p2 <= (zext_ln293_8_fu_589_p1 xor shl_ln293_7_fu_555_p3);
    xor_ln293_fu_583_p2 <= (zext_ln293_fu_551_p1 xor shl_ln293_8_fu_563_p3);
    xor_ln294_fu_599_p2 <= (zext_ln293_7_fu_579_p1 xor xor_ln293_4_fu_593_p2);
    xor_ln329_21_fu_2158_p2 <= (icmp_ln329_21_reg_3333 xor ap_const_lv1_1);
    xor_ln329_22_fu_2283_p2 <= (icmp_ln329_22_reg_3370 xor ap_const_lv1_1);
    xor_ln329_23_fu_2362_p2 <= (icmp_ln329_23_reg_3407 xor ap_const_lv1_1);
    xor_ln329_24_fu_2441_p2 <= (icmp_ln329_24_reg_3444 xor ap_const_lv1_1);
    xor_ln329_25_fu_2520_p2 <= (icmp_ln329_25_reg_3481 xor ap_const_lv1_1);
    xor_ln329_fu_2039_p2 <= (icmp_ln329_reg_3292 xor ap_const_lv1_1);
    xor_ln330_16_fu_2217_p2 <= (icmp_ln330_35_fu_2163_p2 xor ap_const_lv1_1);
    xor_ln330_17_fu_2622_p2 <= (icmp_ln330_37_fu_2599_p2 xor ap_const_lv1_1);
    xor_ln330_18_fu_2685_p2 <= (icmp_ln330_39_fu_2662_p2 xor ap_const_lv1_1);
    xor_ln330_19_fu_2740_p2 <= (icmp_ln330_41_fu_2717_p2 xor ap_const_lv1_1);
    xor_ln330_20_fu_2781_p2 <= (icmp_ln330_43_fu_2758_p2 xor ap_const_lv1_1);
    xor_ln330_fu_2098_p2 <= (icmp_ln330_fu_2044_p2 xor ap_const_lv1_1);
    zext_ln293_7_fu_579_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_fu_571_p3),11));
    zext_ln293_8_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln293_fu_583_p2),11));
    zext_ln293_fu_551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(present_window_79_fu_314),10));
    zext_ln294_fu_605_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln294_fu_599_p2),12));
    zext_ln301_fu_615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hash_fu_609_p2),64));
    zext_ln317_16_fu_1457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_324_fu_1449_p3),3));
    zext_ln317_17_fu_1578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_336_fu_1570_p3),3));
    zext_ln317_18_fu_1693_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_348_fu_1685_p3),3));
    zext_ln317_19_fu_1808_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_360_fu_1800_p3),3));
    zext_ln317_20_fu_1923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_372_fu_1915_p3),3));
    zext_ln317_fu_1336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_312_fu_1328_p3),3));
    zext_ln319_16_fu_1407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_21_reg_3071),32));
    zext_ln319_17_fu_1528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_22_reg_3108),32));
    zext_ln319_18_fu_1643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_23_reg_3145),32));
    zext_ln319_19_fu_1758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_24_reg_3182),32));
    zext_ln319_20_fu_1873_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_25_reg_3219),32));
    zext_ln319_fu_1286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_reg_3034),32));
    zext_ln321_16_fu_1410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_320_reg_3076),2));
    zext_ln321_17_fu_1531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_332_reg_3113),2));
    zext_ln321_18_fu_1646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_344_reg_3150),2));
    zext_ln321_19_fu_1761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_356_reg_3187),2));
    zext_ln321_20_fu_1876_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_368_reg_3224),2));
    zext_ln321_fu_1289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_reg_3039),2));
    zext_ln336_fu_2858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(match_length_50_reg_3595),8));
end behav;
