Warning: Design 'AIDC_TOP' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : design
Design : AIDC_TOP
Version: Q-2019.12-SP5-5
Date   : Thu Dec 22 16:52:14 2022
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    gtech (File: /usr/synopsys/syn/Q-2019.12-SP5-5/libraries/syn/gtech.db)

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : ssp_1p350v_m40c
    Library : bcd1340hp_sc_10t_pmk_rvt_c400l130_ssp_wst_none_1p350v_m40c
    Process :   1.00
    Temperature : -40.00
    Voltage :   1.35

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.

Information: This design contains unmapped logic. (RPT-7)
Information: This design contains black box (unknown) components. (RPT-8)
1
