#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun 13 17:26:34 2024
# Process ID: 10224
# Current directory: D:/FPGA/verilog/Booth
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13524 D:\FPGA\verilog\Booth\Booth.xpr
# Log file: D:/FPGA/verilog/Booth/vivado.log
# Journal file: D:/FPGA/verilog/Booth\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/verilog/Booth/Booth.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Booth_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Booth_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_multiply
ERROR: [VRFC 10-2989] 'i' is not declared [D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v:121]
ERROR: [VRFC 10-2989] 'P' is not declared [D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v:122]
ERROR: [VRFC 10-2989] 'a_reg' is not declared [D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v:123]
ERROR: [VRFC 10-2989] 'a_bm' is not declared [D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v:124]
ERROR: [VRFC 10-2989] 'N' is not declared [D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v:125]
ERROR: [VRFC 10-2989] 'result_reg' is not declared [D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v:126]
ERROR: [VRFC 10-2865] module 'Booth_multiply' ignored due to previous errors [D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Booth_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Booth_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/smg_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sim_1/new/Booth_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xelab -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Booth_multiply
Compiling module xil_defaultlib.smg_drive
Compiling module xil_defaultlib.Booth_top
Compiling module xil_defaultlib.Booth_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Booth_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Booth_top_tb_behav -key {Behavioral:sim_1:Functional:Booth_top_tb} -tclbatch {Booth_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Booth_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Booth_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 997.879 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Booth_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Booth_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/smg_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sim_1/new/Booth_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xelab -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Booth_multiply
Compiling module xil_defaultlib.smg_drive
Compiling module xil_defaultlib.Booth_top
Compiling module xil_defaultlib.Booth_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Booth_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 997.879 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Booth_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Booth_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/smg_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sim_1/new/Booth_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xelab -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Booth_multiply
Compiling module xil_defaultlib.smg_drive
Compiling module xil_defaultlib.Booth_top
Compiling module xil_defaultlib.Booth_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Booth_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Booth_top_tb_behav -key {Behavioral:sim_1:Functional:Booth_top_tb} -tclbatch {Booth_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Booth_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Booth_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Booth_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Booth_top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xelab -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 997.879 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Booth_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Booth_top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xelab -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 997.879 ; gain = 0.000
run all
add_bp {D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v} 75
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Booth_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Booth_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/smg_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sim_1/new/Booth_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xelab -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Booth_multiply
Compiling module xil_defaultlib.smg_drive
Compiling module xil_defaultlib.Booth_top
Compiling module xil_defaultlib.Booth_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Booth_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Booth_top_tb_behav -key {Behavioral:sim_1:Functional:Booth_top_tb} -tclbatch {Booth_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Booth_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 301 ns : File "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v" Line 75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Booth_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 997.879 ; gain = 0.000
run all
Stopped at time : 303 ns : File "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v" Line 75
remove_bps -file {D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v} -line 75
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Booth_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Booth_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/smg_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sim_1/new/Booth_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xelab -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Booth_multiply
Compiling module xil_defaultlib.smg_drive
Compiling module xil_defaultlib.Booth_top
Compiling module xil_defaultlib.Booth_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Booth_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Booth_top_tb_behav -key {Behavioral:sim_1:Functional:Booth_top_tb} -tclbatch {Booth_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Booth_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Booth_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 997.879 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Booth_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Booth_top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xelab -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1043.008 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Booth_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Booth_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/smg_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sim_1/new/Booth_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xelab -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Booth_multiply
Compiling module xil_defaultlib.smg_drive
Compiling module xil_defaultlib.Booth_top
Compiling module xil_defaultlib.Booth_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Booth_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Booth_top_tb_behav -key {Behavioral:sim_1:Functional:Booth_top_tb} -tclbatch {Booth_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Booth_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Booth_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1043.008 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Booth_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Booth_top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xelab -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1043.008 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Booth_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Booth_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/smg_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sim_1/new/Booth_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xelab -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Booth_multiply
Compiling module xil_defaultlib.smg_drive
Compiling module xil_defaultlib.Booth_top
Compiling module xil_defaultlib.Booth_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Booth_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Booth_top_tb_behav -key {Behavioral:sim_1:Functional:Booth_top_tb} -tclbatch {Booth_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Booth_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Booth_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1043.008 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Booth_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Booth_top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xelab -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.961 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Booth_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Booth_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/smg_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sim_1/new/Booth_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xelab -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Booth_multiply
Compiling module xil_defaultlib.smg_drive
Compiling module xil_defaultlib.Booth_top
Compiling module xil_defaultlib.Booth_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Booth_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Booth_top_tb_behav -key {Behavioral:sim_1:Functional:Booth_top_tb} -tclbatch {Booth_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Booth_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Booth_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.961 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Booth_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Booth_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/smg_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/Booth/Booth.srcs/sim_1/new/Booth_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim'
"xelab -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d6b88e1ba70464d8222e2f0747dcbe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_top_tb_behav xil_defaultlib.Booth_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Booth_multiply
Compiling module xil_defaultlib.smg_drive
Compiling module xil_defaultlib.Booth_top
Compiling module xil_defaultlib.Booth_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Booth_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.961 ; gain = 0.000
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/Booth/Booth.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Jun 13 18:08:27 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/Booth/Booth.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Jun 13 18:08:59 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/Booth/Booth.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun 13 18:09:42 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/Booth/Booth.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {D:/FPGA/verilog/Booth/Booth.runs/impl_1/Booth_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/verilog/Booth/Booth.runs/impl_1/Booth_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 18:12:12 2024...
