m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/quartus/simulation/modelsim
vECEN3002_Lab1
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1611553369
!i10b 1
!s100 EHAHE7ag[B<o]a_F:T^a`3
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I8U<UTC[3T=4AcM@;3fQmZ2
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1611552957
8C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/source/ECEN3002_Lab1.sv
FC:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/source/ECEN3002_Lab1.sv
!i122 0
L0 2 69
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1611553369.000000
!s107 C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/source/ECEN3002_Lab1.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/source|C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/source/ECEN3002_Lab1.sv|
!i113 1
Z7 o-sv -work work
!s92 -sv -work work +incdir+C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/source
Z8 tCvgOpt 0
n@e@c@e@n3002_@lab1
vtb
R1
R2
!i10b 1
!s100 JFS9jfk@]1OBhZDgajZW`3
R3
Ij;Tn0_Ro3c]NaGLScK]:S3
R4
S1
R0
w1611552270
8C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/quartus/../source/tb.v
FC:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/quartus/../source/tb.v
!i122 1
L0 2 42
R5
r1
!s85 0
31
R6
!s107 C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/quartus/../source/tb.v|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/quartus/../source|C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/quartus/../source/tb.v|
!i113 1
R7
!s92 -sv -work work +incdir+C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/quartus/../source
R8
