

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sat Dec 14 12:37:38 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      180|      180|  1.800 us|  1.800 us|  181|  181|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_Pipeline_VITIS_LOOP_31_1_fu_98    |fir_Pipeline_VITIS_LOOP_31_1   |      174|      174|  1.740 us|  1.740 us|  174|  174|       no|
        |grp_fir_Pipeline_VITIS_LOOP_86_1_fu_109   |fir_Pipeline_VITIS_LOOP_86_1   |      174|      174|  1.740 us|  1.740 us|  174|  174|       no|
        |grp_fir_Pipeline_VITIS_LOOP_57_1_fu_121   |fir_Pipeline_VITIS_LOOP_57_1   |      174|      174|  1.740 us|  1.740 us|  174|  174|       no|
        |grp_fir_Pipeline_VITIS_LOOP_112_1_fu_132  |fir_Pipeline_VITIS_LOOP_112_1  |      174|      174|  1.740 us|  1.740 us|  174|  174|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     68|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|   20|    3184|   3928|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    130|    -|
|Register         |        -|    -|      75|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|   20|    3259|   4126|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    9|       3|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U29        |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U30    |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |grp_fir_Pipeline_VITIS_LOOP_112_1_fu_132  |fir_Pipeline_VITIS_LOOP_112_1       |        2|   3|  591|  592|    0|
    |grp_fir_Pipeline_VITIS_LOOP_31_1_fu_98    |fir_Pipeline_VITIS_LOOP_31_1        |        2|   3|  591|  592|    0|
    |grp_fir_Pipeline_VITIS_LOOP_57_1_fu_121   |fir_Pipeline_VITIS_LOOP_57_1        |        2|   5|  796|  982|    0|
    |grp_fir_Pipeline_VITIS_LOOP_86_1_fu_109   |fir_Pipeline_VITIS_LOOP_86_1        |        2|   5|  796|  982|    0|
    +------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                                    |        8|  20| 3184| 3928|    0|
    +------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |mul_i1_neg_fu_171_p2             |       xor|   0|  0|  33|          32|          33|
    |mul_i_neg_fu_156_p2              |       xor|   0|  0|  33|          32|          33|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  68|          65|          67|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  42|          8|    1|          8|
    |grp_fu_144_ce      |   9|          2|    1|          2|
    |grp_fu_144_p0      |  14|          3|   32|         96|
    |grp_fu_144_p1      |  14|          3|   32|         96|
    |grp_fu_148_ce      |   9|          2|    1|          2|
    |grp_fu_148_opcode  |  14|          3|    2|          6|
    |grp_fu_148_p0      |  14|          3|   32|         96|
    |grp_fu_148_p1      |  14|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 130|         27|  133|        402|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |   7|   0|    7|          0|
    |grp_fir_Pipeline_VITIS_LOOP_112_1_fu_132_ap_start_reg  |   1|   0|    1|          0|
    |grp_fir_Pipeline_VITIS_LOOP_31_1_fu_98_ap_start_reg    |   1|   0|    1|          0|
    |grp_fir_Pipeline_VITIS_LOOP_57_1_fu_121_ap_start_reg   |   1|   0|    1|          0|
    |grp_fir_Pipeline_VITIS_LOOP_86_1_fu_109_ap_start_reg   |   1|   0|    1|          0|
    |mul_i1_reg_249                                         |  32|   0|   32|          0|
    |mul_i_reg_244                                          |  32|   0|   32|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |  75|   0|   75|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|I         |   in|   32|     ap_none|             I|        scalar|
|Q         |   in|   32|     ap_none|             Q|        scalar|
|X         |  out|   32|      ap_vld|             X|       pointer|
|X_ap_vld  |  out|    1|      ap_vld|             X|       pointer|
|Y         |  out|   32|      ap_vld|             Y|       pointer|
|Y_ap_vld  |  out|    1|      ap_vld|             Y|       pointer|
+----------+-----+-----+------------+--------------+--------------+

