int\r\nnv50_dac_power(NV50_DISP_MTHD_V1)\r\n{\r\nconst u32 doff = outp->or * 0x800;\r\nunion {\r\nstruct nv50_disp_dac_pwr_v0 v0;\r\n} *args = data;\r\nu32 stat;\r\nint ret;\r\nnv_ioctl(object, "disp dac pwr size %d\n", size);\r\nif (nvif_unpack(args->v0, 0, 0, false)) {\r\nnv_ioctl(object, "disp dac pwr vers %d state %d data %d "\r\n"vsync %d hsync %d\n",\r\nargs->v0.version, args->v0.state, args->v0.data,\r\nargs->v0.vsync, args->v0.hsync);\r\nstat = 0x00000040 * !args->v0.state;\r\nstat |= 0x00000010 * !args->v0.data;\r\nstat |= 0x00000004 * !args->v0.vsync;\r\nstat |= 0x00000001 * !args->v0.hsync;\r\n} else\r\nreturn ret;\r\nnv_wait(priv, 0x61a004 + doff, 0x80000000, 0x00000000);\r\nnv_mask(priv, 0x61a004 + doff, 0xc000007f, 0x80000000 | stat);\r\nnv_wait(priv, 0x61a004 + doff, 0x80000000, 0x00000000);\r\nreturn 0;\r\n}\r\nint\r\nnv50_dac_sense(NV50_DISP_MTHD_V1)\r\n{\r\nunion {\r\nstruct nv50_disp_dac_load_v0 v0;\r\n} *args = data;\r\nconst u32 doff = outp->or * 0x800;\r\nu32 loadval;\r\nint ret;\r\nnv_ioctl(object, "disp dac load size %d\n", size);\r\nif (nvif_unpack(args->v0, 0, 0, false)) {\r\nnv_ioctl(object, "disp dac load vers %d data %08x\n",\r\nargs->v0.version, args->v0.data);\r\nif (args->v0.data & 0xfff00000)\r\nreturn -EINVAL;\r\nloadval = args->v0.data;\r\n} else\r\nreturn ret;\r\nnv_mask(priv, 0x61a004 + doff, 0x807f0000, 0x80150000);\r\nnv_wait(priv, 0x61a004 + doff, 0x80000000, 0x00000000);\r\nnv_wr32(priv, 0x61a00c + doff, 0x00100000 | loadval);\r\nmdelay(9);\r\nudelay(500);\r\nloadval = nv_mask(priv, 0x61a00c + doff, 0xffffffff, 0x00000000);\r\nnv_mask(priv, 0x61a004 + doff, 0x807f0000, 0x80550000);\r\nnv_wait(priv, 0x61a004 + doff, 0x80000000, 0x00000000);\r\nnv_debug(priv, "DAC%d sense: 0x%08x\n", outp->or, loadval);\r\nif (!(loadval & 0x80000000))\r\nreturn -ETIMEDOUT;\r\nargs->v0.load = (loadval & 0x38000000) >> 27;\r\nreturn 0;\r\n}
