Project Information                  d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/12/2010 21:28:08

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

plmt_out64_1
      EP1800ILC-70         48       3        0   3           6  %
plmt_out64_11
      EP910ILC-12          32       2        0   2           8  %
plmt_out64_12
      EP1800ILC-70         53       1        0   4           8  %

TOTAL:                     133      6        0       9           7  %

User Pins:                 128      1        0  



Project Information                  d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt

** PROJECT COMPILATION MESSAGES **

Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Information                  d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt

** MULTIPLE PIN CONNECTIONS **


For node name '~9~1'
Connect: {plmt_out64_1@68,plmt_out64_12@13}

For node name '~9~2'
Connect: {plmt_out64_11@18,plmt_out64_12@12}

For node name '~9~3'
Connect: {plmt_out64_1@43,plmt_out64_12@11}

For node name '~9~4'
Connect: {plmt_out64_11@16,plmt_out64_12@10}

For node name '~9~5'
Connect: {plmt_out64_1@34,plmt_out64_12@2}


Project Information                  d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt

** FILE HIERARCHY **



|plmt_out:1|
|plmt_out:8|
|plmt_out:7|
|plmt_out:6|
|plmt_out:5|
|plmt_out:4|
|plmt_out:3|
|plmt_out:2|


Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_1

***** Logic for device 'plmt_out64_1' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R  R  R  R  R                             
              E  E  E  E  E  E  E  E                             
              S  S  S  S  S  S  S  S                             
              E  E  E  E  E  E  E  E           A  A  A  A  A  A  
              R  R  R  R  R  R  R  R     ~     B  B  B  B  B  B  
              V  V  V  V  V  V  V  V  G  9  O  R  R  R  R  R  R  
              E  E  E  E  E  E  E  E  N  ~  5  6  6  6  6  5  5  
              D  D  D  D  D  D  D  D  D  1  6  3  2  1  0  9  8  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | ABR56 
RESERVED | 11                                                  59 | ABR57 
RESERVED | 12                                                  58 | O47 
RESERVED | 13                                                  57 | O31 
   ABR43 | 14                                                  56 | ABR24 
   ABR42 | 15                                                  55 | ABR25 
   ABR41 | 16                                                  54 | ABR26 
   ABR44 | 17                                                  53 | ABR47 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
   ABR45 | 19                                                  51 | ABR46 
   ABR40 | 20                                                  50 | ABR27 
   ABR31 | 21                                                  49 | ABR28 
   ABR30 | 22                                                  48 | ABR29 
     O61 | 23                                                  47 | O60 
     O62 | 24                                                  46 | O59 
     O63 | 25                                                  45 | O58 
     O24 | 26                                                  44 | O57 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              O  O  O  O  O  O  R  ~  G  O  O  O  O  O  O  O  ~  
              2  2  2  2  2  3  E  9  N  4  4  4  4  4  4  4  9  
              5  6  7  8  9  0  S  ~  D  0  1  2  3  4  5  6  ~  
                                E  5                          3  
                                R                                
                                V                                
                                E                                
                                D                                


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_1

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     1/12(  8%)  11/12( 91%) 
C:    LC25 - LC36     1/12(  8%)  12/12(100%) 
D:    LC37 - LC48     1/12(  8%)  12/12(100%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            35/48     ( 72%)
Total logic cells used:                          3/48     (  6%)
Average fan-in:                                  16.00
Total fan-in:                                    48

Total input pins required:                      48
Total output pins required:                      3
Total bidirectional pins required:               0
Total logic cells required:                      3
Total flipflops required:                        0

Synthesized logic cells:                         3/  48   (  6%)



Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_1

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    1    0  ABR24
  55      -   -       INPUT              0    0    1    0  ABR25
  54      -   -       INPUT              0    0    1    0  ABR26
  50      -   -       INPUT              0    0    1    0  ABR27
  49      -   -       INPUT              0    0    1    0  ABR28
  48      -   -       INPUT              0    0    1    0  ABR29
  22      -   -       INPUT              0    0    1    0  ABR30
  21      -   -       INPUT              0    0    1    0  ABR31
  20      -   -       INPUT              0    0    1    0  ABR40
  16      -   -       INPUT              0    0    1    0  ABR41
  15      -   -       INPUT              0    0    1    0  ABR42
  14      -   -       INPUT              0    0    1    0  ABR43
  17      -   -       INPUT              0    0    1    0  ABR44
  19      -   -       INPUT              0    0    1    0  ABR45
  51      -   -       INPUT              0    0    1    0  ABR46
  53      -   -       INPUT              0    0    1    0  ABR47
  60   (40)  (D)      INPUT     g        0    0    1    0  ABR56
  59   (39)  (D)      INPUT     g        0    0    1    0  ABR57
  61   (41)  (D)      INPUT              0    0    1    0  ABR58
  62   (42)  (D)      INPUT              0    0    1    0  ABR59
  63   (43)  (D)      INPUT              0    0    1    0  ABR60
  64   (44)  (D)      INPUT              0    0    1    0  ABR61
  65   (45)  (D)      INPUT              0    0    1    0  ABR62
  66   (46)  (D)      INPUT              0    0    1    0  ABR63
  26   (16)  (B)      INPUT     g        0    0    1    0  O24
  27   (17)  (B)      INPUT              0    0    1    0  O25
  28   (18)  (B)      INPUT              0    0    1    0  O26
  29   (19)  (B)      INPUT              0    0    1    0  O27
  30   (20)  (B)      INPUT              0    0    1    0  O28
  31   (21)  (B)      INPUT              0    0    1    0  O29
  32   (22)  (B)      INPUT              0    0    1    0  O30
  57   (37)  (D)      INPUT     g        0    0    1    0  O31
  36   (25)  (C)      INPUT              0    0    1    0  O40
  37   (26)  (C)      INPUT              0    0    1    0  O41
  38   (27)  (C)      INPUT              0    0    1    0  O42
  39   (28)  (C)      INPUT              0    0    1    0  O43
  40   (29)  (C)      INPUT              0    0    1    0  O44
  41   (30)  (C)      INPUT              0    0    1    0  O45
  42   (31)  (C)      INPUT              0    0    1    0  O46
  58   (38)  (D)      INPUT     g        0    0    1    0  O47
  67   (47)  (D)      INPUT              0    0    1    0  O56
  44   (33)  (C)      INPUT     g        0    0    1    0  O57
  45   (34)  (C)      INPUT     g        0    0    1    0  O58
  46   (35)  (C)      INPUT     g        0    0    1    0  O59
  47   (36)  (C)      INPUT     g        0    0    1    0  O60
  23   (13)  (B)      INPUT     g        0    0    1    0  O61
  24   (14)  (B)      INPUT     g        0    0    1    0  O62
  25   (15)  (B)      INPUT     g        0    0    1    0  O63


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_1

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  68     48    D     OUTPUT    s        16    0    0    0  ~9~1
  43     32    C     OUTPUT    s        16    0    0    0  ~9~3
  34     24    B     OUTPUT    s        16    0    0    0  ~9~5


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_1

** LOGIC CELL INTERCONNECTIONS **

           Logic cells placed in LAB 'B'
        +- LC24 ~9~5
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'B'
LC      | 
LC24 -> - | <-- ~9~5

Pin
56   -> @ | <-- ABR24
55   -> @ | <-- ABR25
54   -> @ | <-- ABR26
50   -> @ | <-- ABR27
49   -> @ | <-- ABR28
48   -> @ | <-- ABR29
22   -> @ | <-- ABR30
21   -> @ | <-- ABR31
20   -> - | <-- ABR40
16   -> - | <-- ABR41
15   -> - | <-- ABR42
14   -> - | <-- ABR43
17   -> - | <-- ABR44
19   -> - | <-- ABR45
51   -> - | <-- ABR46
53   -> - | <-- ABR47
26   -> * | <-- O24
27   -> * | <-- O25
28   -> * | <-- O26
29   -> * | <-- O27
30   -> * | <-- O28
31   -> * | <-- O29
32   -> * | <-- O30
57   -> * | <-- O31


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_1

** LOGIC CELL INTERCONNECTIONS **

           Logic cells placed in LAB 'C'
        +- LC32 ~9~3
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'C'
LC      | 
LC32 -> - | <-- ~9~3

Pin
56   -> - | <-- ABR24
55   -> - | <-- ABR25
54   -> - | <-- ABR26
50   -> - | <-- ABR27
49   -> - | <-- ABR28
48   -> - | <-- ABR29
22   -> - | <-- ABR30
21   -> - | <-- ABR31
20   -> @ | <-- ABR40
16   -> @ | <-- ABR41
15   -> @ | <-- ABR42
14   -> @ | <-- ABR43
17   -> @ | <-- ABR44
19   -> @ | <-- ABR45
51   -> @ | <-- ABR46
53   -> @ | <-- ABR47
36   -> * | <-- O40
37   -> * | <-- O41
38   -> * | <-- O42
39   -> * | <-- O43
40   -> * | <-- O44
41   -> * | <-- O45
42   -> * | <-- O46
58   -> * | <-- O47


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_1

** LOGIC CELL INTERCONNECTIONS **

           Logic cells placed in LAB 'D'
        +- LC48 ~9~1
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'D'
LC      | 
LC48 -> - | <-- ~9~1

Pin
56   -> - | <-- ABR24
55   -> - | <-- ABR25
54   -> - | <-- ABR26
50   -> - | <-- ABR27
49   -> - | <-- ABR28
48   -> - | <-- ABR29
22   -> - | <-- ABR30
21   -> - | <-- ABR31
20   -> - | <-- ABR40
16   -> - | <-- ABR41
15   -> - | <-- ABR42
14   -> - | <-- ABR43
17   -> - | <-- ABR44
19   -> - | <-- ABR45
51   -> - | <-- ABR46
53   -> - | <-- ABR47
60   -> * | <-- ABR56
59   -> * | <-- ABR57
61   -> * | <-- ABR58
62   -> * | <-- ABR59
63   -> * | <-- ABR60
64   -> * | <-- ABR61
65   -> * | <-- ABR62
66   -> * | <-- ABR63
67   -> * | <-- O56
44   -> * | <-- O57
45   -> * | <-- O58
46   -> * | <-- O59
47   -> * | <-- O60
23   -> * | <-- O61
24   -> * | <-- O62
25   -> * | <-- O63


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_1

** EQUATIONS **

ABR24    : INPUT;
ABR25    : INPUT;
ABR26    : INPUT;
ABR27    : INPUT;
ABR28    : INPUT;
ABR29    : INPUT;
ABR30    : INPUT;
ABR31    : INPUT;
ABR40    : INPUT;
ABR41    : INPUT;
ABR42    : INPUT;
ABR43    : INPUT;
ABR44    : INPUT;
ABR45    : INPUT;
ABR46    : INPUT;
ABR47    : INPUT;
ABR56    : INPUT;
ABR57    : INPUT;
ABR58    : INPUT;
ABR59    : INPUT;
ABR60    : INPUT;
ABR61    : INPUT;
ABR62    : INPUT;
ABR63    : INPUT;
O24      : INPUT;
O25      : INPUT;
O26      : INPUT;
O27      : INPUT;
O28      : INPUT;
O29      : INPUT;
O30      : INPUT;
O31      : INPUT;
O40      : INPUT;
O41      : INPUT;
O42      : INPUT;
O43      : INPUT;
O44      : INPUT;
O45      : INPUT;
O46      : INPUT;
O47      : INPUT;
O56      : INPUT;
O57      : INPUT;
O58      : INPUT;
O59      : INPUT;
O60      : INPUT;
O61      : INPUT;
O62      : INPUT;
O63      : INPUT;

-- Node name is '~9~1' 
-- Equation name is '~9~1', location is LC048, type is output.
 ~9~1    = LCELL( _EQ001);
  _EQ001 =  ABR63 &  O63
         #  ABR62 &  O62
         #  ABR61 &  O61
         #  ABR60 &  O60
         #  ABR59 &  O59
         #  ABR58 &  O58
         #  ABR57 &  O57
         #  ABR56 &  O56;

-- Node name is '~9~3' 
-- Equation name is '~9~3', location is LC032, type is output.
 ~9~3    = LCELL( _EQ002);
  _EQ002 =  ABR47 &  O47
         #  ABR46 &  O46
         #  ABR45 &  O45
         #  ABR44 &  O44
         #  ABR43 &  O43
         #  ABR42 &  O42
         #  ABR41 &  O41
         #  ABR40 &  O40;

-- Node name is '~9~5' 
-- Equation name is '~9~5', location is LC024, type is output.
 ~9~5    = LCELL( _EQ003);
  _EQ003 =  ABR31 &  O31
         #  ABR30 &  O30
         #  ABR29 &  O29
         #  ABR28 &  O28
         #  ABR27 &  O27
         #  ABR26 &  O26
         #  ABR25 &  O25
         #  ABR24 &  O24;



Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_11

***** Logic for device 'plmt_out64_11' compiled without errors.




Device: EP910ILC-12

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                            R  
                                            E  
                                            S  
              A  A  A  A           A  A  A  E  
              B  B  B  B           B  B  B  R  
              R  R  R  R  G  V  V  R  R  R  V  
              5  4  5  5  N  C  C  3  3  3  E  
              2  9  0  1  D  C  C  2  3  4  D  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
   ABR53 |  7                                39 | N.C. 
   ABR54 |  8                                38 | RESERVED 
   ABR55 |  9                                37 | O55 
     O32 | 10                                36 | O54 
     O33 | 11                                35 | O53 
     O34 | 12          EP910ILC-12           34 | O52 
     O35 | 13                                33 | O51 
     O36 | 14                                32 | O50 
     O37 | 15                                31 | O49 
    ~9~4 | 16                                30 | O48 
    N.C. | 17                                29 | O39 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              ~  A  A  A  G  G  G  A  A  A  O  
              9  B  B  B  N  N  N  B  B  B  3  
              ~  R  R  R  D  D  D  R  R  R  8  
              2  4  3  3           3  3  3     
                 8  9  8           7  6  5     
                                               
                                               
                                               


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_11

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)  10/12( 83%) 
B:    LC13 - LC24     2/12( 16%)  12/12(100%) 


Total dedicated input pins used:                12/12     (100%)
Total I/O pins used:                            22/24     ( 91%)
Total logic cells used:                          2/24     (  8%)
Average fan-in:                                  16.00
Total fan-in:                                    32

Total input pins required:                      32
Total output pins required:                      2
Total bidirectional pins required:               0
Total logic cells required:                      2
Total flipflops required:                        0

Synthesized logic cells:                         2/  24   (  8%)



Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_11

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  43      -   -       INPUT              0    0    1    0  ABR32
  42      -   -       INPUT              0    0    1    0  ABR33
  41      -   -       INPUT              0    0    1    0  ABR34
  27      -   -       INPUT              0    0    1    0  ABR35
  26      -   -       INPUT              0    0    1    0  ABR36
  25      -   -       INPUT              0    0    1    0  ABR37
  21      -   -       INPUT              0    0    1    0  ABR38
  20      -   -       INPUT              0    0    1    0  ABR39
  19      -   -       INPUT              0    0    1    0  ABR48
   5      -   -       INPUT              0    0    1    0  ABR49
   4      -   -       INPUT              0    0    1    0  ABR50
   3      -   -       INPUT              0    0    1    0  ABR51
   6   (13)  (B)      INPUT              0    0    1    0  ABR52
   7   (14)  (B)      INPUT              0    0    1    0  ABR53
   8   (15)  (B)      INPUT              0    0    1    0  ABR54
   9   (16)  (B)      INPUT              0    0    1    0  ABR55
  10   (17)  (B)      INPUT              0    0    1    0  O32
  11   (18)  (B)      INPUT              0    0    1    0  O33
  12   (19)  (B)      INPUT              0    0    1    0  O34
  13   (20)  (B)      INPUT              0    0    1    0  O35
  14   (21)  (B)      INPUT              0    0    1    0  O36
  15   (22)  (B)      INPUT              0    0    1    0  O37
  28   (12)  (A)      INPUT              0    0    1    0  O38
  29   (11)  (A)      INPUT              0    0    1    0  O39
  30   (10)  (A)      INPUT              0    0    1    0  O48
  31    (9)  (A)      INPUT              0    0    1    0  O49
  32    (8)  (A)      INPUT              0    0    1    0  O50
  33    (7)  (A)      INPUT              0    0    1    0  O51
  34    (6)  (A)      INPUT              0    0    1    0  O52
  35    (5)  (A)      INPUT              0    0    1    0  O53
  36    (4)  (A)      INPUT              0    0    1    0  O54
  37    (3)  (A)      INPUT              0    0    1    0  O55


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_11

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  18     24    B     OUTPUT    s        16    0    0    0  ~9~2
  16     23    B     OUTPUT    s        16    0    0    0  ~9~4


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_11

** LOGIC CELL INTERCONNECTIONS **

             Logic cells placed in LAB 'B'
        +--- LC24 ~9~2
        | +- LC23 ~9~4
        | | 
        | |   Other LABs fed by signals
        | |   that feed LAB 'B'
LC      | | 
LC24 -> - - | <-- ~9~2
LC23 -> - - | <-- ~9~4

Pin
43   -> - @ | <-- ABR32
42   -> - @ | <-- ABR33
41   -> - @ | <-- ABR34
27   -> - @ | <-- ABR35
26   -> - @ | <-- ABR36
25   -> - @ | <-- ABR37
21   -> - @ | <-- ABR38
20   -> - @ | <-- ABR39
19   -> @ - | <-- ABR48
5    -> @ - | <-- ABR49
4    -> @ - | <-- ABR50
3    -> @ - | <-- ABR51
6    -> * - | <-- ABR52
7    -> * - | <-- ABR53
8    -> * - | <-- ABR54
9    -> * - | <-- ABR55
10   -> - * | <-- O32
11   -> - * | <-- O33
12   -> - * | <-- O34
13   -> - * | <-- O35
14   -> - * | <-- O36
15   -> - * | <-- O37
28   -> - * | <-- O38
29   -> - * | <-- O39
30   -> * - | <-- O48
31   -> * - | <-- O49
32   -> * - | <-- O50
33   -> * - | <-- O51
34   -> * - | <-- O52
35   -> * - | <-- O53
36   -> * - | <-- O54
37   -> * - | <-- O55


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_11

** EQUATIONS **

ABR32    : INPUT;
ABR33    : INPUT;
ABR34    : INPUT;
ABR35    : INPUT;
ABR36    : INPUT;
ABR37    : INPUT;
ABR38    : INPUT;
ABR39    : INPUT;
ABR48    : INPUT;
ABR49    : INPUT;
ABR50    : INPUT;
ABR51    : INPUT;
ABR52    : INPUT;
ABR53    : INPUT;
ABR54    : INPUT;
ABR55    : INPUT;
O32      : INPUT;
O33      : INPUT;
O34      : INPUT;
O35      : INPUT;
O36      : INPUT;
O37      : INPUT;
O38      : INPUT;
O39      : INPUT;
O48      : INPUT;
O49      : INPUT;
O50      : INPUT;
O51      : INPUT;
O52      : INPUT;
O53      : INPUT;
O54      : INPUT;
O55      : INPUT;

-- Node name is '~9~2' 
-- Equation name is '~9~2', location is LC024, type is output.
 ~9~2    = LCELL( _EQ001);
  _EQ001 =  ABR55 &  O55
         #  ABR54 &  O54
         #  ABR53 &  O53
         #  ABR52 &  O52
         #  ABR51 &  O51
         #  ABR50 &  O50
         #  ABR49 &  O49
         #  ABR48 &  O48;

-- Node name is '~9~4' 
-- Equation name is '~9~4', location is LC023, type is output.
 ~9~4    = LCELL( _EQ002);
  _EQ002 =  ABR39 &  O39
         #  ABR38 &  O38
         #  ABR37 &  O37
         #  ABR36 &  O36
         #  ABR35 &  O35
         #  ABR34 &  O34
         #  ABR33 &  O33
         #  ABR32 &  O32;



Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_12

***** Logic for device 'plmt_out64_12' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                 R  R  R  R  R  R                                
                 E  E  E  E  E  E                                
                 S  S  S  S  S  S                                
                 E  E  E  E  E  E                 A  A  A  A  A  
                 R  R  R  R  R  R  ~              B  B  B  B  B  
                 V  V  V  V  V  V  9  G  O  O  O  R  R  R  R  R  
                 E  E  E  E  E  E  ~  N  1  1  1  2  2  2  2  1  
              Q  D  D  D  D  D  D  5  D  8  7  6  3  2  1  0  9  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
    ~9~4 | 10                                                  60 | ABR16 
    ~9~3 | 11                                                  59 | ABR17 
    ~9~2 | 12                                                  58 | ABR18 
    ~9~1 | 13                                                  57 | RESERVED 
   ABR11 | 14                                                  56 | ABR0 
   ABR10 | 15                                                  55 | ABR1 
    ABR9 | 16                                                  54 | ABR2 
   ABR12 | 17                                                  53 | ABR15 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
   ABR13 | 19                                                  51 | ABR14 
    ABR8 | 20                                                  50 | ABR3 
    ABR7 | 21                                                  49 | ABR4 
    ABR6 | 22                                                  48 | ABR5 
     O22 | 23                                                  47 | RESERVED 
     O23 | 24                                                  46 | O21 
RESERVED | 25                                                  45 | O20 
      O0 | 26                                                  44 | O19 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              O  O  O  O  O  O  O  R  G  O  O  O  O  O  O  O  O  
              1  2  3  4  5  6  7  E  N  8  9  1  1  1  1  1  1  
                                   S  D        0  1  2  3  4  5  
                                   E                             
                                   R                             
                                   V                             
                                   E                             
                                   D                             


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_12

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     1/12(  8%)   6/12( 50%) 
B:    LC13 - LC24     1/12(  8%)  10/12( 83%) 
C:    LC25 - LC36     1/12(  8%)  11/12( 91%) 
D:    LC37 - LC48     1/12(  8%)  11/12( 91%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            38/48     ( 79%)
Total logic cells used:                          4/48     (  8%)
Average fan-in:                                  14.00
Total fan-in:                                    56

Total input pins required:                      53
Total output pins required:                      1
Total bidirectional pins required:               0
Total logic cells required:                      4
Total flipflops required:                        0

Synthesized logic cells:                         3/  48   (  6%)



Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_12

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    0    1  ABR0
  55      -   -       INPUT              0    0    0    1  ABR1
  54      -   -       INPUT              0    0    0    1  ABR2
  50      -   -       INPUT              0    0    0    1  ABR3
  49      -   -       INPUT              0    0    0    1  ABR4
  48      -   -       INPUT              0    0    0    1  ABR5
  22      -   -       INPUT              0    0    0    1  ABR6
  21      -   -       INPUT              0    0    0    1  ABR7
  20      -   -       INPUT              0    0    0    1  ABR8
  16      -   -       INPUT              0    0    0    1  ABR9
  15      -   -       INPUT              0    0    0    1  ABR10
  14      -   -       INPUT              0    0    0    1  ABR11
  17      -   -       INPUT              0    0    0    1  ABR12
  19      -   -       INPUT              0    0    0    1  ABR13
  51      -   -       INPUT              0    0    0    1  ABR14
  53      -   -       INPUT              0    0    0    1  ABR15
  60   (40)  (D)      INPUT     g        0    0    0    1  ABR16
  59   (39)  (D)      INPUT     g        0    0    0    1  ABR17
  58   (38)  (D)      INPUT     g        0    0    0    1  ABR18
  61   (41)  (D)      INPUT              0    0    0    1  ABR19
  62   (42)  (D)      INPUT              0    0    0    1  ABR20
  63   (43)  (D)      INPUT              0    0    0    1  ABR21
  64   (44)  (D)      INPUT              0    0    0    1  ABR22
  65   (45)  (D)      INPUT              0    0    0    1  ABR23
  26   (16)  (B)      INPUT     g        0    0    0    1  O0
  27   (17)  (B)      INPUT              0    0    0    1  O1
  28   (18)  (B)      INPUT              0    0    0    1  O2
  29   (19)  (B)      INPUT              0    0    0    1  O3
  30   (20)  (B)      INPUT              0    0    0    1  O4
  31   (21)  (B)      INPUT              0    0    0    1  O5
  32   (22)  (B)      INPUT              0    0    0    1  O6
  33   (23)  (B)      INPUT              0    0    0    1  O7
  36   (25)  (C)      INPUT              0    0    0    1  O8
  37   (26)  (C)      INPUT              0    0    0    1  O9
  38   (27)  (C)      INPUT              0    0    0    1  O10
  39   (28)  (C)      INPUT              0    0    0    1  O11
  40   (29)  (C)      INPUT              0    0    0    1  O12
  41   (30)  (C)      INPUT              0    0    0    1  O13
  42   (31)  (C)      INPUT              0    0    0    1  O14
  43   (32)  (C)      INPUT              0    0    0    1  O15
  66   (46)  (D)      INPUT              0    0    0    1  O16
  67   (47)  (D)      INPUT              0    0    0    1  O17
  68   (48)  (D)      INPUT              0    0    0    1  O18
  44   (33)  (C)      INPUT     g        0    0    0    1  O19
  45   (34)  (C)      INPUT     g        0    0    0    1  O20
  46   (35)  (C)      INPUT     g        0    0    0    1  O21
  23   (13)  (B)      INPUT     g        0    0    0    1  O22
  24   (14)  (B)      INPUT     g        0    0    0    1  O23
  13   (12)  (A)      INPUT    sg        0    0    1    0  ~9~1
  12   (11)  (A)      INPUT    sg        0    0    1    0  ~9~2
  11   (10)  (A)      INPUT    sg        0    0    1    0  ~9~3
  10    (9)  (A)      INPUT    sg        0    0    1    0  ~9~4
   2    (1)  (A)      INPUT    s         0    0    1    0  ~9~5


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_12

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   9      8    A     OUTPUT              5    3    0    0  Q


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_12

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (57)    37    D       SOFT    sg       16    0    1    0  ~9~6
 (47)    36    C       SOFT    sg       16    0    1    0  ~9~7
 (25)    15    B       SOFT    sg       16    0    1    0  ~9~8


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_12

** LOGIC CELL INTERCONNECTIONS **

           Logic cells placed in LAB 'A'
        +- LC8 Q
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'A'
LC      | 
LC8  -> - | <-- Q

Pin
56   -> - | <-- ABR0
55   -> - | <-- ABR1
54   -> - | <-- ABR2
50   -> - | <-- ABR3
49   -> - | <-- ABR4
48   -> - | <-- ABR5
22   -> - | <-- ABR6
21   -> - | <-- ABR7
20   -> - | <-- ABR8
16   -> - | <-- ABR9
15   -> - | <-- ABR10
14   -> - | <-- ABR11
17   -> - | <-- ABR12
19   -> - | <-- ABR13
51   -> - | <-- ABR14
53   -> - | <-- ABR15
13   -> * | <-- ~9~1
12   -> * | <-- ~9~2
11   -> * | <-- ~9~3
10   -> * | <-- ~9~4
2    -> * | <-- ~9~5
LC37 -> * | <-- ~9~6
LC36 -> * | <-- ~9~7
LC15 -> * | <-- ~9~8


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_12

** LOGIC CELL INTERCONNECTIONS **

           Logic cells placed in LAB 'B'
        +- LC15 ~9~8
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'B'
LC      | 
LC15 -> - | <-- ~9~8

Pin
56   -> @ | <-- ABR0
55   -> @ | <-- ABR1
54   -> @ | <-- ABR2
50   -> @ | <-- ABR3
49   -> @ | <-- ABR4
48   -> @ | <-- ABR5
22   -> @ | <-- ABR6
21   -> @ | <-- ABR7
20   -> - | <-- ABR8
16   -> - | <-- ABR9
15   -> - | <-- ABR10
14   -> - | <-- ABR11
17   -> - | <-- ABR12
19   -> - | <-- ABR13
51   -> - | <-- ABR14
53   -> - | <-- ABR15
26   -> * | <-- O0
27   -> * | <-- O1
28   -> * | <-- O2
29   -> * | <-- O3
30   -> * | <-- O4
31   -> * | <-- O5
32   -> * | <-- O6
33   -> * | <-- O7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_12

** LOGIC CELL INTERCONNECTIONS **

           Logic cells placed in LAB 'C'
        +- LC36 ~9~7
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'C'
LC      | 
LC36 -> - | <-- ~9~7

Pin
56   -> - | <-- ABR0
55   -> - | <-- ABR1
54   -> - | <-- ABR2
50   -> - | <-- ABR3
49   -> - | <-- ABR4
48   -> - | <-- ABR5
22   -> - | <-- ABR6
21   -> - | <-- ABR7
20   -> @ | <-- ABR8
16   -> @ | <-- ABR9
15   -> @ | <-- ABR10
14   -> @ | <-- ABR11
17   -> @ | <-- ABR12
19   -> @ | <-- ABR13
51   -> @ | <-- ABR14
53   -> @ | <-- ABR15
36   -> * | <-- O8
37   -> * | <-- O9
38   -> * | <-- O10
39   -> * | <-- O11
40   -> * | <-- O12
41   -> * | <-- O13
42   -> * | <-- O14
43   -> * | <-- O15


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_12

** LOGIC CELL INTERCONNECTIONS **

           Logic cells placed in LAB 'D'
        +- LC37 ~9~6
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'D'
LC      | 
LC37 -> - | <-- ~9~6

Pin
56   -> - | <-- ABR0
55   -> - | <-- ABR1
54   -> - | <-- ABR2
50   -> - | <-- ABR3
49   -> - | <-- ABR4
48   -> - | <-- ABR5
22   -> - | <-- ABR6
21   -> - | <-- ABR7
20   -> - | <-- ABR8
16   -> - | <-- ABR9
15   -> - | <-- ABR10
14   -> - | <-- ABR11
17   -> - | <-- ABR12
19   -> - | <-- ABR13
51   -> - | <-- ABR14
53   -> - | <-- ABR15
60   -> * | <-- ABR16
59   -> * | <-- ABR17
58   -> * | <-- ABR18
61   -> * | <-- ABR19
62   -> * | <-- ABR20
63   -> * | <-- ABR21
64   -> * | <-- ABR22
65   -> * | <-- ABR23
66   -> * | <-- O16
67   -> * | <-- O17
68   -> * | <-- O18
44   -> * | <-- O19
45   -> * | <-- O20
46   -> * | <-- O21
23   -> * | <-- O22
24   -> * | <-- O23


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt
plmt_out64_12

** EQUATIONS **

ABR0     : INPUT;
ABR1     : INPUT;
ABR2     : INPUT;
ABR3     : INPUT;
ABR4     : INPUT;
ABR5     : INPUT;
ABR6     : INPUT;
ABR7     : INPUT;
ABR8     : INPUT;
ABR9     : INPUT;
ABR10    : INPUT;
ABR11    : INPUT;
ABR12    : INPUT;
ABR13    : INPUT;
ABR14    : INPUT;
ABR15    : INPUT;
ABR16    : INPUT;
ABR17    : INPUT;
ABR18    : INPUT;
ABR19    : INPUT;
ABR20    : INPUT;
ABR21    : INPUT;
ABR22    : INPUT;
ABR23    : INPUT;
O0       : INPUT;
O1       : INPUT;
O2       : INPUT;
O3       : INPUT;
O4       : INPUT;
O5       : INPUT;
O6       : INPUT;
O7       : INPUT;
O8       : INPUT;
O9       : INPUT;
O10      : INPUT;
O11      : INPUT;
O12      : INPUT;
O13      : INPUT;
O14      : INPUT;
O15      : INPUT;
O16      : INPUT;
O17      : INPUT;
O18      : INPUT;
O19      : INPUT;
O20      : INPUT;
O21      : INPUT;
O22      : INPUT;
O23      : INPUT;
~9~1     : INPUT;
~9~2     : INPUT;
~9~3     : INPUT;
~9~4     : INPUT;
~9~5     : INPUT;

-- Node name is 'Q' 
-- Equation name is 'Q', location is LC008, type is output.
 Q       = LCELL(!_EQ001);
  _EQ001 = !_LC015 & !_LC036 & !_LC037 & !~9~1 & !~9~2 & !~9~3 & !~9~4 & 
             !~9~5;

-- Node name is '~9~6' 
-- Equation name is '~9~6', location is LC037, type is buried.
-- synthesized logic cell 
_LC037   = LCELL( _EQ002);
  _EQ002 =  ABR23 &  O23
         #  ABR22 &  O22
         #  ABR21 &  O21
         #  ABR20 &  O20
         #  ABR19 &  O19
         #  ABR18 &  O18
         #  ABR17 &  O17
         #  ABR16 &  O16;

-- Node name is '~9~7' 
-- Equation name is '~9~7', location is LC036, type is buried.
-- synthesized logic cell 
_LC036   = LCELL( _EQ003);
  _EQ003 =  ABR15 &  O15
         #  ABR14 &  O14
         #  ABR13 &  O13
         #  ABR12 &  O12
         #  ABR11 &  O11
         #  ABR10 &  O10
         #  ABR9 &  O9
         #  ABR8 &  O8;

-- Node name is '~9~8' 
-- Equation name is '~9~8', location is LC015, type is buried.
-- synthesized logic cell 
_LC015   = LCELL( _EQ004);
  _EQ004 =  ABR7 &  O7
         #  ABR6 &  O6
         #  ABR5 &  O5
         #  ABR4 &  O4
         #  ABR3 &  O3
         #  ABR2 &  O2
         #  ABR1 &  O1
         #  ABR0 &  O0;



Project Information                  d:\maxplus2\max2lib\lab3\plmt_out64_1.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'CLASSIC' family

      MINIMIZATION                        = full
      SOFT_BUFFER_INSERTION               = on
      TURBO_BIT                           = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:00


Memory Allocated
-----------------

Peak memory allocated during compilation  = 5,313K
