
*** Running vivado
    with args -log system_delay_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_delay_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_delay_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.cache/ip 
Command: synth_design -top system_delay_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_delay_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26476
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1012.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_delay_0_0' [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_delay_0_0/synth/system_delay_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'delay' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:15]
	Parameter input_size bound to: 14 - type: integer 
WARNING: [Synth 8-614] signal 'input_0' is read in the process but is not in the sensitivity list [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:22]
WARNING: [Synth 8-614] signal 'address_counter' is read in the process but is not in the sensitivity list [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:22]
WARNING: [Synth 8-614] signal 'RAM' is read in the process but is not in the sensitivity list [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:22]
WARNING: [Synth 8-614] signal 'delay' is read in the process but is not in the sensitivity list [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'delay' (1#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:15]
INFO: [Synth 8-6155] done synthesizing module 'system_delay_0_0' (2#1) [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_delay_0_0/synth/system_delay_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1012.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1012.574 ; gain = 0.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1012.574 ; gain = 0.289
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1012.574 ; gain = 0.000

*** Running vivado
    with args -log system_delay_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_delay_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_delay_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.cache/ip 
Command: synth_design -top system_delay_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_delay_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20808
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1012.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_delay_0_0' [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_delay_0_0/synth/system_delay_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'delay' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:15]
	Parameter input_size bound to: 14 - type: integer 
WARNING: [Synth 8-614] signal 'input_0' is read in the process but is not in the sensitivity list [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:22]
WARNING: [Synth 8-614] signal 'address_counter' is read in the process but is not in the sensitivity list [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:22]
WARNING: [Synth 8-614] signal 'RAM' is read in the process but is not in the sensitivity list [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:22]
WARNING: [Synth 8-614] signal 'delay' is read in the process but is not in the sensitivity list [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'delay' (1#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:15]
INFO: [Synth 8-6155] done synthesizing module 'system_delay_0_0' (2#1) [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_delay_0_0/synth/system_delay_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1012.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1012.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1012.848 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.247 . Memory (MB): peak = 1012.848 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1130.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 1144.527 ; gain = 14.020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1144.527 ; gain = 131.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1144.527 ; gain = 131.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1144.527 ; gain = 131.680
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'output_0_reg' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:28]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[0]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[1]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[2]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[3]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[4]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[5]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[6]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[7]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[8]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[9]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[10]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[11]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[12]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[13]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[14]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[15]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[16]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[17]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[18]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[19]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[20]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[21]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[22]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[23]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[24]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[25]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[26]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[27]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[28]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[29]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[30]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[31]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[32]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[33]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[34]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[35]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[36]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[37]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[38]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[39]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[40]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[41]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[42]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[43]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[44]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[45]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[46]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[47]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[48]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[49]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[50]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[51]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[52]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[53]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[54]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[55]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[56]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[57]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[58]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[59]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[60]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[61]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[62]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[63]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[64]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[65]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[66]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[67]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[68]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[69]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[70]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[71]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[72]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[73]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[74]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[75]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[76]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[77]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[78]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[79]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[80]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[81]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[82]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[83]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[84]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[85]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[86]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[87]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[88]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[89]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[90]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[91]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[92]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[93]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[94]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[95]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[96]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[97]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_reg[98]' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/new/delay.vhd:27]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1144.527 ; gain = 131.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'address_counter_reg[11]' (LD) to 'address_counter_reg[12]'
INFO: [Synth 8-3886] merging instance 'address_counter_reg[12]' (LD) to 'address_counter_reg[13]'
INFO: [Synth 8-3886] merging instance 'address_counter_reg[13]' (LD) to 'address_counter_reg[14]'
INFO: [Synth 8-3886] merging instance 'address_counter_reg[14]' (LD) to 'address_counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'address_counter_reg[15]' (LD) to 'address_counter_reg[16]'
INFO: [Synth 8-3886] merging instance 'address_counter_reg[16]' (LD) to 'address_counter_reg[17]'
INFO: [Synth 8-3886] merging instance 'address_counter_reg[17]' (LD) to 'address_counter_reg[18]'
INFO: [Synth 8-3886] merging instance 'address_counter_reg[18]' (LD) to 'address_counter_reg[19]'
INFO: [Synth 8-3886] merging instance 'address_counter_reg[19]' (LD) to 'address_counter_reg[20]'
INFO: [Synth 8-3886] merging instance 'address_counter_reg[20]' (LD) to 'address_counter_reg[21]'
INFO: [Synth 8-3886] merging instance 'address_counter_reg[21]' (LD) to 'address_counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'address_counter_reg[22]' (LD) to 'address_counter_reg[23]'
INFO: [Synth 8-3886] merging instance 'address_counter_reg[23]' (LD) to 'address_counter_reg[24]'
INFO: [Synth 8-3886] merging instance 'address_counter_reg[24]' (LD) to 'address_counter_reg[25]'
INFO: [Synth 8-3886] merging instance 'address_counter_reg[25]' (LD) to 'address_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'address_counter_reg[26]' (LD) to 'address_counter_reg[27]'
INFO: [Synth 8-3886] merging instance 'address_counter_reg[27]' (LD) to 'address_counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'address_counter_reg[28]' (LD) to 'address_counter_reg[29]'
INFO: [Synth 8-3886] merging instance 'address_counter_reg[29]' (LD) to 'address_counter_reg[30]'
INFO: [Synth 8-3886] merging instance 'address_counter_reg[30]' (LD) to 'address_counter_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\address_counter_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:28 . Memory (MB): peak = 1144.527 ; gain = 131.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:34 . Memory (MB): peak = 1144.527 ; gain = 131.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:35 . Memory (MB): peak = 1144.527 ; gain = 131.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:43 . Memory (MB): peak = 1144.527 ; gain = 131.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:52 . Memory (MB): peak = 1144.527 ; gain = 131.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:52 . Memory (MB): peak = 1144.527 ; gain = 131.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:53 . Memory (MB): peak = 1144.527 ; gain = 131.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:53 . Memory (MB): peak = 1144.527 ; gain = 131.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:53 . Memory (MB): peak = 1144.527 ; gain = 131.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:53 . Memory (MB): peak = 1144.527 ; gain = 131.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     3|
|3     |LUT2   |   506|
|4     |LUT3   |    49|
|5     |LUT4   |    48|
|6     |LUT5   |   386|
|7     |LUT6   |  8956|
|8     |MUXF7  |  3822|
|9     |MUXF8  |  1904|
|10    |LD     | 28740|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:53 . Memory (MB): peak = 1144.527 ; gain = 131.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2050 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:50 . Memory (MB): peak = 1144.527 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:54 . Memory (MB): peak = 1144.527 ; gain = 131.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.351 . Memory (MB): peak = 1144.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34469 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'system_delay_0_0' is not ideal for floorplanning, since the cellview 'delay' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1144.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28740 instances were transformed.
  LD => LDCE: 28740 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:02:05 . Memory (MB): peak = 1144.527 ; gain = 131.680
INFO: [Common 17-1381] The checkpoint 'C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.runs/system_delay_0_0_synth_1/system_delay_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint 'C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.runs/system_delay_0_0_synth_1/system_delay_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_delay_0_0_utilization_synth.rpt -pb system_delay_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 29 18:33:27 2024...
