============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon Apr 29 15:50:39 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(94)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(115)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.383907s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (55.3%)

RUN-1004 : used memory is 299 MB, reserved memory is 278 MB, peak memory is 305 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75986561400832"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75986561400832"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 35 trigger nets, 35 data nets.
KIT-1004 : Chipwatcher code = 1011000111011111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=35,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=108) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=108) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=35,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=35,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=35,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=108)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=108)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=35,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=35,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 26547/16 useful/useless nets, 15609/11 useful/useless insts
SYN-1016 : Merged 25 instances.
SYN-1032 : 26271/6 useful/useless nets, 16008/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 26255/16 useful/useless nets, 15996/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 378 better
SYN-1014 : Optimize round 2
SYN-1032 : 26006/15 useful/useless nets, 15747/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.465858s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (53.3%)

RUN-1004 : used memory is 311 MB, reserved memory is 288 MB, peak memory is 313 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 26450/2 useful/useless nets, 16194/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 85528, tnet num: 18002, tinst num: 16193, tnode num: 100079, tedge num: 139276.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 18002 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 209 (3.46), #lev = 7 (1.83)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 207 (3.51), #lev = 7 (1.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 485 instances into 207 LUTs, name keeping = 73%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 347 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 120 adder to BLE ...
SYN-4008 : Packed 120 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.451379s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (62.5%)

RUN-1004 : used memory is 316 MB, reserved memory is 295 MB, peak memory is 446 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.085631s wall, 2.359375s user + 0.046875s system = 2.406250s CPU (58.9%)

RUN-1004 : used memory is 317 MB, reserved memory is 295 MB, peak memory is 446 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL2_n will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net U_APB_GPIO/PSEL will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P3[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P3[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P3[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P3[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P3[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P3[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P3[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P3[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 25519/1 useful/useless nets, 15227/0 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (234 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 15227 instances
RUN-0007 : 9111 luts, 3041 seqs, 1955 mslices, 990 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 25519 nets
RUN-6004 WARNING: There are 13 nets with only 1 pin.
RUN-1001 : 14828 nets have 2 pins
RUN-1001 : 9311 nets have [3 - 5] pins
RUN-1001 : 777 nets have [6 - 10] pins
RUN-1001 : 293 nets have [11 - 20] pins
RUN-1001 : 223 nets have [21 - 99] pins
RUN-1001 : 74 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1360     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     650     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  55   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 71
PHY-3001 : Initial placement ...
PHY-3001 : design contains 15225 instances, 9111 luts, 3041 seqs, 2945 slices, 884 macros(2945 instances: 1955 mslices 990 lslices)
PHY-0007 : Cell area utilization is 76%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83478, tnet num: 17069, tinst num: 15225, tnode num: 97274, tedge num: 136629.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17069 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.263752s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (74.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.47219e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 15225.
PHY-3001 : Level 1 #clusters 2153.
PHY-3001 : End clustering;  0.121236s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (64.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 76%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.26463e+06, overlap = 780.031
PHY-3002 : Step(2): len = 1.112e+06, overlap = 904.219
PHY-3002 : Step(3): len = 758167, overlap = 1195.38
PHY-3002 : Step(4): len = 654528, overlap = 1296.78
PHY-3002 : Step(5): len = 514046, overlap = 1500.97
PHY-3002 : Step(6): len = 440555, overlap = 1611.44
PHY-3002 : Step(7): len = 352584, overlap = 1719.81
PHY-3002 : Step(8): len = 304360, overlap = 1803.09
PHY-3002 : Step(9): len = 260899, overlap = 1851.28
PHY-3002 : Step(10): len = 226019, overlap = 1896
PHY-3002 : Step(11): len = 198862, overlap = 1909.22
PHY-3002 : Step(12): len = 179368, overlap = 1933.91
PHY-3002 : Step(13): len = 164313, overlap = 1946.78
PHY-3002 : Step(14): len = 150473, overlap = 1952.44
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.84202e-07
PHY-3002 : Step(15): len = 161640, overlap = 1935
PHY-3002 : Step(16): len = 189091, overlap = 1895.81
PHY-3002 : Step(17): len = 174313, overlap = 1878.16
PHY-3002 : Step(18): len = 174334, overlap = 1838.28
PHY-3002 : Step(19): len = 151917, overlap = 1840.94
PHY-3002 : Step(20): len = 150103, overlap = 1816.78
PHY-3002 : Step(21): len = 140007, overlap = 1823.69
PHY-3002 : Step(22): len = 138252, overlap = 1812.84
PHY-3002 : Step(23): len = 129419, overlap = 1787.91
PHY-3002 : Step(24): len = 129175, overlap = 1776.09
PHY-3002 : Step(25): len = 124134, overlap = 1777.41
PHY-3002 : Step(26): len = 124313, overlap = 1791.62
PHY-3002 : Step(27): len = 121670, overlap = 1792.28
PHY-3002 : Step(28): len = 124106, overlap = 1791.03
PHY-3002 : Step(29): len = 123444, overlap = 1799.12
PHY-3002 : Step(30): len = 123147, overlap = 1803.66
PHY-3002 : Step(31): len = 123040, overlap = 1788.72
PHY-3002 : Step(32): len = 122115, overlap = 1779.44
PHY-3002 : Step(33): len = 119914, overlap = 1765.12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.68405e-07
PHY-3002 : Step(34): len = 126004, overlap = 1747.66
PHY-3002 : Step(35): len = 140867, overlap = 1713.19
PHY-3002 : Step(36): len = 142009, overlap = 1666
PHY-3002 : Step(37): len = 145980, overlap = 1639.06
PHY-3002 : Step(38): len = 145496, overlap = 1608.34
PHY-3002 : Step(39): len = 146549, overlap = 1602.66
PHY-3002 : Step(40): len = 143839, overlap = 1608.5
PHY-3002 : Step(41): len = 144055, overlap = 1615.22
PHY-3002 : Step(42): len = 141191, overlap = 1611.78
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.13681e-06
PHY-3002 : Step(43): len = 154710, overlap = 1563.47
PHY-3002 : Step(44): len = 166294, overlap = 1583.88
PHY-3002 : Step(45): len = 166728, overlap = 1567.19
PHY-3002 : Step(46): len = 167790, overlap = 1578.25
PHY-3002 : Step(47): len = 165135, overlap = 1566.41
PHY-3002 : Step(48): len = 164982, overlap = 1563.97
PHY-3002 : Step(49): len = 161922, overlap = 1565.62
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.27362e-06
PHY-3002 : Step(50): len = 180017, overlap = 1541.97
PHY-3002 : Step(51): len = 192337, overlap = 1559.38
PHY-3002 : Step(52): len = 197125, overlap = 1526.44
PHY-3002 : Step(53): len = 199836, overlap = 1484.69
PHY-3002 : Step(54): len = 198067, overlap = 1462.59
PHY-3002 : Step(55): len = 198986, overlap = 1459.31
PHY-3002 : Step(56): len = 195869, overlap = 1484.38
PHY-3002 : Step(57): len = 195440, overlap = 1493.44
PHY-3002 : Step(58): len = 192441, overlap = 1508.31
PHY-3002 : Step(59): len = 191812, overlap = 1520.41
PHY-3002 : Step(60): len = 190349, overlap = 1540.06
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.54724e-06
PHY-3002 : Step(61): len = 203874, overlap = 1491.03
PHY-3002 : Step(62): len = 211833, overlap = 1472.81
PHY-3002 : Step(63): len = 213842, overlap = 1482.53
PHY-3002 : Step(64): len = 217238, overlap = 1456.22
PHY-3002 : Step(65): len = 220081, overlap = 1465.97
PHY-3002 : Step(66): len = 222384, overlap = 1485.72
PHY-3002 : Step(67): len = 220179, overlap = 1490.19
PHY-3002 : Step(68): len = 221148, overlap = 1461.66
PHY-3002 : Step(69): len = 217491, overlap = 1460.03
PHY-3002 : Step(70): len = 217795, overlap = 1451.16
PHY-3002 : Step(71): len = 215575, overlap = 1456.88
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.09448e-06
PHY-3002 : Step(72): len = 231369, overlap = 1406.91
PHY-3002 : Step(73): len = 242243, overlap = 1326.69
PHY-3002 : Step(74): len = 244542, overlap = 1316.69
PHY-3002 : Step(75): len = 249113, overlap = 1261.34
PHY-3002 : Step(76): len = 253041, overlap = 1220.47
PHY-3002 : Step(77): len = 255826, overlap = 1211.06
PHY-3002 : Step(78): len = 255241, overlap = 1197.56
PHY-3002 : Step(79): len = 256792, overlap = 1184.66
PHY-3002 : Step(80): len = 255883, overlap = 1166.66
PHY-3002 : Step(81): len = 256496, overlap = 1154.38
PHY-3002 : Step(82): len = 255537, overlap = 1128.59
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.8189e-05
PHY-3002 : Step(83): len = 273667, overlap = 1088.62
PHY-3002 : Step(84): len = 286707, overlap = 1016
PHY-3002 : Step(85): len = 290691, overlap = 985.094
PHY-3002 : Step(86): len = 293372, overlap = 936.312
PHY-3002 : Step(87): len = 296699, overlap = 897.781
PHY-3002 : Step(88): len = 298845, overlap = 883.531
PHY-3002 : Step(89): len = 299295, overlap = 883.031
PHY-3002 : Step(90): len = 300683, overlap = 864.5
PHY-3002 : Step(91): len = 302062, overlap = 846.75
PHY-3002 : Step(92): len = 302960, overlap = 817.219
PHY-3002 : Step(93): len = 300623, overlap = 816.875
PHY-3002 : Step(94): len = 301069, overlap = 828.281
PHY-3002 : Step(95): len = 300866, overlap = 828.844
PHY-3002 : Step(96): len = 301259, overlap = 848.906
PHY-3002 : Step(97): len = 300459, overlap = 881.969
PHY-3002 : Step(98): len = 299962, overlap = 863.219
PHY-3002 : Step(99): len = 298566, overlap = 866.031
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.63779e-05
PHY-3002 : Step(100): len = 312825, overlap = 818
PHY-3002 : Step(101): len = 321469, overlap = 800.562
PHY-3002 : Step(102): len = 323685, overlap = 801.656
PHY-3002 : Step(103): len = 324138, overlap = 790.812
PHY-3002 : Step(104): len = 324797, overlap = 779.406
PHY-3002 : Step(105): len = 325729, overlap = 762.594
PHY-3002 : Step(106): len = 325475, overlap = 752.469
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.27558e-05
PHY-3002 : Step(107): len = 338081, overlap = 742.438
PHY-3002 : Step(108): len = 345797, overlap = 715.469
PHY-3002 : Step(109): len = 346868, overlap = 688.938
PHY-3002 : Step(110): len = 348588, overlap = 657.5
PHY-3002 : Step(111): len = 352006, overlap = 609.969
PHY-3002 : Step(112): len = 354283, overlap = 594.625
PHY-3002 : Step(113): len = 354067, overlap = 605.688
PHY-3002 : Step(114): len = 353634, overlap = 616.156
PHY-3002 : Step(115): len = 354440, overlap = 602.062
PHY-3002 : Step(116): len = 355732, overlap = 619.969
PHY-3002 : Step(117): len = 355186, overlap = 623.312
PHY-3002 : Step(118): len = 355482, overlap = 624.031
PHY-3002 : Step(119): len = 355690, overlap = 622.125
PHY-3002 : Step(120): len = 355759, overlap = 620.25
PHY-3002 : Step(121): len = 355000, overlap = 617.656
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000140301
PHY-3002 : Step(122): len = 362591, overlap = 621.344
PHY-3002 : Step(123): len = 367187, overlap = 605.062
PHY-3002 : Step(124): len = 368890, overlap = 623.281
PHY-3002 : Step(125): len = 369898, overlap = 618.969
PHY-3002 : Step(126): len = 371116, overlap = 616.219
PHY-3002 : Step(127): len = 371948, overlap = 605.531
PHY-3002 : Step(128): len = 372345, overlap = 606.625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000270796
PHY-3002 : Step(129): len = 376949, overlap = 601.812
PHY-3002 : Step(130): len = 380628, overlap = 591.25
PHY-3002 : Step(131): len = 382387, overlap = 586.844
PHY-3002 : Step(132): len = 383981, overlap = 582.875
PHY-3002 : Step(133): len = 385912, overlap = 573.469
PHY-3002 : Step(134): len = 387382, overlap = 563.469
PHY-3002 : Step(135): len = 388140, overlap = 543.531
PHY-3002 : Step(136): len = 388599, overlap = 526.438
PHY-3002 : Step(137): len = 389416, overlap = 517.938
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000520184
PHY-3002 : Step(138): len = 392313, overlap = 506.188
PHY-3002 : Step(139): len = 395154, overlap = 483
PHY-3002 : Step(140): len = 396551, overlap = 472.406
PHY-3002 : Step(141): len = 397732, overlap = 465.375
PHY-3002 : Step(142): len = 399222, overlap = 444.375
PHY-3002 : Step(143): len = 401143, overlap = 421.344
PHY-3002 : Step(144): len = 402063, overlap = 422.656
PHY-3002 : Step(145): len = 403147, overlap = 404.344
PHY-3002 : Step(146): len = 403990, overlap = 394.812
PHY-3002 : Step(147): len = 404428, overlap = 397.781
PHY-3002 : Step(148): len = 404272, overlap = 388.312
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000920151
PHY-3002 : Step(149): len = 405325, overlap = 385.906
PHY-3002 : Step(150): len = 406868, overlap = 382.656
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016450s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/25519.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 585432, over cnt = 1829(5%), over = 15688, worst = 153
PHY-1001 : End global iterations;  0.460028s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (54.3%)

PHY-1001 : Congestion index: top1 = 118.71, top5 = 88.48, top10 = 73.69, top15 = 63.92.
PHY-3001 : End congestion estimation;  0.661954s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (63.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17069 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.403385s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (46.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.51787e-05
PHY-3002 : Step(151): len = 452111, overlap = 342.438
PHY-3002 : Step(152): len = 450218, overlap = 334.469
PHY-3002 : Step(153): len = 443974, overlap = 312.938
PHY-3002 : Step(154): len = 427792, overlap = 325.625
PHY-3002 : Step(155): len = 427637, overlap = 313.219
PHY-3002 : Step(156): len = 415780, overlap = 295.625
PHY-3002 : Step(157): len = 415427, overlap = 291.125
PHY-3002 : Step(158): len = 407871, overlap = 306.531
PHY-3002 : Step(159): len = 407871, overlap = 306.531
PHY-3002 : Step(160): len = 405777, overlap = 311.312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03573e-05
PHY-3002 : Step(161): len = 418189, overlap = 280.719
PHY-3002 : Step(162): len = 421311, overlap = 284.875
PHY-3002 : Step(163): len = 424111, overlap = 281.969
PHY-3002 : Step(164): len = 425337, overlap = 280.531
PHY-3002 : Step(165): len = 427921, overlap = 279.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000180715
PHY-3002 : Step(166): len = 429350, overlap = 275.156
PHY-3002 : Step(167): len = 431840, overlap = 274.5
PHY-3002 : Step(168): len = 436203, overlap = 270.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000292396
PHY-3002 : Step(169): len = 436207, overlap = 273.344
PHY-3002 : Step(170): len = 442920, overlap = 278.906
PHY-3002 : Step(171): len = 454506, overlap = 269.875
PHY-3002 : Step(172): len = 465443, overlap = 255.219
PHY-3002 : Step(173): len = 465296, overlap = 251.688
PHY-3002 : Step(174): len = 464090, overlap = 244.406
PHY-3002 : Step(175): len = 462276, overlap = 239.875
PHY-3002 : Step(176): len = 459179, overlap = 241
PHY-3002 : Step(177): len = 457412, overlap = 237.156
PHY-3002 : Step(178): len = 455627, overlap = 239.469
PHY-3002 : Step(179): len = 451484, overlap = 241.219
PHY-3002 : Step(180): len = 449124, overlap = 237.438
PHY-3002 : Step(181): len = 446808, overlap = 240.281
PHY-3002 : Step(182): len = 444308, overlap = 234.938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000518177
PHY-3002 : Step(183): len = 445704, overlap = 237.75
PHY-3002 : Step(184): len = 447155, overlap = 243.688
PHY-3002 : Step(185): len = 448194, overlap = 239.219
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 138/25519.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 587128, over cnt = 2334(6%), over = 17529, worst = 131
PHY-1001 : End global iterations;  0.528902s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (62.0%)

PHY-1001 : Congestion index: top1 = 115.88, top5 = 88.03, top10 = 74.01, top15 = 65.13.
PHY-3001 : End congestion estimation;  0.745378s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (62.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17069 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.439446s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (39.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.4787e-05
PHY-3002 : Step(186): len = 453642, overlap = 710.062
PHY-3002 : Step(187): len = 459333, overlap = 674.75
PHY-3002 : Step(188): len = 437972, overlap = 644.531
PHY-3002 : Step(189): len = 435427, overlap = 645
PHY-3002 : Step(190): len = 425756, overlap = 608.156
PHY-3002 : Step(191): len = 424779, overlap = 586.031
PHY-3002 : Step(192): len = 418203, overlap = 564.312
PHY-3002 : Step(193): len = 417876, overlap = 557.781
PHY-3002 : Step(194): len = 415115, overlap = 519.656
PHY-3002 : Step(195): len = 411107, overlap = 494.188
PHY-3002 : Step(196): len = 408635, overlap = 489.781
PHY-3002 : Step(197): len = 401466, overlap = 472.312
PHY-3002 : Step(198): len = 396357, overlap = 474.781
PHY-3002 : Step(199): len = 395025, overlap = 479.469
PHY-3002 : Step(200): len = 389249, overlap = 483.875
PHY-3002 : Step(201): len = 387223, overlap = 492.688
PHY-3002 : Step(202): len = 385505, overlap = 488.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.95739e-05
PHY-3002 : Step(203): len = 388789, overlap = 476.594
PHY-3002 : Step(204): len = 389962, overlap = 468.125
PHY-3002 : Step(205): len = 396180, overlap = 464.406
PHY-3002 : Step(206): len = 398020, overlap = 454
PHY-3002 : Step(207): len = 401024, overlap = 449.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.91478e-05
PHY-3002 : Step(208): len = 402352, overlap = 446.844
PHY-3002 : Step(209): len = 403214, overlap = 440.094
PHY-3002 : Step(210): len = 410871, overlap = 413.5
PHY-3002 : Step(211): len = 416176, overlap = 404.062
PHY-3002 : Step(212): len = 410896, overlap = 399.594
PHY-3002 : Step(213): len = 410415, overlap = 400.406
PHY-3002 : Step(214): len = 408898, overlap = 405.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000183787
PHY-3002 : Step(215): len = 415332, overlap = 385
PHY-3002 : Step(216): len = 417139, overlap = 382.875
PHY-3002 : Step(217): len = 425565, overlap = 392.125
PHY-3002 : Step(218): len = 430047, overlap = 391.969
PHY-3002 : Step(219): len = 428367, overlap = 389.344
PHY-3002 : Step(220): len = 427816, overlap = 391.844
PHY-3002 : Step(221): len = 425510, overlap = 393.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000329148
PHY-3002 : Step(222): len = 428764, overlap = 390.812
PHY-3002 : Step(223): len = 430396, overlap = 390.812
PHY-3002 : Step(224): len = 433119, overlap = 390.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000532562
PHY-3002 : Step(225): len = 433881, overlap = 383.875
PHY-3002 : Step(226): len = 435793, overlap = 377.969
PHY-3002 : Step(227): len = 440757, overlap = 370.406
PHY-3002 : Step(228): len = 449347, overlap = 370.812
PHY-3002 : Step(229): len = 451736, overlap = 358.812
PHY-3002 : Step(230): len = 451651, overlap = 359.062
PHY-3002 : Step(231): len = 451140, overlap = 354
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0010557
PHY-3002 : Step(232): len = 451724, overlap = 353.75
PHY-3002 : Step(233): len = 452385, overlap = 347.562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83478, tnet num: 17069, tinst num: 15225, tnode num: 97274, tedge num: 136629.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.046098s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (35.8%)

RUN-1004 : used memory is 547 MB, reserved memory is 530 MB, peak memory is 586 MB
OPT-1001 : Total overflow 910.44 peak overflow 7.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 336/25519.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 630152, over cnt = 2988(8%), over = 16161, worst = 76
PHY-1001 : End global iterations;  0.719553s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (54.3%)

PHY-1001 : Congestion index: top1 = 79.22, top5 = 65.44, top10 = 57.98, top15 = 53.33.
PHY-1001 : End incremental global routing;  0.929250s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (58.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17069 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.525764s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (38.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.753266s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (52.6%)

OPT-1001 : Current memory(MB): used = 566, reserve = 549, peak = 586.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16675/25519.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 630152, over cnt = 2988(8%), over = 16161, worst = 76
PHY-1002 : len = 745944, over cnt = 2718(7%), over = 9240, worst = 47
PHY-1002 : len = 825456, over cnt = 1636(4%), over = 4649, worst = 40
PHY-1002 : len = 894048, over cnt = 605(1%), over = 1557, worst = 40
PHY-1002 : len = 933664, over cnt = 15(0%), over = 16, worst = 2
PHY-1001 : End global iterations;  1.622325s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (67.4%)

PHY-1001 : Congestion index: top1 = 64.98, top5 = 56.87, top10 = 52.81, top15 = 50.28.
OPT-1001 : End congestion update;  1.862367s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (64.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 17069 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.317333s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (54.2%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.179832s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (63.1%)

OPT-1001 : Current memory(MB): used = 573, reserve = 557, peak = 586.
OPT-1001 : End physical optimization;  5.120414s wall, 2.671875s user + 0.046875s system = 2.718750s CPU (53.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9111 LUT to BLE ...
SYN-4008 : Packed 9111 LUT and 1280 SEQ to BLE.
SYN-4003 : Packing 1761 remaining SEQ's ...
SYN-4005 : Packed 1541 SEQ with LUT/SLICE
SYN-4006 : 6388 single LUT's are left
SYN-4006 : 220 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9331/12944 primitive instances ...
PHY-3001 : End packing;  0.655189s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (40.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 8008 instances
RUN-1001 : 3939 mslices, 3939 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24457 nets
RUN-6004 WARNING: There are 13 nets with only 1 pin.
RUN-1001 : 13603 nets have 2 pins
RUN-1001 : 9362 nets have [3 - 5] pins
RUN-1001 : 869 nets have [6 - 10] pins
RUN-1001 : 311 nets have [11 - 20] pins
RUN-1001 : 230 nets have [21 - 99] pins
RUN-1001 : 69 nets have 100+ pins
PHY-3001 : design contains 8006 instances, 7878 slices, 884 macros(2945 instances: 1955 mslices 990 lslices)
PHY-3001 : Cell area utilization is 84%
PHY-3001 : After packing: Len = 465110, Over = 475.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 84%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11995/24457.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 874304, over cnt = 2114(6%), over = 3576, worst = 9
PHY-1002 : len = 878376, over cnt = 1497(4%), over = 2093, worst = 8
PHY-1002 : len = 894960, over cnt = 736(2%), over = 894, worst = 5
PHY-1002 : len = 905200, over cnt = 314(0%), over = 359, worst = 3
PHY-1002 : len = 919760, over cnt = 12(0%), over = 13, worst = 2
PHY-1001 : End global iterations;  1.294387s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (56.7%)

PHY-1001 : Congestion index: top1 = 66.72, top5 = 57.74, top10 = 53.16, top15 = 50.30.
PHY-3001 : End congestion estimation;  1.606396s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (54.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80113, tnet num: 16007, tinst num: 8006, tnode num: 91478, tedge num: 133724.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.279020s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (41.5%)

RUN-1004 : used memory is 605 MB, reserved memory is 591 MB, peak memory is 605 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16007 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.765186s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (38.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.39688e-05
PHY-3002 : Step(234): len = 446988, overlap = 486.25
PHY-3002 : Step(235): len = 445765, overlap = 483
PHY-3002 : Step(236): len = 436222, overlap = 491
PHY-3002 : Step(237): len = 434022, overlap = 498
PHY-3002 : Step(238): len = 426625, overlap = 519.5
PHY-3002 : Step(239): len = 422365, overlap = 544.75
PHY-3002 : Step(240): len = 419068, overlap = 545.75
PHY-3002 : Step(241): len = 416364, overlap = 555.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.79377e-05
PHY-3002 : Step(242): len = 422546, overlap = 533.25
PHY-3002 : Step(243): len = 426363, overlap = 521.25
PHY-3002 : Step(244): len = 433855, overlap = 507.75
PHY-3002 : Step(245): len = 436579, overlap = 506.25
PHY-3002 : Step(246): len = 437521, overlap = 503.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.58754e-05
PHY-3002 : Step(247): len = 449262, overlap = 488.75
PHY-3002 : Step(248): len = 453463, overlap = 484
PHY-3002 : Step(249): len = 458643, overlap = 463.75
PHY-3002 : Step(250): len = 460604, overlap = 461.5
PHY-3002 : Step(251): len = 462899, overlap = 455
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000111751
PHY-3002 : Step(252): len = 472356, overlap = 434.75
PHY-3002 : Step(253): len = 480043, overlap = 417.75
PHY-3002 : Step(254): len = 496274, overlap = 399.5
PHY-3002 : Step(255): len = 494527, overlap = 396.25
PHY-3002 : Step(256): len = 492720, overlap = 391.25
PHY-3002 : Step(257): len = 489801, overlap = 388.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.503447s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (3.1%)

PHY-3001 : Trial Legalized: Len = 698011
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 457/24457.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 930104, over cnt = 3686(10%), over = 6828, worst = 9
PHY-1002 : len = 959280, over cnt = 2388(6%), over = 3620, worst = 9
PHY-1002 : len = 999248, over cnt = 776(2%), over = 1023, worst = 6
PHY-1002 : len = 1.01021e+06, over cnt = 273(0%), over = 332, worst = 6
PHY-1002 : len = 1.01819e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global iterations;  2.705782s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (54.3%)

PHY-1001 : Congestion index: top1 = 62.31, top5 = 56.80, top10 = 53.71, top15 = 51.45.
PHY-3001 : End congestion estimation;  3.048707s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (58.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16007 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.473085s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (36.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.87872e-05
PHY-3002 : Step(258): len = 600041, overlap = 174.25
PHY-3002 : Step(259): len = 573115, overlap = 218.75
PHY-3002 : Step(260): len = 552960, overlap = 224.75
PHY-3002 : Step(261): len = 539523, overlap = 227.25
PHY-3002 : Step(262): len = 533558, overlap = 227.25
PHY-3002 : Step(263): len = 527445, overlap = 228.5
PHY-3002 : Step(264): len = 524641, overlap = 226.25
PHY-3002 : Step(265): len = 520828, overlap = 229.5
PHY-3002 : Step(266): len = 519228, overlap = 228
PHY-3002 : Step(267): len = 517490, overlap = 224.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000197574
PHY-3002 : Step(268): len = 527406, overlap = 221
PHY-3002 : Step(269): len = 537128, overlap = 221.25
PHY-3002 : Step(270): len = 539455, overlap = 217.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000376551
PHY-3002 : Step(271): len = 546129, overlap = 211.25
PHY-3002 : Step(272): len = 561374, overlap = 207
PHY-3002 : Step(273): len = 567661, overlap = 206
PHY-3002 : Step(274): len = 566920, overlap = 202.5
PHY-3002 : Step(275): len = 566543, overlap = 202.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.322070s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (48.5%)

PHY-3001 : Legalized: Len = 616488, Over = 0
PHY-3001 : Spreading special nets. 61 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.043776s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (71.4%)

PHY-3001 : 92 instances has been re-located, deltaX = 37, deltaY = 45, maxDist = 2.
PHY-3001 : Final: Len = 618044, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80113, tnet num: 16007, tinst num: 8006, tnode num: 91478, tedge num: 133724.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.422262s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (45.0%)

RUN-1004 : used memory is 614 MB, reserved memory is 606 MB, peak memory is 659 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2415/24457.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 862928, over cnt = 3580(10%), over = 6462, worst = 8
PHY-1002 : len = 893456, over cnt = 2021(5%), over = 2893, worst = 7
PHY-1002 : len = 914016, over cnt = 1004(2%), over = 1445, worst = 6
PHY-1002 : len = 927952, over cnt = 331(0%), over = 457, worst = 6
PHY-1002 : len = 940648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.507828s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (64.8%)

PHY-1001 : Congestion index: top1 = 61.23, top5 = 55.27, top10 = 51.99, top15 = 49.70.
PHY-1001 : End incremental global routing;  2.820600s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (64.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16007 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.508630s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (49.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.669340s wall, 2.187500s user + 0.000000s system = 2.187500s CPU (59.6%)

OPT-1001 : Current memory(MB): used = 625, reserve = 614, peak = 659.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14980/24457.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 940648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.123836s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (37.9%)

PHY-1001 : Congestion index: top1 = 61.23, top5 = 55.27, top10 = 51.99, top15 = 49.70.
OPT-1001 : End congestion update;  0.455027s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (27.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16007 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.350224s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (26.8%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.805381s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (27.2%)

OPT-1001 : Current memory(MB): used = 629, reserve = 618, peak = 659.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16007 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.351047s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (40.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14980/24457.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 940648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.126108s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (49.6%)

PHY-1001 : Congestion index: top1 = 61.23, top5 = 55.27, top10 = 51.99, top15 = 49.70.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16007 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.357637s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (8.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 60.896552
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.198117s wall, 3.468750s user + 0.015625s system = 3.484375s CPU (48.4%)

RUN-1003 : finish command "place" in  34.387804s wall, 15.593750s user + 0.937500s system = 16.531250s CPU (48.1%)

RUN-1004 : used memory is 589 MB, reserved memory is 581 MB, peak memory is 659 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.430186s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (88.5%)

RUN-1004 : used memory is 589 MB, reserved memory is 581 MB, peak memory is 659 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 8008 instances
RUN-1001 : 3939 mslices, 3939 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24457 nets
RUN-6004 WARNING: There are 13 nets with only 1 pin.
RUN-1001 : 13603 nets have 2 pins
RUN-1001 : 9362 nets have [3 - 5] pins
RUN-1001 : 869 nets have [6 - 10] pins
RUN-1001 : 311 nets have [11 - 20] pins
RUN-1001 : 230 nets have [21 - 99] pins
RUN-1001 : 69 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80113, tnet num: 16007, tinst num: 8006, tnode num: 91478, tedge num: 133724.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.235980s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (36.7%)

RUN-1004 : used memory is 587 MB, reserved memory is 582 MB, peak memory is 659 MB
PHY-1001 : 3939 mslices, 3939 lslices, 101 pads, 20 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16007 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 845200, over cnt = 3644(10%), over = 6774, worst = 8
PHY-1002 : len = 876888, over cnt = 2254(6%), over = 3427, worst = 8
PHY-1002 : len = 907208, over cnt = 847(2%), over = 1143, worst = 8
PHY-1002 : len = 928152, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 929104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.422177s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (59.3%)

PHY-1001 : Congestion index: top1 = 60.78, top5 = 55.00, top10 = 51.65, top15 = 49.28.
PHY-1001 : End global routing;  2.746508s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (58.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 638, reserve = 633, peak = 659.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net PADDR[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[3] is skipped due to 0 input or output
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net sd_rd_data[4] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 912, reserve = 906, peak = 912.
PHY-1001 : End build detailed router design. 3.058702s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (47.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 163416, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.592764s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (45.1%)

PHY-1001 : Current memory(MB): used = 948, reserve = 943, peak = 948.
PHY-1001 : End phase 1; 1.598442s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (45.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 63% nets.
PHY-1022 : len = 2.81418e+06, over cnt = 3281(0%), over = 3311, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 960, reserve = 953, peak = 960.
PHY-1001 : End initial routed; 24.451107s wall, 7.906250s user + 0.078125s system = 7.984375s CPU (32.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15423(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.143132s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (24.1%)

PHY-1001 : Current memory(MB): used = 976, reserve = 969, peak = 976.
PHY-1001 : End phase 2; 26.594304s wall, 8.421875s user + 0.078125s system = 8.500000s CPU (32.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.81418e+06, over cnt = 3281(0%), over = 3311, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.092813s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (33.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.70706e+06, over cnt = 1726(0%), over = 1736, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.782559s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (67.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.68187e+06, over cnt = 605(0%), over = 606, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 1.813421s wall, 1.000000s user + 0.062500s system = 1.062500s CPU (58.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.68438e+06, over cnt = 176(0%), over = 176, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.877479s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (51.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.68743e+06, over cnt = 59(0%), over = 59, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.557259s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (28.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.6901e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.412712s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (30.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.69057e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.366864s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (17.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.69062e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.401479s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (19.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.69068e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.168979s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (55.5%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.69065e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.165732s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (66.0%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.69054e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.182390s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (25.7%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.69054e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.204625s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (38.2%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.69054e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.238023s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (52.5%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.69054e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.175919s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (53.3%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.69056e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.160038s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (58.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15423(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.132717s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (20.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 803 feed throughs used by 454 nets
PHY-1001 : End commit to database; 1.835674s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (28.9%)

PHY-1001 : Current memory(MB): used = 1075, reserve = 1072, peak = 1075.
PHY-1001 : End phase 3; 12.815349s wall, 5.437500s user + 0.109375s system = 5.546875s CPU (43.3%)

PHY-1003 : Routed, final wirelength = 2.69056e+06
PHY-1001 : Current memory(MB): used = 1080, reserve = 1078, peak = 1080.
PHY-1001 : End export database. 0.122175s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (12.8%)

PHY-1001 : End detail routing;  44.514782s wall, 16.171875s user + 0.218750s system = 16.390625s CPU (36.8%)

RUN-1003 : finish command "route" in  49.109251s wall, 18.484375s user + 0.218750s system = 18.703125s CPU (38.1%)

RUN-1004 : used memory is 1009 MB, reserved memory is 1007 MB, peak memory is 1081 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15352   out of  19600   78.33%
#reg                     3133   out of  19600   15.98%
#le                     15572
  #lut only             12439   out of  15572   79.88%
  #reg only               220   out of  15572    1.41%
  #lut&reg               2913   out of  15572   18.71%
#dsp                        3   out of     29   10.34%
#bram                      12   out of     64   18.75%
  #bram9k                  12
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2151
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    242
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    207
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               138
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 71
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    52
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15572  |14711   |641     |3149    |20      |3       |
|  ISP                               |AHBISP                                      |8338   |8050    |220     |623     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7767   |7660    |76      |275     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1784   |1778    |6       |23      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1779   |1773    |6       |26      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1767   |1761    |6       |20      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |37     |31      |6       |20      |2       |0       |
|    u_demosaic                      |demosaic                                    |443    |274     |132     |272     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |112    |52      |29      |79      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |92     |63      |27      |55      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                  |90     |57      |33      |63      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |121    |86      |35      |59      |0       |0       |
|    u_gamma                         |gamma                                       |36     |36      |0       |19      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |10     |10      |0       |7       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                   |12     |12      |0       |4       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                   |12     |12      |0       |7       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |15     |12      |3       |4       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |7      |7       |0       |0       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |8      |5       |3       |4       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |16     |16      |0       |14      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |38     |38      |0       |20      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |0      |0       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |6      |6       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |3      |3       |0       |3       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |28     |28      |0       |28      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |6      |6       |0       |4       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |10     |10      |0       |8       |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |654    |551     |99      |318     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |276    |238     |34      |137     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |717    |549     |103     |382     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |379    |254     |60      |257     |6       |0       |
|      rd_fifo_data                  |fifo_data                                   |142    |82      |18      |115     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |15     |11      |0       |15      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |37     |20      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |34     |24      |0       |34      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |133    |92      |18      |107     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |14     |14      |0       |14      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |32     |18      |0       |32      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |31     |29      |0       |31      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |338    |295     |43      |125     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |38     |29      |9       |20      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |86     |86      |0       |18      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |43     |39      |4       |24      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |101    |83      |18      |28      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |70     |58      |12      |35      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |4981   |4906    |56      |1335    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                    |156    |91      |65      |28      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                              |552    |420     |95      |331     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |552    |420     |95      |331     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |234    |197     |0       |216     |0       |0       |
|        reg_inst                    |register                                    |234    |197     |0       |216     |0       |0       |
|      trigger_inst                  |trigger                                     |318    |223     |95      |115     |0       |0       |
|        bus_inst                    |bus_top                                     |102    |68      |34      |38      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                     |100    |66      |34      |36      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |123    |94      |29      |54      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13556  
    #2          2       8075   
    #3          3        656   
    #4          4        631   
    #5        5-10       928   
    #6        11-50      445   
    #7       51-100      36    
    #8       101-500     46    
    #9        >500       16    
  Average     3.07             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.829936s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (68.3%)

RUN-1004 : used memory is 1011 MB, reserved memory is 1008 MB, peak memory is 1081 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80113, tnet num: 16007, tinst num: 8006, tnode num: 91478, tedge num: 133724.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.230355s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (38.1%)

RUN-1004 : used memory is 1016 MB, reserved memory is 1013 MB, peak memory is 1081 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 16007 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 1590f815334e26d65ec8f63ae0c8bb3dbfe4145c195d3d018a283f57c9a1e8be -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 8006
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24457, pip num: 185745
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 803
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3162 valid insts, and 493837 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111111101011000111011111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  28.326112s wall, 116.281250s user + 1.609375s system = 117.890625s CPU (416.2%)

RUN-1004 : used memory is 1096 MB, reserved memory is 1104 MB, peak memory is 1284 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240429_155039.log"
