<stg><name>AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP</name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V_4"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist1_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist1_V_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist1_V_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist_V_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist_V_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i11 0, i11 %i_V_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc215.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc215.2:0 %i_V = load i11 %i_V_4

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc215.2:1 %icmp_ln1073 = icmp_eq  i11 %i_V, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1073"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc215.2:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc215.2:3 %add_ln886 = add i11 %i_V, i11 1

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc215.2:4 %br_ln583 = br i1 %icmp_ln1073, void %for.inc215.2.split, void %for.end227.exitStub

]]></Node>
<StgValue><ssdm name="br_ln583"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="11">
<![CDATA[
for.inc215.2.split:0 %zext_ln1073 = zext i11 %i_V

]]></Node>
<StgValue><ssdm name="zext_ln1073"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc215.2.split:3 %tmp_hist_V_addr = getelementptr i32 %tmp_hist_V, i64 0, i64 %zext_ln1073

]]></Node>
<StgValue><ssdm name="tmp_hist_V_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="10">
<![CDATA[
for.inc215.2.split:4 %tmp_hist_V_load = load i10 %tmp_hist_V_addr

]]></Node>
<StgValue><ssdm name="tmp_hist_V_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc215.2.split:5 %tmp_hist1_V_addr = getelementptr i32 %tmp_hist1_V, i64 0, i64 %zext_ln1073

]]></Node>
<StgValue><ssdm name="tmp_hist1_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="10">
<![CDATA[
for.inc215.2.split:6 %tmp_hist1_V_load = load i10 %tmp_hist1_V_addr

]]></Node>
<StgValue><ssdm name="tmp_hist1_V_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc215.2.split:10 %tmp_hist_V_1_addr = getelementptr i32 %tmp_hist_V_1, i64 0, i64 %zext_ln1073

]]></Node>
<StgValue><ssdm name="tmp_hist_V_1_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="10">
<![CDATA[
for.inc215.2.split:11 %tmp_hist_V_1_load = load i10 %tmp_hist_V_1_addr

]]></Node>
<StgValue><ssdm name="tmp_hist_V_1_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc215.2.split:12 %tmp_hist1_V_1_addr = getelementptr i32 %tmp_hist1_V_1, i64 0, i64 %zext_ln1073

]]></Node>
<StgValue><ssdm name="tmp_hist1_V_1_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="10">
<![CDATA[
for.inc215.2.split:13 %tmp_hist1_V_1_load = load i10 %tmp_hist1_V_1_addr

]]></Node>
<StgValue><ssdm name="tmp_hist1_V_1_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc215.2.split:17 %tmp_hist_V_2_addr = getelementptr i32 %tmp_hist_V_2, i64 0, i64 %zext_ln1073

]]></Node>
<StgValue><ssdm name="tmp_hist_V_2_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="10">
<![CDATA[
for.inc215.2.split:18 %tmp_hist_V_2_load = load i10 %tmp_hist_V_2_addr

]]></Node>
<StgValue><ssdm name="tmp_hist_V_2_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc215.2.split:19 %tmp_hist1_V_2_addr = getelementptr i32 %tmp_hist1_V_2, i64 0, i64 %zext_ln1073

]]></Node>
<StgValue><ssdm name="tmp_hist1_V_2_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="10">
<![CDATA[
for.inc215.2.split:20 %tmp_hist1_V_2_load = load i10 %tmp_hist1_V_2_addr

]]></Node>
<StgValue><ssdm name="tmp_hist1_V_2_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc215.2.split:24 %store_ln583 = store i11 %add_ln886, i11 %i_V_4

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="10">
<![CDATA[
for.inc215.2.split:4 %tmp_hist_V_load = load i10 %tmp_hist_V_addr

]]></Node>
<StgValue><ssdm name="tmp_hist_V_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="10">
<![CDATA[
for.inc215.2.split:6 %tmp_hist1_V_load = load i10 %tmp_hist1_V_addr

]]></Node>
<StgValue><ssdm name="tmp_hist1_V_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc215.2.split:7 %value = add i32 %tmp_hist1_V_load, i32 %tmp_hist_V_load

]]></Node>
<StgValue><ssdm name="value"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="10">
<![CDATA[
for.inc215.2.split:11 %tmp_hist_V_1_load = load i10 %tmp_hist_V_1_addr

]]></Node>
<StgValue><ssdm name="tmp_hist_V_1_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="10">
<![CDATA[
for.inc215.2.split:13 %tmp_hist1_V_1_load = load i10 %tmp_hist1_V_1_addr

]]></Node>
<StgValue><ssdm name="tmp_hist1_V_1_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc215.2.split:14 %value_3 = add i32 %tmp_hist1_V_1_load, i32 %tmp_hist_V_1_load

]]></Node>
<StgValue><ssdm name="value_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="10">
<![CDATA[
for.inc215.2.split:18 %tmp_hist_V_2_load = load i10 %tmp_hist_V_2_addr

]]></Node>
<StgValue><ssdm name="tmp_hist_V_2_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="10">
<![CDATA[
for.inc215.2.split:20 %tmp_hist1_V_2_load = load i10 %tmp_hist1_V_2_addr

]]></Node>
<StgValue><ssdm name="tmp_hist1_V_2_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc215.2.split:21 %value_4 = add i32 %tmp_hist1_V_2_load, i32 %tmp_hist_V_2_load

]]></Node>
<StgValue><ssdm name="value_4"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
for.end227.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc215.2.split:1 %specpipeline_ln585 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln585"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc215.2.split:2 %specloopname_ln583 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln583"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc215.2.split:8 %hist_0_addr = getelementptr i32 %hist_0, i64 0, i64 %zext_ln1073

]]></Node>
<StgValue><ssdm name="hist_0_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc215.2.split:9 %store_ln604 = store i32 %value, i10 %hist_0_addr

]]></Node>
<StgValue><ssdm name="store_ln604"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc215.2.split:15 %hist_1_addr = getelementptr i32 %hist_1, i64 0, i64 %zext_ln1073

]]></Node>
<StgValue><ssdm name="hist_1_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc215.2.split:16 %store_ln604 = store i32 %value_3, i10 %hist_1_addr

]]></Node>
<StgValue><ssdm name="store_ln604"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc215.2.split:22 %hist_2_addr = getelementptr i32 %hist_2, i64 0, i64 %zext_ln1073

]]></Node>
<StgValue><ssdm name="hist_2_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc215.2.split:23 %store_ln604 = store i32 %value_4, i10 %hist_2_addr

]]></Node>
<StgValue><ssdm name="store_ln604"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
for.inc215.2.split:25 %br_ln583 = br void %for.inc215.2

]]></Node>
<StgValue><ssdm name="br_ln583"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="64" name="hist_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="hist_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="hist_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="hist_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="hist_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="hist_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="tmp_hist_V" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="tmp_hist_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="tmp_hist1_V" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="tmp_hist1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="tmp_hist_V_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="tmp_hist_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="tmp_hist1_V_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="tmp_hist1_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="tmp_hist_V_2" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="tmp_hist_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="tmp_hist1_V_2" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="tmp_hist1_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="74" from="StgValue_73" to="i_V_4" fromId="73" toId="6">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="77" from="tmp_hist1_V" to="specmemcore_ln0" fromId="68" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="7">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="7">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="85" from="tmp_hist1_V_1" to="specmemcore_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="8">
</dataflow>
<dataflow id="88" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="8">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="90" from="tmp_hist1_V_2" to="specmemcore_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="91" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="93" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="9">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="95" from="tmp_hist_V" to="specmemcore_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="96" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="97" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="10">
</dataflow>
<dataflow id="98" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="10">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="75" toId="11">
</dataflow>
<dataflow id="100" from="tmp_hist_V_1" to="specmemcore_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="101" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="102" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="103" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="105" from="tmp_hist_V_2" to="specmemcore_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="107" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="12">
</dataflow>
<dataflow id="108" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="110" from="StgValue_109" to="store_ln0" fromId="109" toId="13">
</dataflow>
<dataflow id="111" from="i_V_4" to="store_ln0" fromId="6" toId="13">
</dataflow>
<dataflow id="112" from="i_V_4" to="i_V" fromId="6" toId="15">
</dataflow>
<dataflow id="113" from="i_V" to="icmp_ln1073" fromId="15" toId="16">
</dataflow>
<dataflow id="115" from="StgValue_114" to="icmp_ln1073" fromId="114" toId="16">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="116" toId="17">
</dataflow>
<dataflow id="119" from="StgValue_118" to="speclooptripcount_ln0" fromId="118" toId="17">
</dataflow>
<dataflow id="120" from="StgValue_118" to="speclooptripcount_ln0" fromId="118" toId="17">
</dataflow>
<dataflow id="121" from="StgValue_118" to="speclooptripcount_ln0" fromId="118" toId="17">
</dataflow>
<dataflow id="122" from="i_V" to="add_ln886" fromId="15" toId="18">
</dataflow>
<dataflow id="124" from="StgValue_123" to="add_ln886" fromId="123" toId="18">
</dataflow>
<dataflow id="125" from="icmp_ln1073" to="br_ln583" fromId="16" toId="19">
</dataflow>
<dataflow id="126" from="i_V" to="zext_ln1073" fromId="15" toId="20">
</dataflow>
<dataflow id="127" from="tmp_hist_V" to="tmp_hist_V_addr" fromId="67" toId="21">
</dataflow>
<dataflow id="129" from="StgValue_128" to="tmp_hist_V_addr" fromId="128" toId="21">
</dataflow>
<dataflow id="130" from="zext_ln1073" to="tmp_hist_V_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="131" from="tmp_hist_V_addr" to="tmp_hist_V_load" fromId="21" toId="22">
</dataflow>
<dataflow id="132" from="tmp_hist1_V" to="tmp_hist1_V_addr" fromId="68" toId="23">
</dataflow>
<dataflow id="133" from="StgValue_128" to="tmp_hist1_V_addr" fromId="128" toId="23">
</dataflow>
<dataflow id="134" from="zext_ln1073" to="tmp_hist1_V_addr" fromId="20" toId="23">
</dataflow>
<dataflow id="135" from="tmp_hist1_V_addr" to="tmp_hist1_V_load" fromId="23" toId="24">
</dataflow>
<dataflow id="136" from="tmp_hist_V_1" to="tmp_hist_V_1_addr" fromId="69" toId="25">
</dataflow>
<dataflow id="137" from="StgValue_128" to="tmp_hist_V_1_addr" fromId="128" toId="25">
</dataflow>
<dataflow id="138" from="zext_ln1073" to="tmp_hist_V_1_addr" fromId="20" toId="25">
</dataflow>
<dataflow id="139" from="tmp_hist_V_1_addr" to="tmp_hist_V_1_load" fromId="25" toId="26">
</dataflow>
<dataflow id="140" from="tmp_hist1_V_1" to="tmp_hist1_V_1_addr" fromId="70" toId="27">
</dataflow>
<dataflow id="141" from="StgValue_128" to="tmp_hist1_V_1_addr" fromId="128" toId="27">
</dataflow>
<dataflow id="142" from="zext_ln1073" to="tmp_hist1_V_1_addr" fromId="20" toId="27">
</dataflow>
<dataflow id="143" from="tmp_hist1_V_1_addr" to="tmp_hist1_V_1_load" fromId="27" toId="28">
</dataflow>
<dataflow id="144" from="tmp_hist_V_2" to="tmp_hist_V_2_addr" fromId="71" toId="29">
</dataflow>
<dataflow id="145" from="StgValue_128" to="tmp_hist_V_2_addr" fromId="128" toId="29">
</dataflow>
<dataflow id="146" from="zext_ln1073" to="tmp_hist_V_2_addr" fromId="20" toId="29">
</dataflow>
<dataflow id="147" from="tmp_hist_V_2_addr" to="tmp_hist_V_2_load" fromId="29" toId="30">
</dataflow>
<dataflow id="148" from="tmp_hist1_V_2" to="tmp_hist1_V_2_addr" fromId="72" toId="31">
</dataflow>
<dataflow id="149" from="StgValue_128" to="tmp_hist1_V_2_addr" fromId="128" toId="31">
</dataflow>
<dataflow id="150" from="zext_ln1073" to="tmp_hist1_V_2_addr" fromId="20" toId="31">
</dataflow>
<dataflow id="151" from="tmp_hist1_V_2_addr" to="tmp_hist1_V_2_load" fromId="31" toId="32">
</dataflow>
<dataflow id="152" from="add_ln886" to="store_ln583" fromId="18" toId="33">
</dataflow>
<dataflow id="153" from="i_V_4" to="store_ln583" fromId="6" toId="33">
</dataflow>
<dataflow id="154" from="tmp_hist_V_addr" to="tmp_hist_V_load" fromId="21" toId="34">
</dataflow>
<dataflow id="155" from="tmp_hist1_V_addr" to="tmp_hist1_V_load" fromId="23" toId="35">
</dataflow>
<dataflow id="156" from="tmp_hist1_V_load" to="value" fromId="35" toId="36">
</dataflow>
<dataflow id="157" from="tmp_hist_V_load" to="value" fromId="34" toId="36">
</dataflow>
<dataflow id="158" from="tmp_hist_V_1_addr" to="tmp_hist_V_1_load" fromId="25" toId="37">
</dataflow>
<dataflow id="159" from="tmp_hist1_V_1_addr" to="tmp_hist1_V_1_load" fromId="27" toId="38">
</dataflow>
<dataflow id="160" from="tmp_hist1_V_1_load" to="value_3" fromId="38" toId="39">
</dataflow>
<dataflow id="161" from="tmp_hist_V_1_load" to="value_3" fromId="37" toId="39">
</dataflow>
<dataflow id="162" from="tmp_hist_V_2_addr" to="tmp_hist_V_2_load" fromId="29" toId="40">
</dataflow>
<dataflow id="163" from="tmp_hist1_V_2_addr" to="tmp_hist1_V_2_load" fromId="31" toId="41">
</dataflow>
<dataflow id="164" from="tmp_hist1_V_2_load" to="value_4" fromId="41" toId="42">
</dataflow>
<dataflow id="165" from="tmp_hist_V_2_load" to="value_4" fromId="40" toId="42">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecPipeline" to="specpipeline_ln585" fromId="166" toId="43">
</dataflow>
<dataflow id="169" from="StgValue_168" to="specpipeline_ln585" fromId="168" toId="43">
</dataflow>
<dataflow id="171" from="StgValue_170" to="specpipeline_ln585" fromId="170" toId="43">
</dataflow>
<dataflow id="172" from="StgValue_170" to="specpipeline_ln585" fromId="170" toId="43">
</dataflow>
<dataflow id="173" from="StgValue_170" to="specpipeline_ln585" fromId="170" toId="43">
</dataflow>
<dataflow id="175" from="empty_18" to="specpipeline_ln585" fromId="174" toId="43">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecLoopName" to="specloopname_ln583" fromId="176" toId="44">
</dataflow>
<dataflow id="179" from="empty_1" to="specloopname_ln583" fromId="178" toId="44">
</dataflow>
<dataflow id="180" from="hist_0" to="hist_0_addr" fromId="66" toId="45">
</dataflow>
<dataflow id="181" from="StgValue_128" to="hist_0_addr" fromId="128" toId="45">
</dataflow>
<dataflow id="182" from="zext_ln1073" to="hist_0_addr" fromId="20" toId="45">
</dataflow>
<dataflow id="183" from="value" to="store_ln604" fromId="36" toId="46">
</dataflow>
<dataflow id="184" from="hist_0_addr" to="store_ln604" fromId="45" toId="46">
</dataflow>
<dataflow id="185" from="hist_1" to="hist_1_addr" fromId="65" toId="47">
</dataflow>
<dataflow id="186" from="StgValue_128" to="hist_1_addr" fromId="128" toId="47">
</dataflow>
<dataflow id="187" from="zext_ln1073" to="hist_1_addr" fromId="20" toId="47">
</dataflow>
<dataflow id="188" from="value_3" to="store_ln604" fromId="39" toId="48">
</dataflow>
<dataflow id="189" from="hist_1_addr" to="store_ln604" fromId="47" toId="48">
</dataflow>
<dataflow id="190" from="hist_2" to="hist_2_addr" fromId="64" toId="49">
</dataflow>
<dataflow id="191" from="StgValue_128" to="hist_2_addr" fromId="128" toId="49">
</dataflow>
<dataflow id="192" from="zext_ln1073" to="hist_2_addr" fromId="20" toId="49">
</dataflow>
<dataflow id="193" from="value_4" to="store_ln604" fromId="42" toId="50">
</dataflow>
<dataflow id="194" from="hist_2_addr" to="store_ln604" fromId="49" toId="50">
</dataflow>
<dataflow id="195" from="icmp_ln1073" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="196" from="icmp_ln1073" to="StgValue_3" fromId="16" toId="3">
</dataflow>
</dataflows>


</stg>
