#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Jan 30 07:58:40 2014
# Process ID: 5940
# Log file: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/vivado.log
# Journal file: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {H:\Users\ygg001.BUCKNELL\Desktop\elec444_lab1\elec444_lab1.xpr}
INFO: [Project 1-313] Project file moved from 'U:/private/ELEC444/elec444_lab1' since last save.
Import path for source H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v: Could not find the file 'E:/elec444lab1fsm.v'.
Import path for source H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v: Could not find the file 'E:/ELEC 240/ELEC240Lab3/SevenSegmentDecoder.v'.
Scanning sources...
Finished scanning sources
Import path for source H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v: Could not find the file 'E:/elec444lab1fsm.v'.
Import path for source H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v: Could not find the file 'E:/ELEC 240/ELEC240Lab3/SevenSegmentDecoder.v'.
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 925.410 ; gain = 5.672
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 925.410 ; gain = 5.672
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Jan 30 07:59:36 2014] Launched impl_1...
Run output will be captured here: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/runme.log
open_hw
INFO: [Xicom 50-2] Connecting to hw_server...
INFO: [Xicom 50-1] Attempting to launch hw_server...
INFO: [#UNDEF] 
****** Xilinx hw_server v2013.4
  **** Build date : Dec  9 2013-17:47:52
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application

INFO: [Labtools 27-109] Started Vivado Cse Server instance on port: 60001
INFO: [Labtools 27-147] vcse_server: Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connection established.
INFO: [Labtools 27-147] vcse_server: Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connection established.
INFO: [Labtools 27-147] vcse_server: Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connection established.
connect_hw_server -host localhost -port 60001
INFO: [Xicom 50-2] Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connection established.
INFO: [Labtools 27-147] vcse_server: Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connection established.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210248446632]
open_hw_target
INFO: [Labtools 27-147] vcse_server: Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connection established.
set_property PROGRAM.FILE {H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROGRAM.FILE {H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2154] Reading 4045660 bytes from file H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1
[Thu Jan 30 08:02:08 2014] Launched synth_1...
Run output will be captured here: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/synth_1/runme.log
[Thu Jan 30 08:02:08 2014] Launched impl_1...
Run output will be captured here: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/runme.log
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1086.172 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1086.172 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 30 08:03:48 2014] Launched impl_1...
Run output will be captured here: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/runme.log
set_property PROGRAM.FILE {H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2154] Reading 4045660 bytes from file H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property runtime 1000ns [get_filesets sim_1]
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1152.004 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1152.004 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1152.004 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1152.004 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port outputButton on this module [H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v:68]
ERROR: [VRFC 10-35] debouncer has no port called outputButton [H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v:72]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
ERROR: [Simtcl 6-30] Unable to locate simulation image at 'xsim.dir/lab1NumberGuess_tb_behav/xsimk.exe'
ERROR: [Vivado 12-2332] Received fatal error while launching XSIM application!
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Simtcl 6-30] Unable to locate simulation image at 'xsim.dir/lab1NumberGuess_tb_behav/xsimk.exe'
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1152.004 ; gain = 0.000
save_wave_config {H:\Users\ygg001.BUCKNELL\Desktop\elec444_lab1\lab1NumberGuess_tb_behav3.wcfg}
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1152.004 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1152.004 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1152.004 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1152.004 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 30 09:26:45 2014] Launched synth_1...
Run output will be captured here: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/synth_1/runme.log
[Thu Jan 30 09:26:45 2014] Launched impl_1...
Run output will be captured here: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/runme.log
set_property PROGRAM.FILE {H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2154] Reading 4045660 bytes from file H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1241.578 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1241.578 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 30 09:47:37 2014] Launched synth_1...
Run output will be captured here: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/synth_1/runme.log
[Thu Jan 30 09:47:37 2014] Launched impl_1...
Run output will be captured here: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/runme.log
set_property PROGRAM.FILE {H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2154] Reading 4045660 bytes from file H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 30 10:01:27 2014] Launched synth_1...
Run output will be captured here: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/synth_1/runme.log
[Thu Jan 30 10:01:27 2014] Launched impl_1...
Run output will be captured here: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 30 10:04:09 2014] Launched synth_1...
Run output will be captured here: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/synth_1/runme.log
[Thu Jan 30 10:04:09 2014] Launched impl_1...
Run output will be captured here: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/runme.log
set_property PROGRAM.FILE {H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2154] Reading 4045660 bytes from file H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 30 10:12:18 2014] Launched synth_1...
Run output will be captured here: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/synth_1/runme.log
[Thu Jan 30 10:12:18 2014] Launched impl_1...
Run output will be captured here: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 30 10:14:54 2014] Launched synth_1...
Run output will be captured here: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/synth_1/runme.log
[Thu Jan 30 10:14:54 2014] Launched impl_1...
Run output will be captured here: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/runme.log
set_property PROGRAM.FILE {H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2154] Reading 4045660 bytes from file H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 30 10:20:18 2014] Launched synth_1...
Run output will be captured here: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/synth_1/runme.log
[Thu Jan 30 10:20:18 2014] Launched impl_1...
Run output will be captured here: H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/runme.log
set_property PROGRAM.FILE {H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2154] Reading 4045660 bytes from file H:/Users/ygg001.BUCKNELL/Desktop/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 30 10:48:19 2014...
