// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="parseEvents,hls_ip_2018_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z007sclg225-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.722000,HLS_SYN_LAT=10006,HLS_SYN_TPT=none,HLS_SYN_MEM=240,HLS_SYN_DSP=0,HLS_SYN_FF=589,HLS_SYN_LUT=1362}" *)

module parseEvents (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_dout,
        data_empty_n,
        data_read,
        eventsArraySize,
        eventSlice_din,
        eventSlice_full_n,
        eventSlice_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state9 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] data_dout;
input   data_empty_n;
output   data_read;
input  [31:0] eventsArraySize;
output  [31:0] eventSlice_din;
input   eventSlice_full_n;
output   eventSlice_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_read;
reg eventSlice_write;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [1:0] glPLActiveSliceIdx_V;
reg   [6:0] glPLSlice0_V_0_address0;
reg    glPLSlice0_V_0_ce0;
reg    glPLSlice0_V_0_we0;
wire   [179:0] glPLSlice0_V_0_q0;
wire   [6:0] glPLSlice0_V_0_address1;
reg    glPLSlice0_V_0_ce1;
wire   [179:0] glPLSlice0_V_0_q1;
reg   [6:0] glPLSlice0_V_1_address0;
reg    glPLSlice0_V_1_ce0;
reg    glPLSlice0_V_1_we0;
wire   [179:0] glPLSlice0_V_1_q0;
wire   [6:0] glPLSlice0_V_1_address1;
reg    glPLSlice0_V_1_ce1;
wire   [179:0] glPLSlice0_V_1_q1;
reg   [6:0] glPLSlice0_V_2_address0;
reg    glPLSlice0_V_2_ce0;
reg    glPLSlice0_V_2_we0;
wire   [179:0] glPLSlice0_V_2_q0;
wire   [6:0] glPLSlice0_V_2_address1;
reg    glPLSlice0_V_2_ce1;
wire   [179:0] glPLSlice0_V_2_q1;
reg   [6:0] glPLSlice0_V_3_address0;
reg    glPLSlice0_V_3_ce0;
reg    glPLSlice0_V_3_we0;
wire   [179:0] glPLSlice0_V_3_q0;
wire   [6:0] glPLSlice0_V_3_address1;
reg    glPLSlice0_V_3_ce1;
wire   [179:0] glPLSlice0_V_3_q1;
reg   [6:0] glPLSlice0_V_4_address0;
reg    glPLSlice0_V_4_ce0;
reg    glPLSlice0_V_4_we0;
wire   [179:0] glPLSlice0_V_4_q0;
wire   [6:0] glPLSlice0_V_4_address1;
reg    glPLSlice0_V_4_ce1;
wire   [179:0] glPLSlice0_V_4_q1;
reg   [6:0] glPLSlice0_V_5_address0;
reg    glPLSlice0_V_5_ce0;
reg    glPLSlice0_V_5_we0;
wire   [179:0] glPLSlice0_V_5_q0;
wire   [6:0] glPLSlice0_V_5_address1;
reg    glPLSlice0_V_5_ce1;
wire   [179:0] glPLSlice0_V_5_q1;
reg   [6:0] glPLSlice0_V_6_address0;
reg    glPLSlice0_V_6_ce0;
reg    glPLSlice0_V_6_we0;
wire   [179:0] glPLSlice0_V_6_q0;
wire   [6:0] glPLSlice0_V_6_address1;
reg    glPLSlice0_V_6_ce1;
wire   [179:0] glPLSlice0_V_6_q1;
reg   [6:0] glPLSlice0_V_7_address0;
reg    glPLSlice0_V_7_ce0;
reg    glPLSlice0_V_7_we0;
wire   [179:0] glPLSlice0_V_7_q0;
wire   [6:0] glPLSlice0_V_7_address1;
reg    glPLSlice0_V_7_ce1;
wire   [179:0] glPLSlice0_V_7_q1;
reg   [6:0] glPLSlice1_V_0_address0;
reg    glPLSlice1_V_0_ce0;
reg    glPLSlice1_V_0_we0;
wire   [179:0] glPLSlice1_V_0_q0;
wire   [6:0] glPLSlice1_V_0_address1;
reg    glPLSlice1_V_0_ce1;
wire   [179:0] glPLSlice1_V_0_q1;
reg   [6:0] glPLSlice1_V_1_address0;
reg    glPLSlice1_V_1_ce0;
reg    glPLSlice1_V_1_we0;
wire   [179:0] glPLSlice1_V_1_q0;
wire   [6:0] glPLSlice1_V_1_address1;
reg    glPLSlice1_V_1_ce1;
wire   [179:0] glPLSlice1_V_1_q1;
reg   [6:0] glPLSlice1_V_2_address0;
reg    glPLSlice1_V_2_ce0;
reg    glPLSlice1_V_2_we0;
wire   [179:0] glPLSlice1_V_2_q0;
wire   [6:0] glPLSlice1_V_2_address1;
reg    glPLSlice1_V_2_ce1;
wire   [179:0] glPLSlice1_V_2_q1;
reg   [6:0] glPLSlice1_V_3_address0;
reg    glPLSlice1_V_3_ce0;
reg    glPLSlice1_V_3_we0;
wire   [179:0] glPLSlice1_V_3_q0;
wire   [6:0] glPLSlice1_V_3_address1;
reg    glPLSlice1_V_3_ce1;
wire   [179:0] glPLSlice1_V_3_q1;
reg   [6:0] glPLSlice1_V_4_address0;
reg    glPLSlice1_V_4_ce0;
reg    glPLSlice1_V_4_we0;
wire   [179:0] glPLSlice1_V_4_q0;
wire   [6:0] glPLSlice1_V_4_address1;
reg    glPLSlice1_V_4_ce1;
wire   [179:0] glPLSlice1_V_4_q1;
reg   [6:0] glPLSlice1_V_5_address0;
reg    glPLSlice1_V_5_ce0;
reg    glPLSlice1_V_5_we0;
wire   [179:0] glPLSlice1_V_5_q0;
wire   [6:0] glPLSlice1_V_5_address1;
reg    glPLSlice1_V_5_ce1;
wire   [179:0] glPLSlice1_V_5_q1;
reg   [6:0] glPLSlice1_V_6_address0;
reg    glPLSlice1_V_6_ce0;
reg    glPLSlice1_V_6_we0;
wire   [179:0] glPLSlice1_V_6_q0;
wire   [6:0] glPLSlice1_V_6_address1;
reg    glPLSlice1_V_6_ce1;
wire   [179:0] glPLSlice1_V_6_q1;
reg   [6:0] glPLSlice1_V_7_address0;
reg    glPLSlice1_V_7_ce0;
reg    glPLSlice1_V_7_we0;
wire   [179:0] glPLSlice1_V_7_q0;
wire   [6:0] glPLSlice1_V_7_address1;
reg    glPLSlice1_V_7_ce1;
wire   [179:0] glPLSlice1_V_7_q1;
reg   [6:0] glPLSlice2_V_0_address0;
reg    glPLSlice2_V_0_ce0;
reg    glPLSlice2_V_0_we0;
wire   [179:0] glPLSlice2_V_0_q0;
wire   [6:0] glPLSlice2_V_0_address1;
reg    glPLSlice2_V_0_ce1;
wire   [179:0] glPLSlice2_V_0_q1;
reg   [6:0] glPLSlice2_V_1_address0;
reg    glPLSlice2_V_1_ce0;
reg    glPLSlice2_V_1_we0;
wire   [179:0] glPLSlice2_V_1_q0;
wire   [6:0] glPLSlice2_V_1_address1;
reg    glPLSlice2_V_1_ce1;
wire   [179:0] glPLSlice2_V_1_q1;
reg   [6:0] glPLSlice2_V_2_address0;
reg    glPLSlice2_V_2_ce0;
reg    glPLSlice2_V_2_we0;
wire   [179:0] glPLSlice2_V_2_q0;
wire   [6:0] glPLSlice2_V_2_address1;
reg    glPLSlice2_V_2_ce1;
wire   [179:0] glPLSlice2_V_2_q1;
reg   [6:0] glPLSlice2_V_3_address0;
reg    glPLSlice2_V_3_ce0;
reg    glPLSlice2_V_3_we0;
wire   [179:0] glPLSlice2_V_3_q0;
wire   [6:0] glPLSlice2_V_3_address1;
reg    glPLSlice2_V_3_ce1;
wire   [179:0] glPLSlice2_V_3_q1;
reg   [6:0] glPLSlice2_V_4_address0;
reg    glPLSlice2_V_4_ce0;
reg    glPLSlice2_V_4_we0;
wire   [179:0] glPLSlice2_V_4_q0;
wire   [6:0] glPLSlice2_V_4_address1;
reg    glPLSlice2_V_4_ce1;
wire   [179:0] glPLSlice2_V_4_q1;
reg   [6:0] glPLSlice2_V_5_address0;
reg    glPLSlice2_V_5_ce0;
reg    glPLSlice2_V_5_we0;
wire   [179:0] glPLSlice2_V_5_q0;
wire   [6:0] glPLSlice2_V_5_address1;
reg    glPLSlice2_V_5_ce1;
wire   [179:0] glPLSlice2_V_5_q1;
reg   [6:0] glPLSlice2_V_6_address0;
reg    glPLSlice2_V_6_ce0;
reg    glPLSlice2_V_6_we0;
wire   [179:0] glPLSlice2_V_6_q0;
wire   [6:0] glPLSlice2_V_6_address1;
reg    glPLSlice2_V_6_ce1;
wire   [179:0] glPLSlice2_V_6_q1;
reg   [6:0] glPLSlice2_V_7_address0;
reg    glPLSlice2_V_7_ce0;
reg    glPLSlice2_V_7_we0;
wire   [179:0] glPLSlice2_V_7_q0;
wire   [6:0] glPLSlice2_V_7_address1;
reg    glPLSlice2_V_7_ce1;
wire   [179:0] glPLSlice2_V_7_q1;
reg   [15:0] glCnt;
reg    data_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] tmp_3_reg_1806;
reg    eventSlice_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_3_reg_1806_pp0_iter2_reg;
reg   [30:0] p_019_rec_reg_781;
wire   [0:0] tmp_s_fu_859_p2;
reg   [0:0] tmp_s_reg_1794;
wire   [0:0] tmp_7_fu_865_p2;
reg   [0:0] tmp_7_reg_1798;
wire   [0:0] tmp_9_fu_871_p2;
reg   [0:0] tmp_9_reg_1802;
wire   [0:0] tmp_3_fu_881_p2;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
reg    ap_block_state8_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_3_reg_1806_pp0_iter1_reg;
wire   [30:0] i_fu_886_p2;
reg   [30:0] i_reg_1810;
wire   [0:0] tmp_27_fu_892_p2;
reg   [0:0] tmp_27_reg_1815;
reg   [0:0] tmp_27_reg_1815_pp0_iter1_reg;
reg   [0:0] tmp_27_reg_1815_pp0_iter2_reg;
reg   [8:0] y_reg_1820;
reg    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state7_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
reg   [8:0] y_reg_1820_pp0_iter1_reg;
reg   [8:0] y_reg_1820_pp0_iter2_reg;
reg   [0:0] tmp_13_reg_1826;
reg   [7:0] tmp_8_reg_1830;
reg   [6:0] tmp_11_reg_1835;
reg   [2:0] tmp_14_reg_1840;
reg   [2:0] arrayNo3_reg_1845;
reg   [2:0] arrayNo3_reg_1845_pp0_iter1_reg;
reg   [6:0] newIndex6_reg_1852;
reg   [6:0] newIndex6_reg_1852_pp0_iter1_reg;
wire  signed [8:0] tmp_12_fu_996_p3;
reg  signed [8:0] tmp_12_reg_1857;
wire   [2:0] tmp_15_fu_1013_p1;
reg   [2:0] tmp_15_reg_1866;
reg   [6:0] glPLSlice2_V_0_addr_reg_1871;
reg   [6:0] glPLSlice2_V_1_addr_reg_1876;
reg   [6:0] glPLSlice2_V_2_addr_reg_1881;
reg   [6:0] glPLSlice2_V_3_addr_reg_1886;
reg   [6:0] glPLSlice2_V_4_addr_reg_1891;
reg   [6:0] glPLSlice2_V_5_addr_reg_1896;
reg   [6:0] glPLSlice2_V_6_addr_reg_1901;
reg   [6:0] glPLSlice2_V_7_addr_reg_1906;
reg   [6:0] glPLSlice1_V_0_addr_reg_1911;
reg   [6:0] glPLSlice1_V_1_addr_reg_1916;
reg   [6:0] glPLSlice1_V_2_addr_reg_1921;
reg   [6:0] glPLSlice1_V_3_addr_reg_1926;
reg   [6:0] glPLSlice1_V_4_addr_reg_1931;
reg   [6:0] glPLSlice1_V_5_addr_reg_1936;
reg   [6:0] glPLSlice1_V_6_addr_reg_1941;
reg   [6:0] glPLSlice1_V_7_addr_reg_1946;
reg   [6:0] glPLSlice0_V_0_addr_reg_1951;
reg   [6:0] glPLSlice0_V_1_addr_reg_1956;
reg   [6:0] glPLSlice0_V_2_addr_reg_1961;
reg   [6:0] glPLSlice0_V_3_addr_reg_1966;
reg   [6:0] glPLSlice0_V_4_addr_reg_1971;
reg   [6:0] glPLSlice0_V_5_addr_reg_1976;
reg   [6:0] glPLSlice0_V_6_addr_reg_1981;
reg   [6:0] glPLSlice0_V_7_addr_reg_1986;
wire   [31:0] tmp_58_fu_1651_p1;
reg   [31:0] tmp_58_reg_2111;
wire   [31:0] tmp2_fu_1705_p2;
reg   [31:0] tmp2_reg_2116;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter2;
reg   [1:0] ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_768_p8;
wire   [0:0] tmp_fu_823_p2;
wire   [0:0] tmp_1_fu_829_p2;
wire   [0:0] tmp_2_fu_835_p2;
reg   [30:0] ap_phi_mux_p_019_rec_phi_fu_785_p4;
wire   [63:0] newIndex5_fu_1024_p1;
wire   [63:0] newIndex4_fu_1036_p1;
wire   [63:0] newIndex2_fu_1048_p1;
wire   [63:0] newIndex7_fu_1603_p1;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] tmp_36_fu_1757_p2;
reg   [15:0] i_op_assign_fu_190;
wire   [15:0] localCnt_fu_1747_p2;
wire   [2:0] grp_fu_801_p2;
reg   [179:0] tmp_57_fu_1223_p4;
reg   [179:0] tmp_45_fu_1404_p4;
reg   [179:0] tmp_30_fu_1585_p4;
wire   [9:0] xNewIdx_V_fu_1017_p2;
wire   [31:0] i_cast_fu_877_p1;
wire   [8:0] x_fu_898_p4;
wire   [9:0] tmp_34_cast_fu_956_p1;
wire   [9:0] tmp_28_fu_960_p2;
wire   [9:0] tmp_10_fu_986_p3;
wire  signed [9:0] tmp_14_cast_fu_1003_p1;
wire   [9:0] p_0505_0_i_fu_1007_p2;
wire   [9:0] tmp_12_cast_fu_993_p1;
wire   [6:0] grp_fu_792_p4;
wire   [179:0] tmpData_V_2_fu_1060_p10;
wire  signed [31:0] tmp_27_cast_fu_1082_p1;
wire   [31:0] index_assign_9_s_fu_1093_p2;
wire   [8:0] grp_fu_805_p2;
wire  signed [31:0] index_assign_9_1_cas_fu_1107_p1;
wire   [8:0] grp_fu_810_p2;
wire  signed [31:0] index_assign_9_2_cas_fu_1119_p1;
wire   [0:0] tmp_49_fu_1123_p3;
wire   [0:0] tmp_48_fu_1111_p3;
wire   [0:0] tmp_47_fu_1099_p3;
wire   [0:0] tmp_46_fu_1085_p3;
wire   [3:0] p_Result_16_3_fu_1131_p5;
wire   [3:0] tmpTmpData_V_2_fu_1143_p2;
wire   [0:0] tmp_50_fu_1149_p1;
wire   [63:0] p_Repl2_5_fu_1153_p1;
wire   [0:0] tmp_52_fu_1167_p3;
reg   [179:0] tmp_51_fu_1157_p4;
wire   [63:0] p_Repl2_5_1_fu_1175_p1;
wire   [0:0] tmp_54_fu_1189_p3;
reg   [179:0] tmp_53_fu_1179_p4;
wire   [63:0] p_Repl2_5_2_fu_1197_p1;
wire   [0:0] tmp_56_fu_1211_p3;
reg   [179:0] tmp_55_fu_1201_p4;
wire   [63:0] p_Repl2_5_3_fu_1219_p1;
wire   [179:0] tmpData_V_1_fu_1241_p10;
wire  signed [31:0] tmp_22_cast_fu_1263_p1;
wire   [31:0] index_assign_5_s_fu_1274_p2;
wire  signed [31:0] index_assign_5_1_cas_fu_1288_p1;
wire  signed [31:0] index_assign_5_2_cas_fu_1300_p1;
wire   [0:0] tmp_37_fu_1304_p3;
wire   [0:0] tmp_35_fu_1292_p3;
wire   [0:0] tmp_34_fu_1280_p3;
wire   [0:0] tmp_32_fu_1266_p3;
wire   [3:0] p_Result_14_3_fu_1312_p5;
wire   [3:0] tmpTmpData_V_1_fu_1324_p2;
wire   [0:0] tmp_38_fu_1330_p1;
wire   [63:0] p_Repl2_4_fu_1334_p1;
wire   [0:0] tmp_40_fu_1348_p3;
reg   [179:0] tmp_39_fu_1338_p4;
wire   [63:0] p_Repl2_4_1_fu_1356_p1;
wire   [0:0] tmp_42_fu_1370_p3;
reg   [179:0] tmp_41_fu_1360_p4;
wire   [63:0] p_Repl2_4_2_fu_1378_p1;
wire   [0:0] tmp_44_fu_1392_p3;
reg   [179:0] tmp_43_fu_1382_p4;
wire   [63:0] p_Repl2_4_3_fu_1400_p1;
wire   [179:0] tmpData_V_fu_1422_p10;
wire  signed [31:0] tmp_18_cast_fu_1444_p1;
wire   [31:0] index_assign_1_s_fu_1455_p2;
wire  signed [31:0] index_assign_1_1_cas_fu_1469_p1;
wire  signed [31:0] index_assign_1_2_cas_fu_1481_p1;
wire   [0:0] tmp_19_fu_1485_p3;
wire   [0:0] tmp_18_fu_1473_p3;
wire   [0:0] tmp_17_fu_1461_p3;
wire   [0:0] tmp_16_fu_1447_p3;
wire   [3:0] p_Result_12_3_fu_1493_p5;
wire   [3:0] tmpTmpData_V_fu_1505_p2;
wire   [0:0] tmp_20_fu_1511_p1;
wire   [63:0] p_Repl2_2_fu_1515_p1;
wire   [0:0] tmp_22_fu_1529_p3;
reg   [179:0] tmp_21_fu_1519_p4;
wire   [63:0] p_Repl2_2_1_fu_1537_p1;
wire   [0:0] tmp_24_fu_1551_p3;
reg   [179:0] tmp_23_fu_1541_p4;
wire   [63:0] p_Repl2_2_2_fu_1559_p1;
wire   [0:0] tmp_26_fu_1573_p3;
reg   [179:0] tmp_25_fu_1563_p4;
wire   [63:0] p_Repl2_2_3_fu_1581_p1;
wire   [179:0] tmp_29_fu_1630_p10;
wire   [179:0] tmp_31_fu_1655_p10;
wire   [179:0] tmp_33_fu_1680_p10;
wire   [31:0] tmp_59_fu_1676_p1;
wire   [31:0] tmp_60_fu_1701_p1;
wire   [16:0] tmp_40_cast_fu_1714_p1;
wire   [16:0] i_op_assign_1_fu_1718_p3;
wire   [16:0] i_op_assign_7_pn_fu_1725_p3;
wire   [31:0] i_op_assign_7_pn_cas_fu_1732_p1;
wire   [31:0] tmp1_fu_1736_p2;
wire    ap_CS_fsm_state9;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_588;
reg    ap_condition_594;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 glPLActiveSliceIdx_V = 2'd0;
#0 glCnt = 16'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice0_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_0_address0),
    .ce0(glPLSlice0_V_0_ce0),
    .we0(glPLSlice0_V_0_we0),
    .d0(tmp_30_fu_1585_p4),
    .q0(glPLSlice0_V_0_q0),
    .address1(glPLSlice0_V_0_address1),
    .ce1(glPLSlice0_V_0_ce1),
    .q1(glPLSlice0_V_0_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice0_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_1_address0),
    .ce0(glPLSlice0_V_1_ce0),
    .we0(glPLSlice0_V_1_we0),
    .d0(tmp_30_fu_1585_p4),
    .q0(glPLSlice0_V_1_q0),
    .address1(glPLSlice0_V_1_address1),
    .ce1(glPLSlice0_V_1_ce1),
    .q1(glPLSlice0_V_1_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice0_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_2_address0),
    .ce0(glPLSlice0_V_2_ce0),
    .we0(glPLSlice0_V_2_we0),
    .d0(tmp_30_fu_1585_p4),
    .q0(glPLSlice0_V_2_q0),
    .address1(glPLSlice0_V_2_address1),
    .ce1(glPLSlice0_V_2_ce1),
    .q1(glPLSlice0_V_2_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice0_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_3_address0),
    .ce0(glPLSlice0_V_3_ce0),
    .we0(glPLSlice0_V_3_we0),
    .d0(tmp_30_fu_1585_p4),
    .q0(glPLSlice0_V_3_q0),
    .address1(glPLSlice0_V_3_address1),
    .ce1(glPLSlice0_V_3_ce1),
    .q1(glPLSlice0_V_3_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice0_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_4_address0),
    .ce0(glPLSlice0_V_4_ce0),
    .we0(glPLSlice0_V_4_we0),
    .d0(tmp_30_fu_1585_p4),
    .q0(glPLSlice0_V_4_q0),
    .address1(glPLSlice0_V_4_address1),
    .ce1(glPLSlice0_V_4_ce1),
    .q1(glPLSlice0_V_4_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice0_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_5_address0),
    .ce0(glPLSlice0_V_5_ce0),
    .we0(glPLSlice0_V_5_we0),
    .d0(tmp_30_fu_1585_p4),
    .q0(glPLSlice0_V_5_q0),
    .address1(glPLSlice0_V_5_address1),
    .ce1(glPLSlice0_V_5_ce1),
    .q1(glPLSlice0_V_5_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice0_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_6_address0),
    .ce0(glPLSlice0_V_6_ce0),
    .we0(glPLSlice0_V_6_we0),
    .d0(tmp_30_fu_1585_p4),
    .q0(glPLSlice0_V_6_q0),
    .address1(glPLSlice0_V_6_address1),
    .ce1(glPLSlice0_V_6_ce1),
    .q1(glPLSlice0_V_6_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice0_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_7_address0),
    .ce0(glPLSlice0_V_7_ce0),
    .we0(glPLSlice0_V_7_we0),
    .d0(tmp_30_fu_1585_p4),
    .q0(glPLSlice0_V_7_q0),
    .address1(glPLSlice0_V_7_address1),
    .ce1(glPLSlice0_V_7_ce1),
    .q1(glPLSlice0_V_7_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice1_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_0_address0),
    .ce0(glPLSlice1_V_0_ce0),
    .we0(glPLSlice1_V_0_we0),
    .d0(tmp_45_fu_1404_p4),
    .q0(glPLSlice1_V_0_q0),
    .address1(glPLSlice1_V_0_address1),
    .ce1(glPLSlice1_V_0_ce1),
    .q1(glPLSlice1_V_0_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_1_address0),
    .ce0(glPLSlice1_V_1_ce0),
    .we0(glPLSlice1_V_1_we0),
    .d0(tmp_45_fu_1404_p4),
    .q0(glPLSlice1_V_1_q0),
    .address1(glPLSlice1_V_1_address1),
    .ce1(glPLSlice1_V_1_ce1),
    .q1(glPLSlice1_V_1_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice1_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_2_address0),
    .ce0(glPLSlice1_V_2_ce0),
    .we0(glPLSlice1_V_2_we0),
    .d0(tmp_45_fu_1404_p4),
    .q0(glPLSlice1_V_2_q0),
    .address1(glPLSlice1_V_2_address1),
    .ce1(glPLSlice1_V_2_ce1),
    .q1(glPLSlice1_V_2_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice1_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_3_address0),
    .ce0(glPLSlice1_V_3_ce0),
    .we0(glPLSlice1_V_3_we0),
    .d0(tmp_45_fu_1404_p4),
    .q0(glPLSlice1_V_3_q0),
    .address1(glPLSlice1_V_3_address1),
    .ce1(glPLSlice1_V_3_ce1),
    .q1(glPLSlice1_V_3_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice1_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_4_address0),
    .ce0(glPLSlice1_V_4_ce0),
    .we0(glPLSlice1_V_4_we0),
    .d0(tmp_45_fu_1404_p4),
    .q0(glPLSlice1_V_4_q0),
    .address1(glPLSlice1_V_4_address1),
    .ce1(glPLSlice1_V_4_ce1),
    .q1(glPLSlice1_V_4_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice1_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_5_address0),
    .ce0(glPLSlice1_V_5_ce0),
    .we0(glPLSlice1_V_5_we0),
    .d0(tmp_45_fu_1404_p4),
    .q0(glPLSlice1_V_5_q0),
    .address1(glPLSlice1_V_5_address1),
    .ce1(glPLSlice1_V_5_ce1),
    .q1(glPLSlice1_V_5_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice1_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_6_address0),
    .ce0(glPLSlice1_V_6_ce0),
    .we0(glPLSlice1_V_6_we0),
    .d0(tmp_45_fu_1404_p4),
    .q0(glPLSlice1_V_6_q0),
    .address1(glPLSlice1_V_6_address1),
    .ce1(glPLSlice1_V_6_ce1),
    .q1(glPLSlice1_V_6_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice1_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_7_address0),
    .ce0(glPLSlice1_V_7_ce0),
    .we0(glPLSlice1_V_7_we0),
    .d0(tmp_45_fu_1404_p4),
    .q0(glPLSlice1_V_7_q0),
    .address1(glPLSlice1_V_7_address1),
    .ce1(glPLSlice1_V_7_ce1),
    .q1(glPLSlice1_V_7_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice2_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_0_address0),
    .ce0(glPLSlice2_V_0_ce0),
    .we0(glPLSlice2_V_0_we0),
    .d0(tmp_57_fu_1223_p4),
    .q0(glPLSlice2_V_0_q0),
    .address1(glPLSlice2_V_0_address1),
    .ce1(glPLSlice2_V_0_ce1),
    .q1(glPLSlice2_V_0_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice2_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_1_address0),
    .ce0(glPLSlice2_V_1_ce0),
    .we0(glPLSlice2_V_1_we0),
    .d0(tmp_57_fu_1223_p4),
    .q0(glPLSlice2_V_1_q0),
    .address1(glPLSlice2_V_1_address1),
    .ce1(glPLSlice2_V_1_ce1),
    .q1(glPLSlice2_V_1_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice2_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_2_address0),
    .ce0(glPLSlice2_V_2_ce0),
    .we0(glPLSlice2_V_2_we0),
    .d0(tmp_57_fu_1223_p4),
    .q0(glPLSlice2_V_2_q0),
    .address1(glPLSlice2_V_2_address1),
    .ce1(glPLSlice2_V_2_ce1),
    .q1(glPLSlice2_V_2_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice2_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_3_address0),
    .ce0(glPLSlice2_V_3_ce0),
    .we0(glPLSlice2_V_3_we0),
    .d0(tmp_57_fu_1223_p4),
    .q0(glPLSlice2_V_3_q0),
    .address1(glPLSlice2_V_3_address1),
    .ce1(glPLSlice2_V_3_ce1),
    .q1(glPLSlice2_V_3_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice2_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_4_address0),
    .ce0(glPLSlice2_V_4_ce0),
    .we0(glPLSlice2_V_4_we0),
    .d0(tmp_57_fu_1223_p4),
    .q0(glPLSlice2_V_4_q0),
    .address1(glPLSlice2_V_4_address1),
    .ce1(glPLSlice2_V_4_ce1),
    .q1(glPLSlice2_V_4_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice2_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_5_address0),
    .ce0(glPLSlice2_V_5_ce0),
    .we0(glPLSlice2_V_5_we0),
    .d0(tmp_57_fu_1223_p4),
    .q0(glPLSlice2_V_5_q0),
    .address1(glPLSlice2_V_5_address1),
    .ce1(glPLSlice2_V_5_ce1),
    .q1(glPLSlice2_V_5_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice2_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_6_address0),
    .ce0(glPLSlice2_V_6_ce0),
    .we0(glPLSlice2_V_6_we0),
    .d0(tmp_57_fu_1223_p4),
    .q0(glPLSlice2_V_6_q0),
    .address1(glPLSlice2_V_6_address1),
    .ce1(glPLSlice2_V_6_ce1),
    .q1(glPLSlice2_V_6_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
glPLSlice2_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_7_address0),
    .ce0(glPLSlice2_V_7_ce0),
    .we0(glPLSlice2_V_7_we0),
    .d0(tmp_57_fu_1223_p4),
    .q0(glPLSlice2_V_7_q0),
    .address1(glPLSlice2_V_7_address1),
    .ce1(glPLSlice2_V_7_ce1),
    .q1(glPLSlice2_V_7_q1)
);

parseEvents_mux_8zec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 180 ),
    .din1_WIDTH( 180 ),
    .din2_WIDTH( 180 ),
    .din3_WIDTH( 180 ),
    .din4_WIDTH( 180 ),
    .din5_WIDTH( 180 ),
    .din6_WIDTH( 180 ),
    .din7_WIDTH( 180 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 180 ))
parseEvents_mux_8zec_U1(
    .din0(glPLSlice2_V_0_q0),
    .din1(glPLSlice2_V_1_q0),
    .din2(glPLSlice2_V_2_q0),
    .din3(glPLSlice2_V_3_q0),
    .din4(glPLSlice2_V_4_q0),
    .din5(glPLSlice2_V_5_q0),
    .din6(glPLSlice2_V_6_q0),
    .din7(glPLSlice2_V_7_q0),
    .din8(grp_fu_801_p2),
    .dout(tmpData_V_2_fu_1060_p10)
);

parseEvents_mux_8zec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 180 ),
    .din1_WIDTH( 180 ),
    .din2_WIDTH( 180 ),
    .din3_WIDTH( 180 ),
    .din4_WIDTH( 180 ),
    .din5_WIDTH( 180 ),
    .din6_WIDTH( 180 ),
    .din7_WIDTH( 180 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 180 ))
parseEvents_mux_8zec_U2(
    .din0(glPLSlice1_V_0_q0),
    .din1(glPLSlice1_V_1_q0),
    .din2(glPLSlice1_V_2_q0),
    .din3(glPLSlice1_V_3_q0),
    .din4(glPLSlice1_V_4_q0),
    .din5(glPLSlice1_V_5_q0),
    .din6(glPLSlice1_V_6_q0),
    .din7(glPLSlice1_V_7_q0),
    .din8(grp_fu_801_p2),
    .dout(tmpData_V_1_fu_1241_p10)
);

parseEvents_mux_8zec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 180 ),
    .din1_WIDTH( 180 ),
    .din2_WIDTH( 180 ),
    .din3_WIDTH( 180 ),
    .din4_WIDTH( 180 ),
    .din5_WIDTH( 180 ),
    .din6_WIDTH( 180 ),
    .din7_WIDTH( 180 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 180 ))
parseEvents_mux_8zec_U3(
    .din0(glPLSlice0_V_0_q0),
    .din1(glPLSlice0_V_1_q0),
    .din2(glPLSlice0_V_2_q0),
    .din3(glPLSlice0_V_3_q0),
    .din4(glPLSlice0_V_4_q0),
    .din5(glPLSlice0_V_5_q0),
    .din6(glPLSlice0_V_6_q0),
    .din7(glPLSlice0_V_7_q0),
    .din8(grp_fu_801_p2),
    .dout(tmpData_V_fu_1422_p10)
);

parseEvents_mux_8zec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 180 ),
    .din1_WIDTH( 180 ),
    .din2_WIDTH( 180 ),
    .din3_WIDTH( 180 ),
    .din4_WIDTH( 180 ),
    .din5_WIDTH( 180 ),
    .din6_WIDTH( 180 ),
    .din7_WIDTH( 180 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 180 ))
parseEvents_mux_8zec_U4(
    .din0(glPLSlice0_V_1_q1),
    .din1(glPLSlice0_V_2_q1),
    .din2(glPLSlice0_V_3_q1),
    .din3(glPLSlice0_V_4_q1),
    .din4(glPLSlice0_V_5_q1),
    .din5(glPLSlice0_V_6_q1),
    .din6(glPLSlice0_V_7_q1),
    .din7(glPLSlice0_V_0_q1),
    .din8(arrayNo3_reg_1845_pp0_iter1_reg),
    .dout(tmp_29_fu_1630_p10)
);

parseEvents_mux_8zec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 180 ),
    .din1_WIDTH( 180 ),
    .din2_WIDTH( 180 ),
    .din3_WIDTH( 180 ),
    .din4_WIDTH( 180 ),
    .din5_WIDTH( 180 ),
    .din6_WIDTH( 180 ),
    .din7_WIDTH( 180 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 180 ))
parseEvents_mux_8zec_U5(
    .din0(glPLSlice1_V_1_q1),
    .din1(glPLSlice1_V_2_q1),
    .din2(glPLSlice1_V_3_q1),
    .din3(glPLSlice1_V_4_q1),
    .din4(glPLSlice1_V_5_q1),
    .din5(glPLSlice1_V_6_q1),
    .din6(glPLSlice1_V_7_q1),
    .din7(glPLSlice1_V_0_q1),
    .din8(arrayNo3_reg_1845_pp0_iter1_reg),
    .dout(tmp_31_fu_1655_p10)
);

parseEvents_mux_8zec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 180 ),
    .din1_WIDTH( 180 ),
    .din2_WIDTH( 180 ),
    .din3_WIDTH( 180 ),
    .din4_WIDTH( 180 ),
    .din5_WIDTH( 180 ),
    .din6_WIDTH( 180 ),
    .din7_WIDTH( 180 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 180 ))
parseEvents_mux_8zec_U6(
    .din0(glPLSlice2_V_1_q1),
    .din1(glPLSlice2_V_2_q1),
    .din2(glPLSlice2_V_3_q1),
    .din3(glPLSlice2_V_4_q1),
    .din4(glPLSlice2_V_5_q1),
    .din5(glPLSlice2_V_6_q1),
    .din6(glPLSlice2_V_7_q1),
    .din7(glPLSlice2_V_0_q1),
    .din8(arrayNo3_reg_1845_pp0_iter1_reg),
    .dout(tmp_33_fu_1680_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((tmp_fu_823_p2 == 1'd1)) begin
            glPLActiveSliceIdx_V <= 2'd1;
        end else if (((tmp_fu_823_p2 == 1'd0) & (tmp_1_fu_829_p2 == 1'd1))) begin
            glPLActiveSliceIdx_V <= 2'd2;
        end else if ((1'b1 == ap_condition_588)) begin
            glPLActiveSliceIdx_V <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_reg_1806 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_019_rec_reg_781 <= i_reg_1810;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_019_rec_reg_781 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_3_reg_1806 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        arrayNo3_reg_1845 <= {{data_dout[19:17]}};
        newIndex6_reg_1852 <= {{tmp_28_fu_960_p2[9:3]}};
        tmp_11_reg_1835 <= {{data_dout[10:4]}};
        tmp_13_reg_1826 <= data_dout[32'd1];
        tmp_14_reg_1840 <= {{data_dout[4:2]}};
        tmp_8_reg_1830 <= {{data_dout[24:17]}};
        y_reg_1820 <= {{data_dout[10:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        arrayNo3_reg_1845_pp0_iter1_reg <= arrayNo3_reg_1845;
        newIndex6_reg_1852_pp0_iter1_reg <= newIndex6_reg_1852;
        y_reg_1820_pp0_iter1_reg <= y_reg_1820;
        y_reg_1820_pp0_iter2_reg <= y_reg_1820_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_reg_1806_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glCnt <= tmp_36_fu_1757_p2;
        i_op_assign_fu_190 <= localCnt_fu_1747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_13_reg_1826 == 1'd1) & (tmp_s_reg_1794 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_0_addr_reg_1951 <= newIndex2_fu_1048_p1;
        glPLSlice0_V_1_addr_reg_1956 <= newIndex2_fu_1048_p1;
        glPLSlice0_V_2_addr_reg_1961 <= newIndex2_fu_1048_p1;
        glPLSlice0_V_3_addr_reg_1966 <= newIndex2_fu_1048_p1;
        glPLSlice0_V_4_addr_reg_1971 <= newIndex2_fu_1048_p1;
        glPLSlice0_V_5_addr_reg_1976 <= newIndex2_fu_1048_p1;
        glPLSlice0_V_6_addr_reg_1981 <= newIndex2_fu_1048_p1;
        glPLSlice0_V_7_addr_reg_1986 <= newIndex2_fu_1048_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1794 == 1'd0) & (tmp_13_reg_1826 == 1'd1) & (tmp_7_reg_1798 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_0_addr_reg_1911 <= newIndex4_fu_1036_p1;
        glPLSlice1_V_1_addr_reg_1916 <= newIndex4_fu_1036_p1;
        glPLSlice1_V_2_addr_reg_1921 <= newIndex4_fu_1036_p1;
        glPLSlice1_V_3_addr_reg_1926 <= newIndex4_fu_1036_p1;
        glPLSlice1_V_4_addr_reg_1931 <= newIndex4_fu_1036_p1;
        glPLSlice1_V_5_addr_reg_1936 <= newIndex4_fu_1036_p1;
        glPLSlice1_V_6_addr_reg_1941 <= newIndex4_fu_1036_p1;
        glPLSlice1_V_7_addr_reg_1946 <= newIndex4_fu_1036_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_7_reg_1798 == 1'd0) & (tmp_s_reg_1794 == 1'd0) & (tmp_13_reg_1826 == 1'd1) & (tmp_9_reg_1802 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_0_addr_reg_1871 <= newIndex5_fu_1024_p1;
        glPLSlice2_V_1_addr_reg_1876 <= newIndex5_fu_1024_p1;
        glPLSlice2_V_2_addr_reg_1881 <= newIndex5_fu_1024_p1;
        glPLSlice2_V_3_addr_reg_1886 <= newIndex5_fu_1024_p1;
        glPLSlice2_V_4_addr_reg_1891 <= newIndex5_fu_1024_p1;
        glPLSlice2_V_5_addr_reg_1896 <= newIndex5_fu_1024_p1;
        glPLSlice2_V_6_addr_reg_1901 <= newIndex5_fu_1024_p1;
        glPLSlice2_V_7_addr_reg_1906 <= newIndex5_fu_1024_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        i_reg_1810 <= i_fu_886_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_3_reg_1806_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp2_reg_2116 <= tmp2_fu_1705_p2;
        tmp_58_reg_2111 <= tmp_58_fu_1651_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_12_reg_1857[8 : 2] <= tmp_12_fu_996_p3[8 : 2];
        tmp_15_reg_1866[2] <= tmp_15_fu_1013_p1[2];
        tmp_27_reg_1815_pp0_iter1_reg <= tmp_27_reg_1815;
        tmp_27_reg_1815_pp0_iter2_reg <= tmp_27_reg_1815_pp0_iter1_reg;
        tmp_3_reg_1806 <= tmp_3_fu_881_p2;
        tmp_3_reg_1806_pp0_iter1_reg <= tmp_3_reg_1806;
        tmp_3_reg_1806_pp0_iter2_reg <= tmp_3_reg_1806_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_fu_881_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_27_reg_1815 <= tmp_27_fu_892_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_7_reg_1798 <= tmp_7_fu_865_p2;
        tmp_9_reg_1802 <= tmp_9_fu_871_p2;
        tmp_s_reg_1794 <= tmp_s_fu_859_p2;
    end
end

always @ (*) begin
    if ((tmp_3_fu_881_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        if ((1'b1 == ap_condition_594)) begin
            ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_768_p8 = glPLActiveSliceIdx_V;
        end else if ((1'b1 == ap_condition_588)) begin
            ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_768_p8 = 2'd0;
        end else if (((tmp_fu_823_p2 == 1'd0) & (tmp_1_fu_829_p2 == 1'd1))) begin
            ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_768_p8 = 2'd2;
        end else if ((tmp_fu_823_p2 == 1'd1)) begin
            ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_768_p8 = 2'd1;
        end else begin
            ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_768_p8 = 'bx;
        end
    end else begin
        ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_768_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_3_reg_1806 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_019_rec_phi_fu_785_p4 = i_reg_1810;
    end else begin
        ap_phi_mux_p_019_rec_phi_fu_785_p4 = p_019_rec_reg_781;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_3_reg_1806 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_blk_n = data_empty_n;
    end else begin
        data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_3_reg_1806 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_read = 1'b1;
    end else begin
        data_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_3_reg_1806_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eventSlice_blk_n = eventSlice_full_n;
    end else begin
        eventSlice_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_reg_1806_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eventSlice_write = 1'b1;
    end else begin
        eventSlice_write = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_0_address0 = glPLSlice0_V_0_addr_reg_1951;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_0_address0 = newIndex2_fu_1048_p1;
        end else begin
            glPLSlice0_V_0_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_0_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_0_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_1826 == 1'd1) & (tmp_s_reg_1794 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice0_V_0_we0 = 1'b1;
    end else begin
        glPLSlice0_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_1_address0 = glPLSlice0_V_1_addr_reg_1956;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_1_address0 = newIndex2_fu_1048_p1;
        end else begin
            glPLSlice0_V_1_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_1_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_1_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_1826 == 1'd1) & (tmp_s_reg_1794 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice0_V_1_we0 = 1'b1;
    end else begin
        glPLSlice0_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_2_address0 = glPLSlice0_V_2_addr_reg_1961;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_2_address0 = newIndex2_fu_1048_p1;
        end else begin
            glPLSlice0_V_2_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_2_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_2_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_1826 == 1'd1) & (tmp_s_reg_1794 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice0_V_2_we0 = 1'b1;
    end else begin
        glPLSlice0_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_3_address0 = glPLSlice0_V_3_addr_reg_1966;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_3_address0 = newIndex2_fu_1048_p1;
        end else begin
            glPLSlice0_V_3_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_3_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_3_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_1826 == 1'd1) & (tmp_s_reg_1794 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice0_V_3_we0 = 1'b1;
    end else begin
        glPLSlice0_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_4_address0 = glPLSlice0_V_4_addr_reg_1971;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_4_address0 = newIndex2_fu_1048_p1;
        end else begin
            glPLSlice0_V_4_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_4_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_4_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_1826 == 1'd1) & (tmp_s_reg_1794 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice0_V_4_we0 = 1'b1;
    end else begin
        glPLSlice0_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_5_address0 = glPLSlice0_V_5_addr_reg_1976;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_5_address0 = newIndex2_fu_1048_p1;
        end else begin
            glPLSlice0_V_5_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_5_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_5_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_1826 == 1'd1) & (tmp_s_reg_1794 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice0_V_5_we0 = 1'b1;
    end else begin
        glPLSlice0_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_6_address0 = glPLSlice0_V_6_addr_reg_1981;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_6_address0 = newIndex2_fu_1048_p1;
        end else begin
            glPLSlice0_V_6_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_6_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_6_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd6) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_1826 == 1'd1) & (tmp_s_reg_1794 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice0_V_6_we0 = 1'b1;
    end else begin
        glPLSlice0_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_7_address0 = glPLSlice0_V_7_addr_reg_1986;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_7_address0 = newIndex2_fu_1048_p1;
        end else begin
            glPLSlice0_V_7_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_7_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_7_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd7) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_1826 == 1'd1) & (tmp_s_reg_1794 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice0_V_7_we0 = 1'b1;
    end else begin
        glPLSlice0_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_0_address0 = glPLSlice1_V_0_addr_reg_1911;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_0_address0 = newIndex4_fu_1036_p1;
        end else begin
            glPLSlice1_V_0_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_0_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_0_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_1794 == 1'd0) & (tmp_13_reg_1826 == 1'd1) & (tmp_7_reg_1798 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice1_V_0_we0 = 1'b1;
    end else begin
        glPLSlice1_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_1_address0 = glPLSlice1_V_1_addr_reg_1916;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_1_address0 = newIndex4_fu_1036_p1;
        end else begin
            glPLSlice1_V_1_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_1_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_1_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_1794 == 1'd0) & (tmp_13_reg_1826 == 1'd1) & (tmp_7_reg_1798 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice1_V_1_we0 = 1'b1;
    end else begin
        glPLSlice1_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_2_address0 = glPLSlice1_V_2_addr_reg_1921;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_2_address0 = newIndex4_fu_1036_p1;
        end else begin
            glPLSlice1_V_2_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_2_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_2_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_1794 == 1'd0) & (tmp_13_reg_1826 == 1'd1) & (tmp_7_reg_1798 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice1_V_2_we0 = 1'b1;
    end else begin
        glPLSlice1_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_3_address0 = glPLSlice1_V_3_addr_reg_1926;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_3_address0 = newIndex4_fu_1036_p1;
        end else begin
            glPLSlice1_V_3_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_3_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_3_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_1794 == 1'd0) & (tmp_13_reg_1826 == 1'd1) & (tmp_7_reg_1798 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice1_V_3_we0 = 1'b1;
    end else begin
        glPLSlice1_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_4_address0 = glPLSlice1_V_4_addr_reg_1931;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_4_address0 = newIndex4_fu_1036_p1;
        end else begin
            glPLSlice1_V_4_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_4_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_4_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_1794 == 1'd0) & (tmp_13_reg_1826 == 1'd1) & (tmp_7_reg_1798 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice1_V_4_we0 = 1'b1;
    end else begin
        glPLSlice1_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_5_address0 = glPLSlice1_V_5_addr_reg_1936;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_5_address0 = newIndex4_fu_1036_p1;
        end else begin
            glPLSlice1_V_5_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_5_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_5_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_1794 == 1'd0) & (tmp_13_reg_1826 == 1'd1) & (tmp_7_reg_1798 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice1_V_5_we0 = 1'b1;
    end else begin
        glPLSlice1_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_6_address0 = glPLSlice1_V_6_addr_reg_1941;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_6_address0 = newIndex4_fu_1036_p1;
        end else begin
            glPLSlice1_V_6_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_6_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_6_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd6) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_1794 == 1'd0) & (tmp_13_reg_1826 == 1'd1) & (tmp_7_reg_1798 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice1_V_6_we0 = 1'b1;
    end else begin
        glPLSlice1_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_7_address0 = glPLSlice1_V_7_addr_reg_1946;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_7_address0 = newIndex4_fu_1036_p1;
        end else begin
            glPLSlice1_V_7_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_7_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_7_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd7) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_1794 == 1'd0) & (tmp_13_reg_1826 == 1'd1) & (tmp_7_reg_1798 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice1_V_7_we0 = 1'b1;
    end else begin
        glPLSlice1_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_0_address0 = glPLSlice2_V_0_addr_reg_1871;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_0_address0 = newIndex5_fu_1024_p1;
        end else begin
            glPLSlice2_V_0_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_0_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_0_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_1798 == 1'd0) & (tmp_s_reg_1794 == 1'd0) & (tmp_13_reg_1826 == 1'd1) & (tmp_9_reg_1802 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice2_V_0_we0 = 1'b1;
    end else begin
        glPLSlice2_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_1_address0 = glPLSlice2_V_1_addr_reg_1876;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_1_address0 = newIndex5_fu_1024_p1;
        end else begin
            glPLSlice2_V_1_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_1_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_1_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_1798 == 1'd0) & (tmp_s_reg_1794 == 1'd0) & (tmp_13_reg_1826 == 1'd1) & (tmp_9_reg_1802 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice2_V_1_we0 = 1'b1;
    end else begin
        glPLSlice2_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_2_address0 = glPLSlice2_V_2_addr_reg_1881;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_2_address0 = newIndex5_fu_1024_p1;
        end else begin
            glPLSlice2_V_2_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_2_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_2_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_1798 == 1'd0) & (tmp_s_reg_1794 == 1'd0) & (tmp_13_reg_1826 == 1'd1) & (tmp_9_reg_1802 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice2_V_2_we0 = 1'b1;
    end else begin
        glPLSlice2_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_3_address0 = glPLSlice2_V_3_addr_reg_1886;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_3_address0 = newIndex5_fu_1024_p1;
        end else begin
            glPLSlice2_V_3_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_3_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_3_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_1798 == 1'd0) & (tmp_s_reg_1794 == 1'd0) & (tmp_13_reg_1826 == 1'd1) & (tmp_9_reg_1802 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice2_V_3_we0 = 1'b1;
    end else begin
        glPLSlice2_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_4_address0 = glPLSlice2_V_4_addr_reg_1891;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_4_address0 = newIndex5_fu_1024_p1;
        end else begin
            glPLSlice2_V_4_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_4_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_4_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_1798 == 1'd0) & (tmp_s_reg_1794 == 1'd0) & (tmp_13_reg_1826 == 1'd1) & (tmp_9_reg_1802 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice2_V_4_we0 = 1'b1;
    end else begin
        glPLSlice2_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_5_address0 = glPLSlice2_V_5_addr_reg_1896;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_5_address0 = newIndex5_fu_1024_p1;
        end else begin
            glPLSlice2_V_5_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_5_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_5_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_1798 == 1'd0) & (tmp_s_reg_1794 == 1'd0) & (tmp_13_reg_1826 == 1'd1) & (tmp_9_reg_1802 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice2_V_5_we0 = 1'b1;
    end else begin
        glPLSlice2_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_6_address0 = glPLSlice2_V_6_addr_reg_1901;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_6_address0 = newIndex5_fu_1024_p1;
        end else begin
            glPLSlice2_V_6_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_6_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_6_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd6) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_1798 == 1'd0) & (tmp_s_reg_1794 == 1'd0) & (tmp_13_reg_1826 == 1'd1) & (tmp_9_reg_1802 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice2_V_6_we0 = 1'b1;
    end else begin
        glPLSlice2_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_7_address0 = glPLSlice2_V_7_addr_reg_1906;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_7_address0 = newIndex5_fu_1024_p1;
        end else begin
            glPLSlice2_V_7_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_7_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_7_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_801_p2 == 3'd7) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_1798 == 1'd0) & (tmp_s_reg_1794 == 1'd0) & (tmp_13_reg_1826 == 1'd1) & (tmp_9_reg_1802 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlice2_V_7_we0 = 1'b1;
    end else begin
        glPLSlice2_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (tmp_3_fu_881_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (tmp_3_fu_881_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((tmp_3_reg_1806_pp0_iter2_reg == 1'd1) & (eventSlice_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((tmp_3_reg_1806_pp0_iter2_reg == 1'd1) & (eventSlice_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((tmp_3_reg_1806_pp0_iter2_reg == 1'd1) & (eventSlice_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((tmp_3_reg_1806 == 1'd1) & (data_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((tmp_3_reg_1806 == 1'd1) & (data_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = ((tmp_3_reg_1806 == 1'd1) & (data_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter3 = ((tmp_3_reg_1806_pp0_iter2_reg == 1'd1) & (eventSlice_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_588 = ((tmp_1_fu_829_p2 == 1'd0) & (tmp_fu_823_p2 == 1'd0) & (tmp_2_fu_835_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_594 = ((tmp_2_fu_835_p2 == 1'd0) & (tmp_1_fu_829_p2 == 1'd0) & (tmp_fu_823_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign eventSlice_din = (tmp2_reg_2116 + tmp1_fu_1736_p2);

assign glPLSlice0_V_0_address1 = newIndex7_fu_1603_p1;

assign glPLSlice0_V_1_address1 = newIndex7_fu_1603_p1;

assign glPLSlice0_V_2_address1 = newIndex7_fu_1603_p1;

assign glPLSlice0_V_3_address1 = newIndex7_fu_1603_p1;

assign glPLSlice0_V_4_address1 = newIndex7_fu_1603_p1;

assign glPLSlice0_V_5_address1 = newIndex7_fu_1603_p1;

assign glPLSlice0_V_6_address1 = newIndex7_fu_1603_p1;

assign glPLSlice0_V_7_address1 = newIndex7_fu_1603_p1;

assign glPLSlice1_V_0_address1 = newIndex7_fu_1603_p1;

assign glPLSlice1_V_1_address1 = newIndex7_fu_1603_p1;

assign glPLSlice1_V_2_address1 = newIndex7_fu_1603_p1;

assign glPLSlice1_V_3_address1 = newIndex7_fu_1603_p1;

assign glPLSlice1_V_4_address1 = newIndex7_fu_1603_p1;

assign glPLSlice1_V_5_address1 = newIndex7_fu_1603_p1;

assign glPLSlice1_V_6_address1 = newIndex7_fu_1603_p1;

assign glPLSlice1_V_7_address1 = newIndex7_fu_1603_p1;

assign glPLSlice2_V_0_address1 = newIndex7_fu_1603_p1;

assign glPLSlice2_V_1_address1 = newIndex7_fu_1603_p1;

assign glPLSlice2_V_2_address1 = newIndex7_fu_1603_p1;

assign glPLSlice2_V_3_address1 = newIndex7_fu_1603_p1;

assign glPLSlice2_V_4_address1 = newIndex7_fu_1603_p1;

assign glPLSlice2_V_5_address1 = newIndex7_fu_1603_p1;

assign glPLSlice2_V_6_address1 = newIndex7_fu_1603_p1;

assign glPLSlice2_V_7_address1 = newIndex7_fu_1603_p1;

assign grp_fu_792_p4 = {{xNewIdx_V_fu_1017_p2[9:3]}};

assign grp_fu_801_p2 = (tmp_14_reg_1840 + tmp_15_reg_1866);

assign grp_fu_805_p2 = (tmp_12_reg_1857 | 9'd2);

assign grp_fu_810_p2 = (tmp_12_reg_1857 | 9'd3);

assign i_cast_fu_877_p1 = ap_phi_mux_p_019_rec_phi_fu_785_p4;

assign i_fu_886_p2 = (ap_phi_mux_p_019_rec_phi_fu_785_p4 + 31'd1);

assign i_op_assign_1_fu_1718_p3 = {{y_reg_1820_pp0_iter2_reg}, {8'd0}};

assign i_op_assign_7_pn_cas_fu_1732_p1 = i_op_assign_7_pn_fu_1725_p3;

assign i_op_assign_7_pn_fu_1725_p3 = ((tmp_27_reg_1815_pp0_iter2_reg[0:0] === 1'b1) ? tmp_40_cast_fu_1714_p1 : i_op_assign_1_fu_1718_p3);

assign index_assign_1_1_cas_fu_1469_p1 = $signed(grp_fu_805_p2);

assign index_assign_1_2_cas_fu_1481_p1 = $signed(grp_fu_810_p2);

assign index_assign_1_s_fu_1455_p2 = (tmp_18_cast_fu_1444_p1 | 32'd1);

assign index_assign_5_1_cas_fu_1288_p1 = $signed(grp_fu_805_p2);

assign index_assign_5_2_cas_fu_1300_p1 = $signed(grp_fu_810_p2);

assign index_assign_5_s_fu_1274_p2 = (tmp_22_cast_fu_1263_p1 | 32'd1);

assign index_assign_9_1_cas_fu_1107_p1 = $signed(grp_fu_805_p2);

assign index_assign_9_2_cas_fu_1119_p1 = $signed(grp_fu_810_p2);

assign index_assign_9_s_fu_1093_p2 = (tmp_27_cast_fu_1082_p1 | 32'd1);

assign localCnt_fu_1747_p2 = (16'd1 + i_op_assign_fu_190);

assign newIndex2_fu_1048_p1 = grp_fu_792_p4;

assign newIndex4_fu_1036_p1 = grp_fu_792_p4;

assign newIndex5_fu_1024_p1 = grp_fu_792_p4;

assign newIndex7_fu_1603_p1 = newIndex6_reg_1852_pp0_iter1_reg;

assign p_0505_0_i_fu_1007_p2 = ($signed(tmp_10_fu_986_p3) - $signed(tmp_14_cast_fu_1003_p1));

assign p_Repl2_2_1_fu_1537_p1 = tmp_22_fu_1529_p3;

assign p_Repl2_2_2_fu_1559_p1 = tmp_24_fu_1551_p3;

assign p_Repl2_2_3_fu_1581_p1 = tmp_26_fu_1573_p3;

assign p_Repl2_2_fu_1515_p1 = tmp_20_fu_1511_p1;

assign p_Repl2_4_1_fu_1356_p1 = tmp_40_fu_1348_p3;

assign p_Repl2_4_2_fu_1378_p1 = tmp_42_fu_1370_p3;

assign p_Repl2_4_3_fu_1400_p1 = tmp_44_fu_1392_p3;

assign p_Repl2_4_fu_1334_p1 = tmp_38_fu_1330_p1;

assign p_Repl2_5_1_fu_1175_p1 = tmp_52_fu_1167_p3;

assign p_Repl2_5_2_fu_1197_p1 = tmp_54_fu_1189_p3;

assign p_Repl2_5_3_fu_1219_p1 = tmp_56_fu_1211_p3;

assign p_Repl2_5_fu_1153_p1 = tmp_50_fu_1149_p1;

assign p_Result_12_3_fu_1493_p5 = {{{{tmp_19_fu_1485_p3}, {tmp_18_fu_1473_p3}}, {tmp_17_fu_1461_p3}}, {tmp_16_fu_1447_p3}};

assign p_Result_14_3_fu_1312_p5 = {{{{tmp_37_fu_1304_p3}, {tmp_35_fu_1292_p3}}, {tmp_34_fu_1280_p3}}, {tmp_32_fu_1266_p3}};

assign p_Result_16_3_fu_1131_p5 = {{{{tmp_49_fu_1123_p3}, {tmp_48_fu_1111_p3}}, {tmp_47_fu_1099_p3}}, {tmp_46_fu_1085_p3}};

assign tmp1_fu_1736_p2 = (tmp_58_reg_2111 + i_op_assign_7_pn_cas_fu_1732_p1);

assign tmp2_fu_1705_p2 = (tmp_59_fu_1676_p1 + tmp_60_fu_1701_p1);

assign tmpTmpData_V_1_fu_1324_p2 = (4'd1 + p_Result_14_3_fu_1312_p5);

assign tmpTmpData_V_2_fu_1143_p2 = (4'd1 + p_Result_16_3_fu_1131_p5);

assign tmpTmpData_V_fu_1505_p2 = (4'd1 + p_Result_12_3_fu_1493_p5);

assign tmp_10_fu_986_p3 = {{tmp_8_reg_1830}, {2'd0}};

assign tmp_12_cast_fu_993_p1 = y_reg_1820;

assign tmp_12_fu_996_p3 = {{tmp_11_reg_1835}, {2'd0}};

assign tmp_14_cast_fu_1003_p1 = tmp_12_fu_996_p3;

assign tmp_15_fu_1013_p1 = p_0505_0_i_fu_1007_p2[2:0];

assign tmp_16_fu_1447_p3 = tmpData_V_fu_1422_p10[tmp_18_cast_fu_1444_p1];

assign tmp_17_fu_1461_p3 = tmpData_V_fu_1422_p10[index_assign_1_s_fu_1455_p2];

assign tmp_18_cast_fu_1444_p1 = tmp_12_reg_1857;

assign tmp_18_fu_1473_p3 = tmpData_V_fu_1422_p10[index_assign_1_1_cas_fu_1469_p1];

assign tmp_19_fu_1485_p3 = tmpData_V_fu_1422_p10[index_assign_1_2_cas_fu_1481_p1];

assign tmp_1_fu_829_p2 = ((glPLActiveSliceIdx_V == 2'd1) ? 1'b1 : 1'b0);

assign tmp_20_fu_1511_p1 = tmpTmpData_V_fu_1505_p2[0:0];

always @ (*) begin
    tmp_21_fu_1519_p4 = tmpData_V_fu_1422_p10;
    tmp_21_fu_1519_p4[tmp_18_cast_fu_1444_p1] = |(p_Repl2_2_fu_1515_p1);
end

assign tmp_22_cast_fu_1263_p1 = tmp_12_reg_1857;

assign tmp_22_fu_1529_p3 = tmpTmpData_V_fu_1505_p2[32'd1];

always @ (*) begin
    tmp_23_fu_1541_p4 = tmp_21_fu_1519_p4;
    tmp_23_fu_1541_p4[index_assign_1_s_fu_1455_p2] = |(p_Repl2_2_1_fu_1537_p1);
end

assign tmp_24_fu_1551_p3 = tmpTmpData_V_fu_1505_p2[32'd2];

always @ (*) begin
    tmp_25_fu_1563_p4 = tmp_23_fu_1541_p4;
    tmp_25_fu_1563_p4[index_assign_1_1_cas_fu_1469_p1] = |(p_Repl2_2_2_fu_1559_p1);
end

assign tmp_26_fu_1573_p3 = tmpTmpData_V_fu_1505_p2[32'd3];

assign tmp_27_cast_fu_1082_p1 = tmp_12_reg_1857;

assign tmp_27_fu_892_p2 = ((ap_phi_mux_p_019_rec_phi_fu_785_p4 == 31'd0) ? 1'b1 : 1'b0);

assign tmp_28_fu_960_p2 = (10'd1 + tmp_34_cast_fu_956_p1);

assign tmp_2_fu_835_p2 = ((glPLActiveSliceIdx_V == 2'd2) ? 1'b1 : 1'b0);

always @ (*) begin
    tmp_30_fu_1585_p4 = tmp_25_fu_1563_p4;
    tmp_30_fu_1585_p4[index_assign_1_2_cas_fu_1481_p1] = |(p_Repl2_2_3_fu_1581_p1);
end

assign tmp_32_fu_1266_p3 = tmpData_V_1_fu_1241_p10[tmp_22_cast_fu_1263_p1];

assign tmp_34_cast_fu_956_p1 = x_fu_898_p4;

assign tmp_34_fu_1280_p3 = tmpData_V_1_fu_1241_p10[index_assign_5_s_fu_1274_p2];

assign tmp_35_fu_1292_p3 = tmpData_V_1_fu_1241_p10[index_assign_5_1_cas_fu_1288_p1];

assign tmp_36_fu_1757_p2 = (16'd1 + glCnt);

assign tmp_37_fu_1304_p3 = tmpData_V_1_fu_1241_p10[index_assign_5_2_cas_fu_1300_p1];

assign tmp_38_fu_1330_p1 = tmpTmpData_V_1_fu_1324_p2[0:0];

always @ (*) begin
    tmp_39_fu_1338_p4 = tmpData_V_1_fu_1241_p10;
    tmp_39_fu_1338_p4[tmp_22_cast_fu_1263_p1] = |(p_Repl2_4_fu_1334_p1);
end

assign tmp_3_fu_881_p2 = (($signed(i_cast_fu_877_p1) < $signed(eventsArraySize)) ? 1'b1 : 1'b0);

assign tmp_40_cast_fu_1714_p1 = i_op_assign_fu_190;

assign tmp_40_fu_1348_p3 = tmpTmpData_V_1_fu_1324_p2[32'd1];

always @ (*) begin
    tmp_41_fu_1360_p4 = tmp_39_fu_1338_p4;
    tmp_41_fu_1360_p4[index_assign_5_s_fu_1274_p2] = |(p_Repl2_4_1_fu_1356_p1);
end

assign tmp_42_fu_1370_p3 = tmpTmpData_V_1_fu_1324_p2[32'd2];

always @ (*) begin
    tmp_43_fu_1382_p4 = tmp_41_fu_1360_p4;
    tmp_43_fu_1382_p4[index_assign_5_1_cas_fu_1288_p1] = |(p_Repl2_4_2_fu_1378_p1);
end

assign tmp_44_fu_1392_p3 = tmpTmpData_V_1_fu_1324_p2[32'd3];

always @ (*) begin
    tmp_45_fu_1404_p4 = tmp_43_fu_1382_p4;
    tmp_45_fu_1404_p4[index_assign_5_2_cas_fu_1300_p1] = |(p_Repl2_4_3_fu_1400_p1);
end

assign tmp_46_fu_1085_p3 = tmpData_V_2_fu_1060_p10[tmp_27_cast_fu_1082_p1];

assign tmp_47_fu_1099_p3 = tmpData_V_2_fu_1060_p10[index_assign_9_s_fu_1093_p2];

assign tmp_48_fu_1111_p3 = tmpData_V_2_fu_1060_p10[index_assign_9_1_cas_fu_1107_p1];

assign tmp_49_fu_1123_p3 = tmpData_V_2_fu_1060_p10[index_assign_9_2_cas_fu_1119_p1];

assign tmp_50_fu_1149_p1 = tmpTmpData_V_2_fu_1143_p2[0:0];

always @ (*) begin
    tmp_51_fu_1157_p4 = tmpData_V_2_fu_1060_p10;
    tmp_51_fu_1157_p4[tmp_27_cast_fu_1082_p1] = |(p_Repl2_5_fu_1153_p1);
end

assign tmp_52_fu_1167_p3 = tmpTmpData_V_2_fu_1143_p2[32'd1];

always @ (*) begin
    tmp_53_fu_1179_p4 = tmp_51_fu_1157_p4;
    tmp_53_fu_1179_p4[index_assign_9_s_fu_1093_p2] = |(p_Repl2_5_1_fu_1175_p1);
end

assign tmp_54_fu_1189_p3 = tmpTmpData_V_2_fu_1143_p2[32'd2];

always @ (*) begin
    tmp_55_fu_1201_p4 = tmp_53_fu_1179_p4;
    tmp_55_fu_1201_p4[index_assign_9_1_cas_fu_1107_p1] = |(p_Repl2_5_2_fu_1197_p1);
end

assign tmp_56_fu_1211_p3 = tmpTmpData_V_2_fu_1143_p2[32'd3];

always @ (*) begin
    tmp_57_fu_1223_p4 = tmp_55_fu_1201_p4;
    tmp_57_fu_1223_p4[index_assign_9_2_cas_fu_1119_p1] = |(p_Repl2_5_3_fu_1219_p1);
end

assign tmp_58_fu_1651_p1 = tmp_29_fu_1630_p10[31:0];

assign tmp_59_fu_1676_p1 = tmp_31_fu_1655_p10[31:0];

assign tmp_60_fu_1701_p1 = tmp_33_fu_1680_p10[31:0];

assign tmp_7_fu_865_p2 = ((ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_768_p8 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_9_fu_871_p2 = ((ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_768_p8 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_fu_823_p2 = ((glPLActiveSliceIdx_V == 2'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_859_p2 = ((ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_768_p8 == 2'd0) ? 1'b1 : 1'b0);

assign xNewIdx_V_fu_1017_p2 = (tmp_12_cast_fu_993_p1 + p_0505_0_i_fu_1007_p2);

assign x_fu_898_p4 = {{data_dout[25:17]}};

always @ (posedge ap_clk) begin
    tmp_12_reg_1857[1:0] <= 2'b00;
    tmp_15_reg_1866[1:0] <= 2'b00;
end

endmodule //parseEvents
