Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,2738
design__instance__area,24820.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,19
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0006405499298125505
power__switching__total,0.00032446003751829267
power__leakage__total,2.9371602039418576E-8
power__total,0.0009650393621996045
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2715152346473082
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2722322722080416
timing__hold__ws__corner:nom_tt_025C_1v80,0.3123519309387968
timing__setup__ws__corner:nom_tt_025C_1v80,35.41750104555256
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.312352
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,45.123768
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,3
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,19
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2799476008024248
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2802612388157517
timing__hold__ws__corner:nom_ss_100C_1v60,0.8476218855606499
timing__setup__ws__corner:nom_ss_100C_1v60,30.30305336875537
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.847622
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,39.799057
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,19
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2667481588893506
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2676168529195369
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10844997429278513
timing__setup__ws__corner:nom_ff_n40C_1v95,37.12444501337208
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.108450
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,46.874752
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,3
design__max_fanout_violation__count,19
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2650497951693973
clock__skew__worst_setup,0.2661225481972809
timing__hold__ws,0.10713252810335377
timing__setup__ws,30.196184185560906
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107133
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,39.731171
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 218.215 228.935
design__core__bbox,5.52 10.88 212.52 217.6
design__io,33
design__die__area,49957.1
design__core__area,42791
design__instance__count__stdcell,2738
design__instance__area__stdcell,24820.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.580029
design__instance__utilization__stdcell,0.580029
design__instance__count__class:inverter,37
design__instance__count__class:sequential_cell,397
design__instance__count__class:multi_input_combinational_cell,1186
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2557
design__instance__count__class:tap_cell,585
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,31
design__io__hpwl,2506620
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,43706.7
design__violations,0
design__instance__count__class:timing_repair_buffer,447
design__instance__count__class:clock_buffer,50
design__instance__count__class:clock_inverter,34
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,290
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,2
design__instance__count__class:antenna_cell,2
route__net,2118
route__net__special,2
route__drc_errors__iter:1,968
route__wirelength__iter:1,50318
route__drc_errors__iter:2,330
route__wirelength__iter:2,49732
route__drc_errors__iter:3,295
route__wirelength__iter:3,49620
route__drc_errors__iter:4,15
route__wirelength__iter:4,49611
route__drc_errors__iter:5,2
route__wirelength__iter:5,49601
route__drc_errors__iter:6,0
route__wirelength__iter:6,49601
route__drc_errors,0
route__wirelength,49601
route__vias,14992
route__vias__singlecut,14992
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,343.24
timing__unannotated_net__count__corner:nom_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,19
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2692993404497891
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.27041467053187124
timing__hold__ws__corner:min_tt_025C_1v80,0.3076591846144401
timing__setup__ws__corner:min_tt_025C_1v80,35.472951802219534
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.307659
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,45.163593
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,3
design__max_fanout_violation__count__corner:min_ss_100C_1v60,19
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2766234819503821
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2778505004719003
timing__hold__ws__corner:min_ss_100C_1v60,0.8394528643144222
timing__setup__ws__corner:min_ss_100C_1v60,30.40275672825703
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.839453
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,39.865971
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,19
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2650497951693973
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2661225481972809
timing__hold__ws__corner:min_ff_n40C_1v95,0.10713252810335377
timing__setup__ws__corner:min_ff_n40C_1v95,37.163407625389425
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.107133
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,46.911911
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,19
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.27399830402325964
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.27512862211659805
timing__hold__ws__corner:max_tt_025C_1v80,0.31601511191214937
timing__setup__ws__corner:max_tt_025C_1v80,35.36125448099903
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.316015
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,45.085854
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,3
design__max_fanout_violation__count__corner:max_ss_100C_1v60,19
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2835705917011493
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2839359661088869
timing__hold__ws__corner:max_ss_100C_1v60,0.8547531813164114
timing__setup__ws__corner:max_ss_100C_1v60,30.196184185560906
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.854753
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,39.731171
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,19
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2686207166067942
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2703227995739852
timing__hold__ws__corner:max_ff_n40C_1v95,0.10998541277926689
timing__setup__ws__corner:max_ff_n40C_1v95,37.08543266336183
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.109985
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,46.842609
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,39
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79983
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000167468
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000171114
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000330739
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000171114
design_powergrid__voltage__worst,0.000171114
design_powergrid__voltage__worst__net:VPWR,1.79983
design_powergrid__drop__worst,0.000171114
design_powergrid__drop__worst__net:VPWR,0.000167468
design_powergrid__voltage__worst__net:VGND,0.000171114
design_powergrid__drop__worst__net:VGND,0.000171114
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000033500000000000001131039706336878225556574761867523193359375
ir__drop__worst,0.0001669999999999999935017258589908806243329308927059173583984375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
