// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/03/2017 19:44:31"

// 
// Device: Altera EP2C5F256C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project3 (
	DIN,
	Resetn,
	Clock,
	Run,
	Done,
	BusWires,
	Overflow);
input 	[15:0] DIN;
input 	Resetn;
input 	Clock;
input 	Run;
output 	Done;
output 	[15:0] BusWires;
output 	Overflow;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \alu2|Add0~0_combout ;
wire \Mux53~0_combout ;
wire \Mux52~1_combout ;
wire \BusWires~0_combout ;
wire \BusWires~6_combout ;
wire \BusWires~13_combout ;
wire \BusWires~20_combout ;
wire \BusWires~27_combout ;
wire \BusWires~34_combout ;
wire \BusWires~41_combout ;
wire \BusWires~48_combout ;
wire \BusWires~55_combout ;
wire \BusWires~62_combout ;
wire \BusWires~69_combout ;
wire \BusWires~76_combout ;
wire \BusWires~83_combout ;
wire \BusWires~90_combout ;
wire \BusWires~97_combout ;
wire \BusWires~104_combout ;
wire \Mux57~4_combout ;
wire \Mux56~4_combout ;
wire \Mux60~3_combout ;
wire \Mux61~3_combout ;
wire \Clock~combout ;
wire \Resetn~combout ;
wire \Tstep|Count~2_combout ;
wire \Tstep|Count~3_combout ;
wire \Mux49~0_combout ;
wire \Mux66~0_combout ;
wire \Mux60~2_combout ;
wire \Mux50~1_combout ;
wire \Mux50~2_combout ;
wire \Mux52~0_combout ;
wire \Mux56~2_combout ;
wire \Mux56~3_combout ;
wire \mux6|X[0]~0_combout ;
wire \Mux65~2_combout ;
wire \Mux61~2_combout ;
wire \Mux50~0_combout ;
wire \Mux54~0_combout ;
wire \Mux57~2_combout ;
wire \Mux57~3_combout ;
wire \BusWires~1_combout ;
wire \Mux69~0_combout ;
wire \alu2|Mux15~0_combout ;
wire \Mux70~0_combout ;
wire \alu2|Add1~0_combout ;
wire \Mux71~0_combout ;
wire \Mux71~1_combout ;
wire \alu2|Mux15~1_combout ;
wire \alu2|Mux15~2_combout ;
wire \Mux73~0_combout ;
wire \Mux67~0_combout ;
wire \Mux67~1_combout ;
wire \BusWires~2_combout ;
wire \Mux59~3_combout ;
wire \Mux50~3_combout ;
wire \Mux59~2_combout ;
wire \Mux51~0_combout ;
wire \Mux51~1_combout ;
wire \Mux58~2_combout ;
wire \Mux50~4_combout ;
wire \BusWires~3_combout ;
wire \Mux63~2_combout ;
wire \Mux55~0_combout ;
wire \Mux55~1_combout ;
wire \Mux54~1_combout ;
wire \BusWires~4_combout ;
wire \BusWires~5_combout ;
wire \Mux64~2_combout ;
wire \BusWires~7_combout ;
wire \BusWires~8_combout ;
wire \alu2|Add0~1 ;
wire \alu2|Add0~2_combout ;
wire \alu2|Add1~1 ;
wire \alu2|Add1~2_combout ;
wire \alu2|Mux14~4_combout ;
wire \alu2|Mux14~2_combout ;
wire \alu2|Mux14~3_combout ;
wire \BusWires~9_combout ;
wire \Mux58~3_combout ;
wire \BusWires~10_combout ;
wire \Mux62~2_combout ;
wire \BusWires~11_combout ;
wire \BusWires~12_combout ;
wire \BusWires~14_combout ;
wire \BusWires~15_combout ;
wire \alu2|Add0~3 ;
wire \alu2|Add0~4_combout ;
wire \alu2|Add1~3 ;
wire \alu2|Add1~4_combout ;
wire \alu2|Mux13~4_combout ;
wire \alu2|Mux13~2_combout ;
wire \alu2|Mux13~3_combout ;
wire \BusWires~16_combout ;
wire \BusWires~17_combout ;
wire \BusWires~18_combout ;
wire \BusWires~19_combout ;
wire \BusWires~21_combout ;
wire \BusWires~22_combout ;
wire \alu2|Add0~5 ;
wire \alu2|Add0~6_combout ;
wire \alu2|Add1~5 ;
wire \alu2|Add1~6_combout ;
wire \alu2|Mux12~4_combout ;
wire \alu2|Mux12~2_combout ;
wire \alu2|Mux12~3_combout ;
wire \BusWires~23_combout ;
wire \BusWires~24_combout ;
wire \BusWires~25_combout ;
wire \BusWires~26_combout ;
wire \BusWires~28_combout ;
wire \BusWires~29_combout ;
wire \alu2|Add0~7 ;
wire \alu2|Add0~8_combout ;
wire \alu2|Add1~7 ;
wire \alu2|Add1~8_combout ;
wire \alu2|Mux11~4_combout ;
wire \alu2|Mux11~2_combout ;
wire \alu2|Mux11~3_combout ;
wire \BusWires~30_combout ;
wire \BusWires~31_combout ;
wire \BusWires~32_combout ;
wire \BusWires~33_combout ;
wire \BusWires~35_combout ;
wire \BusWires~36_combout ;
wire \alu2|Add0~9 ;
wire \alu2|Add0~10_combout ;
wire \alu2|Add1~9 ;
wire \alu2|Add1~10_combout ;
wire \alu2|Mux10~4_combout ;
wire \alu2|Mux10~2_combout ;
wire \alu2|Mux10~3_combout ;
wire \BusWires~37_combout ;
wire \BusWires~38_combout ;
wire \BusWires~39_combout ;
wire \BusWires~40_combout ;
wire \BusWires~42_combout ;
wire \BusWires~43_combout ;
wire \alu2|Add0~11 ;
wire \alu2|Add0~12_combout ;
wire \alu2|Add1~11 ;
wire \alu2|Add1~12_combout ;
wire \alu2|Mux9~4_combout ;
wire \alu2|Mux9~2_combout ;
wire \alu2|Mux9~3_combout ;
wire \BusWires~44_combout ;
wire \BusWires~45_combout ;
wire \BusWires~46_combout ;
wire \BusWires~47_combout ;
wire \BusWires~49_combout ;
wire \BusWires~50_combout ;
wire \alu2|Add0~13 ;
wire \alu2|Add0~14_combout ;
wire \alu2|Add1~13 ;
wire \alu2|Add1~14_combout ;
wire \alu2|Mux8~4_combout ;
wire \alu2|Mux8~2_combout ;
wire \alu2|Mux8~3_combout ;
wire \BusWires~51_combout ;
wire \BusWires~52_combout ;
wire \BusWires~53_combout ;
wire \BusWires~54_combout ;
wire \BusWires~56_combout ;
wire \BusWires~57_combout ;
wire \alu2|Add0~15 ;
wire \alu2|Add0~16_combout ;
wire \alu2|Add1~15 ;
wire \alu2|Add1~16_combout ;
wire \alu2|Mux7~4_combout ;
wire \alu2|Mux7~2_combout ;
wire \alu2|Mux7~3_combout ;
wire \BusWires~58_combout ;
wire \BusWires~59_combout ;
wire \BusWires~60_combout ;
wire \BusWires~61_combout ;
wire \BusWires~63_combout ;
wire \BusWires~64_combout ;
wire \alu2|Add0~17 ;
wire \alu2|Add0~18_combout ;
wire \alu2|Add1~17 ;
wire \alu2|Add1~18_combout ;
wire \alu2|Mux6~4_combout ;
wire \alu2|Mux6~2_combout ;
wire \alu2|Mux6~3_combout ;
wire \BusWires~65_combout ;
wire \BusWires~66_combout ;
wire \BusWires~67_combout ;
wire \BusWires~68_combout ;
wire \BusWires~70_combout ;
wire \BusWires~71_combout ;
wire \alu2|Add0~19 ;
wire \alu2|Add0~20_combout ;
wire \alu2|Add1~19 ;
wire \alu2|Add1~20_combout ;
wire \alu2|Mux5~4_combout ;
wire \alu2|Mux5~2_combout ;
wire \alu2|Mux5~3_combout ;
wire \BusWires~72_combout ;
wire \BusWires~73_combout ;
wire \BusWires~74_combout ;
wire \BusWires~75_combout ;
wire \BusWires~77_combout ;
wire \BusWires~78_combout ;
wire \alu2|Add0~21 ;
wire \alu2|Add0~22_combout ;
wire \alu2|Add1~21 ;
wire \alu2|Add1~22_combout ;
wire \alu2|Mux4~4_combout ;
wire \alu2|Mux4~2_combout ;
wire \alu2|Mux4~3_combout ;
wire \BusWires~79_combout ;
wire \BusWires~80_combout ;
wire \BusWires~81_combout ;
wire \BusWires~82_combout ;
wire \BusWires~84_combout ;
wire \BusWires~85_combout ;
wire \alu2|Add0~23 ;
wire \alu2|Add0~24_combout ;
wire \alu2|Add1~23 ;
wire \alu2|Add1~24_combout ;
wire \alu2|Mux3~4_combout ;
wire \alu2|Mux3~2_combout ;
wire \alu2|Mux3~3_combout ;
wire \BusWires~86_combout ;
wire \BusWires~87_combout ;
wire \BusWires~88_combout ;
wire \BusWires~89_combout ;
wire \BusWires~91_combout ;
wire \BusWires~92_combout ;
wire \alu2|Add0~25 ;
wire \alu2|Add0~26_combout ;
wire \alu2|Add1~25 ;
wire \alu2|Add1~26_combout ;
wire \alu2|Mux2~4_combout ;
wire \alu2|Mux2~2_combout ;
wire \alu2|Mux2~3_combout ;
wire \BusWires~93_combout ;
wire \BusWires~94_combout ;
wire \BusWires~95_combout ;
wire \BusWires~96_combout ;
wire \BusWires~98_combout ;
wire \BusWires~99_combout ;
wire \alu2|Add0~27 ;
wire \alu2|Add0~28_combout ;
wire \alu2|Add1~27 ;
wire \alu2|Add1~28_combout ;
wire \alu2|Mux1~4_combout ;
wire \alu2|Mux1~2_combout ;
wire \alu2|Mux1~3_combout ;
wire \BusWires~100_combout ;
wire \BusWires~101_combout ;
wire \BusWires~102_combout ;
wire \BusWires~103_combout ;
wire \BusWires~105_combout ;
wire \BusWires~106_combout ;
wire \alu2|Add0~29 ;
wire \alu2|Add0~30_combout ;
wire \alu2|Add1~29 ;
wire \alu2|Add1~30_combout ;
wire \alu2|Mux0~4_combout ;
wire \alu2|Mux0~2_combout ;
wire \alu2|Mux0~3_combout ;
wire \BusWires~107_combout ;
wire \BusWires~108_combout ;
wire \BusWires~109_combout ;
wire \BusWires~110_combout ;
wire \alu2|Add0~31 ;
wire \alu2|Add0~32_combout ;
wire \alu2|Mux17~0_combout ;
wire \alu2|Cout~combout ;
wire \Overflow~0_combout ;
wire [15:0] \reg_1|Q ;
wire [15:0] \reg_6|Q ;
wire [15:0] \reg_7|Q ;
wire [16:0] \alu2|result ;
wire [15:0] \reg_3|Q ;
wire [15:0] \reg_5|Q ;
wire [15:0] \reg_0|Q ;
wire [15:0] \DIN~combout ;
wire [15:0] \reg_4|Q ;
wire [15:0] \reg_2|Q ;
wire [15:0] \regA|Q ;
wire [1:0] \Tstep|Count ;
wire [15:0] \regG|Q ;
wire [8:0] \IRfunc|Q ;


cycloneii_lcell_comb \alu2|Add0~0 (
// Equation(s):
// \alu2|Add0~0_combout  = (\regA|Q [0] & (\BusWires~5_combout  $ (VCC))) # (!\regA|Q [0] & (\BusWires~5_combout  & VCC))
// \alu2|Add0~1  = CARRY((\regA|Q [0] & \BusWires~5_combout ))

	.dataa(\regA|Q [0]),
	.datab(\BusWires~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu2|Add0~0_combout ),
	.cout(\alu2|Add0~1 ));
// synopsys translate_off
defparam \alu2|Add0~0 .lut_mask = 16'h6688;
defparam \alu2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_2|Q[0] (
	.clk(\Clock~combout ),
	.datain(\BusWires~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux60~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [0]));

cycloneii_lcell_ff \reg_3|Q[0] (
	.clk(\Clock~combout ),
	.datain(\BusWires~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux61~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [0]));

cycloneii_lcell_comb \Mux53~0 (
// Equation(s):
// \Mux53~0_combout  = (\Mux61~2_combout  & ((\Mux50~3_combout ) # ((\Mux57~2_combout  & !\IRfunc|Q [2])))) # (!\Mux61~2_combout  & (((\Mux57~2_combout  & !\IRfunc|Q [2]))))

	.dataa(\Mux61~2_combout ),
	.datab(\Mux50~3_combout ),
	.datac(\Mux57~2_combout ),
	.datad(\IRfunc|Q [2]),
	.cin(gnd),
	.combout(\Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~0 .lut_mask = 16'h88F8;
defparam \Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux52~1 (
// Equation(s):
// \Mux52~1_combout  = (\Mux56~2_combout  & (((\Mux52~0_combout  & !\IRfunc|Q [5])) # (!\IRfunc|Q [2]))) # (!\Mux56~2_combout  & (\Mux52~0_combout  & ((!\IRfunc|Q [5]))))

	.dataa(\Mux56~2_combout ),
	.datab(\Mux52~0_combout ),
	.datac(\IRfunc|Q [2]),
	.datad(\IRfunc|Q [5]),
	.cin(gnd),
	.combout(\Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~1 .lut_mask = 16'h0ACE;
defparam \Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~0 (
// Equation(s):
// \BusWires~0_combout  = (\reg_2|Q [0] & ((\Mux52~1_combout ) # ((\reg_3|Q [0] & \Mux53~0_combout )))) # (!\reg_2|Q [0] & (\reg_3|Q [0] & (\Mux53~0_combout )))

	.dataa(\reg_2|Q [0]),
	.datab(\reg_3|Q [0]),
	.datac(\Mux53~0_combout ),
	.datad(\Mux52~1_combout ),
	.cin(gnd),
	.combout(\BusWires~0_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~0 .lut_mask = 16'hEAC0;
defparam \BusWires~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_6|Q[0] (
	.clk(\Clock~combout ),
	.datain(\BusWires~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux64~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [0]));

cycloneii_lcell_ff \reg_0|Q[0] (
	.clk(\Clock~combout ),
	.datain(\BusWires~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux58~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [0]));

cycloneii_lcell_ff \reg_4|Q[0] (
	.clk(\Clock~combout ),
	.datain(\BusWires~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux62~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [0]));

cycloneii_lcell_ff \reg_3|Q[1] (
	.clk(\Clock~combout ),
	.datain(\BusWires~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux61~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [1]));

cycloneii_lcell_ff \reg_2|Q[1] (
	.clk(\Clock~combout ),
	.datain(\BusWires~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux60~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [1]));

cycloneii_lcell_comb \BusWires~6 (
// Equation(s):
// \BusWires~6_combout  = (\Mux52~1_combout  & ((\reg_2|Q [1]) # ((\Mux53~0_combout  & \reg_3|Q [1])))) # (!\Mux52~1_combout  & (\Mux53~0_combout  & (\reg_3|Q [1])))

	.dataa(\Mux52~1_combout ),
	.datab(\Mux53~0_combout ),
	.datac(\reg_3|Q [1]),
	.datad(\reg_2|Q [1]),
	.cin(gnd),
	.combout(\BusWires~6_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~6 .lut_mask = 16'hEAC0;
defparam \BusWires~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[2] (
	.clk(\Clock~combout ),
	.datain(\BusWires~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux61~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [2]));

cycloneii_lcell_ff \reg_2|Q[2] (
	.clk(\Clock~combout ),
	.datain(\BusWires~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux60~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [2]));

cycloneii_lcell_comb \BusWires~13 (
// Equation(s):
// \BusWires~13_combout  = (\Mux52~1_combout  & ((\reg_2|Q [2]) # ((\Mux53~0_combout  & \reg_3|Q [2])))) # (!\Mux52~1_combout  & (\Mux53~0_combout  & (\reg_3|Q [2])))

	.dataa(\Mux52~1_combout ),
	.datab(\Mux53~0_combout ),
	.datac(\reg_3|Q [2]),
	.datad(\reg_2|Q [2]),
	.cin(gnd),
	.combout(\BusWires~13_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~13 .lut_mask = 16'hEAC0;
defparam \BusWires~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[3] (
	.clk(\Clock~combout ),
	.datain(\BusWires~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux61~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [3]));

cycloneii_lcell_ff \reg_2|Q[3] (
	.clk(\Clock~combout ),
	.datain(\BusWires~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux60~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [3]));

cycloneii_lcell_comb \BusWires~20 (
// Equation(s):
// \BusWires~20_combout  = (\Mux52~1_combout  & ((\reg_2|Q [3]) # ((\Mux53~0_combout  & \reg_3|Q [3])))) # (!\Mux52~1_combout  & (\Mux53~0_combout  & (\reg_3|Q [3])))

	.dataa(\Mux52~1_combout ),
	.datab(\Mux53~0_combout ),
	.datac(\reg_3|Q [3]),
	.datad(\reg_2|Q [3]),
	.cin(gnd),
	.combout(\BusWires~20_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~20 .lut_mask = 16'hEAC0;
defparam \BusWires~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[4] (
	.clk(\Clock~combout ),
	.datain(\BusWires~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux61~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [4]));

cycloneii_lcell_ff \reg_2|Q[4] (
	.clk(\Clock~combout ),
	.datain(\BusWires~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux60~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [4]));

cycloneii_lcell_comb \BusWires~27 (
// Equation(s):
// \BusWires~27_combout  = (\Mux52~1_combout  & ((\reg_2|Q [4]) # ((\Mux53~0_combout  & \reg_3|Q [4])))) # (!\Mux52~1_combout  & (\Mux53~0_combout  & (\reg_3|Q [4])))

	.dataa(\Mux52~1_combout ),
	.datab(\Mux53~0_combout ),
	.datac(\reg_3|Q [4]),
	.datad(\reg_2|Q [4]),
	.cin(gnd),
	.combout(\BusWires~27_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~27 .lut_mask = 16'hEAC0;
defparam \BusWires~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[5] (
	.clk(\Clock~combout ),
	.datain(\BusWires~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux61~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [5]));

cycloneii_lcell_ff \reg_2|Q[5] (
	.clk(\Clock~combout ),
	.datain(\BusWires~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux60~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [5]));

cycloneii_lcell_comb \BusWires~34 (
// Equation(s):
// \BusWires~34_combout  = (\Mux52~1_combout  & ((\reg_2|Q [5]) # ((\Mux53~0_combout  & \reg_3|Q [5])))) # (!\Mux52~1_combout  & (\Mux53~0_combout  & (\reg_3|Q [5])))

	.dataa(\Mux52~1_combout ),
	.datab(\Mux53~0_combout ),
	.datac(\reg_3|Q [5]),
	.datad(\reg_2|Q [5]),
	.cin(gnd),
	.combout(\BusWires~34_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~34 .lut_mask = 16'hEAC0;
defparam \BusWires~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[6] (
	.clk(\Clock~combout ),
	.datain(\BusWires~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux61~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [6]));

cycloneii_lcell_ff \reg_2|Q[6] (
	.clk(\Clock~combout ),
	.datain(\BusWires~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux60~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [6]));

cycloneii_lcell_comb \BusWires~41 (
// Equation(s):
// \BusWires~41_combout  = (\Mux52~1_combout  & ((\reg_2|Q [6]) # ((\Mux53~0_combout  & \reg_3|Q [6])))) # (!\Mux52~1_combout  & (\Mux53~0_combout  & (\reg_3|Q [6])))

	.dataa(\Mux52~1_combout ),
	.datab(\Mux53~0_combout ),
	.datac(\reg_3|Q [6]),
	.datad(\reg_2|Q [6]),
	.cin(gnd),
	.combout(\BusWires~41_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~41 .lut_mask = 16'hEAC0;
defparam \BusWires~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[7] (
	.clk(\Clock~combout ),
	.datain(\BusWires~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux61~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [7]));

cycloneii_lcell_ff \reg_2|Q[7] (
	.clk(\Clock~combout ),
	.datain(\BusWires~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux60~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [7]));

cycloneii_lcell_comb \BusWires~48 (
// Equation(s):
// \BusWires~48_combout  = (\Mux52~1_combout  & ((\reg_2|Q [7]) # ((\Mux53~0_combout  & \reg_3|Q [7])))) # (!\Mux52~1_combout  & (\Mux53~0_combout  & (\reg_3|Q [7])))

	.dataa(\Mux52~1_combout ),
	.datab(\Mux53~0_combout ),
	.datac(\reg_3|Q [7]),
	.datad(\reg_2|Q [7]),
	.cin(gnd),
	.combout(\BusWires~48_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~48 .lut_mask = 16'hEAC0;
defparam \BusWires~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[8] (
	.clk(\Clock~combout ),
	.datain(\BusWires~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux61~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [8]));

cycloneii_lcell_ff \reg_2|Q[8] (
	.clk(\Clock~combout ),
	.datain(\BusWires~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux60~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [8]));

cycloneii_lcell_comb \BusWires~55 (
// Equation(s):
// \BusWires~55_combout  = (\Mux52~1_combout  & ((\reg_2|Q [8]) # ((\Mux53~0_combout  & \reg_3|Q [8])))) # (!\Mux52~1_combout  & (\Mux53~0_combout  & (\reg_3|Q [8])))

	.dataa(\Mux52~1_combout ),
	.datab(\Mux53~0_combout ),
	.datac(\reg_3|Q [8]),
	.datad(\reg_2|Q [8]),
	.cin(gnd),
	.combout(\BusWires~55_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~55 .lut_mask = 16'hEAC0;
defparam \BusWires~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[9] (
	.clk(\Clock~combout ),
	.datain(\BusWires~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux61~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [9]));

cycloneii_lcell_ff \reg_2|Q[9] (
	.clk(\Clock~combout ),
	.datain(\BusWires~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux60~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [9]));

cycloneii_lcell_comb \BusWires~62 (
// Equation(s):
// \BusWires~62_combout  = (\Mux52~1_combout  & ((\reg_2|Q [9]) # ((\Mux53~0_combout  & \reg_3|Q [9])))) # (!\Mux52~1_combout  & (\Mux53~0_combout  & (\reg_3|Q [9])))

	.dataa(\Mux52~1_combout ),
	.datab(\Mux53~0_combout ),
	.datac(\reg_3|Q [9]),
	.datad(\reg_2|Q [9]),
	.cin(gnd),
	.combout(\BusWires~62_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~62 .lut_mask = 16'hEAC0;
defparam \BusWires~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[10] (
	.clk(\Clock~combout ),
	.datain(\BusWires~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux61~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [10]));

cycloneii_lcell_ff \reg_2|Q[10] (
	.clk(\Clock~combout ),
	.datain(\BusWires~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux60~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [10]));

cycloneii_lcell_comb \BusWires~69 (
// Equation(s):
// \BusWires~69_combout  = (\Mux52~1_combout  & ((\reg_2|Q [10]) # ((\Mux53~0_combout  & \reg_3|Q [10])))) # (!\Mux52~1_combout  & (\Mux53~0_combout  & (\reg_3|Q [10])))

	.dataa(\Mux52~1_combout ),
	.datab(\Mux53~0_combout ),
	.datac(\reg_3|Q [10]),
	.datad(\reg_2|Q [10]),
	.cin(gnd),
	.combout(\BusWires~69_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~69 .lut_mask = 16'hEAC0;
defparam \BusWires~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[11] (
	.clk(\Clock~combout ),
	.datain(\BusWires~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux61~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [11]));

cycloneii_lcell_ff \reg_2|Q[11] (
	.clk(\Clock~combout ),
	.datain(\BusWires~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux60~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [11]));

cycloneii_lcell_comb \BusWires~76 (
// Equation(s):
// \BusWires~76_combout  = (\Mux52~1_combout  & ((\reg_2|Q [11]) # ((\Mux53~0_combout  & \reg_3|Q [11])))) # (!\Mux52~1_combout  & (\Mux53~0_combout  & (\reg_3|Q [11])))

	.dataa(\Mux52~1_combout ),
	.datab(\Mux53~0_combout ),
	.datac(\reg_3|Q [11]),
	.datad(\reg_2|Q [11]),
	.cin(gnd),
	.combout(\BusWires~76_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~76 .lut_mask = 16'hEAC0;
defparam \BusWires~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[12] (
	.clk(\Clock~combout ),
	.datain(\BusWires~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux61~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [12]));

cycloneii_lcell_ff \reg_2|Q[12] (
	.clk(\Clock~combout ),
	.datain(\BusWires~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux60~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [12]));

cycloneii_lcell_comb \BusWires~83 (
// Equation(s):
// \BusWires~83_combout  = (\Mux52~1_combout  & ((\reg_2|Q [12]) # ((\Mux53~0_combout  & \reg_3|Q [12])))) # (!\Mux52~1_combout  & (\Mux53~0_combout  & (\reg_3|Q [12])))

	.dataa(\Mux52~1_combout ),
	.datab(\Mux53~0_combout ),
	.datac(\reg_3|Q [12]),
	.datad(\reg_2|Q [12]),
	.cin(gnd),
	.combout(\BusWires~83_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~83 .lut_mask = 16'hEAC0;
defparam \BusWires~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[13] (
	.clk(\Clock~combout ),
	.datain(\BusWires~96_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux61~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [13]));

cycloneii_lcell_ff \reg_2|Q[13] (
	.clk(\Clock~combout ),
	.datain(\BusWires~96_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux60~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [13]));

cycloneii_lcell_comb \BusWires~90 (
// Equation(s):
// \BusWires~90_combout  = (\Mux52~1_combout  & ((\reg_2|Q [13]) # ((\Mux53~0_combout  & \reg_3|Q [13])))) # (!\Mux52~1_combout  & (\Mux53~0_combout  & (\reg_3|Q [13])))

	.dataa(\Mux52~1_combout ),
	.datab(\Mux53~0_combout ),
	.datac(\reg_3|Q [13]),
	.datad(\reg_2|Q [13]),
	.cin(gnd),
	.combout(\BusWires~90_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~90 .lut_mask = 16'hEAC0;
defparam \BusWires~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[14] (
	.clk(\Clock~combout ),
	.datain(\BusWires~103_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux61~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [14]));

cycloneii_lcell_ff \reg_2|Q[14] (
	.clk(\Clock~combout ),
	.datain(\BusWires~103_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux60~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [14]));

cycloneii_lcell_comb \BusWires~97 (
// Equation(s):
// \BusWires~97_combout  = (\Mux52~1_combout  & ((\reg_2|Q [14]) # ((\Mux53~0_combout  & \reg_3|Q [14])))) # (!\Mux52~1_combout  & (\Mux53~0_combout  & (\reg_3|Q [14])))

	.dataa(\Mux52~1_combout ),
	.datab(\Mux53~0_combout ),
	.datac(\reg_3|Q [14]),
	.datad(\reg_2|Q [14]),
	.cin(gnd),
	.combout(\BusWires~97_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~97 .lut_mask = 16'hEAC0;
defparam \BusWires~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[15] (
	.clk(\Clock~combout ),
	.datain(\BusWires~110_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux61~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [15]));

cycloneii_lcell_ff \reg_2|Q[15] (
	.clk(\Clock~combout ),
	.datain(\BusWires~110_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux60~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [15]));

cycloneii_lcell_comb \BusWires~104 (
// Equation(s):
// \BusWires~104_combout  = (\Mux52~1_combout  & ((\reg_2|Q [15]) # ((\Mux53~0_combout  & \reg_3|Q [15])))) # (!\Mux52~1_combout  & (\Mux53~0_combout  & (\reg_3|Q [15])))

	.dataa(\Mux52~1_combout ),
	.datab(\Mux53~0_combout ),
	.datac(\reg_3|Q [15]),
	.datad(\reg_2|Q [15]),
	.cin(gnd),
	.combout(\BusWires~104_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~104 .lut_mask = 16'hEAC0;
defparam \BusWires~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux57~4 (
// Equation(s):
// \Mux57~4_combout  = (\IRfunc|Q [0] & (\Mux50~2_combout  & (\Tstep|Count [0] $ (\Tstep|Count [1]))))

	.dataa(\Tstep|Count [0]),
	.datab(\Tstep|Count [1]),
	.datac(\IRfunc|Q [0]),
	.datad(\Mux50~2_combout ),
	.cin(gnd),
	.combout(\Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~4 .lut_mask = 16'h6000;
defparam \Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux56~4 (
// Equation(s):
// \Mux56~4_combout  = (\Mux50~2_combout  & (!\IRfunc|Q [0] & (\Tstep|Count [0] $ (\Tstep|Count [1]))))

	.dataa(\Tstep|Count [0]),
	.datab(\Tstep|Count [1]),
	.datac(\Mux50~2_combout ),
	.datad(\IRfunc|Q [0]),
	.cin(gnd),
	.combout(\Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~4 .lut_mask = 16'h0060;
defparam \Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux60~3 (
// Equation(s):
// \Mux60~3_combout  = (\IRfunc|Q [4] & (!\IRfunc|Q [3] & (\Mux66~0_combout  & !\IRfunc|Q [5])))

	.dataa(\IRfunc|Q [4]),
	.datab(\IRfunc|Q [3]),
	.datac(\Mux66~0_combout ),
	.datad(\IRfunc|Q [5]),
	.cin(gnd),
	.combout(\Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~3 .lut_mask = 16'h0020;
defparam \Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux61~3 (
// Equation(s):
// \Mux61~3_combout  = (\IRfunc|Q [3] & (\IRfunc|Q [4] & (\Mux66~0_combout  & !\IRfunc|Q [5])))

	.dataa(\IRfunc|Q [3]),
	.datab(\IRfunc|Q [4]),
	.datac(\Mux66~0_combout ),
	.datad(\IRfunc|Q [5]),
	.cin(gnd),
	.combout(\Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~3 .lut_mask = 16'h0080;
defparam \Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \DIN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[0]));
// synopsys translate_off
defparam \DIN[0]~I .input_async_reset = "none";
defparam \DIN[0]~I .input_power_up = "low";
defparam \DIN[0]~I .input_register_mode = "none";
defparam \DIN[0]~I .input_sync_reset = "none";
defparam \DIN[0]~I .oe_async_reset = "none";
defparam \DIN[0]~I .oe_power_up = "low";
defparam \DIN[0]~I .oe_register_mode = "none";
defparam \DIN[0]~I .oe_sync_reset = "none";
defparam \DIN[0]~I .operation_mode = "input";
defparam \DIN[0]~I .output_async_reset = "none";
defparam \DIN[0]~I .output_power_up = "low";
defparam \DIN[0]~I .output_register_mode = "none";
defparam \DIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock));
// synopsys translate_off
defparam \Clock~I .input_async_reset = "none";
defparam \Clock~I .input_power_up = "low";
defparam \Clock~I .input_register_mode = "none";
defparam \Clock~I .input_sync_reset = "none";
defparam \Clock~I .oe_async_reset = "none";
defparam \Clock~I .oe_power_up = "low";
defparam \Clock~I .oe_register_mode = "none";
defparam \Clock~I .oe_sync_reset = "none";
defparam \Clock~I .operation_mode = "input";
defparam \Clock~I .output_async_reset = "none";
defparam \Clock~I .output_power_up = "low";
defparam \Clock~I .output_register_mode = "none";
defparam \Clock~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Resetn~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Resetn~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Resetn));
// synopsys translate_off
defparam \Resetn~I .input_async_reset = "none";
defparam \Resetn~I .input_power_up = "low";
defparam \Resetn~I .input_register_mode = "none";
defparam \Resetn~I .input_sync_reset = "none";
defparam \Resetn~I .oe_async_reset = "none";
defparam \Resetn~I .oe_power_up = "low";
defparam \Resetn~I .oe_register_mode = "none";
defparam \Resetn~I .oe_sync_reset = "none";
defparam \Resetn~I .operation_mode = "input";
defparam \Resetn~I .output_async_reset = "none";
defparam \Resetn~I .output_power_up = "low";
defparam \Resetn~I .output_register_mode = "none";
defparam \Resetn~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \Tstep|Count~2 (
// Equation(s):
// \Tstep|Count~2_combout  = (!\Tstep|Count [0] & !\Resetn~combout )

	.dataa(\Tstep|Count [0]),
	.datab(\Resetn~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Tstep|Count~2_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep|Count~2 .lut_mask = 16'h1111;
defparam \Tstep|Count~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Tstep|Count[0] (
	.clk(\Clock~combout ),
	.datain(\Tstep|Count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Tstep|Count [0]));

cycloneii_lcell_comb \Tstep|Count~3 (
// Equation(s):
// \Tstep|Count~3_combout  = (!\Mux66~0_combout  & (!\Resetn~combout  & (\Tstep|Count [0] $ (\Tstep|Count [1]))))

	.dataa(\Tstep|Count [0]),
	.datab(\Tstep|Count [1]),
	.datac(\Mux66~0_combout ),
	.datad(\Resetn~combout ),
	.cin(gnd),
	.combout(\Tstep|Count~3_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep|Count~3 .lut_mask = 16'h0006;
defparam \Tstep|Count~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Tstep|Count[1] (
	.clk(\Clock~combout ),
	.datain(\Tstep|Count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Tstep|Count [1]));

cycloneii_io \DIN[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[14]));
// synopsys translate_off
defparam \DIN[14]~I .input_async_reset = "none";
defparam \DIN[14]~I .input_power_up = "low";
defparam \DIN[14]~I .input_register_mode = "none";
defparam \DIN[14]~I .input_sync_reset = "none";
defparam \DIN[14]~I .oe_async_reset = "none";
defparam \DIN[14]~I .oe_power_up = "low";
defparam \DIN[14]~I .oe_register_mode = "none";
defparam \DIN[14]~I .oe_sync_reset = "none";
defparam \DIN[14]~I .operation_mode = "input";
defparam \DIN[14]~I .output_async_reset = "none";
defparam \DIN[14]~I .output_power_up = "low";
defparam \DIN[14]~I .output_register_mode = "none";
defparam \DIN[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \Mux49~0 (
// Equation(s):
// \Mux49~0_combout  = (!\Tstep|Count [0] & !\Tstep|Count [1])

	.dataa(\Tstep|Count [0]),
	.datab(\Tstep|Count [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~0 .lut_mask = 16'h1111;
defparam \Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \IRfunc|Q[7] (
	.clk(\Clock~combout ),
	.datain(\DIN~combout [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IRfunc|Q [7]));

cycloneii_io \DIN[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[15]));
// synopsys translate_off
defparam \DIN[15]~I .input_async_reset = "none";
defparam \DIN[15]~I .input_power_up = "low";
defparam \DIN[15]~I .input_register_mode = "none";
defparam \DIN[15]~I .input_sync_reset = "none";
defparam \DIN[15]~I .oe_async_reset = "none";
defparam \DIN[15]~I .oe_power_up = "low";
defparam \DIN[15]~I .oe_register_mode = "none";
defparam \DIN[15]~I .oe_sync_reset = "none";
defparam \DIN[15]~I .operation_mode = "input";
defparam \DIN[15]~I .output_async_reset = "none";
defparam \DIN[15]~I .output_power_up = "low";
defparam \DIN[15]~I .output_register_mode = "none";
defparam \DIN[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \IRfunc|Q[8] (
	.clk(\Clock~combout ),
	.datain(\DIN~combout [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IRfunc|Q [8]));

cycloneii_lcell_comb \Mux66~0 (
// Equation(s):
// \Mux66~0_combout  = (\Tstep|Count [0] & (\Tstep|Count [1] $ (((!\IRfunc|Q [7] & !\IRfunc|Q [8])))))

	.dataa(\Tstep|Count [0]),
	.datab(\Tstep|Count [1]),
	.datac(\IRfunc|Q [7]),
	.datad(\IRfunc|Q [8]),
	.cin(gnd),
	.combout(\Mux66~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux66~0 .lut_mask = 16'h8882;
defparam \Mux66~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \DIN[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[12]));
// synopsys translate_off
defparam \DIN[12]~I .input_async_reset = "none";
defparam \DIN[12]~I .input_power_up = "low";
defparam \DIN[12]~I .input_register_mode = "none";
defparam \DIN[12]~I .input_sync_reset = "none";
defparam \DIN[12]~I .oe_async_reset = "none";
defparam \DIN[12]~I .oe_power_up = "low";
defparam \DIN[12]~I .oe_register_mode = "none";
defparam \DIN[12]~I .oe_sync_reset = "none";
defparam \DIN[12]~I .operation_mode = "input";
defparam \DIN[12]~I .output_async_reset = "none";
defparam \DIN[12]~I .output_power_up = "low";
defparam \DIN[12]~I .output_register_mode = "none";
defparam \DIN[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \IRfunc|Q[5] (
	.clk(\Clock~combout ),
	.datain(\DIN~combout [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IRfunc|Q [5]));

cycloneii_io \DIN[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[10]));
// synopsys translate_off
defparam \DIN[10]~I .input_async_reset = "none";
defparam \DIN[10]~I .input_power_up = "low";
defparam \DIN[10]~I .input_register_mode = "none";
defparam \DIN[10]~I .input_sync_reset = "none";
defparam \DIN[10]~I .oe_async_reset = "none";
defparam \DIN[10]~I .oe_power_up = "low";
defparam \DIN[10]~I .oe_register_mode = "none";
defparam \DIN[10]~I .oe_sync_reset = "none";
defparam \DIN[10]~I .operation_mode = "input";
defparam \DIN[10]~I .output_async_reset = "none";
defparam \DIN[10]~I .output_power_up = "low";
defparam \DIN[10]~I .output_register_mode = "none";
defparam \DIN[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \IRfunc|Q[3] (
	.clk(\Clock~combout ),
	.datain(\DIN~combout [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IRfunc|Q [3]));

cycloneii_lcell_comb \Mux60~2 (
// Equation(s):
// \Mux60~2_combout  = (\IRfunc|Q [4] & !\IRfunc|Q [3])

	.dataa(\IRfunc|Q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IRfunc|Q [3]),
	.cin(gnd),
	.combout(\Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~2 .lut_mask = 16'h00AA;
defparam \Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux50~1 (
// Equation(s):
// \Mux50~1_combout  = \Tstep|Count [0] $ (\Tstep|Count [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Tstep|Count [0]),
	.datad(\Tstep|Count [1]),
	.cin(gnd),
	.combout(\Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~1 .lut_mask = 16'h0FF0;
defparam \Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \DIN[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[13]));
// synopsys translate_off
defparam \DIN[13]~I .input_async_reset = "none";
defparam \DIN[13]~I .input_power_up = "low";
defparam \DIN[13]~I .input_register_mode = "none";
defparam \DIN[13]~I .input_sync_reset = "none";
defparam \DIN[13]~I .oe_async_reset = "none";
defparam \DIN[13]~I .oe_power_up = "low";
defparam \DIN[13]~I .oe_register_mode = "none";
defparam \DIN[13]~I .oe_sync_reset = "none";
defparam \DIN[13]~I .operation_mode = "input";
defparam \DIN[13]~I .output_async_reset = "none";
defparam \DIN[13]~I .output_power_up = "low";
defparam \DIN[13]~I .output_register_mode = "none";
defparam \DIN[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \IRfunc|Q[6] (
	.clk(\Clock~combout ),
	.datain(\DIN~combout [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IRfunc|Q [6]));

cycloneii_lcell_comb \Mux50~2 (
// Equation(s):
// \Mux50~2_combout  = (\Tstep|Count [1] & ((\IRfunc|Q [7]) # ((\IRfunc|Q [8])))) # (!\Tstep|Count [1] & (!\IRfunc|Q [7] & (!\IRfunc|Q [8] & !\IRfunc|Q [6])))

	.dataa(\Tstep|Count [1]),
	.datab(\IRfunc|Q [7]),
	.datac(\IRfunc|Q [8]),
	.datad(\IRfunc|Q [6]),
	.cin(gnd),
	.combout(\Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~2 .lut_mask = 16'hA8A9;
defparam \Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux52~0 (
// Equation(s):
// \Mux52~0_combout  = (\Mux50~0_combout  & (\Mux60~2_combout  & ((!\Mux50~2_combout ) # (!\Mux50~1_combout ))))

	.dataa(\Mux50~0_combout ),
	.datab(\Mux60~2_combout ),
	.datac(\Mux50~1_combout ),
	.datad(\Mux50~2_combout ),
	.cin(gnd),
	.combout(\Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~0 .lut_mask = 16'h0888;
defparam \Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \DIN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[7]));
// synopsys translate_off
defparam \DIN[7]~I .input_async_reset = "none";
defparam \DIN[7]~I .input_power_up = "low";
defparam \DIN[7]~I .input_register_mode = "none";
defparam \DIN[7]~I .input_sync_reset = "none";
defparam \DIN[7]~I .oe_async_reset = "none";
defparam \DIN[7]~I .oe_power_up = "low";
defparam \DIN[7]~I .oe_register_mode = "none";
defparam \DIN[7]~I .oe_sync_reset = "none";
defparam \DIN[7]~I .operation_mode = "input";
defparam \DIN[7]~I .output_async_reset = "none";
defparam \DIN[7]~I .output_power_up = "low";
defparam \DIN[7]~I .output_register_mode = "none";
defparam \DIN[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \IRfunc|Q[0] (
	.clk(\Clock~combout ),
	.datain(\DIN~combout [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IRfunc|Q [0]));

cycloneii_lcell_comb \Mux56~2 (
// Equation(s):
// \Mux56~2_combout  = (\IRfunc|Q [1] & (\Mux50~1_combout  & (\Mux50~2_combout  & !\IRfunc|Q [0])))

	.dataa(\IRfunc|Q [1]),
	.datab(\Mux50~1_combout ),
	.datac(\Mux50~2_combout ),
	.datad(\IRfunc|Q [0]),
	.cin(gnd),
	.combout(\Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~2 .lut_mask = 16'h0080;
defparam \Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux56~3 (
// Equation(s):
// \Mux56~3_combout  = (\IRfunc|Q [2] & ((\Mux56~2_combout ) # ((\IRfunc|Q [5] & \Mux52~0_combout )))) # (!\IRfunc|Q [2] & (\IRfunc|Q [5] & (\Mux52~0_combout )))

	.dataa(\IRfunc|Q [2]),
	.datab(\IRfunc|Q [5]),
	.datac(\Mux52~0_combout ),
	.datad(\Mux56~2_combout ),
	.cin(gnd),
	.combout(\Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~3 .lut_mask = 16'hEAC0;
defparam \Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \mux6|X[0]~0 (
// Equation(s):
// \mux6|X[0]~0_combout  = (\reg_6|Q [0] & \Mux56~3_combout )

	.dataa(\reg_6|Q [0]),
	.datab(\Mux56~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\mux6|X[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux6|X[0]~0 .lut_mask = 16'h8888;
defparam \mux6|X[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \DIN[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[11]));
// synopsys translate_off
defparam \DIN[11]~I .input_async_reset = "none";
defparam \DIN[11]~I .input_power_up = "low";
defparam \DIN[11]~I .input_register_mode = "none";
defparam \DIN[11]~I .input_sync_reset = "none";
defparam \DIN[11]~I .oe_async_reset = "none";
defparam \DIN[11]~I .oe_power_up = "low";
defparam \DIN[11]~I .oe_register_mode = "none";
defparam \DIN[11]~I .oe_sync_reset = "none";
defparam \DIN[11]~I .operation_mode = "input";
defparam \DIN[11]~I .output_async_reset = "none";
defparam \DIN[11]~I .output_power_up = "low";
defparam \DIN[11]~I .output_register_mode = "none";
defparam \DIN[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \IRfunc|Q[4] (
	.clk(\Clock~combout ),
	.datain(\DIN~combout [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IRfunc|Q [4]));

cycloneii_lcell_comb \Mux65~2 (
// Equation(s):
// \Mux65~2_combout  = (\IRfunc|Q [3] & (\IRfunc|Q [4] & (\Mux66~0_combout  & \IRfunc|Q [5])))

	.dataa(\IRfunc|Q [3]),
	.datab(\IRfunc|Q [4]),
	.datac(\Mux66~0_combout ),
	.datad(\IRfunc|Q [5]),
	.cin(gnd),
	.combout(\Mux65~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux65~2 .lut_mask = 16'h8000;
defparam \Mux65~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[0] (
	.clk(\Clock~combout ),
	.datain(\BusWires~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux65~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [0]));

cycloneii_lcell_comb \Mux61~2 (
// Equation(s):
// \Mux61~2_combout  = (\IRfunc|Q [3] & \IRfunc|Q [4])

	.dataa(\IRfunc|Q [3]),
	.datab(\IRfunc|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~2 .lut_mask = 16'h8888;
defparam \Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux50~0 (
// Equation(s):
// \Mux50~0_combout  = (\Tstep|Count [0] & (!\Tstep|Count [1] & ((\IRfunc|Q [7]) # (\IRfunc|Q [8]))))

	.dataa(\Tstep|Count [0]),
	.datab(\IRfunc|Q [7]),
	.datac(\IRfunc|Q [8]),
	.datad(\Tstep|Count [1]),
	.cin(gnd),
	.combout(\Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~0 .lut_mask = 16'h00A8;
defparam \Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux54~0 (
// Equation(s):
// \Mux54~0_combout  = (\IRfunc|Q [5] & (\Mux50~0_combout  & ((!\Mux50~2_combout ) # (!\Mux50~1_combout ))))

	.dataa(\IRfunc|Q [5]),
	.datab(\Mux50~0_combout ),
	.datac(\Mux50~1_combout ),
	.datad(\Mux50~2_combout ),
	.cin(gnd),
	.combout(\Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~0 .lut_mask = 16'h0888;
defparam \Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux57~2 (
// Equation(s):
// \Mux57~2_combout  = (\IRfunc|Q [1] & (\IRfunc|Q [0] & (\Mux50~1_combout  & \Mux50~2_combout )))

	.dataa(\IRfunc|Q [1]),
	.datab(\IRfunc|Q [0]),
	.datac(\Mux50~1_combout ),
	.datad(\Mux50~2_combout ),
	.cin(gnd),
	.combout(\Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~2 .lut_mask = 16'h8000;
defparam \Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux57~3 (
// Equation(s):
// \Mux57~3_combout  = (\IRfunc|Q [2] & ((\Mux57~2_combout ) # ((\Mux61~2_combout  & \Mux54~0_combout )))) # (!\IRfunc|Q [2] & (\Mux61~2_combout  & (\Mux54~0_combout )))

	.dataa(\IRfunc|Q [2]),
	.datab(\Mux61~2_combout ),
	.datac(\Mux54~0_combout ),
	.datad(\Mux57~2_combout ),
	.cin(gnd),
	.combout(\Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~3 .lut_mask = 16'hEAC0;
defparam \Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~1 (
// Equation(s):
// \BusWires~1_combout  = (\BusWires~0_combout ) # ((\mux6|X[0]~0_combout ) # ((\reg_7|Q [0] & \Mux57~3_combout )))

	.dataa(\BusWires~0_combout ),
	.datab(\mux6|X[0]~0_combout ),
	.datac(\reg_7|Q [0]),
	.datad(\Mux57~3_combout ),
	.cin(gnd),
	.combout(\BusWires~1_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~1 .lut_mask = 16'hFEEE;
defparam \BusWires~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regA|Q[0] (
	.clk(\Clock~combout ),
	.datain(\BusWires~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|Q [0]));

cycloneii_lcell_comb \Mux69~0 (
// Equation(s):
// \Mux69~0_combout  = (\Tstep|Count [1] & (\IRfunc|Q [8] & !\Tstep|Count [0]))

	.dataa(\Tstep|Count [1]),
	.datab(\IRfunc|Q [8]),
	.datac(vcc),
	.datad(\Tstep|Count [0]),
	.cin(gnd),
	.combout(\Mux69~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux69~0 .lut_mask = 16'h0088;
defparam \Mux69~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux15~0 (
// Equation(s):
// \alu2|Mux15~0_combout  = (\BusWires~5_combout  & ((\regA|Q [0] & ((!\Mux69~0_combout ))) # (!\regA|Q [0] & (\Mux71~1_combout )))) # (!\BusWires~5_combout  & (\Mux71~1_combout  & (\regA|Q [0] $ (\Mux69~0_combout ))))

	.dataa(\Mux71~1_combout ),
	.datab(\BusWires~5_combout ),
	.datac(\regA|Q [0]),
	.datad(\Mux69~0_combout ),
	.cin(gnd),
	.combout(\alu2|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux15~0 .lut_mask = 16'h0AE8;
defparam \alu2|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux70~0 (
// Equation(s):
// \Mux70~0_combout  = (\Tstep|Count [1] & (\IRfunc|Q [7] & !\Tstep|Count [0]))

	.dataa(\Tstep|Count [1]),
	.datab(\IRfunc|Q [7]),
	.datac(vcc),
	.datad(\Tstep|Count [0]),
	.cin(gnd),
	.combout(\Mux70~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux70~0 .lut_mask = 16'h0088;
defparam \Mux70~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add1~0 (
// Equation(s):
// \alu2|Add1~0_combout  = (\regA|Q [0] & ((GND) # (!\BusWires~5_combout ))) # (!\regA|Q [0] & (\BusWires~5_combout  $ (GND)))
// \alu2|Add1~1  = CARRY((\regA|Q [0]) # (!\BusWires~5_combout ))

	.dataa(\regA|Q [0]),
	.datab(\BusWires~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu2|Add1~0_combout ),
	.cout(\alu2|Add1~1 ));
// synopsys translate_off
defparam \alu2|Add1~0 .lut_mask = 16'h66BB;
defparam \alu2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux71~0 (
// Equation(s):
// \Mux71~0_combout  = (\Tstep|Count [1] & (!\Tstep|Count [0] & ((\IRfunc|Q [7]) # (\IRfunc|Q [8]))))

	.dataa(\Tstep|Count [1]),
	.datab(\IRfunc|Q [7]),
	.datac(\IRfunc|Q [8]),
	.datad(\Tstep|Count [0]),
	.cin(gnd),
	.combout(\Mux71~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux71~0 .lut_mask = 16'h00A8;
defparam \Mux71~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux71~1 (
// Equation(s):
// \Mux71~1_combout  = (\IRfunc|Q [6] & \Mux71~0_combout )

	.dataa(\IRfunc|Q [6]),
	.datab(\Mux71~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux71~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux71~1 .lut_mask = 16'h8888;
defparam \Mux71~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux15~1 (
// Equation(s):
// \alu2|Mux15~1_combout  = (\Mux71~1_combout  & (((\alu2|Add1~0_combout  & !\Mux70~0_combout )))) # (!\Mux71~1_combout  & (\alu2|Add0~0_combout ))

	.dataa(\alu2|Add0~0_combout ),
	.datab(\alu2|Add1~0_combout ),
	.datac(\Mux71~1_combout ),
	.datad(\Mux70~0_combout ),
	.cin(gnd),
	.combout(\alu2|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux15~1 .lut_mask = 16'h0ACA;
defparam \alu2|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux15~2 (
// Equation(s):
// \alu2|Mux15~2_combout  = (\Mux69~0_combout  & ((\alu2|Mux15~1_combout ) # ((\alu2|Mux15~0_combout  & \Mux70~0_combout )))) # (!\Mux69~0_combout  & (\alu2|Mux15~0_combout  & (\Mux70~0_combout )))

	.dataa(\Mux69~0_combout ),
	.datab(\alu2|Mux15~0_combout ),
	.datac(\Mux70~0_combout ),
	.datad(\alu2|Mux15~1_combout ),
	.cin(gnd),
	.combout(\alu2|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux15~2 .lut_mask = 16'hEAC0;
defparam \alu2|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regG|Q[0] (
	.clk(\Clock~combout ),
	.datain(\alu2|Mux15~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|Q [0]));

cycloneii_lcell_comb \Mux73~0 (
// Equation(s):
// \Mux73~0_combout  = (\Tstep|Count [0] & (\Tstep|Count [1] & ((\IRfunc|Q [7]) # (\IRfunc|Q [8]))))

	.dataa(\Tstep|Count [0]),
	.datab(\Tstep|Count [1]),
	.datac(\IRfunc|Q [7]),
	.datad(\IRfunc|Q [8]),
	.cin(gnd),
	.combout(\Mux73~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux73~0 .lut_mask = 16'h8880;
defparam \Mux73~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux67~0 (
// Equation(s):
// \Mux67~0_combout  = (\Tstep|Count [0] & (!\Tstep|Count [1] & (!\IRfunc|Q [7] & !\IRfunc|Q [8])))

	.dataa(\Tstep|Count [0]),
	.datab(\Tstep|Count [1]),
	.datac(\IRfunc|Q [7]),
	.datad(\IRfunc|Q [8]),
	.cin(gnd),
	.combout(\Mux67~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux67~0 .lut_mask = 16'h0002;
defparam \Mux67~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux67~1 (
// Equation(s):
// \Mux67~1_combout  = (\IRfunc|Q [6] & \Mux67~0_combout )

	.dataa(\IRfunc|Q [6]),
	.datab(\Mux67~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux67~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux67~1 .lut_mask = 16'h8888;
defparam \Mux67~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~2 (
// Equation(s):
// \BusWires~2_combout  = (\DIN~combout [0] & ((\Mux67~1_combout ) # ((\regG|Q [0] & \Mux73~0_combout )))) # (!\DIN~combout [0] & (\regG|Q [0] & (\Mux73~0_combout )))

	.dataa(\DIN~combout [0]),
	.datab(\regG|Q [0]),
	.datac(\Mux73~0_combout ),
	.datad(\Mux67~1_combout ),
	.cin(gnd),
	.combout(\BusWires~2_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~2 .lut_mask = 16'hEAC0;
defparam \BusWires~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux59~3 (
// Equation(s):
// \Mux59~3_combout  = (\IRfunc|Q [3] & (!\IRfunc|Q [4] & (\Mux66~0_combout  & !\IRfunc|Q [5])))

	.dataa(\IRfunc|Q [3]),
	.datab(\IRfunc|Q [4]),
	.datac(\Mux66~0_combout ),
	.datad(\IRfunc|Q [5]),
	.cin(gnd),
	.combout(\Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~3 .lut_mask = 16'h0020;
defparam \Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_1|Q[0] (
	.clk(\Clock~combout ),
	.datain(\BusWires~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [0]));

cycloneii_lcell_comb \Mux50~3 (
// Equation(s):
// \Mux50~3_combout  = (\Mux50~0_combout  & (!\IRfunc|Q [5] & ((!\Mux50~2_combout ) # (!\Mux50~1_combout ))))

	.dataa(\Mux50~0_combout ),
	.datab(\Mux50~1_combout ),
	.datac(\Mux50~2_combout ),
	.datad(\IRfunc|Q [5]),
	.cin(gnd),
	.combout(\Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~3 .lut_mask = 16'h002A;
defparam \Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux59~2 (
// Equation(s):
// \Mux59~2_combout  = (\IRfunc|Q [3] & !\IRfunc|Q [4])

	.dataa(\IRfunc|Q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IRfunc|Q [4]),
	.cin(gnd),
	.combout(\Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~2 .lut_mask = 16'h00AA;
defparam \Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \DIN[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[9]));
// synopsys translate_off
defparam \DIN[9]~I .input_async_reset = "none";
defparam \DIN[9]~I .input_power_up = "low";
defparam \DIN[9]~I .input_register_mode = "none";
defparam \DIN[9]~I .input_sync_reset = "none";
defparam \DIN[9]~I .oe_async_reset = "none";
defparam \DIN[9]~I .oe_power_up = "low";
defparam \DIN[9]~I .oe_register_mode = "none";
defparam \DIN[9]~I .oe_sync_reset = "none";
defparam \DIN[9]~I .operation_mode = "input";
defparam \DIN[9]~I .output_async_reset = "none";
defparam \DIN[9]~I .output_power_up = "low";
defparam \DIN[9]~I .output_register_mode = "none";
defparam \DIN[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \IRfunc|Q[2] (
	.clk(\Clock~combout ),
	.datain(\DIN~combout [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IRfunc|Q [2]));

cycloneii_io \DIN[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[8]));
// synopsys translate_off
defparam \DIN[8]~I .input_async_reset = "none";
defparam \DIN[8]~I .input_power_up = "low";
defparam \DIN[8]~I .input_register_mode = "none";
defparam \DIN[8]~I .input_sync_reset = "none";
defparam \DIN[8]~I .oe_async_reset = "none";
defparam \DIN[8]~I .oe_power_up = "low";
defparam \DIN[8]~I .oe_register_mode = "none";
defparam \DIN[8]~I .oe_sync_reset = "none";
defparam \DIN[8]~I .operation_mode = "input";
defparam \DIN[8]~I .output_async_reset = "none";
defparam \DIN[8]~I .output_power_up = "low";
defparam \DIN[8]~I .output_register_mode = "none";
defparam \DIN[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \IRfunc|Q[1] (
	.clk(\Clock~combout ),
	.datain(\DIN~combout [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IRfunc|Q [1]));

cycloneii_lcell_comb \Mux51~0 (
// Equation(s):
// \Mux51~0_combout  = (!\IRfunc|Q [2] & !\IRfunc|Q [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IRfunc|Q [2]),
	.datad(\IRfunc|Q [1]),
	.cin(gnd),
	.combout(\Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~0 .lut_mask = 16'h000F;
defparam \Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux51~1 (
// Equation(s):
// \Mux51~1_combout  = (\Mux57~4_combout  & ((\Mux51~0_combout ) # ((\Mux50~3_combout  & \Mux59~2_combout )))) # (!\Mux57~4_combout  & (\Mux50~3_combout  & (\Mux59~2_combout )))

	.dataa(\Mux57~4_combout ),
	.datab(\Mux50~3_combout ),
	.datac(\Mux59~2_combout ),
	.datad(\Mux51~0_combout ),
	.cin(gnd),
	.combout(\Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~1 .lut_mask = 16'hEAC0;
defparam \Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux58~2 (
// Equation(s):
// \Mux58~2_combout  = (!\IRfunc|Q [3] & !\IRfunc|Q [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IRfunc|Q [3]),
	.datad(\IRfunc|Q [4]),
	.cin(gnd),
	.combout(\Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~2 .lut_mask = 16'h000F;
defparam \Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux50~4 (
// Equation(s):
// \Mux50~4_combout  = (\Mux56~4_combout  & ((\Mux51~0_combout ) # ((\Mux50~3_combout  & \Mux58~2_combout )))) # (!\Mux56~4_combout  & (\Mux50~3_combout  & (\Mux58~2_combout )))

	.dataa(\Mux56~4_combout ),
	.datab(\Mux50~3_combout ),
	.datac(\Mux58~2_combout ),
	.datad(\Mux51~0_combout ),
	.cin(gnd),
	.combout(\Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~4 .lut_mask = 16'hEAC0;
defparam \Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~3 (
// Equation(s):
// \BusWires~3_combout  = (\reg_0|Q [0] & ((\Mux50~4_combout ) # ((\reg_1|Q [0] & \Mux51~1_combout )))) # (!\reg_0|Q [0] & (\reg_1|Q [0] & (\Mux51~1_combout )))

	.dataa(\reg_0|Q [0]),
	.datab(\reg_1|Q [0]),
	.datac(\Mux51~1_combout ),
	.datad(\Mux50~4_combout ),
	.cin(gnd),
	.combout(\BusWires~3_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~3 .lut_mask = 16'hEAC0;
defparam \BusWires~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux63~2 (
// Equation(s):
// \Mux63~2_combout  = (\IRfunc|Q [3] & (!\IRfunc|Q [4] & (\Mux66~0_combout  & \IRfunc|Q [5])))

	.dataa(\IRfunc|Q [3]),
	.datab(\IRfunc|Q [4]),
	.datac(\Mux66~0_combout ),
	.datad(\IRfunc|Q [5]),
	.cin(gnd),
	.combout(\Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~2 .lut_mask = 16'h2000;
defparam \Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_5|Q[0] (
	.clk(\Clock~combout ),
	.datain(\BusWires~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux63~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [0]));

cycloneii_lcell_comb \Mux55~0 (
// Equation(s):
// \Mux55~0_combout  = (\IRfunc|Q [2] & !\IRfunc|Q [1])

	.dataa(\IRfunc|Q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IRfunc|Q [1]),
	.cin(gnd),
	.combout(\Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~0 .lut_mask = 16'h00AA;
defparam \Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux55~1 (
// Equation(s):
// \Mux55~1_combout  = (\Mux57~4_combout  & ((\Mux55~0_combout ) # ((\Mux54~0_combout  & \Mux59~2_combout )))) # (!\Mux57~4_combout  & (\Mux54~0_combout  & (\Mux59~2_combout )))

	.dataa(\Mux57~4_combout ),
	.datab(\Mux54~0_combout ),
	.datac(\Mux59~2_combout ),
	.datad(\Mux55~0_combout ),
	.cin(gnd),
	.combout(\Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~1 .lut_mask = 16'hEAC0;
defparam \Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux54~1 (
// Equation(s):
// \Mux54~1_combout  = (\Mux56~4_combout  & ((\Mux55~0_combout ) # ((\Mux54~0_combout  & \Mux58~2_combout )))) # (!\Mux56~4_combout  & (\Mux54~0_combout  & (\Mux58~2_combout )))

	.dataa(\Mux56~4_combout ),
	.datab(\Mux54~0_combout ),
	.datac(\Mux58~2_combout ),
	.datad(\Mux55~0_combout ),
	.cin(gnd),
	.combout(\Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~1 .lut_mask = 16'hEAC0;
defparam \Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~4 (
// Equation(s):
// \BusWires~4_combout  = (\reg_4|Q [0] & ((\Mux54~1_combout ) # ((\reg_5|Q [0] & \Mux55~1_combout )))) # (!\reg_4|Q [0] & (\reg_5|Q [0] & (\Mux55~1_combout )))

	.dataa(\reg_4|Q [0]),
	.datab(\reg_5|Q [0]),
	.datac(\Mux55~1_combout ),
	.datad(\Mux54~1_combout ),
	.cin(gnd),
	.combout(\BusWires~4_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~4 .lut_mask = 16'hEAC0;
defparam \BusWires~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~5 (
// Equation(s):
// \BusWires~5_combout  = (\BusWires~1_combout ) # ((\BusWires~2_combout ) # ((\BusWires~3_combout ) # (\BusWires~4_combout )))

	.dataa(\BusWires~1_combout ),
	.datab(\BusWires~2_combout ),
	.datac(\BusWires~3_combout ),
	.datad(\BusWires~4_combout ),
	.cin(gnd),
	.combout(\BusWires~5_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~5 .lut_mask = 16'hFFFE;
defparam \BusWires~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[1] (
	.clk(\Clock~combout ),
	.datain(\BusWires~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux65~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [1]));

cycloneii_lcell_comb \Mux64~2 (
// Equation(s):
// \Mux64~2_combout  = (\IRfunc|Q [4] & (!\IRfunc|Q [3] & (\Mux66~0_combout  & \IRfunc|Q [5])))

	.dataa(\IRfunc|Q [4]),
	.datab(\IRfunc|Q [3]),
	.datac(\Mux66~0_combout ),
	.datad(\IRfunc|Q [5]),
	.cin(gnd),
	.combout(\Mux64~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux64~2 .lut_mask = 16'h2000;
defparam \Mux64~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_6|Q[1] (
	.clk(\Clock~combout ),
	.datain(\BusWires~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux64~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [1]));

cycloneii_lcell_comb \BusWires~7 (
// Equation(s):
// \BusWires~7_combout  = (\Mux56~3_combout  & ((\reg_6|Q [1]) # ((\Mux57~3_combout  & \reg_7|Q [1])))) # (!\Mux56~3_combout  & (\Mux57~3_combout  & (\reg_7|Q [1])))

	.dataa(\Mux56~3_combout ),
	.datab(\Mux57~3_combout ),
	.datac(\reg_7|Q [1]),
	.datad(\reg_6|Q [1]),
	.cin(gnd),
	.combout(\BusWires~7_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~7 .lut_mask = 16'hEAC0;
defparam \BusWires~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~8 (
// Equation(s):
// \BusWires~8_combout  = (\BusWires~6_combout ) # (\BusWires~7_combout )

	.dataa(\BusWires~6_combout ),
	.datab(\BusWires~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BusWires~8_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~8 .lut_mask = 16'hEEEE;
defparam \BusWires~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add0~2 (
// Equation(s):
// \alu2|Add0~2_combout  = (\regA|Q [1] & ((\BusWires~12_combout  & (\alu2|Add0~1  & VCC)) # (!\BusWires~12_combout  & (!\alu2|Add0~1 )))) # (!\regA|Q [1] & ((\BusWires~12_combout  & (!\alu2|Add0~1 )) # (!\BusWires~12_combout  & ((\alu2|Add0~1 ) # (GND)))))
// \alu2|Add0~3  = CARRY((\regA|Q [1] & (!\BusWires~12_combout  & !\alu2|Add0~1 )) # (!\regA|Q [1] & ((!\alu2|Add0~1 ) # (!\BusWires~12_combout ))))

	.dataa(\regA|Q [1]),
	.datab(\BusWires~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add0~1 ),
	.combout(\alu2|Add0~2_combout ),
	.cout(\alu2|Add0~3 ));
// synopsys translate_off
defparam \alu2|Add0~2 .lut_mask = 16'h9617;
defparam \alu2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add1~2 (
// Equation(s):
// \alu2|Add1~2_combout  = (\regA|Q [1] & ((\BusWires~12_combout  & (!\alu2|Add1~1 )) # (!\BusWires~12_combout  & (\alu2|Add1~1  & VCC)))) # (!\regA|Q [1] & ((\BusWires~12_combout  & ((\alu2|Add1~1 ) # (GND))) # (!\BusWires~12_combout  & (!\alu2|Add1~1 ))))
// \alu2|Add1~3  = CARRY((\regA|Q [1] & (\BusWires~12_combout  & !\alu2|Add1~1 )) # (!\regA|Q [1] & ((\BusWires~12_combout ) # (!\alu2|Add1~1 ))))

	.dataa(\regA|Q [1]),
	.datab(\BusWires~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add1~1 ),
	.combout(\alu2|Add1~2_combout ),
	.cout(\alu2|Add1~3 ));
// synopsys translate_off
defparam \alu2|Add1~2 .lut_mask = 16'h694D;
defparam \alu2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux14~4 (
// Equation(s):
// \alu2|Mux14~4_combout  = (\IRfunc|Q [6] & ((\Mux71~0_combout  & ((\alu2|Add1~2_combout ))) # (!\Mux71~0_combout  & (\alu2|Add0~2_combout )))) # (!\IRfunc|Q [6] & (((\alu2|Add0~2_combout ))))

	.dataa(\IRfunc|Q [6]),
	.datab(\Mux71~0_combout ),
	.datac(\alu2|Add0~2_combout ),
	.datad(\alu2|Add1~2_combout ),
	.cin(gnd),
	.combout(\alu2|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux14~4 .lut_mask = 16'hF870;
defparam \alu2|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regA|Q[1] (
	.clk(\Clock~combout ),
	.datain(\BusWires~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|Q [1]));

cycloneii_lcell_comb \alu2|Mux14~2 (
// Equation(s):
// \alu2|Mux14~2_combout  = (\regA|Q [1] & (\Mux69~0_combout  $ (((\BusWires~12_combout ) # (\Mux71~1_combout ))))) # (!\regA|Q [1] & ((\BusWires~12_combout  & ((\Mux69~0_combout ) # (\Mux71~1_combout ))) # (!\BusWires~12_combout  & (\Mux69~0_combout  & 
// \Mux71~1_combout ))))

	.dataa(\BusWires~12_combout ),
	.datab(\regA|Q [1]),
	.datac(\Mux69~0_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\alu2|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux14~2 .lut_mask = 16'h3E68;
defparam \alu2|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux14~3 (
// Equation(s):
// \alu2|Mux14~3_combout  = (\Mux70~0_combout  & (((\alu2|Mux14~2_combout )))) # (!\Mux70~0_combout  & (\alu2|Mux14~4_combout  & (\Mux69~0_combout )))

	.dataa(\Mux70~0_combout ),
	.datab(\alu2|Mux14~4_combout ),
	.datac(\Mux69~0_combout ),
	.datad(\alu2|Mux14~2_combout ),
	.cin(gnd),
	.combout(\alu2|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux14~3 .lut_mask = 16'hEA40;
defparam \alu2|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regG|Q[1] (
	.clk(\Clock~combout ),
	.datain(\alu2|Mux14~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|Q [1]));

cycloneii_io \DIN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[1]));
// synopsys translate_off
defparam \DIN[1]~I .input_async_reset = "none";
defparam \DIN[1]~I .input_power_up = "low";
defparam \DIN[1]~I .input_register_mode = "none";
defparam \DIN[1]~I .input_sync_reset = "none";
defparam \DIN[1]~I .oe_async_reset = "none";
defparam \DIN[1]~I .oe_power_up = "low";
defparam \DIN[1]~I .oe_register_mode = "none";
defparam \DIN[1]~I .oe_sync_reset = "none";
defparam \DIN[1]~I .operation_mode = "input";
defparam \DIN[1]~I .output_async_reset = "none";
defparam \DIN[1]~I .output_power_up = "low";
defparam \DIN[1]~I .output_register_mode = "none";
defparam \DIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~9 (
// Equation(s):
// \BusWires~9_combout  = (\Mux67~1_combout  & ((\DIN~combout [1]) # ((\Mux73~0_combout  & \regG|Q [1])))) # (!\Mux67~1_combout  & (\Mux73~0_combout  & (\regG|Q [1])))

	.dataa(\Mux67~1_combout ),
	.datab(\Mux73~0_combout ),
	.datac(\regG|Q [1]),
	.datad(\DIN~combout [1]),
	.cin(gnd),
	.combout(\BusWires~9_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~9 .lut_mask = 16'hEAC0;
defparam \BusWires~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_1|Q[1] (
	.clk(\Clock~combout ),
	.datain(\BusWires~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [1]));

cycloneii_lcell_comb \Mux58~3 (
// Equation(s):
// \Mux58~3_combout  = (!\IRfunc|Q [3] & (!\IRfunc|Q [4] & (\Mux66~0_combout  & !\IRfunc|Q [5])))

	.dataa(\IRfunc|Q [3]),
	.datab(\IRfunc|Q [4]),
	.datac(\Mux66~0_combout ),
	.datad(\IRfunc|Q [5]),
	.cin(gnd),
	.combout(\Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~3 .lut_mask = 16'h0010;
defparam \Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_0|Q[1] (
	.clk(\Clock~combout ),
	.datain(\BusWires~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux58~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [1]));

cycloneii_lcell_comb \BusWires~10 (
// Equation(s):
// \BusWires~10_combout  = (\Mux50~4_combout  & ((\reg_0|Q [1]) # ((\Mux51~1_combout  & \reg_1|Q [1])))) # (!\Mux50~4_combout  & (\Mux51~1_combout  & (\reg_1|Q [1])))

	.dataa(\Mux50~4_combout ),
	.datab(\Mux51~1_combout ),
	.datac(\reg_1|Q [1]),
	.datad(\reg_0|Q [1]),
	.cin(gnd),
	.combout(\BusWires~10_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~10 .lut_mask = 16'hEAC0;
defparam \BusWires~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_5|Q[1] (
	.clk(\Clock~combout ),
	.datain(\BusWires~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux63~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [1]));

cycloneii_lcell_comb \Mux62~2 (
// Equation(s):
// \Mux62~2_combout  = (!\IRfunc|Q [3] & (!\IRfunc|Q [4] & (\Mux66~0_combout  & \IRfunc|Q [5])))

	.dataa(\IRfunc|Q [3]),
	.datab(\IRfunc|Q [4]),
	.datac(\Mux66~0_combout ),
	.datad(\IRfunc|Q [5]),
	.cin(gnd),
	.combout(\Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~2 .lut_mask = 16'h1000;
defparam \Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_4|Q[1] (
	.clk(\Clock~combout ),
	.datain(\BusWires~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux62~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [1]));

cycloneii_lcell_comb \BusWires~11 (
// Equation(s):
// \BusWires~11_combout  = (\Mux54~1_combout  & ((\reg_4|Q [1]) # ((\Mux55~1_combout  & \reg_5|Q [1])))) # (!\Mux54~1_combout  & (\Mux55~1_combout  & (\reg_5|Q [1])))

	.dataa(\Mux54~1_combout ),
	.datab(\Mux55~1_combout ),
	.datac(\reg_5|Q [1]),
	.datad(\reg_4|Q [1]),
	.cin(gnd),
	.combout(\BusWires~11_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~11 .lut_mask = 16'hEAC0;
defparam \BusWires~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~12 (
// Equation(s):
// \BusWires~12_combout  = (\BusWires~8_combout ) # ((\BusWires~9_combout ) # ((\BusWires~10_combout ) # (\BusWires~11_combout )))

	.dataa(\BusWires~8_combout ),
	.datab(\BusWires~9_combout ),
	.datac(\BusWires~10_combout ),
	.datad(\BusWires~11_combout ),
	.cin(gnd),
	.combout(\BusWires~12_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~12 .lut_mask = 16'hFFFE;
defparam \BusWires~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[2] (
	.clk(\Clock~combout ),
	.datain(\BusWires~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux65~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [2]));

cycloneii_lcell_ff \reg_6|Q[2] (
	.clk(\Clock~combout ),
	.datain(\BusWires~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux64~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [2]));

cycloneii_lcell_comb \BusWires~14 (
// Equation(s):
// \BusWires~14_combout  = (\Mux56~3_combout  & ((\reg_6|Q [2]) # ((\Mux57~3_combout  & \reg_7|Q [2])))) # (!\Mux56~3_combout  & (\Mux57~3_combout  & (\reg_7|Q [2])))

	.dataa(\Mux56~3_combout ),
	.datab(\Mux57~3_combout ),
	.datac(\reg_7|Q [2]),
	.datad(\reg_6|Q [2]),
	.cin(gnd),
	.combout(\BusWires~14_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~14 .lut_mask = 16'hEAC0;
defparam \BusWires~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~15 (
// Equation(s):
// \BusWires~15_combout  = (\BusWires~13_combout ) # (\BusWires~14_combout )

	.dataa(\BusWires~13_combout ),
	.datab(\BusWires~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BusWires~15_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~15 .lut_mask = 16'hEEEE;
defparam \BusWires~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add0~4 (
// Equation(s):
// \alu2|Add0~4_combout  = ((\regA|Q [2] $ (\BusWires~19_combout  $ (!\alu2|Add0~3 )))) # (GND)
// \alu2|Add0~5  = CARRY((\regA|Q [2] & ((\BusWires~19_combout ) # (!\alu2|Add0~3 ))) # (!\regA|Q [2] & (\BusWires~19_combout  & !\alu2|Add0~3 )))

	.dataa(\regA|Q [2]),
	.datab(\BusWires~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add0~3 ),
	.combout(\alu2|Add0~4_combout ),
	.cout(\alu2|Add0~5 ));
// synopsys translate_off
defparam \alu2|Add0~4 .lut_mask = 16'h698E;
defparam \alu2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add1~4 (
// Equation(s):
// \alu2|Add1~4_combout  = ((\regA|Q [2] $ (\BusWires~19_combout  $ (\alu2|Add1~3 )))) # (GND)
// \alu2|Add1~5  = CARRY((\regA|Q [2] & ((!\alu2|Add1~3 ) # (!\BusWires~19_combout ))) # (!\regA|Q [2] & (!\BusWires~19_combout  & !\alu2|Add1~3 )))

	.dataa(\regA|Q [2]),
	.datab(\BusWires~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add1~3 ),
	.combout(\alu2|Add1~4_combout ),
	.cout(\alu2|Add1~5 ));
// synopsys translate_off
defparam \alu2|Add1~4 .lut_mask = 16'h962B;
defparam \alu2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux13~4 (
// Equation(s):
// \alu2|Mux13~4_combout  = (\IRfunc|Q [6] & ((\Mux71~0_combout  & ((\alu2|Add1~4_combout ))) # (!\Mux71~0_combout  & (\alu2|Add0~4_combout )))) # (!\IRfunc|Q [6] & (((\alu2|Add0~4_combout ))))

	.dataa(\IRfunc|Q [6]),
	.datab(\Mux71~0_combout ),
	.datac(\alu2|Add0~4_combout ),
	.datad(\alu2|Add1~4_combout ),
	.cin(gnd),
	.combout(\alu2|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux13~4 .lut_mask = 16'hF870;
defparam \alu2|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regA|Q[2] (
	.clk(\Clock~combout ),
	.datain(\BusWires~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|Q [2]));

cycloneii_lcell_comb \alu2|Mux13~2 (
// Equation(s):
// \alu2|Mux13~2_combout  = (\regA|Q [2] & (\Mux69~0_combout  $ (((\BusWires~19_combout ) # (\Mux71~1_combout ))))) # (!\regA|Q [2] & ((\BusWires~19_combout  & ((\Mux69~0_combout ) # (\Mux71~1_combout ))) # (!\BusWires~19_combout  & (\Mux69~0_combout  & 
// \Mux71~1_combout ))))

	.dataa(\BusWires~19_combout ),
	.datab(\regA|Q [2]),
	.datac(\Mux69~0_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\alu2|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux13~2 .lut_mask = 16'h3E68;
defparam \alu2|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux13~3 (
// Equation(s):
// \alu2|Mux13~3_combout  = (\Mux70~0_combout  & (((\alu2|Mux13~2_combout )))) # (!\Mux70~0_combout  & (\alu2|Mux13~4_combout  & (\Mux69~0_combout )))

	.dataa(\Mux70~0_combout ),
	.datab(\alu2|Mux13~4_combout ),
	.datac(\Mux69~0_combout ),
	.datad(\alu2|Mux13~2_combout ),
	.cin(gnd),
	.combout(\alu2|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux13~3 .lut_mask = 16'hEA40;
defparam \alu2|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regG|Q[2] (
	.clk(\Clock~combout ),
	.datain(\alu2|Mux13~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|Q [2]));

cycloneii_io \DIN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[2]));
// synopsys translate_off
defparam \DIN[2]~I .input_async_reset = "none";
defparam \DIN[2]~I .input_power_up = "low";
defparam \DIN[2]~I .input_register_mode = "none";
defparam \DIN[2]~I .input_sync_reset = "none";
defparam \DIN[2]~I .oe_async_reset = "none";
defparam \DIN[2]~I .oe_power_up = "low";
defparam \DIN[2]~I .oe_register_mode = "none";
defparam \DIN[2]~I .oe_sync_reset = "none";
defparam \DIN[2]~I .operation_mode = "input";
defparam \DIN[2]~I .output_async_reset = "none";
defparam \DIN[2]~I .output_power_up = "low";
defparam \DIN[2]~I .output_register_mode = "none";
defparam \DIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~16 (
// Equation(s):
// \BusWires~16_combout  = (\Mux67~1_combout  & ((\DIN~combout [2]) # ((\Mux73~0_combout  & \regG|Q [2])))) # (!\Mux67~1_combout  & (\Mux73~0_combout  & (\regG|Q [2])))

	.dataa(\Mux67~1_combout ),
	.datab(\Mux73~0_combout ),
	.datac(\regG|Q [2]),
	.datad(\DIN~combout [2]),
	.cin(gnd),
	.combout(\BusWires~16_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~16 .lut_mask = 16'hEAC0;
defparam \BusWires~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_1|Q[2] (
	.clk(\Clock~combout ),
	.datain(\BusWires~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [2]));

cycloneii_lcell_ff \reg_0|Q[2] (
	.clk(\Clock~combout ),
	.datain(\BusWires~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux58~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [2]));

cycloneii_lcell_comb \BusWires~17 (
// Equation(s):
// \BusWires~17_combout  = (\Mux50~4_combout  & ((\reg_0|Q [2]) # ((\Mux51~1_combout  & \reg_1|Q [2])))) # (!\Mux50~4_combout  & (\Mux51~1_combout  & (\reg_1|Q [2])))

	.dataa(\Mux50~4_combout ),
	.datab(\Mux51~1_combout ),
	.datac(\reg_1|Q [2]),
	.datad(\reg_0|Q [2]),
	.cin(gnd),
	.combout(\BusWires~17_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~17 .lut_mask = 16'hEAC0;
defparam \BusWires~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_5|Q[2] (
	.clk(\Clock~combout ),
	.datain(\BusWires~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux63~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [2]));

cycloneii_lcell_ff \reg_4|Q[2] (
	.clk(\Clock~combout ),
	.datain(\BusWires~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux62~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [2]));

cycloneii_lcell_comb \BusWires~18 (
// Equation(s):
// \BusWires~18_combout  = (\Mux54~1_combout  & ((\reg_4|Q [2]) # ((\Mux55~1_combout  & \reg_5|Q [2])))) # (!\Mux54~1_combout  & (\Mux55~1_combout  & (\reg_5|Q [2])))

	.dataa(\Mux54~1_combout ),
	.datab(\Mux55~1_combout ),
	.datac(\reg_5|Q [2]),
	.datad(\reg_4|Q [2]),
	.cin(gnd),
	.combout(\BusWires~18_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~18 .lut_mask = 16'hEAC0;
defparam \BusWires~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~19 (
// Equation(s):
// \BusWires~19_combout  = (\BusWires~15_combout ) # ((\BusWires~16_combout ) # ((\BusWires~17_combout ) # (\BusWires~18_combout )))

	.dataa(\BusWires~15_combout ),
	.datab(\BusWires~16_combout ),
	.datac(\BusWires~17_combout ),
	.datad(\BusWires~18_combout ),
	.cin(gnd),
	.combout(\BusWires~19_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~19 .lut_mask = 16'hFFFE;
defparam \BusWires~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[3] (
	.clk(\Clock~combout ),
	.datain(\BusWires~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux65~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [3]));

cycloneii_lcell_ff \reg_6|Q[3] (
	.clk(\Clock~combout ),
	.datain(\BusWires~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux64~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [3]));

cycloneii_lcell_comb \BusWires~21 (
// Equation(s):
// \BusWires~21_combout  = (\Mux56~3_combout  & ((\reg_6|Q [3]) # ((\Mux57~3_combout  & \reg_7|Q [3])))) # (!\Mux56~3_combout  & (\Mux57~3_combout  & (\reg_7|Q [3])))

	.dataa(\Mux56~3_combout ),
	.datab(\Mux57~3_combout ),
	.datac(\reg_7|Q [3]),
	.datad(\reg_6|Q [3]),
	.cin(gnd),
	.combout(\BusWires~21_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~21 .lut_mask = 16'hEAC0;
defparam \BusWires~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~22 (
// Equation(s):
// \BusWires~22_combout  = (\BusWires~20_combout ) # (\BusWires~21_combout )

	.dataa(\BusWires~20_combout ),
	.datab(\BusWires~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BusWires~22_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~22 .lut_mask = 16'hEEEE;
defparam \BusWires~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add0~6 (
// Equation(s):
// \alu2|Add0~6_combout  = (\regA|Q [3] & ((\BusWires~26_combout  & (\alu2|Add0~5  & VCC)) # (!\BusWires~26_combout  & (!\alu2|Add0~5 )))) # (!\regA|Q [3] & ((\BusWires~26_combout  & (!\alu2|Add0~5 )) # (!\BusWires~26_combout  & ((\alu2|Add0~5 ) # (GND)))))
// \alu2|Add0~7  = CARRY((\regA|Q [3] & (!\BusWires~26_combout  & !\alu2|Add0~5 )) # (!\regA|Q [3] & ((!\alu2|Add0~5 ) # (!\BusWires~26_combout ))))

	.dataa(\regA|Q [3]),
	.datab(\BusWires~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add0~5 ),
	.combout(\alu2|Add0~6_combout ),
	.cout(\alu2|Add0~7 ));
// synopsys translate_off
defparam \alu2|Add0~6 .lut_mask = 16'h9617;
defparam \alu2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add1~6 (
// Equation(s):
// \alu2|Add1~6_combout  = (\regA|Q [3] & ((\BusWires~26_combout  & (!\alu2|Add1~5 )) # (!\BusWires~26_combout  & (\alu2|Add1~5  & VCC)))) # (!\regA|Q [3] & ((\BusWires~26_combout  & ((\alu2|Add1~5 ) # (GND))) # (!\BusWires~26_combout  & (!\alu2|Add1~5 ))))
// \alu2|Add1~7  = CARRY((\regA|Q [3] & (\BusWires~26_combout  & !\alu2|Add1~5 )) # (!\regA|Q [3] & ((\BusWires~26_combout ) # (!\alu2|Add1~5 ))))

	.dataa(\regA|Q [3]),
	.datab(\BusWires~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add1~5 ),
	.combout(\alu2|Add1~6_combout ),
	.cout(\alu2|Add1~7 ));
// synopsys translate_off
defparam \alu2|Add1~6 .lut_mask = 16'h694D;
defparam \alu2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux12~4 (
// Equation(s):
// \alu2|Mux12~4_combout  = (\IRfunc|Q [6] & ((\Mux71~0_combout  & ((\alu2|Add1~6_combout ))) # (!\Mux71~0_combout  & (\alu2|Add0~6_combout )))) # (!\IRfunc|Q [6] & (((\alu2|Add0~6_combout ))))

	.dataa(\IRfunc|Q [6]),
	.datab(\Mux71~0_combout ),
	.datac(\alu2|Add0~6_combout ),
	.datad(\alu2|Add1~6_combout ),
	.cin(gnd),
	.combout(\alu2|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux12~4 .lut_mask = 16'hF870;
defparam \alu2|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regA|Q[3] (
	.clk(\Clock~combout ),
	.datain(\BusWires~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|Q [3]));

cycloneii_lcell_comb \alu2|Mux12~2 (
// Equation(s):
// \alu2|Mux12~2_combout  = (\regA|Q [3] & (\Mux69~0_combout  $ (((\BusWires~26_combout ) # (\Mux71~1_combout ))))) # (!\regA|Q [3] & ((\BusWires~26_combout  & ((\Mux69~0_combout ) # (\Mux71~1_combout ))) # (!\BusWires~26_combout  & (\Mux69~0_combout  & 
// \Mux71~1_combout ))))

	.dataa(\BusWires~26_combout ),
	.datab(\regA|Q [3]),
	.datac(\Mux69~0_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\alu2|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux12~2 .lut_mask = 16'h3E68;
defparam \alu2|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux12~3 (
// Equation(s):
// \alu2|Mux12~3_combout  = (\Mux70~0_combout  & (((\alu2|Mux12~2_combout )))) # (!\Mux70~0_combout  & (\alu2|Mux12~4_combout  & (\Mux69~0_combout )))

	.dataa(\Mux70~0_combout ),
	.datab(\alu2|Mux12~4_combout ),
	.datac(\Mux69~0_combout ),
	.datad(\alu2|Mux12~2_combout ),
	.cin(gnd),
	.combout(\alu2|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux12~3 .lut_mask = 16'hEA40;
defparam \alu2|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regG|Q[3] (
	.clk(\Clock~combout ),
	.datain(\alu2|Mux12~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|Q [3]));

cycloneii_io \DIN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[3]));
// synopsys translate_off
defparam \DIN[3]~I .input_async_reset = "none";
defparam \DIN[3]~I .input_power_up = "low";
defparam \DIN[3]~I .input_register_mode = "none";
defparam \DIN[3]~I .input_sync_reset = "none";
defparam \DIN[3]~I .oe_async_reset = "none";
defparam \DIN[3]~I .oe_power_up = "low";
defparam \DIN[3]~I .oe_register_mode = "none";
defparam \DIN[3]~I .oe_sync_reset = "none";
defparam \DIN[3]~I .operation_mode = "input";
defparam \DIN[3]~I .output_async_reset = "none";
defparam \DIN[3]~I .output_power_up = "low";
defparam \DIN[3]~I .output_register_mode = "none";
defparam \DIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~23 (
// Equation(s):
// \BusWires~23_combout  = (\Mux67~1_combout  & ((\DIN~combout [3]) # ((\Mux73~0_combout  & \regG|Q [3])))) # (!\Mux67~1_combout  & (\Mux73~0_combout  & (\regG|Q [3])))

	.dataa(\Mux67~1_combout ),
	.datab(\Mux73~0_combout ),
	.datac(\regG|Q [3]),
	.datad(\DIN~combout [3]),
	.cin(gnd),
	.combout(\BusWires~23_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~23 .lut_mask = 16'hEAC0;
defparam \BusWires~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_1|Q[3] (
	.clk(\Clock~combout ),
	.datain(\BusWires~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [3]));

cycloneii_lcell_ff \reg_0|Q[3] (
	.clk(\Clock~combout ),
	.datain(\BusWires~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux58~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [3]));

cycloneii_lcell_comb \BusWires~24 (
// Equation(s):
// \BusWires~24_combout  = (\Mux50~4_combout  & ((\reg_0|Q [3]) # ((\Mux51~1_combout  & \reg_1|Q [3])))) # (!\Mux50~4_combout  & (\Mux51~1_combout  & (\reg_1|Q [3])))

	.dataa(\Mux50~4_combout ),
	.datab(\Mux51~1_combout ),
	.datac(\reg_1|Q [3]),
	.datad(\reg_0|Q [3]),
	.cin(gnd),
	.combout(\BusWires~24_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~24 .lut_mask = 16'hEAC0;
defparam \BusWires~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_5|Q[3] (
	.clk(\Clock~combout ),
	.datain(\BusWires~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux63~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [3]));

cycloneii_lcell_ff \reg_4|Q[3] (
	.clk(\Clock~combout ),
	.datain(\BusWires~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux62~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [3]));

cycloneii_lcell_comb \BusWires~25 (
// Equation(s):
// \BusWires~25_combout  = (\Mux54~1_combout  & ((\reg_4|Q [3]) # ((\Mux55~1_combout  & \reg_5|Q [3])))) # (!\Mux54~1_combout  & (\Mux55~1_combout  & (\reg_5|Q [3])))

	.dataa(\Mux54~1_combout ),
	.datab(\Mux55~1_combout ),
	.datac(\reg_5|Q [3]),
	.datad(\reg_4|Q [3]),
	.cin(gnd),
	.combout(\BusWires~25_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~25 .lut_mask = 16'hEAC0;
defparam \BusWires~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~26 (
// Equation(s):
// \BusWires~26_combout  = (\BusWires~22_combout ) # ((\BusWires~23_combout ) # ((\BusWires~24_combout ) # (\BusWires~25_combout )))

	.dataa(\BusWires~22_combout ),
	.datab(\BusWires~23_combout ),
	.datac(\BusWires~24_combout ),
	.datad(\BusWires~25_combout ),
	.cin(gnd),
	.combout(\BusWires~26_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~26 .lut_mask = 16'hFFFE;
defparam \BusWires~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[4] (
	.clk(\Clock~combout ),
	.datain(\BusWires~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux65~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [4]));

cycloneii_lcell_ff \reg_6|Q[4] (
	.clk(\Clock~combout ),
	.datain(\BusWires~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux64~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [4]));

cycloneii_lcell_comb \BusWires~28 (
// Equation(s):
// \BusWires~28_combout  = (\Mux56~3_combout  & ((\reg_6|Q [4]) # ((\Mux57~3_combout  & \reg_7|Q [4])))) # (!\Mux56~3_combout  & (\Mux57~3_combout  & (\reg_7|Q [4])))

	.dataa(\Mux56~3_combout ),
	.datab(\Mux57~3_combout ),
	.datac(\reg_7|Q [4]),
	.datad(\reg_6|Q [4]),
	.cin(gnd),
	.combout(\BusWires~28_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~28 .lut_mask = 16'hEAC0;
defparam \BusWires~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~29 (
// Equation(s):
// \BusWires~29_combout  = (\BusWires~27_combout ) # (\BusWires~28_combout )

	.dataa(\BusWires~27_combout ),
	.datab(\BusWires~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BusWires~29_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~29 .lut_mask = 16'hEEEE;
defparam \BusWires~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add0~8 (
// Equation(s):
// \alu2|Add0~8_combout  = ((\regA|Q [4] $ (\BusWires~33_combout  $ (!\alu2|Add0~7 )))) # (GND)
// \alu2|Add0~9  = CARRY((\regA|Q [4] & ((\BusWires~33_combout ) # (!\alu2|Add0~7 ))) # (!\regA|Q [4] & (\BusWires~33_combout  & !\alu2|Add0~7 )))

	.dataa(\regA|Q [4]),
	.datab(\BusWires~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add0~7 ),
	.combout(\alu2|Add0~8_combout ),
	.cout(\alu2|Add0~9 ));
// synopsys translate_off
defparam \alu2|Add0~8 .lut_mask = 16'h698E;
defparam \alu2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add1~8 (
// Equation(s):
// \alu2|Add1~8_combout  = ((\regA|Q [4] $ (\BusWires~33_combout  $ (\alu2|Add1~7 )))) # (GND)
// \alu2|Add1~9  = CARRY((\regA|Q [4] & ((!\alu2|Add1~7 ) # (!\BusWires~33_combout ))) # (!\regA|Q [4] & (!\BusWires~33_combout  & !\alu2|Add1~7 )))

	.dataa(\regA|Q [4]),
	.datab(\BusWires~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add1~7 ),
	.combout(\alu2|Add1~8_combout ),
	.cout(\alu2|Add1~9 ));
// synopsys translate_off
defparam \alu2|Add1~8 .lut_mask = 16'h962B;
defparam \alu2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux11~4 (
// Equation(s):
// \alu2|Mux11~4_combout  = (\IRfunc|Q [6] & ((\Mux71~0_combout  & ((\alu2|Add1~8_combout ))) # (!\Mux71~0_combout  & (\alu2|Add0~8_combout )))) # (!\IRfunc|Q [6] & (((\alu2|Add0~8_combout ))))

	.dataa(\IRfunc|Q [6]),
	.datab(\Mux71~0_combout ),
	.datac(\alu2|Add0~8_combout ),
	.datad(\alu2|Add1~8_combout ),
	.cin(gnd),
	.combout(\alu2|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux11~4 .lut_mask = 16'hF870;
defparam \alu2|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regA|Q[4] (
	.clk(\Clock~combout ),
	.datain(\BusWires~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|Q [4]));

cycloneii_lcell_comb \alu2|Mux11~2 (
// Equation(s):
// \alu2|Mux11~2_combout  = (\regA|Q [4] & (\Mux69~0_combout  $ (((\BusWires~33_combout ) # (\Mux71~1_combout ))))) # (!\regA|Q [4] & ((\BusWires~33_combout  & ((\Mux69~0_combout ) # (\Mux71~1_combout ))) # (!\BusWires~33_combout  & (\Mux69~0_combout  & 
// \Mux71~1_combout ))))

	.dataa(\BusWires~33_combout ),
	.datab(\regA|Q [4]),
	.datac(\Mux69~0_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\alu2|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux11~2 .lut_mask = 16'h3E68;
defparam \alu2|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux11~3 (
// Equation(s):
// \alu2|Mux11~3_combout  = (\Mux70~0_combout  & (((\alu2|Mux11~2_combout )))) # (!\Mux70~0_combout  & (\alu2|Mux11~4_combout  & (\Mux69~0_combout )))

	.dataa(\Mux70~0_combout ),
	.datab(\alu2|Mux11~4_combout ),
	.datac(\Mux69~0_combout ),
	.datad(\alu2|Mux11~2_combout ),
	.cin(gnd),
	.combout(\alu2|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux11~3 .lut_mask = 16'hEA40;
defparam \alu2|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regG|Q[4] (
	.clk(\Clock~combout ),
	.datain(\alu2|Mux11~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|Q [4]));

cycloneii_io \DIN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[4]));
// synopsys translate_off
defparam \DIN[4]~I .input_async_reset = "none";
defparam \DIN[4]~I .input_power_up = "low";
defparam \DIN[4]~I .input_register_mode = "none";
defparam \DIN[4]~I .input_sync_reset = "none";
defparam \DIN[4]~I .oe_async_reset = "none";
defparam \DIN[4]~I .oe_power_up = "low";
defparam \DIN[4]~I .oe_register_mode = "none";
defparam \DIN[4]~I .oe_sync_reset = "none";
defparam \DIN[4]~I .operation_mode = "input";
defparam \DIN[4]~I .output_async_reset = "none";
defparam \DIN[4]~I .output_power_up = "low";
defparam \DIN[4]~I .output_register_mode = "none";
defparam \DIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~30 (
// Equation(s):
// \BusWires~30_combout  = (\Mux67~1_combout  & ((\DIN~combout [4]) # ((\Mux73~0_combout  & \regG|Q [4])))) # (!\Mux67~1_combout  & (\Mux73~0_combout  & (\regG|Q [4])))

	.dataa(\Mux67~1_combout ),
	.datab(\Mux73~0_combout ),
	.datac(\regG|Q [4]),
	.datad(\DIN~combout [4]),
	.cin(gnd),
	.combout(\BusWires~30_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~30 .lut_mask = 16'hEAC0;
defparam \BusWires~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_1|Q[4] (
	.clk(\Clock~combout ),
	.datain(\BusWires~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [4]));

cycloneii_lcell_ff \reg_0|Q[4] (
	.clk(\Clock~combout ),
	.datain(\BusWires~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux58~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [4]));

cycloneii_lcell_comb \BusWires~31 (
// Equation(s):
// \BusWires~31_combout  = (\Mux50~4_combout  & ((\reg_0|Q [4]) # ((\Mux51~1_combout  & \reg_1|Q [4])))) # (!\Mux50~4_combout  & (\Mux51~1_combout  & (\reg_1|Q [4])))

	.dataa(\Mux50~4_combout ),
	.datab(\Mux51~1_combout ),
	.datac(\reg_1|Q [4]),
	.datad(\reg_0|Q [4]),
	.cin(gnd),
	.combout(\BusWires~31_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~31 .lut_mask = 16'hEAC0;
defparam \BusWires~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_5|Q[4] (
	.clk(\Clock~combout ),
	.datain(\BusWires~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux63~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [4]));

cycloneii_lcell_ff \reg_4|Q[4] (
	.clk(\Clock~combout ),
	.datain(\BusWires~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux62~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [4]));

cycloneii_lcell_comb \BusWires~32 (
// Equation(s):
// \BusWires~32_combout  = (\Mux54~1_combout  & ((\reg_4|Q [4]) # ((\Mux55~1_combout  & \reg_5|Q [4])))) # (!\Mux54~1_combout  & (\Mux55~1_combout  & (\reg_5|Q [4])))

	.dataa(\Mux54~1_combout ),
	.datab(\Mux55~1_combout ),
	.datac(\reg_5|Q [4]),
	.datad(\reg_4|Q [4]),
	.cin(gnd),
	.combout(\BusWires~32_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~32 .lut_mask = 16'hEAC0;
defparam \BusWires~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~33 (
// Equation(s):
// \BusWires~33_combout  = (\BusWires~29_combout ) # ((\BusWires~30_combout ) # ((\BusWires~31_combout ) # (\BusWires~32_combout )))

	.dataa(\BusWires~29_combout ),
	.datab(\BusWires~30_combout ),
	.datac(\BusWires~31_combout ),
	.datad(\BusWires~32_combout ),
	.cin(gnd),
	.combout(\BusWires~33_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~33 .lut_mask = 16'hFFFE;
defparam \BusWires~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[5] (
	.clk(\Clock~combout ),
	.datain(\BusWires~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux65~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [5]));

cycloneii_lcell_ff \reg_6|Q[5] (
	.clk(\Clock~combout ),
	.datain(\BusWires~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux64~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [5]));

cycloneii_lcell_comb \BusWires~35 (
// Equation(s):
// \BusWires~35_combout  = (\Mux56~3_combout  & ((\reg_6|Q [5]) # ((\Mux57~3_combout  & \reg_7|Q [5])))) # (!\Mux56~3_combout  & (\Mux57~3_combout  & (\reg_7|Q [5])))

	.dataa(\Mux56~3_combout ),
	.datab(\Mux57~3_combout ),
	.datac(\reg_7|Q [5]),
	.datad(\reg_6|Q [5]),
	.cin(gnd),
	.combout(\BusWires~35_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~35 .lut_mask = 16'hEAC0;
defparam \BusWires~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~36 (
// Equation(s):
// \BusWires~36_combout  = (\BusWires~34_combout ) # (\BusWires~35_combout )

	.dataa(\BusWires~34_combout ),
	.datab(\BusWires~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BusWires~36_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~36 .lut_mask = 16'hEEEE;
defparam \BusWires~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add0~10 (
// Equation(s):
// \alu2|Add0~10_combout  = (\regA|Q [5] & ((\BusWires~40_combout  & (\alu2|Add0~9  & VCC)) # (!\BusWires~40_combout  & (!\alu2|Add0~9 )))) # (!\regA|Q [5] & ((\BusWires~40_combout  & (!\alu2|Add0~9 )) # (!\BusWires~40_combout  & ((\alu2|Add0~9 ) # (GND)))))
// \alu2|Add0~11  = CARRY((\regA|Q [5] & (!\BusWires~40_combout  & !\alu2|Add0~9 )) # (!\regA|Q [5] & ((!\alu2|Add0~9 ) # (!\BusWires~40_combout ))))

	.dataa(\regA|Q [5]),
	.datab(\BusWires~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add0~9 ),
	.combout(\alu2|Add0~10_combout ),
	.cout(\alu2|Add0~11 ));
// synopsys translate_off
defparam \alu2|Add0~10 .lut_mask = 16'h9617;
defparam \alu2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add1~10 (
// Equation(s):
// \alu2|Add1~10_combout  = (\regA|Q [5] & ((\BusWires~40_combout  & (!\alu2|Add1~9 )) # (!\BusWires~40_combout  & (\alu2|Add1~9  & VCC)))) # (!\regA|Q [5] & ((\BusWires~40_combout  & ((\alu2|Add1~9 ) # (GND))) # (!\BusWires~40_combout  & (!\alu2|Add1~9 ))))
// \alu2|Add1~11  = CARRY((\regA|Q [5] & (\BusWires~40_combout  & !\alu2|Add1~9 )) # (!\regA|Q [5] & ((\BusWires~40_combout ) # (!\alu2|Add1~9 ))))

	.dataa(\regA|Q [5]),
	.datab(\BusWires~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add1~9 ),
	.combout(\alu2|Add1~10_combout ),
	.cout(\alu2|Add1~11 ));
// synopsys translate_off
defparam \alu2|Add1~10 .lut_mask = 16'h694D;
defparam \alu2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux10~4 (
// Equation(s):
// \alu2|Mux10~4_combout  = (\IRfunc|Q [6] & ((\Mux71~0_combout  & ((\alu2|Add1~10_combout ))) # (!\Mux71~0_combout  & (\alu2|Add0~10_combout )))) # (!\IRfunc|Q [6] & (((\alu2|Add0~10_combout ))))

	.dataa(\IRfunc|Q [6]),
	.datab(\Mux71~0_combout ),
	.datac(\alu2|Add0~10_combout ),
	.datad(\alu2|Add1~10_combout ),
	.cin(gnd),
	.combout(\alu2|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux10~4 .lut_mask = 16'hF870;
defparam \alu2|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regA|Q[5] (
	.clk(\Clock~combout ),
	.datain(\BusWires~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|Q [5]));

cycloneii_lcell_comb \alu2|Mux10~2 (
// Equation(s):
// \alu2|Mux10~2_combout  = (\regA|Q [5] & (\Mux69~0_combout  $ (((\BusWires~40_combout ) # (\Mux71~1_combout ))))) # (!\regA|Q [5] & ((\BusWires~40_combout  & ((\Mux69~0_combout ) # (\Mux71~1_combout ))) # (!\BusWires~40_combout  & (\Mux69~0_combout  & 
// \Mux71~1_combout ))))

	.dataa(\BusWires~40_combout ),
	.datab(\regA|Q [5]),
	.datac(\Mux69~0_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\alu2|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux10~2 .lut_mask = 16'h3E68;
defparam \alu2|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux10~3 (
// Equation(s):
// \alu2|Mux10~3_combout  = (\Mux70~0_combout  & (((\alu2|Mux10~2_combout )))) # (!\Mux70~0_combout  & (\alu2|Mux10~4_combout  & (\Mux69~0_combout )))

	.dataa(\Mux70~0_combout ),
	.datab(\alu2|Mux10~4_combout ),
	.datac(\Mux69~0_combout ),
	.datad(\alu2|Mux10~2_combout ),
	.cin(gnd),
	.combout(\alu2|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux10~3 .lut_mask = 16'hEA40;
defparam \alu2|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regG|Q[5] (
	.clk(\Clock~combout ),
	.datain(\alu2|Mux10~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|Q [5]));

cycloneii_io \DIN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[5]));
// synopsys translate_off
defparam \DIN[5]~I .input_async_reset = "none";
defparam \DIN[5]~I .input_power_up = "low";
defparam \DIN[5]~I .input_register_mode = "none";
defparam \DIN[5]~I .input_sync_reset = "none";
defparam \DIN[5]~I .oe_async_reset = "none";
defparam \DIN[5]~I .oe_power_up = "low";
defparam \DIN[5]~I .oe_register_mode = "none";
defparam \DIN[5]~I .oe_sync_reset = "none";
defparam \DIN[5]~I .operation_mode = "input";
defparam \DIN[5]~I .output_async_reset = "none";
defparam \DIN[5]~I .output_power_up = "low";
defparam \DIN[5]~I .output_register_mode = "none";
defparam \DIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~37 (
// Equation(s):
// \BusWires~37_combout  = (\Mux67~1_combout  & ((\DIN~combout [5]) # ((\Mux73~0_combout  & \regG|Q [5])))) # (!\Mux67~1_combout  & (\Mux73~0_combout  & (\regG|Q [5])))

	.dataa(\Mux67~1_combout ),
	.datab(\Mux73~0_combout ),
	.datac(\regG|Q [5]),
	.datad(\DIN~combout [5]),
	.cin(gnd),
	.combout(\BusWires~37_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~37 .lut_mask = 16'hEAC0;
defparam \BusWires~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_1|Q[5] (
	.clk(\Clock~combout ),
	.datain(\BusWires~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [5]));

cycloneii_lcell_ff \reg_0|Q[5] (
	.clk(\Clock~combout ),
	.datain(\BusWires~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux58~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [5]));

cycloneii_lcell_comb \BusWires~38 (
// Equation(s):
// \BusWires~38_combout  = (\Mux50~4_combout  & ((\reg_0|Q [5]) # ((\Mux51~1_combout  & \reg_1|Q [5])))) # (!\Mux50~4_combout  & (\Mux51~1_combout  & (\reg_1|Q [5])))

	.dataa(\Mux50~4_combout ),
	.datab(\Mux51~1_combout ),
	.datac(\reg_1|Q [5]),
	.datad(\reg_0|Q [5]),
	.cin(gnd),
	.combout(\BusWires~38_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~38 .lut_mask = 16'hEAC0;
defparam \BusWires~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_5|Q[5] (
	.clk(\Clock~combout ),
	.datain(\BusWires~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux63~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [5]));

cycloneii_lcell_ff \reg_4|Q[5] (
	.clk(\Clock~combout ),
	.datain(\BusWires~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux62~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [5]));

cycloneii_lcell_comb \BusWires~39 (
// Equation(s):
// \BusWires~39_combout  = (\Mux54~1_combout  & ((\reg_4|Q [5]) # ((\Mux55~1_combout  & \reg_5|Q [5])))) # (!\Mux54~1_combout  & (\Mux55~1_combout  & (\reg_5|Q [5])))

	.dataa(\Mux54~1_combout ),
	.datab(\Mux55~1_combout ),
	.datac(\reg_5|Q [5]),
	.datad(\reg_4|Q [5]),
	.cin(gnd),
	.combout(\BusWires~39_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~39 .lut_mask = 16'hEAC0;
defparam \BusWires~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~40 (
// Equation(s):
// \BusWires~40_combout  = (\BusWires~36_combout ) # ((\BusWires~37_combout ) # ((\BusWires~38_combout ) # (\BusWires~39_combout )))

	.dataa(\BusWires~36_combout ),
	.datab(\BusWires~37_combout ),
	.datac(\BusWires~38_combout ),
	.datad(\BusWires~39_combout ),
	.cin(gnd),
	.combout(\BusWires~40_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~40 .lut_mask = 16'hFFFE;
defparam \BusWires~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[6] (
	.clk(\Clock~combout ),
	.datain(\BusWires~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux65~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [6]));

cycloneii_lcell_ff \reg_6|Q[6] (
	.clk(\Clock~combout ),
	.datain(\BusWires~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux64~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [6]));

cycloneii_lcell_comb \BusWires~42 (
// Equation(s):
// \BusWires~42_combout  = (\Mux56~3_combout  & ((\reg_6|Q [6]) # ((\Mux57~3_combout  & \reg_7|Q [6])))) # (!\Mux56~3_combout  & (\Mux57~3_combout  & (\reg_7|Q [6])))

	.dataa(\Mux56~3_combout ),
	.datab(\Mux57~3_combout ),
	.datac(\reg_7|Q [6]),
	.datad(\reg_6|Q [6]),
	.cin(gnd),
	.combout(\BusWires~42_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~42 .lut_mask = 16'hEAC0;
defparam \BusWires~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~43 (
// Equation(s):
// \BusWires~43_combout  = (\BusWires~41_combout ) # (\BusWires~42_combout )

	.dataa(\BusWires~41_combout ),
	.datab(\BusWires~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BusWires~43_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~43 .lut_mask = 16'hEEEE;
defparam \BusWires~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add0~12 (
// Equation(s):
// \alu2|Add0~12_combout  = ((\regA|Q [6] $ (\BusWires~47_combout  $ (!\alu2|Add0~11 )))) # (GND)
// \alu2|Add0~13  = CARRY((\regA|Q [6] & ((\BusWires~47_combout ) # (!\alu2|Add0~11 ))) # (!\regA|Q [6] & (\BusWires~47_combout  & !\alu2|Add0~11 )))

	.dataa(\regA|Q [6]),
	.datab(\BusWires~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add0~11 ),
	.combout(\alu2|Add0~12_combout ),
	.cout(\alu2|Add0~13 ));
// synopsys translate_off
defparam \alu2|Add0~12 .lut_mask = 16'h698E;
defparam \alu2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add1~12 (
// Equation(s):
// \alu2|Add1~12_combout  = ((\regA|Q [6] $ (\BusWires~47_combout  $ (\alu2|Add1~11 )))) # (GND)
// \alu2|Add1~13  = CARRY((\regA|Q [6] & ((!\alu2|Add1~11 ) # (!\BusWires~47_combout ))) # (!\regA|Q [6] & (!\BusWires~47_combout  & !\alu2|Add1~11 )))

	.dataa(\regA|Q [6]),
	.datab(\BusWires~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add1~11 ),
	.combout(\alu2|Add1~12_combout ),
	.cout(\alu2|Add1~13 ));
// synopsys translate_off
defparam \alu2|Add1~12 .lut_mask = 16'h962B;
defparam \alu2|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux9~4 (
// Equation(s):
// \alu2|Mux9~4_combout  = (\IRfunc|Q [6] & ((\Mux71~0_combout  & ((\alu2|Add1~12_combout ))) # (!\Mux71~0_combout  & (\alu2|Add0~12_combout )))) # (!\IRfunc|Q [6] & (((\alu2|Add0~12_combout ))))

	.dataa(\IRfunc|Q [6]),
	.datab(\Mux71~0_combout ),
	.datac(\alu2|Add0~12_combout ),
	.datad(\alu2|Add1~12_combout ),
	.cin(gnd),
	.combout(\alu2|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux9~4 .lut_mask = 16'hF870;
defparam \alu2|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regA|Q[6] (
	.clk(\Clock~combout ),
	.datain(\BusWires~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|Q [6]));

cycloneii_lcell_comb \alu2|Mux9~2 (
// Equation(s):
// \alu2|Mux9~2_combout  = (\regA|Q [6] & (\Mux69~0_combout  $ (((\BusWires~47_combout ) # (\Mux71~1_combout ))))) # (!\regA|Q [6] & ((\BusWires~47_combout  & ((\Mux69~0_combout ) # (\Mux71~1_combout ))) # (!\BusWires~47_combout  & (\Mux69~0_combout  & 
// \Mux71~1_combout ))))

	.dataa(\BusWires~47_combout ),
	.datab(\regA|Q [6]),
	.datac(\Mux69~0_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\alu2|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux9~2 .lut_mask = 16'h3E68;
defparam \alu2|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux9~3 (
// Equation(s):
// \alu2|Mux9~3_combout  = (\Mux70~0_combout  & (((\alu2|Mux9~2_combout )))) # (!\Mux70~0_combout  & (\alu2|Mux9~4_combout  & (\Mux69~0_combout )))

	.dataa(\Mux70~0_combout ),
	.datab(\alu2|Mux9~4_combout ),
	.datac(\Mux69~0_combout ),
	.datad(\alu2|Mux9~2_combout ),
	.cin(gnd),
	.combout(\alu2|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux9~3 .lut_mask = 16'hEA40;
defparam \alu2|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regG|Q[6] (
	.clk(\Clock~combout ),
	.datain(\alu2|Mux9~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|Q [6]));

cycloneii_io \DIN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[6]));
// synopsys translate_off
defparam \DIN[6]~I .input_async_reset = "none";
defparam \DIN[6]~I .input_power_up = "low";
defparam \DIN[6]~I .input_register_mode = "none";
defparam \DIN[6]~I .input_sync_reset = "none";
defparam \DIN[6]~I .oe_async_reset = "none";
defparam \DIN[6]~I .oe_power_up = "low";
defparam \DIN[6]~I .oe_register_mode = "none";
defparam \DIN[6]~I .oe_sync_reset = "none";
defparam \DIN[6]~I .operation_mode = "input";
defparam \DIN[6]~I .output_async_reset = "none";
defparam \DIN[6]~I .output_power_up = "low";
defparam \DIN[6]~I .output_register_mode = "none";
defparam \DIN[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~44 (
// Equation(s):
// \BusWires~44_combout  = (\Mux67~1_combout  & ((\DIN~combout [6]) # ((\Mux73~0_combout  & \regG|Q [6])))) # (!\Mux67~1_combout  & (\Mux73~0_combout  & (\regG|Q [6])))

	.dataa(\Mux67~1_combout ),
	.datab(\Mux73~0_combout ),
	.datac(\regG|Q [6]),
	.datad(\DIN~combout [6]),
	.cin(gnd),
	.combout(\BusWires~44_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~44 .lut_mask = 16'hEAC0;
defparam \BusWires~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_1|Q[6] (
	.clk(\Clock~combout ),
	.datain(\BusWires~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [6]));

cycloneii_lcell_ff \reg_0|Q[6] (
	.clk(\Clock~combout ),
	.datain(\BusWires~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux58~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [6]));

cycloneii_lcell_comb \BusWires~45 (
// Equation(s):
// \BusWires~45_combout  = (\Mux50~4_combout  & ((\reg_0|Q [6]) # ((\Mux51~1_combout  & \reg_1|Q [6])))) # (!\Mux50~4_combout  & (\Mux51~1_combout  & (\reg_1|Q [6])))

	.dataa(\Mux50~4_combout ),
	.datab(\Mux51~1_combout ),
	.datac(\reg_1|Q [6]),
	.datad(\reg_0|Q [6]),
	.cin(gnd),
	.combout(\BusWires~45_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~45 .lut_mask = 16'hEAC0;
defparam \BusWires~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_5|Q[6] (
	.clk(\Clock~combout ),
	.datain(\BusWires~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux63~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [6]));

cycloneii_lcell_ff \reg_4|Q[6] (
	.clk(\Clock~combout ),
	.datain(\BusWires~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux62~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [6]));

cycloneii_lcell_comb \BusWires~46 (
// Equation(s):
// \BusWires~46_combout  = (\Mux54~1_combout  & ((\reg_4|Q [6]) # ((\Mux55~1_combout  & \reg_5|Q [6])))) # (!\Mux54~1_combout  & (\Mux55~1_combout  & (\reg_5|Q [6])))

	.dataa(\Mux54~1_combout ),
	.datab(\Mux55~1_combout ),
	.datac(\reg_5|Q [6]),
	.datad(\reg_4|Q [6]),
	.cin(gnd),
	.combout(\BusWires~46_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~46 .lut_mask = 16'hEAC0;
defparam \BusWires~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~47 (
// Equation(s):
// \BusWires~47_combout  = (\BusWires~43_combout ) # ((\BusWires~44_combout ) # ((\BusWires~45_combout ) # (\BusWires~46_combout )))

	.dataa(\BusWires~43_combout ),
	.datab(\BusWires~44_combout ),
	.datac(\BusWires~45_combout ),
	.datad(\BusWires~46_combout ),
	.cin(gnd),
	.combout(\BusWires~47_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~47 .lut_mask = 16'hFFFE;
defparam \BusWires~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[7] (
	.clk(\Clock~combout ),
	.datain(\BusWires~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux65~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [7]));

cycloneii_lcell_ff \reg_6|Q[7] (
	.clk(\Clock~combout ),
	.datain(\BusWires~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux64~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [7]));

cycloneii_lcell_comb \BusWires~49 (
// Equation(s):
// \BusWires~49_combout  = (\Mux56~3_combout  & ((\reg_6|Q [7]) # ((\Mux57~3_combout  & \reg_7|Q [7])))) # (!\Mux56~3_combout  & (\Mux57~3_combout  & (\reg_7|Q [7])))

	.dataa(\Mux56~3_combout ),
	.datab(\Mux57~3_combout ),
	.datac(\reg_7|Q [7]),
	.datad(\reg_6|Q [7]),
	.cin(gnd),
	.combout(\BusWires~49_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~49 .lut_mask = 16'hEAC0;
defparam \BusWires~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~50 (
// Equation(s):
// \BusWires~50_combout  = (\BusWires~48_combout ) # (\BusWires~49_combout )

	.dataa(\BusWires~48_combout ),
	.datab(\BusWires~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BusWires~50_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~50 .lut_mask = 16'hEEEE;
defparam \BusWires~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add0~14 (
// Equation(s):
// \alu2|Add0~14_combout  = (\regA|Q [7] & ((\BusWires~54_combout  & (\alu2|Add0~13  & VCC)) # (!\BusWires~54_combout  & (!\alu2|Add0~13 )))) # (!\regA|Q [7] & ((\BusWires~54_combout  & (!\alu2|Add0~13 )) # (!\BusWires~54_combout  & ((\alu2|Add0~13 ) # 
// (GND)))))
// \alu2|Add0~15  = CARRY((\regA|Q [7] & (!\BusWires~54_combout  & !\alu2|Add0~13 )) # (!\regA|Q [7] & ((!\alu2|Add0~13 ) # (!\BusWires~54_combout ))))

	.dataa(\regA|Q [7]),
	.datab(\BusWires~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add0~13 ),
	.combout(\alu2|Add0~14_combout ),
	.cout(\alu2|Add0~15 ));
// synopsys translate_off
defparam \alu2|Add0~14 .lut_mask = 16'h9617;
defparam \alu2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add1~14 (
// Equation(s):
// \alu2|Add1~14_combout  = (\regA|Q [7] & ((\BusWires~54_combout  & (!\alu2|Add1~13 )) # (!\BusWires~54_combout  & (\alu2|Add1~13  & VCC)))) # (!\regA|Q [7] & ((\BusWires~54_combout  & ((\alu2|Add1~13 ) # (GND))) # (!\BusWires~54_combout  & (!\alu2|Add1~13 
// ))))
// \alu2|Add1~15  = CARRY((\regA|Q [7] & (\BusWires~54_combout  & !\alu2|Add1~13 )) # (!\regA|Q [7] & ((\BusWires~54_combout ) # (!\alu2|Add1~13 ))))

	.dataa(\regA|Q [7]),
	.datab(\BusWires~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add1~13 ),
	.combout(\alu2|Add1~14_combout ),
	.cout(\alu2|Add1~15 ));
// synopsys translate_off
defparam \alu2|Add1~14 .lut_mask = 16'h694D;
defparam \alu2|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux8~4 (
// Equation(s):
// \alu2|Mux8~4_combout  = (\IRfunc|Q [6] & ((\Mux71~0_combout  & ((\alu2|Add1~14_combout ))) # (!\Mux71~0_combout  & (\alu2|Add0~14_combout )))) # (!\IRfunc|Q [6] & (((\alu2|Add0~14_combout ))))

	.dataa(\IRfunc|Q [6]),
	.datab(\Mux71~0_combout ),
	.datac(\alu2|Add0~14_combout ),
	.datad(\alu2|Add1~14_combout ),
	.cin(gnd),
	.combout(\alu2|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux8~4 .lut_mask = 16'hF870;
defparam \alu2|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regA|Q[7] (
	.clk(\Clock~combout ),
	.datain(\BusWires~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|Q [7]));

cycloneii_lcell_comb \alu2|Mux8~2 (
// Equation(s):
// \alu2|Mux8~2_combout  = (\regA|Q [7] & (\Mux69~0_combout  $ (((\BusWires~54_combout ) # (\Mux71~1_combout ))))) # (!\regA|Q [7] & ((\BusWires~54_combout  & ((\Mux69~0_combout ) # (\Mux71~1_combout ))) # (!\BusWires~54_combout  & (\Mux69~0_combout  & 
// \Mux71~1_combout ))))

	.dataa(\BusWires~54_combout ),
	.datab(\regA|Q [7]),
	.datac(\Mux69~0_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\alu2|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux8~2 .lut_mask = 16'h3E68;
defparam \alu2|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux8~3 (
// Equation(s):
// \alu2|Mux8~3_combout  = (\Mux70~0_combout  & (((\alu2|Mux8~2_combout )))) # (!\Mux70~0_combout  & (\alu2|Mux8~4_combout  & (\Mux69~0_combout )))

	.dataa(\Mux70~0_combout ),
	.datab(\alu2|Mux8~4_combout ),
	.datac(\Mux69~0_combout ),
	.datad(\alu2|Mux8~2_combout ),
	.cin(gnd),
	.combout(\alu2|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux8~3 .lut_mask = 16'hEA40;
defparam \alu2|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regG|Q[7] (
	.clk(\Clock~combout ),
	.datain(\alu2|Mux8~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|Q [7]));

cycloneii_lcell_comb \BusWires~51 (
// Equation(s):
// \BusWires~51_combout  = (\Mux67~1_combout  & ((\DIN~combout [7]) # ((\Mux73~0_combout  & \regG|Q [7])))) # (!\Mux67~1_combout  & (\Mux73~0_combout  & (\regG|Q [7])))

	.dataa(\Mux67~1_combout ),
	.datab(\Mux73~0_combout ),
	.datac(\regG|Q [7]),
	.datad(\DIN~combout [7]),
	.cin(gnd),
	.combout(\BusWires~51_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~51 .lut_mask = 16'hEAC0;
defparam \BusWires~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_1|Q[7] (
	.clk(\Clock~combout ),
	.datain(\BusWires~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [7]));

cycloneii_lcell_ff \reg_0|Q[7] (
	.clk(\Clock~combout ),
	.datain(\BusWires~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux58~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [7]));

cycloneii_lcell_comb \BusWires~52 (
// Equation(s):
// \BusWires~52_combout  = (\Mux50~4_combout  & ((\reg_0|Q [7]) # ((\Mux51~1_combout  & \reg_1|Q [7])))) # (!\Mux50~4_combout  & (\Mux51~1_combout  & (\reg_1|Q [7])))

	.dataa(\Mux50~4_combout ),
	.datab(\Mux51~1_combout ),
	.datac(\reg_1|Q [7]),
	.datad(\reg_0|Q [7]),
	.cin(gnd),
	.combout(\BusWires~52_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~52 .lut_mask = 16'hEAC0;
defparam \BusWires~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_5|Q[7] (
	.clk(\Clock~combout ),
	.datain(\BusWires~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux63~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [7]));

cycloneii_lcell_ff \reg_4|Q[7] (
	.clk(\Clock~combout ),
	.datain(\BusWires~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux62~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [7]));

cycloneii_lcell_comb \BusWires~53 (
// Equation(s):
// \BusWires~53_combout  = (\Mux54~1_combout  & ((\reg_4|Q [7]) # ((\Mux55~1_combout  & \reg_5|Q [7])))) # (!\Mux54~1_combout  & (\Mux55~1_combout  & (\reg_5|Q [7])))

	.dataa(\Mux54~1_combout ),
	.datab(\Mux55~1_combout ),
	.datac(\reg_5|Q [7]),
	.datad(\reg_4|Q [7]),
	.cin(gnd),
	.combout(\BusWires~53_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~53 .lut_mask = 16'hEAC0;
defparam \BusWires~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~54 (
// Equation(s):
// \BusWires~54_combout  = (\BusWires~50_combout ) # ((\BusWires~51_combout ) # ((\BusWires~52_combout ) # (\BusWires~53_combout )))

	.dataa(\BusWires~50_combout ),
	.datab(\BusWires~51_combout ),
	.datac(\BusWires~52_combout ),
	.datad(\BusWires~53_combout ),
	.cin(gnd),
	.combout(\BusWires~54_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~54 .lut_mask = 16'hFFFE;
defparam \BusWires~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[8] (
	.clk(\Clock~combout ),
	.datain(\BusWires~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux65~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [8]));

cycloneii_lcell_ff \reg_6|Q[8] (
	.clk(\Clock~combout ),
	.datain(\BusWires~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux64~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [8]));

cycloneii_lcell_comb \BusWires~56 (
// Equation(s):
// \BusWires~56_combout  = (\Mux56~3_combout  & ((\reg_6|Q [8]) # ((\Mux57~3_combout  & \reg_7|Q [8])))) # (!\Mux56~3_combout  & (\Mux57~3_combout  & (\reg_7|Q [8])))

	.dataa(\Mux56~3_combout ),
	.datab(\Mux57~3_combout ),
	.datac(\reg_7|Q [8]),
	.datad(\reg_6|Q [8]),
	.cin(gnd),
	.combout(\BusWires~56_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~56 .lut_mask = 16'hEAC0;
defparam \BusWires~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~57 (
// Equation(s):
// \BusWires~57_combout  = (\BusWires~55_combout ) # (\BusWires~56_combout )

	.dataa(\BusWires~55_combout ),
	.datab(\BusWires~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BusWires~57_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~57 .lut_mask = 16'hEEEE;
defparam \BusWires~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add0~16 (
// Equation(s):
// \alu2|Add0~16_combout  = ((\regA|Q [8] $ (\BusWires~61_combout  $ (!\alu2|Add0~15 )))) # (GND)
// \alu2|Add0~17  = CARRY((\regA|Q [8] & ((\BusWires~61_combout ) # (!\alu2|Add0~15 ))) # (!\regA|Q [8] & (\BusWires~61_combout  & !\alu2|Add0~15 )))

	.dataa(\regA|Q [8]),
	.datab(\BusWires~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add0~15 ),
	.combout(\alu2|Add0~16_combout ),
	.cout(\alu2|Add0~17 ));
// synopsys translate_off
defparam \alu2|Add0~16 .lut_mask = 16'h698E;
defparam \alu2|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add1~16 (
// Equation(s):
// \alu2|Add1~16_combout  = ((\regA|Q [8] $ (\BusWires~61_combout  $ (\alu2|Add1~15 )))) # (GND)
// \alu2|Add1~17  = CARRY((\regA|Q [8] & ((!\alu2|Add1~15 ) # (!\BusWires~61_combout ))) # (!\regA|Q [8] & (!\BusWires~61_combout  & !\alu2|Add1~15 )))

	.dataa(\regA|Q [8]),
	.datab(\BusWires~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add1~15 ),
	.combout(\alu2|Add1~16_combout ),
	.cout(\alu2|Add1~17 ));
// synopsys translate_off
defparam \alu2|Add1~16 .lut_mask = 16'h962B;
defparam \alu2|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux7~4 (
// Equation(s):
// \alu2|Mux7~4_combout  = (\IRfunc|Q [6] & ((\Mux71~0_combout  & ((\alu2|Add1~16_combout ))) # (!\Mux71~0_combout  & (\alu2|Add0~16_combout )))) # (!\IRfunc|Q [6] & (((\alu2|Add0~16_combout ))))

	.dataa(\IRfunc|Q [6]),
	.datab(\Mux71~0_combout ),
	.datac(\alu2|Add0~16_combout ),
	.datad(\alu2|Add1~16_combout ),
	.cin(gnd),
	.combout(\alu2|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux7~4 .lut_mask = 16'hF870;
defparam \alu2|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regA|Q[8] (
	.clk(\Clock~combout ),
	.datain(\BusWires~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|Q [8]));

cycloneii_lcell_comb \alu2|Mux7~2 (
// Equation(s):
// \alu2|Mux7~2_combout  = (\regA|Q [8] & (\Mux69~0_combout  $ (((\BusWires~61_combout ) # (\Mux71~1_combout ))))) # (!\regA|Q [8] & ((\BusWires~61_combout  & ((\Mux69~0_combout ) # (\Mux71~1_combout ))) # (!\BusWires~61_combout  & (\Mux69~0_combout  & 
// \Mux71~1_combout ))))

	.dataa(\BusWires~61_combout ),
	.datab(\regA|Q [8]),
	.datac(\Mux69~0_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\alu2|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux7~2 .lut_mask = 16'h3E68;
defparam \alu2|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux7~3 (
// Equation(s):
// \alu2|Mux7~3_combout  = (\Mux70~0_combout  & (((\alu2|Mux7~2_combout )))) # (!\Mux70~0_combout  & (\alu2|Mux7~4_combout  & (\Mux69~0_combout )))

	.dataa(\Mux70~0_combout ),
	.datab(\alu2|Mux7~4_combout ),
	.datac(\Mux69~0_combout ),
	.datad(\alu2|Mux7~2_combout ),
	.cin(gnd),
	.combout(\alu2|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux7~3 .lut_mask = 16'hEA40;
defparam \alu2|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regG|Q[8] (
	.clk(\Clock~combout ),
	.datain(\alu2|Mux7~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|Q [8]));

cycloneii_lcell_comb \BusWires~58 (
// Equation(s):
// \BusWires~58_combout  = (\Mux67~1_combout  & ((\DIN~combout [8]) # ((\Mux73~0_combout  & \regG|Q [8])))) # (!\Mux67~1_combout  & (\Mux73~0_combout  & (\regG|Q [8])))

	.dataa(\Mux67~1_combout ),
	.datab(\Mux73~0_combout ),
	.datac(\regG|Q [8]),
	.datad(\DIN~combout [8]),
	.cin(gnd),
	.combout(\BusWires~58_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~58 .lut_mask = 16'hEAC0;
defparam \BusWires~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_1|Q[8] (
	.clk(\Clock~combout ),
	.datain(\BusWires~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [8]));

cycloneii_lcell_ff \reg_0|Q[8] (
	.clk(\Clock~combout ),
	.datain(\BusWires~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux58~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [8]));

cycloneii_lcell_comb \BusWires~59 (
// Equation(s):
// \BusWires~59_combout  = (\Mux50~4_combout  & ((\reg_0|Q [8]) # ((\Mux51~1_combout  & \reg_1|Q [8])))) # (!\Mux50~4_combout  & (\Mux51~1_combout  & (\reg_1|Q [8])))

	.dataa(\Mux50~4_combout ),
	.datab(\Mux51~1_combout ),
	.datac(\reg_1|Q [8]),
	.datad(\reg_0|Q [8]),
	.cin(gnd),
	.combout(\BusWires~59_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~59 .lut_mask = 16'hEAC0;
defparam \BusWires~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_5|Q[8] (
	.clk(\Clock~combout ),
	.datain(\BusWires~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux63~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [8]));

cycloneii_lcell_ff \reg_4|Q[8] (
	.clk(\Clock~combout ),
	.datain(\BusWires~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux62~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [8]));

cycloneii_lcell_comb \BusWires~60 (
// Equation(s):
// \BusWires~60_combout  = (\Mux54~1_combout  & ((\reg_4|Q [8]) # ((\Mux55~1_combout  & \reg_5|Q [8])))) # (!\Mux54~1_combout  & (\Mux55~1_combout  & (\reg_5|Q [8])))

	.dataa(\Mux54~1_combout ),
	.datab(\Mux55~1_combout ),
	.datac(\reg_5|Q [8]),
	.datad(\reg_4|Q [8]),
	.cin(gnd),
	.combout(\BusWires~60_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~60 .lut_mask = 16'hEAC0;
defparam \BusWires~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~61 (
// Equation(s):
// \BusWires~61_combout  = (\BusWires~57_combout ) # ((\BusWires~58_combout ) # ((\BusWires~59_combout ) # (\BusWires~60_combout )))

	.dataa(\BusWires~57_combout ),
	.datab(\BusWires~58_combout ),
	.datac(\BusWires~59_combout ),
	.datad(\BusWires~60_combout ),
	.cin(gnd),
	.combout(\BusWires~61_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~61 .lut_mask = 16'hFFFE;
defparam \BusWires~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[9] (
	.clk(\Clock~combout ),
	.datain(\BusWires~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux65~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [9]));

cycloneii_lcell_ff \reg_6|Q[9] (
	.clk(\Clock~combout ),
	.datain(\BusWires~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux64~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [9]));

cycloneii_lcell_comb \BusWires~63 (
// Equation(s):
// \BusWires~63_combout  = (\Mux56~3_combout  & ((\reg_6|Q [9]) # ((\Mux57~3_combout  & \reg_7|Q [9])))) # (!\Mux56~3_combout  & (\Mux57~3_combout  & (\reg_7|Q [9])))

	.dataa(\Mux56~3_combout ),
	.datab(\Mux57~3_combout ),
	.datac(\reg_7|Q [9]),
	.datad(\reg_6|Q [9]),
	.cin(gnd),
	.combout(\BusWires~63_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~63 .lut_mask = 16'hEAC0;
defparam \BusWires~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~64 (
// Equation(s):
// \BusWires~64_combout  = (\BusWires~62_combout ) # (\BusWires~63_combout )

	.dataa(\BusWires~62_combout ),
	.datab(\BusWires~63_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BusWires~64_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~64 .lut_mask = 16'hEEEE;
defparam \BusWires~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add0~18 (
// Equation(s):
// \alu2|Add0~18_combout  = (\regA|Q [9] & ((\BusWires~68_combout  & (\alu2|Add0~17  & VCC)) # (!\BusWires~68_combout  & (!\alu2|Add0~17 )))) # (!\regA|Q [9] & ((\BusWires~68_combout  & (!\alu2|Add0~17 )) # (!\BusWires~68_combout  & ((\alu2|Add0~17 ) # 
// (GND)))))
// \alu2|Add0~19  = CARRY((\regA|Q [9] & (!\BusWires~68_combout  & !\alu2|Add0~17 )) # (!\regA|Q [9] & ((!\alu2|Add0~17 ) # (!\BusWires~68_combout ))))

	.dataa(\regA|Q [9]),
	.datab(\BusWires~68_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add0~17 ),
	.combout(\alu2|Add0~18_combout ),
	.cout(\alu2|Add0~19 ));
// synopsys translate_off
defparam \alu2|Add0~18 .lut_mask = 16'h9617;
defparam \alu2|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add1~18 (
// Equation(s):
// \alu2|Add1~18_combout  = (\regA|Q [9] & ((\BusWires~68_combout  & (!\alu2|Add1~17 )) # (!\BusWires~68_combout  & (\alu2|Add1~17  & VCC)))) # (!\regA|Q [9] & ((\BusWires~68_combout  & ((\alu2|Add1~17 ) # (GND))) # (!\BusWires~68_combout  & (!\alu2|Add1~17 
// ))))
// \alu2|Add1~19  = CARRY((\regA|Q [9] & (\BusWires~68_combout  & !\alu2|Add1~17 )) # (!\regA|Q [9] & ((\BusWires~68_combout ) # (!\alu2|Add1~17 ))))

	.dataa(\regA|Q [9]),
	.datab(\BusWires~68_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add1~17 ),
	.combout(\alu2|Add1~18_combout ),
	.cout(\alu2|Add1~19 ));
// synopsys translate_off
defparam \alu2|Add1~18 .lut_mask = 16'h694D;
defparam \alu2|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux6~4 (
// Equation(s):
// \alu2|Mux6~4_combout  = (\IRfunc|Q [6] & ((\Mux71~0_combout  & ((\alu2|Add1~18_combout ))) # (!\Mux71~0_combout  & (\alu2|Add0~18_combout )))) # (!\IRfunc|Q [6] & (((\alu2|Add0~18_combout ))))

	.dataa(\IRfunc|Q [6]),
	.datab(\Mux71~0_combout ),
	.datac(\alu2|Add0~18_combout ),
	.datad(\alu2|Add1~18_combout ),
	.cin(gnd),
	.combout(\alu2|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux6~4 .lut_mask = 16'hF870;
defparam \alu2|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regA|Q[9] (
	.clk(\Clock~combout ),
	.datain(\BusWires~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|Q [9]));

cycloneii_lcell_comb \alu2|Mux6~2 (
// Equation(s):
// \alu2|Mux6~2_combout  = (\regA|Q [9] & (\Mux69~0_combout  $ (((\BusWires~68_combout ) # (\Mux71~1_combout ))))) # (!\regA|Q [9] & ((\BusWires~68_combout  & ((\Mux69~0_combout ) # (\Mux71~1_combout ))) # (!\BusWires~68_combout  & (\Mux69~0_combout  & 
// \Mux71~1_combout ))))

	.dataa(\BusWires~68_combout ),
	.datab(\regA|Q [9]),
	.datac(\Mux69~0_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\alu2|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux6~2 .lut_mask = 16'h3E68;
defparam \alu2|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux6~3 (
// Equation(s):
// \alu2|Mux6~3_combout  = (\Mux70~0_combout  & (((\alu2|Mux6~2_combout )))) # (!\Mux70~0_combout  & (\alu2|Mux6~4_combout  & (\Mux69~0_combout )))

	.dataa(\Mux70~0_combout ),
	.datab(\alu2|Mux6~4_combout ),
	.datac(\Mux69~0_combout ),
	.datad(\alu2|Mux6~2_combout ),
	.cin(gnd),
	.combout(\alu2|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux6~3 .lut_mask = 16'hEA40;
defparam \alu2|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regG|Q[9] (
	.clk(\Clock~combout ),
	.datain(\alu2|Mux6~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|Q [9]));

cycloneii_lcell_comb \BusWires~65 (
// Equation(s):
// \BusWires~65_combout  = (\Mux67~1_combout  & ((\DIN~combout [9]) # ((\Mux73~0_combout  & \regG|Q [9])))) # (!\Mux67~1_combout  & (\Mux73~0_combout  & (\regG|Q [9])))

	.dataa(\Mux67~1_combout ),
	.datab(\Mux73~0_combout ),
	.datac(\regG|Q [9]),
	.datad(\DIN~combout [9]),
	.cin(gnd),
	.combout(\BusWires~65_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~65 .lut_mask = 16'hEAC0;
defparam \BusWires~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_1|Q[9] (
	.clk(\Clock~combout ),
	.datain(\BusWires~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [9]));

cycloneii_lcell_ff \reg_0|Q[9] (
	.clk(\Clock~combout ),
	.datain(\BusWires~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux58~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [9]));

cycloneii_lcell_comb \BusWires~66 (
// Equation(s):
// \BusWires~66_combout  = (\Mux50~4_combout  & ((\reg_0|Q [9]) # ((\Mux51~1_combout  & \reg_1|Q [9])))) # (!\Mux50~4_combout  & (\Mux51~1_combout  & (\reg_1|Q [9])))

	.dataa(\Mux50~4_combout ),
	.datab(\Mux51~1_combout ),
	.datac(\reg_1|Q [9]),
	.datad(\reg_0|Q [9]),
	.cin(gnd),
	.combout(\BusWires~66_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~66 .lut_mask = 16'hEAC0;
defparam \BusWires~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_5|Q[9] (
	.clk(\Clock~combout ),
	.datain(\BusWires~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux63~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [9]));

cycloneii_lcell_ff \reg_4|Q[9] (
	.clk(\Clock~combout ),
	.datain(\BusWires~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux62~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [9]));

cycloneii_lcell_comb \BusWires~67 (
// Equation(s):
// \BusWires~67_combout  = (\Mux54~1_combout  & ((\reg_4|Q [9]) # ((\Mux55~1_combout  & \reg_5|Q [9])))) # (!\Mux54~1_combout  & (\Mux55~1_combout  & (\reg_5|Q [9])))

	.dataa(\Mux54~1_combout ),
	.datab(\Mux55~1_combout ),
	.datac(\reg_5|Q [9]),
	.datad(\reg_4|Q [9]),
	.cin(gnd),
	.combout(\BusWires~67_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~67 .lut_mask = 16'hEAC0;
defparam \BusWires~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~68 (
// Equation(s):
// \BusWires~68_combout  = (\BusWires~64_combout ) # ((\BusWires~65_combout ) # ((\BusWires~66_combout ) # (\BusWires~67_combout )))

	.dataa(\BusWires~64_combout ),
	.datab(\BusWires~65_combout ),
	.datac(\BusWires~66_combout ),
	.datad(\BusWires~67_combout ),
	.cin(gnd),
	.combout(\BusWires~68_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~68 .lut_mask = 16'hFFFE;
defparam \BusWires~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[10] (
	.clk(\Clock~combout ),
	.datain(\BusWires~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux65~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [10]));

cycloneii_lcell_ff \reg_6|Q[10] (
	.clk(\Clock~combout ),
	.datain(\BusWires~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux64~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [10]));

cycloneii_lcell_comb \BusWires~70 (
// Equation(s):
// \BusWires~70_combout  = (\Mux56~3_combout  & ((\reg_6|Q [10]) # ((\Mux57~3_combout  & \reg_7|Q [10])))) # (!\Mux56~3_combout  & (\Mux57~3_combout  & (\reg_7|Q [10])))

	.dataa(\Mux56~3_combout ),
	.datab(\Mux57~3_combout ),
	.datac(\reg_7|Q [10]),
	.datad(\reg_6|Q [10]),
	.cin(gnd),
	.combout(\BusWires~70_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~70 .lut_mask = 16'hEAC0;
defparam \BusWires~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~71 (
// Equation(s):
// \BusWires~71_combout  = (\BusWires~69_combout ) # (\BusWires~70_combout )

	.dataa(\BusWires~69_combout ),
	.datab(\BusWires~70_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BusWires~71_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~71 .lut_mask = 16'hEEEE;
defparam \BusWires~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add0~20 (
// Equation(s):
// \alu2|Add0~20_combout  = ((\regA|Q [10] $ (\BusWires~75_combout  $ (!\alu2|Add0~19 )))) # (GND)
// \alu2|Add0~21  = CARRY((\regA|Q [10] & ((\BusWires~75_combout ) # (!\alu2|Add0~19 ))) # (!\regA|Q [10] & (\BusWires~75_combout  & !\alu2|Add0~19 )))

	.dataa(\regA|Q [10]),
	.datab(\BusWires~75_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add0~19 ),
	.combout(\alu2|Add0~20_combout ),
	.cout(\alu2|Add0~21 ));
// synopsys translate_off
defparam \alu2|Add0~20 .lut_mask = 16'h698E;
defparam \alu2|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add1~20 (
// Equation(s):
// \alu2|Add1~20_combout  = ((\regA|Q [10] $ (\BusWires~75_combout  $ (\alu2|Add1~19 )))) # (GND)
// \alu2|Add1~21  = CARRY((\regA|Q [10] & ((!\alu2|Add1~19 ) # (!\BusWires~75_combout ))) # (!\regA|Q [10] & (!\BusWires~75_combout  & !\alu2|Add1~19 )))

	.dataa(\regA|Q [10]),
	.datab(\BusWires~75_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add1~19 ),
	.combout(\alu2|Add1~20_combout ),
	.cout(\alu2|Add1~21 ));
// synopsys translate_off
defparam \alu2|Add1~20 .lut_mask = 16'h962B;
defparam \alu2|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux5~4 (
// Equation(s):
// \alu2|Mux5~4_combout  = (\IRfunc|Q [6] & ((\Mux71~0_combout  & ((\alu2|Add1~20_combout ))) # (!\Mux71~0_combout  & (\alu2|Add0~20_combout )))) # (!\IRfunc|Q [6] & (((\alu2|Add0~20_combout ))))

	.dataa(\IRfunc|Q [6]),
	.datab(\Mux71~0_combout ),
	.datac(\alu2|Add0~20_combout ),
	.datad(\alu2|Add1~20_combout ),
	.cin(gnd),
	.combout(\alu2|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux5~4 .lut_mask = 16'hF870;
defparam \alu2|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regA|Q[10] (
	.clk(\Clock~combout ),
	.datain(\BusWires~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|Q [10]));

cycloneii_lcell_comb \alu2|Mux5~2 (
// Equation(s):
// \alu2|Mux5~2_combout  = (\regA|Q [10] & (\Mux69~0_combout  $ (((\BusWires~75_combout ) # (\Mux71~1_combout ))))) # (!\regA|Q [10] & ((\BusWires~75_combout  & ((\Mux69~0_combout ) # (\Mux71~1_combout ))) # (!\BusWires~75_combout  & (\Mux69~0_combout  & 
// \Mux71~1_combout ))))

	.dataa(\BusWires~75_combout ),
	.datab(\regA|Q [10]),
	.datac(\Mux69~0_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\alu2|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux5~2 .lut_mask = 16'h3E68;
defparam \alu2|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux5~3 (
// Equation(s):
// \alu2|Mux5~3_combout  = (\Mux70~0_combout  & (((\alu2|Mux5~2_combout )))) # (!\Mux70~0_combout  & (\alu2|Mux5~4_combout  & (\Mux69~0_combout )))

	.dataa(\Mux70~0_combout ),
	.datab(\alu2|Mux5~4_combout ),
	.datac(\Mux69~0_combout ),
	.datad(\alu2|Mux5~2_combout ),
	.cin(gnd),
	.combout(\alu2|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux5~3 .lut_mask = 16'hEA40;
defparam \alu2|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regG|Q[10] (
	.clk(\Clock~combout ),
	.datain(\alu2|Mux5~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|Q [10]));

cycloneii_lcell_comb \BusWires~72 (
// Equation(s):
// \BusWires~72_combout  = (\Mux67~1_combout  & ((\DIN~combout [10]) # ((\Mux73~0_combout  & \regG|Q [10])))) # (!\Mux67~1_combout  & (\Mux73~0_combout  & (\regG|Q [10])))

	.dataa(\Mux67~1_combout ),
	.datab(\Mux73~0_combout ),
	.datac(\regG|Q [10]),
	.datad(\DIN~combout [10]),
	.cin(gnd),
	.combout(\BusWires~72_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~72 .lut_mask = 16'hEAC0;
defparam \BusWires~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_1|Q[10] (
	.clk(\Clock~combout ),
	.datain(\BusWires~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [10]));

cycloneii_lcell_ff \reg_0|Q[10] (
	.clk(\Clock~combout ),
	.datain(\BusWires~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux58~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [10]));

cycloneii_lcell_comb \BusWires~73 (
// Equation(s):
// \BusWires~73_combout  = (\Mux50~4_combout  & ((\reg_0|Q [10]) # ((\Mux51~1_combout  & \reg_1|Q [10])))) # (!\Mux50~4_combout  & (\Mux51~1_combout  & (\reg_1|Q [10])))

	.dataa(\Mux50~4_combout ),
	.datab(\Mux51~1_combout ),
	.datac(\reg_1|Q [10]),
	.datad(\reg_0|Q [10]),
	.cin(gnd),
	.combout(\BusWires~73_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~73 .lut_mask = 16'hEAC0;
defparam \BusWires~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_5|Q[10] (
	.clk(\Clock~combout ),
	.datain(\BusWires~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux63~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [10]));

cycloneii_lcell_ff \reg_4|Q[10] (
	.clk(\Clock~combout ),
	.datain(\BusWires~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux62~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [10]));

cycloneii_lcell_comb \BusWires~74 (
// Equation(s):
// \BusWires~74_combout  = (\Mux54~1_combout  & ((\reg_4|Q [10]) # ((\Mux55~1_combout  & \reg_5|Q [10])))) # (!\Mux54~1_combout  & (\Mux55~1_combout  & (\reg_5|Q [10])))

	.dataa(\Mux54~1_combout ),
	.datab(\Mux55~1_combout ),
	.datac(\reg_5|Q [10]),
	.datad(\reg_4|Q [10]),
	.cin(gnd),
	.combout(\BusWires~74_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~74 .lut_mask = 16'hEAC0;
defparam \BusWires~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~75 (
// Equation(s):
// \BusWires~75_combout  = (\BusWires~71_combout ) # ((\BusWires~72_combout ) # ((\BusWires~73_combout ) # (\BusWires~74_combout )))

	.dataa(\BusWires~71_combout ),
	.datab(\BusWires~72_combout ),
	.datac(\BusWires~73_combout ),
	.datad(\BusWires~74_combout ),
	.cin(gnd),
	.combout(\BusWires~75_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~75 .lut_mask = 16'hFFFE;
defparam \BusWires~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[11] (
	.clk(\Clock~combout ),
	.datain(\BusWires~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux65~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [11]));

cycloneii_lcell_ff \reg_6|Q[11] (
	.clk(\Clock~combout ),
	.datain(\BusWires~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux64~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [11]));

cycloneii_lcell_comb \BusWires~77 (
// Equation(s):
// \BusWires~77_combout  = (\Mux56~3_combout  & ((\reg_6|Q [11]) # ((\Mux57~3_combout  & \reg_7|Q [11])))) # (!\Mux56~3_combout  & (\Mux57~3_combout  & (\reg_7|Q [11])))

	.dataa(\Mux56~3_combout ),
	.datab(\Mux57~3_combout ),
	.datac(\reg_7|Q [11]),
	.datad(\reg_6|Q [11]),
	.cin(gnd),
	.combout(\BusWires~77_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~77 .lut_mask = 16'hEAC0;
defparam \BusWires~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~78 (
// Equation(s):
// \BusWires~78_combout  = (\BusWires~76_combout ) # (\BusWires~77_combout )

	.dataa(\BusWires~76_combout ),
	.datab(\BusWires~77_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BusWires~78_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~78 .lut_mask = 16'hEEEE;
defparam \BusWires~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add0~22 (
// Equation(s):
// \alu2|Add0~22_combout  = (\regA|Q [11] & ((\BusWires~82_combout  & (\alu2|Add0~21  & VCC)) # (!\BusWires~82_combout  & (!\alu2|Add0~21 )))) # (!\regA|Q [11] & ((\BusWires~82_combout  & (!\alu2|Add0~21 )) # (!\BusWires~82_combout  & ((\alu2|Add0~21 ) # 
// (GND)))))
// \alu2|Add0~23  = CARRY((\regA|Q [11] & (!\BusWires~82_combout  & !\alu2|Add0~21 )) # (!\regA|Q [11] & ((!\alu2|Add0~21 ) # (!\BusWires~82_combout ))))

	.dataa(\regA|Q [11]),
	.datab(\BusWires~82_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add0~21 ),
	.combout(\alu2|Add0~22_combout ),
	.cout(\alu2|Add0~23 ));
// synopsys translate_off
defparam \alu2|Add0~22 .lut_mask = 16'h9617;
defparam \alu2|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add1~22 (
// Equation(s):
// \alu2|Add1~22_combout  = (\regA|Q [11] & ((\BusWires~82_combout  & (!\alu2|Add1~21 )) # (!\BusWires~82_combout  & (\alu2|Add1~21  & VCC)))) # (!\regA|Q [11] & ((\BusWires~82_combout  & ((\alu2|Add1~21 ) # (GND))) # (!\BusWires~82_combout  & 
// (!\alu2|Add1~21 ))))
// \alu2|Add1~23  = CARRY((\regA|Q [11] & (\BusWires~82_combout  & !\alu2|Add1~21 )) # (!\regA|Q [11] & ((\BusWires~82_combout ) # (!\alu2|Add1~21 ))))

	.dataa(\regA|Q [11]),
	.datab(\BusWires~82_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add1~21 ),
	.combout(\alu2|Add1~22_combout ),
	.cout(\alu2|Add1~23 ));
// synopsys translate_off
defparam \alu2|Add1~22 .lut_mask = 16'h694D;
defparam \alu2|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux4~4 (
// Equation(s):
// \alu2|Mux4~4_combout  = (\IRfunc|Q [6] & ((\Mux71~0_combout  & ((\alu2|Add1~22_combout ))) # (!\Mux71~0_combout  & (\alu2|Add0~22_combout )))) # (!\IRfunc|Q [6] & (((\alu2|Add0~22_combout ))))

	.dataa(\IRfunc|Q [6]),
	.datab(\Mux71~0_combout ),
	.datac(\alu2|Add0~22_combout ),
	.datad(\alu2|Add1~22_combout ),
	.cin(gnd),
	.combout(\alu2|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux4~4 .lut_mask = 16'hF870;
defparam \alu2|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regA|Q[11] (
	.clk(\Clock~combout ),
	.datain(\BusWires~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|Q [11]));

cycloneii_lcell_comb \alu2|Mux4~2 (
// Equation(s):
// \alu2|Mux4~2_combout  = (\regA|Q [11] & (\Mux69~0_combout  $ (((\BusWires~82_combout ) # (\Mux71~1_combout ))))) # (!\regA|Q [11] & ((\BusWires~82_combout  & ((\Mux69~0_combout ) # (\Mux71~1_combout ))) # (!\BusWires~82_combout  & (\Mux69~0_combout  & 
// \Mux71~1_combout ))))

	.dataa(\BusWires~82_combout ),
	.datab(\regA|Q [11]),
	.datac(\Mux69~0_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\alu2|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux4~2 .lut_mask = 16'h3E68;
defparam \alu2|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux4~3 (
// Equation(s):
// \alu2|Mux4~3_combout  = (\Mux70~0_combout  & (((\alu2|Mux4~2_combout )))) # (!\Mux70~0_combout  & (\alu2|Mux4~4_combout  & (\Mux69~0_combout )))

	.dataa(\Mux70~0_combout ),
	.datab(\alu2|Mux4~4_combout ),
	.datac(\Mux69~0_combout ),
	.datad(\alu2|Mux4~2_combout ),
	.cin(gnd),
	.combout(\alu2|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux4~3 .lut_mask = 16'hEA40;
defparam \alu2|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regG|Q[11] (
	.clk(\Clock~combout ),
	.datain(\alu2|Mux4~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|Q [11]));

cycloneii_lcell_comb \BusWires~79 (
// Equation(s):
// \BusWires~79_combout  = (\Mux67~1_combout  & ((\DIN~combout [11]) # ((\Mux73~0_combout  & \regG|Q [11])))) # (!\Mux67~1_combout  & (\Mux73~0_combout  & (\regG|Q [11])))

	.dataa(\Mux67~1_combout ),
	.datab(\Mux73~0_combout ),
	.datac(\regG|Q [11]),
	.datad(\DIN~combout [11]),
	.cin(gnd),
	.combout(\BusWires~79_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~79 .lut_mask = 16'hEAC0;
defparam \BusWires~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_1|Q[11] (
	.clk(\Clock~combout ),
	.datain(\BusWires~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [11]));

cycloneii_lcell_ff \reg_0|Q[11] (
	.clk(\Clock~combout ),
	.datain(\BusWires~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux58~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [11]));

cycloneii_lcell_comb \BusWires~80 (
// Equation(s):
// \BusWires~80_combout  = (\Mux50~4_combout  & ((\reg_0|Q [11]) # ((\Mux51~1_combout  & \reg_1|Q [11])))) # (!\Mux50~4_combout  & (\Mux51~1_combout  & (\reg_1|Q [11])))

	.dataa(\Mux50~4_combout ),
	.datab(\Mux51~1_combout ),
	.datac(\reg_1|Q [11]),
	.datad(\reg_0|Q [11]),
	.cin(gnd),
	.combout(\BusWires~80_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~80 .lut_mask = 16'hEAC0;
defparam \BusWires~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_5|Q[11] (
	.clk(\Clock~combout ),
	.datain(\BusWires~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux63~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [11]));

cycloneii_lcell_ff \reg_4|Q[11] (
	.clk(\Clock~combout ),
	.datain(\BusWires~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux62~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [11]));

cycloneii_lcell_comb \BusWires~81 (
// Equation(s):
// \BusWires~81_combout  = (\Mux54~1_combout  & ((\reg_4|Q [11]) # ((\Mux55~1_combout  & \reg_5|Q [11])))) # (!\Mux54~1_combout  & (\Mux55~1_combout  & (\reg_5|Q [11])))

	.dataa(\Mux54~1_combout ),
	.datab(\Mux55~1_combout ),
	.datac(\reg_5|Q [11]),
	.datad(\reg_4|Q [11]),
	.cin(gnd),
	.combout(\BusWires~81_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~81 .lut_mask = 16'hEAC0;
defparam \BusWires~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~82 (
// Equation(s):
// \BusWires~82_combout  = (\BusWires~78_combout ) # ((\BusWires~79_combout ) # ((\BusWires~80_combout ) # (\BusWires~81_combout )))

	.dataa(\BusWires~78_combout ),
	.datab(\BusWires~79_combout ),
	.datac(\BusWires~80_combout ),
	.datad(\BusWires~81_combout ),
	.cin(gnd),
	.combout(\BusWires~82_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~82 .lut_mask = 16'hFFFE;
defparam \BusWires~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[12] (
	.clk(\Clock~combout ),
	.datain(\BusWires~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux65~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [12]));

cycloneii_lcell_ff \reg_6|Q[12] (
	.clk(\Clock~combout ),
	.datain(\BusWires~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux64~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [12]));

cycloneii_lcell_comb \BusWires~84 (
// Equation(s):
// \BusWires~84_combout  = (\Mux56~3_combout  & ((\reg_6|Q [12]) # ((\Mux57~3_combout  & \reg_7|Q [12])))) # (!\Mux56~3_combout  & (\Mux57~3_combout  & (\reg_7|Q [12])))

	.dataa(\Mux56~3_combout ),
	.datab(\Mux57~3_combout ),
	.datac(\reg_7|Q [12]),
	.datad(\reg_6|Q [12]),
	.cin(gnd),
	.combout(\BusWires~84_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~84 .lut_mask = 16'hEAC0;
defparam \BusWires~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~85 (
// Equation(s):
// \BusWires~85_combout  = (\BusWires~83_combout ) # (\BusWires~84_combout )

	.dataa(\BusWires~83_combout ),
	.datab(\BusWires~84_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BusWires~85_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~85 .lut_mask = 16'hEEEE;
defparam \BusWires~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add0~24 (
// Equation(s):
// \alu2|Add0~24_combout  = ((\regA|Q [12] $ (\BusWires~89_combout  $ (!\alu2|Add0~23 )))) # (GND)
// \alu2|Add0~25  = CARRY((\regA|Q [12] & ((\BusWires~89_combout ) # (!\alu2|Add0~23 ))) # (!\regA|Q [12] & (\BusWires~89_combout  & !\alu2|Add0~23 )))

	.dataa(\regA|Q [12]),
	.datab(\BusWires~89_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add0~23 ),
	.combout(\alu2|Add0~24_combout ),
	.cout(\alu2|Add0~25 ));
// synopsys translate_off
defparam \alu2|Add0~24 .lut_mask = 16'h698E;
defparam \alu2|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add1~24 (
// Equation(s):
// \alu2|Add1~24_combout  = ((\regA|Q [12] $ (\BusWires~89_combout  $ (\alu2|Add1~23 )))) # (GND)
// \alu2|Add1~25  = CARRY((\regA|Q [12] & ((!\alu2|Add1~23 ) # (!\BusWires~89_combout ))) # (!\regA|Q [12] & (!\BusWires~89_combout  & !\alu2|Add1~23 )))

	.dataa(\regA|Q [12]),
	.datab(\BusWires~89_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add1~23 ),
	.combout(\alu2|Add1~24_combout ),
	.cout(\alu2|Add1~25 ));
// synopsys translate_off
defparam \alu2|Add1~24 .lut_mask = 16'h962B;
defparam \alu2|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux3~4 (
// Equation(s):
// \alu2|Mux3~4_combout  = (\IRfunc|Q [6] & ((\Mux71~0_combout  & ((\alu2|Add1~24_combout ))) # (!\Mux71~0_combout  & (\alu2|Add0~24_combout )))) # (!\IRfunc|Q [6] & (((\alu2|Add0~24_combout ))))

	.dataa(\IRfunc|Q [6]),
	.datab(\Mux71~0_combout ),
	.datac(\alu2|Add0~24_combout ),
	.datad(\alu2|Add1~24_combout ),
	.cin(gnd),
	.combout(\alu2|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux3~4 .lut_mask = 16'hF870;
defparam \alu2|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regA|Q[12] (
	.clk(\Clock~combout ),
	.datain(\BusWires~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|Q [12]));

cycloneii_lcell_comb \alu2|Mux3~2 (
// Equation(s):
// \alu2|Mux3~2_combout  = (\regA|Q [12] & (\Mux69~0_combout  $ (((\BusWires~89_combout ) # (\Mux71~1_combout ))))) # (!\regA|Q [12] & ((\BusWires~89_combout  & ((\Mux69~0_combout ) # (\Mux71~1_combout ))) # (!\BusWires~89_combout  & (\Mux69~0_combout  & 
// \Mux71~1_combout ))))

	.dataa(\BusWires~89_combout ),
	.datab(\regA|Q [12]),
	.datac(\Mux69~0_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\alu2|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux3~2 .lut_mask = 16'h3E68;
defparam \alu2|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux3~3 (
// Equation(s):
// \alu2|Mux3~3_combout  = (\Mux70~0_combout  & (((\alu2|Mux3~2_combout )))) # (!\Mux70~0_combout  & (\alu2|Mux3~4_combout  & (\Mux69~0_combout )))

	.dataa(\Mux70~0_combout ),
	.datab(\alu2|Mux3~4_combout ),
	.datac(\Mux69~0_combout ),
	.datad(\alu2|Mux3~2_combout ),
	.cin(gnd),
	.combout(\alu2|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux3~3 .lut_mask = 16'hEA40;
defparam \alu2|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regG|Q[12] (
	.clk(\Clock~combout ),
	.datain(\alu2|Mux3~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|Q [12]));

cycloneii_lcell_comb \BusWires~86 (
// Equation(s):
// \BusWires~86_combout  = (\Mux67~1_combout  & ((\DIN~combout [12]) # ((\Mux73~0_combout  & \regG|Q [12])))) # (!\Mux67~1_combout  & (\Mux73~0_combout  & (\regG|Q [12])))

	.dataa(\Mux67~1_combout ),
	.datab(\Mux73~0_combout ),
	.datac(\regG|Q [12]),
	.datad(\DIN~combout [12]),
	.cin(gnd),
	.combout(\BusWires~86_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~86 .lut_mask = 16'hEAC0;
defparam \BusWires~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_1|Q[12] (
	.clk(\Clock~combout ),
	.datain(\BusWires~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [12]));

cycloneii_lcell_ff \reg_0|Q[12] (
	.clk(\Clock~combout ),
	.datain(\BusWires~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux58~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [12]));

cycloneii_lcell_comb \BusWires~87 (
// Equation(s):
// \BusWires~87_combout  = (\Mux50~4_combout  & ((\reg_0|Q [12]) # ((\Mux51~1_combout  & \reg_1|Q [12])))) # (!\Mux50~4_combout  & (\Mux51~1_combout  & (\reg_1|Q [12])))

	.dataa(\Mux50~4_combout ),
	.datab(\Mux51~1_combout ),
	.datac(\reg_1|Q [12]),
	.datad(\reg_0|Q [12]),
	.cin(gnd),
	.combout(\BusWires~87_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~87 .lut_mask = 16'hEAC0;
defparam \BusWires~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_5|Q[12] (
	.clk(\Clock~combout ),
	.datain(\BusWires~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux63~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [12]));

cycloneii_lcell_ff \reg_4|Q[12] (
	.clk(\Clock~combout ),
	.datain(\BusWires~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux62~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [12]));

cycloneii_lcell_comb \BusWires~88 (
// Equation(s):
// \BusWires~88_combout  = (\Mux54~1_combout  & ((\reg_4|Q [12]) # ((\Mux55~1_combout  & \reg_5|Q [12])))) # (!\Mux54~1_combout  & (\Mux55~1_combout  & (\reg_5|Q [12])))

	.dataa(\Mux54~1_combout ),
	.datab(\Mux55~1_combout ),
	.datac(\reg_5|Q [12]),
	.datad(\reg_4|Q [12]),
	.cin(gnd),
	.combout(\BusWires~88_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~88 .lut_mask = 16'hEAC0;
defparam \BusWires~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~89 (
// Equation(s):
// \BusWires~89_combout  = (\BusWires~85_combout ) # ((\BusWires~86_combout ) # ((\BusWires~87_combout ) # (\BusWires~88_combout )))

	.dataa(\BusWires~85_combout ),
	.datab(\BusWires~86_combout ),
	.datac(\BusWires~87_combout ),
	.datad(\BusWires~88_combout ),
	.cin(gnd),
	.combout(\BusWires~89_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~89 .lut_mask = 16'hFFFE;
defparam \BusWires~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[13] (
	.clk(\Clock~combout ),
	.datain(\BusWires~96_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux65~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [13]));

cycloneii_lcell_ff \reg_6|Q[13] (
	.clk(\Clock~combout ),
	.datain(\BusWires~96_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux64~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [13]));

cycloneii_lcell_comb \BusWires~91 (
// Equation(s):
// \BusWires~91_combout  = (\Mux56~3_combout  & ((\reg_6|Q [13]) # ((\Mux57~3_combout  & \reg_7|Q [13])))) # (!\Mux56~3_combout  & (\Mux57~3_combout  & (\reg_7|Q [13])))

	.dataa(\Mux56~3_combout ),
	.datab(\Mux57~3_combout ),
	.datac(\reg_7|Q [13]),
	.datad(\reg_6|Q [13]),
	.cin(gnd),
	.combout(\BusWires~91_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~91 .lut_mask = 16'hEAC0;
defparam \BusWires~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~92 (
// Equation(s):
// \BusWires~92_combout  = (\BusWires~90_combout ) # (\BusWires~91_combout )

	.dataa(\BusWires~90_combout ),
	.datab(\BusWires~91_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BusWires~92_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~92 .lut_mask = 16'hEEEE;
defparam \BusWires~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add0~26 (
// Equation(s):
// \alu2|Add0~26_combout  = (\regA|Q [13] & ((\BusWires~96_combout  & (\alu2|Add0~25  & VCC)) # (!\BusWires~96_combout  & (!\alu2|Add0~25 )))) # (!\regA|Q [13] & ((\BusWires~96_combout  & (!\alu2|Add0~25 )) # (!\BusWires~96_combout  & ((\alu2|Add0~25 ) # 
// (GND)))))
// \alu2|Add0~27  = CARRY((\regA|Q [13] & (!\BusWires~96_combout  & !\alu2|Add0~25 )) # (!\regA|Q [13] & ((!\alu2|Add0~25 ) # (!\BusWires~96_combout ))))

	.dataa(\regA|Q [13]),
	.datab(\BusWires~96_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add0~25 ),
	.combout(\alu2|Add0~26_combout ),
	.cout(\alu2|Add0~27 ));
// synopsys translate_off
defparam \alu2|Add0~26 .lut_mask = 16'h9617;
defparam \alu2|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add1~26 (
// Equation(s):
// \alu2|Add1~26_combout  = (\regA|Q [13] & ((\BusWires~96_combout  & (!\alu2|Add1~25 )) # (!\BusWires~96_combout  & (\alu2|Add1~25  & VCC)))) # (!\regA|Q [13] & ((\BusWires~96_combout  & ((\alu2|Add1~25 ) # (GND))) # (!\BusWires~96_combout  & 
// (!\alu2|Add1~25 ))))
// \alu2|Add1~27  = CARRY((\regA|Q [13] & (\BusWires~96_combout  & !\alu2|Add1~25 )) # (!\regA|Q [13] & ((\BusWires~96_combout ) # (!\alu2|Add1~25 ))))

	.dataa(\regA|Q [13]),
	.datab(\BusWires~96_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add1~25 ),
	.combout(\alu2|Add1~26_combout ),
	.cout(\alu2|Add1~27 ));
// synopsys translate_off
defparam \alu2|Add1~26 .lut_mask = 16'h694D;
defparam \alu2|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux2~4 (
// Equation(s):
// \alu2|Mux2~4_combout  = (\IRfunc|Q [6] & ((\Mux71~0_combout  & ((\alu2|Add1~26_combout ))) # (!\Mux71~0_combout  & (\alu2|Add0~26_combout )))) # (!\IRfunc|Q [6] & (((\alu2|Add0~26_combout ))))

	.dataa(\IRfunc|Q [6]),
	.datab(\Mux71~0_combout ),
	.datac(\alu2|Add0~26_combout ),
	.datad(\alu2|Add1~26_combout ),
	.cin(gnd),
	.combout(\alu2|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux2~4 .lut_mask = 16'hF870;
defparam \alu2|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regA|Q[13] (
	.clk(\Clock~combout ),
	.datain(\BusWires~96_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|Q [13]));

cycloneii_lcell_comb \alu2|Mux2~2 (
// Equation(s):
// \alu2|Mux2~2_combout  = (\regA|Q [13] & (\Mux69~0_combout  $ (((\BusWires~96_combout ) # (\Mux71~1_combout ))))) # (!\regA|Q [13] & ((\BusWires~96_combout  & ((\Mux69~0_combout ) # (\Mux71~1_combout ))) # (!\BusWires~96_combout  & (\Mux69~0_combout  & 
// \Mux71~1_combout ))))

	.dataa(\BusWires~96_combout ),
	.datab(\regA|Q [13]),
	.datac(\Mux69~0_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\alu2|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux2~2 .lut_mask = 16'h3E68;
defparam \alu2|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux2~3 (
// Equation(s):
// \alu2|Mux2~3_combout  = (\Mux70~0_combout  & (((\alu2|Mux2~2_combout )))) # (!\Mux70~0_combout  & (\alu2|Mux2~4_combout  & (\Mux69~0_combout )))

	.dataa(\Mux70~0_combout ),
	.datab(\alu2|Mux2~4_combout ),
	.datac(\Mux69~0_combout ),
	.datad(\alu2|Mux2~2_combout ),
	.cin(gnd),
	.combout(\alu2|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux2~3 .lut_mask = 16'hEA40;
defparam \alu2|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regG|Q[13] (
	.clk(\Clock~combout ),
	.datain(\alu2|Mux2~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|Q [13]));

cycloneii_lcell_comb \BusWires~93 (
// Equation(s):
// \BusWires~93_combout  = (\Mux67~1_combout  & ((\DIN~combout [13]) # ((\Mux73~0_combout  & \regG|Q [13])))) # (!\Mux67~1_combout  & (\Mux73~0_combout  & (\regG|Q [13])))

	.dataa(\Mux67~1_combout ),
	.datab(\Mux73~0_combout ),
	.datac(\regG|Q [13]),
	.datad(\DIN~combout [13]),
	.cin(gnd),
	.combout(\BusWires~93_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~93 .lut_mask = 16'hEAC0;
defparam \BusWires~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_1|Q[13] (
	.clk(\Clock~combout ),
	.datain(\BusWires~96_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [13]));

cycloneii_lcell_ff \reg_0|Q[13] (
	.clk(\Clock~combout ),
	.datain(\BusWires~96_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux58~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [13]));

cycloneii_lcell_comb \BusWires~94 (
// Equation(s):
// \BusWires~94_combout  = (\Mux50~4_combout  & ((\reg_0|Q [13]) # ((\Mux51~1_combout  & \reg_1|Q [13])))) # (!\Mux50~4_combout  & (\Mux51~1_combout  & (\reg_1|Q [13])))

	.dataa(\Mux50~4_combout ),
	.datab(\Mux51~1_combout ),
	.datac(\reg_1|Q [13]),
	.datad(\reg_0|Q [13]),
	.cin(gnd),
	.combout(\BusWires~94_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~94 .lut_mask = 16'hEAC0;
defparam \BusWires~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_5|Q[13] (
	.clk(\Clock~combout ),
	.datain(\BusWires~96_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux63~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [13]));

cycloneii_lcell_ff \reg_4|Q[13] (
	.clk(\Clock~combout ),
	.datain(\BusWires~96_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux62~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [13]));

cycloneii_lcell_comb \BusWires~95 (
// Equation(s):
// \BusWires~95_combout  = (\Mux54~1_combout  & ((\reg_4|Q [13]) # ((\Mux55~1_combout  & \reg_5|Q [13])))) # (!\Mux54~1_combout  & (\Mux55~1_combout  & (\reg_5|Q [13])))

	.dataa(\Mux54~1_combout ),
	.datab(\Mux55~1_combout ),
	.datac(\reg_5|Q [13]),
	.datad(\reg_4|Q [13]),
	.cin(gnd),
	.combout(\BusWires~95_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~95 .lut_mask = 16'hEAC0;
defparam \BusWires~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~96 (
// Equation(s):
// \BusWires~96_combout  = (\BusWires~92_combout ) # ((\BusWires~93_combout ) # ((\BusWires~94_combout ) # (\BusWires~95_combout )))

	.dataa(\BusWires~92_combout ),
	.datab(\BusWires~93_combout ),
	.datac(\BusWires~94_combout ),
	.datad(\BusWires~95_combout ),
	.cin(gnd),
	.combout(\BusWires~96_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~96 .lut_mask = 16'hFFFE;
defparam \BusWires~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[14] (
	.clk(\Clock~combout ),
	.datain(\BusWires~103_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux65~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [14]));

cycloneii_lcell_ff \reg_6|Q[14] (
	.clk(\Clock~combout ),
	.datain(\BusWires~103_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux64~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [14]));

cycloneii_lcell_comb \BusWires~98 (
// Equation(s):
// \BusWires~98_combout  = (\Mux56~3_combout  & ((\reg_6|Q [14]) # ((\Mux57~3_combout  & \reg_7|Q [14])))) # (!\Mux56~3_combout  & (\Mux57~3_combout  & (\reg_7|Q [14])))

	.dataa(\Mux56~3_combout ),
	.datab(\Mux57~3_combout ),
	.datac(\reg_7|Q [14]),
	.datad(\reg_6|Q [14]),
	.cin(gnd),
	.combout(\BusWires~98_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~98 .lut_mask = 16'hEAC0;
defparam \BusWires~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~99 (
// Equation(s):
// \BusWires~99_combout  = (\BusWires~97_combout ) # (\BusWires~98_combout )

	.dataa(\BusWires~97_combout ),
	.datab(\BusWires~98_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BusWires~99_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~99 .lut_mask = 16'hEEEE;
defparam \BusWires~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add0~28 (
// Equation(s):
// \alu2|Add0~28_combout  = ((\regA|Q [14] $ (\BusWires~103_combout  $ (!\alu2|Add0~27 )))) # (GND)
// \alu2|Add0~29  = CARRY((\regA|Q [14] & ((\BusWires~103_combout ) # (!\alu2|Add0~27 ))) # (!\regA|Q [14] & (\BusWires~103_combout  & !\alu2|Add0~27 )))

	.dataa(\regA|Q [14]),
	.datab(\BusWires~103_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add0~27 ),
	.combout(\alu2|Add0~28_combout ),
	.cout(\alu2|Add0~29 ));
// synopsys translate_off
defparam \alu2|Add0~28 .lut_mask = 16'h698E;
defparam \alu2|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add1~28 (
// Equation(s):
// \alu2|Add1~28_combout  = ((\regA|Q [14] $ (\BusWires~103_combout  $ (\alu2|Add1~27 )))) # (GND)
// \alu2|Add1~29  = CARRY((\regA|Q [14] & ((!\alu2|Add1~27 ) # (!\BusWires~103_combout ))) # (!\regA|Q [14] & (!\BusWires~103_combout  & !\alu2|Add1~27 )))

	.dataa(\regA|Q [14]),
	.datab(\BusWires~103_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add1~27 ),
	.combout(\alu2|Add1~28_combout ),
	.cout(\alu2|Add1~29 ));
// synopsys translate_off
defparam \alu2|Add1~28 .lut_mask = 16'h962B;
defparam \alu2|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux1~4 (
// Equation(s):
// \alu2|Mux1~4_combout  = (\IRfunc|Q [6] & ((\Mux71~0_combout  & ((\alu2|Add1~28_combout ))) # (!\Mux71~0_combout  & (\alu2|Add0~28_combout )))) # (!\IRfunc|Q [6] & (((\alu2|Add0~28_combout ))))

	.dataa(\IRfunc|Q [6]),
	.datab(\Mux71~0_combout ),
	.datac(\alu2|Add0~28_combout ),
	.datad(\alu2|Add1~28_combout ),
	.cin(gnd),
	.combout(\alu2|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux1~4 .lut_mask = 16'hF870;
defparam \alu2|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regA|Q[14] (
	.clk(\Clock~combout ),
	.datain(\BusWires~103_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|Q [14]));

cycloneii_lcell_comb \alu2|Mux1~2 (
// Equation(s):
// \alu2|Mux1~2_combout  = (\regA|Q [14] & (\Mux69~0_combout  $ (((\BusWires~103_combout ) # (\Mux71~1_combout ))))) # (!\regA|Q [14] & ((\BusWires~103_combout  & ((\Mux69~0_combout ) # (\Mux71~1_combout ))) # (!\BusWires~103_combout  & (\Mux69~0_combout  & 
// \Mux71~1_combout ))))

	.dataa(\BusWires~103_combout ),
	.datab(\regA|Q [14]),
	.datac(\Mux69~0_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\alu2|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux1~2 .lut_mask = 16'h3E68;
defparam \alu2|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux1~3 (
// Equation(s):
// \alu2|Mux1~3_combout  = (\Mux70~0_combout  & (((\alu2|Mux1~2_combout )))) # (!\Mux70~0_combout  & (\alu2|Mux1~4_combout  & (\Mux69~0_combout )))

	.dataa(\Mux70~0_combout ),
	.datab(\alu2|Mux1~4_combout ),
	.datac(\Mux69~0_combout ),
	.datad(\alu2|Mux1~2_combout ),
	.cin(gnd),
	.combout(\alu2|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux1~3 .lut_mask = 16'hEA40;
defparam \alu2|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regG|Q[14] (
	.clk(\Clock~combout ),
	.datain(\alu2|Mux1~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|Q [14]));

cycloneii_lcell_comb \BusWires~100 (
// Equation(s):
// \BusWires~100_combout  = (\Mux67~1_combout  & ((\DIN~combout [14]) # ((\Mux73~0_combout  & \regG|Q [14])))) # (!\Mux67~1_combout  & (\Mux73~0_combout  & (\regG|Q [14])))

	.dataa(\Mux67~1_combout ),
	.datab(\Mux73~0_combout ),
	.datac(\regG|Q [14]),
	.datad(\DIN~combout [14]),
	.cin(gnd),
	.combout(\BusWires~100_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~100 .lut_mask = 16'hEAC0;
defparam \BusWires~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_1|Q[14] (
	.clk(\Clock~combout ),
	.datain(\BusWires~103_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [14]));

cycloneii_lcell_ff \reg_0|Q[14] (
	.clk(\Clock~combout ),
	.datain(\BusWires~103_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux58~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [14]));

cycloneii_lcell_comb \BusWires~101 (
// Equation(s):
// \BusWires~101_combout  = (\Mux50~4_combout  & ((\reg_0|Q [14]) # ((\Mux51~1_combout  & \reg_1|Q [14])))) # (!\Mux50~4_combout  & (\Mux51~1_combout  & (\reg_1|Q [14])))

	.dataa(\Mux50~4_combout ),
	.datab(\Mux51~1_combout ),
	.datac(\reg_1|Q [14]),
	.datad(\reg_0|Q [14]),
	.cin(gnd),
	.combout(\BusWires~101_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~101 .lut_mask = 16'hEAC0;
defparam \BusWires~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_5|Q[14] (
	.clk(\Clock~combout ),
	.datain(\BusWires~103_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux63~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [14]));

cycloneii_lcell_ff \reg_4|Q[14] (
	.clk(\Clock~combout ),
	.datain(\BusWires~103_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux62~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [14]));

cycloneii_lcell_comb \BusWires~102 (
// Equation(s):
// \BusWires~102_combout  = (\Mux54~1_combout  & ((\reg_4|Q [14]) # ((\Mux55~1_combout  & \reg_5|Q [14])))) # (!\Mux54~1_combout  & (\Mux55~1_combout  & (\reg_5|Q [14])))

	.dataa(\Mux54~1_combout ),
	.datab(\Mux55~1_combout ),
	.datac(\reg_5|Q [14]),
	.datad(\reg_4|Q [14]),
	.cin(gnd),
	.combout(\BusWires~102_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~102 .lut_mask = 16'hEAC0;
defparam \BusWires~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~103 (
// Equation(s):
// \BusWires~103_combout  = (\BusWires~99_combout ) # ((\BusWires~100_combout ) # ((\BusWires~101_combout ) # (\BusWires~102_combout )))

	.dataa(\BusWires~99_combout ),
	.datab(\BusWires~100_combout ),
	.datac(\BusWires~101_combout ),
	.datad(\BusWires~102_combout ),
	.cin(gnd),
	.combout(\BusWires~103_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~103 .lut_mask = 16'hFFFE;
defparam \BusWires~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[15] (
	.clk(\Clock~combout ),
	.datain(\BusWires~110_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux65~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [15]));

cycloneii_lcell_ff \reg_6|Q[15] (
	.clk(\Clock~combout ),
	.datain(\BusWires~110_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux64~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [15]));

cycloneii_lcell_comb \BusWires~105 (
// Equation(s):
// \BusWires~105_combout  = (\Mux56~3_combout  & ((\reg_6|Q [15]) # ((\Mux57~3_combout  & \reg_7|Q [15])))) # (!\Mux56~3_combout  & (\Mux57~3_combout  & (\reg_7|Q [15])))

	.dataa(\Mux56~3_combout ),
	.datab(\Mux57~3_combout ),
	.datac(\reg_7|Q [15]),
	.datad(\reg_6|Q [15]),
	.cin(gnd),
	.combout(\BusWires~105_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~105 .lut_mask = 16'hEAC0;
defparam \BusWires~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~106 (
// Equation(s):
// \BusWires~106_combout  = (\BusWires~104_combout ) # (\BusWires~105_combout )

	.dataa(\BusWires~104_combout ),
	.datab(\BusWires~105_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BusWires~106_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~106 .lut_mask = 16'hEEEE;
defparam \BusWires~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add0~30 (
// Equation(s):
// \alu2|Add0~30_combout  = (\regA|Q [15] & ((\BusWires~110_combout  & (\alu2|Add0~29  & VCC)) # (!\BusWires~110_combout  & (!\alu2|Add0~29 )))) # (!\regA|Q [15] & ((\BusWires~110_combout  & (!\alu2|Add0~29 )) # (!\BusWires~110_combout  & ((\alu2|Add0~29 ) # 
// (GND)))))
// \alu2|Add0~31  = CARRY((\regA|Q [15] & (!\BusWires~110_combout  & !\alu2|Add0~29 )) # (!\regA|Q [15] & ((!\alu2|Add0~29 ) # (!\BusWires~110_combout ))))

	.dataa(\regA|Q [15]),
	.datab(\BusWires~110_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add0~29 ),
	.combout(\alu2|Add0~30_combout ),
	.cout(\alu2|Add0~31 ));
// synopsys translate_off
defparam \alu2|Add0~30 .lut_mask = 16'h9617;
defparam \alu2|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add1~30 (
// Equation(s):
// \alu2|Add1~30_combout  = \regA|Q [15] $ (\BusWires~110_combout  $ (!\alu2|Add1~29 ))

	.dataa(\regA|Q [15]),
	.datab(\BusWires~110_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add1~29 ),
	.combout(\alu2|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Add1~30 .lut_mask = 16'h6969;
defparam \alu2|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux0~4 (
// Equation(s):
// \alu2|Mux0~4_combout  = (\IRfunc|Q [6] & ((\Mux71~0_combout  & ((\alu2|Add1~30_combout ))) # (!\Mux71~0_combout  & (\alu2|Add0~30_combout )))) # (!\IRfunc|Q [6] & (((\alu2|Add0~30_combout ))))

	.dataa(\IRfunc|Q [6]),
	.datab(\Mux71~0_combout ),
	.datac(\alu2|Add0~30_combout ),
	.datad(\alu2|Add1~30_combout ),
	.cin(gnd),
	.combout(\alu2|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux0~4 .lut_mask = 16'hF870;
defparam \alu2|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regA|Q[15] (
	.clk(\Clock~combout ),
	.datain(\BusWires~110_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|Q [15]));

cycloneii_lcell_comb \alu2|Mux0~2 (
// Equation(s):
// \alu2|Mux0~2_combout  = (\regA|Q [15] & (\Mux69~0_combout  $ (((\BusWires~110_combout ) # (\Mux71~1_combout ))))) # (!\regA|Q [15] & ((\BusWires~110_combout  & ((\Mux69~0_combout ) # (\Mux71~1_combout ))) # (!\BusWires~110_combout  & (\Mux69~0_combout  & 
// \Mux71~1_combout ))))

	.dataa(\BusWires~110_combout ),
	.datab(\regA|Q [15]),
	.datac(\Mux69~0_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\alu2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux0~2 .lut_mask = 16'h3E68;
defparam \alu2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux0~3 (
// Equation(s):
// \alu2|Mux0~3_combout  = (\Mux70~0_combout  & (((\alu2|Mux0~2_combout )))) # (!\Mux70~0_combout  & (\alu2|Mux0~4_combout  & (\Mux69~0_combout )))

	.dataa(\Mux70~0_combout ),
	.datab(\alu2|Mux0~4_combout ),
	.datac(\Mux69~0_combout ),
	.datad(\alu2|Mux0~2_combout ),
	.cin(gnd),
	.combout(\alu2|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux0~3 .lut_mask = 16'hEA40;
defparam \alu2|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \regG|Q[15] (
	.clk(\Clock~combout ),
	.datain(\alu2|Mux0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|Q [15]));

cycloneii_lcell_comb \BusWires~107 (
// Equation(s):
// \BusWires~107_combout  = (\Mux67~1_combout  & ((\DIN~combout [15]) # ((\Mux73~0_combout  & \regG|Q [15])))) # (!\Mux67~1_combout  & (\Mux73~0_combout  & (\regG|Q [15])))

	.dataa(\Mux67~1_combout ),
	.datab(\Mux73~0_combout ),
	.datac(\regG|Q [15]),
	.datad(\DIN~combout [15]),
	.cin(gnd),
	.combout(\BusWires~107_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~107 .lut_mask = 16'hEAC0;
defparam \BusWires~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_1|Q[15] (
	.clk(\Clock~combout ),
	.datain(\BusWires~110_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [15]));

cycloneii_lcell_ff \reg_0|Q[15] (
	.clk(\Clock~combout ),
	.datain(\BusWires~110_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux58~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [15]));

cycloneii_lcell_comb \BusWires~108 (
// Equation(s):
// \BusWires~108_combout  = (\Mux50~4_combout  & ((\reg_0|Q [15]) # ((\Mux51~1_combout  & \reg_1|Q [15])))) # (!\Mux50~4_combout  & (\Mux51~1_combout  & (\reg_1|Q [15])))

	.dataa(\Mux50~4_combout ),
	.datab(\Mux51~1_combout ),
	.datac(\reg_1|Q [15]),
	.datad(\reg_0|Q [15]),
	.cin(gnd),
	.combout(\BusWires~108_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~108 .lut_mask = 16'hEAC0;
defparam \BusWires~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_5|Q[15] (
	.clk(\Clock~combout ),
	.datain(\BusWires~110_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux63~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [15]));

cycloneii_lcell_ff \reg_4|Q[15] (
	.clk(\Clock~combout ),
	.datain(\BusWires~110_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux62~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [15]));

cycloneii_lcell_comb \BusWires~109 (
// Equation(s):
// \BusWires~109_combout  = (\Mux54~1_combout  & ((\reg_4|Q [15]) # ((\Mux55~1_combout  & \reg_5|Q [15])))) # (!\Mux54~1_combout  & (\Mux55~1_combout  & (\reg_5|Q [15])))

	.dataa(\Mux54~1_combout ),
	.datab(\Mux55~1_combout ),
	.datac(\reg_5|Q [15]),
	.datad(\reg_4|Q [15]),
	.cin(gnd),
	.combout(\BusWires~109_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~109 .lut_mask = 16'hEAC0;
defparam \BusWires~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BusWires~110 (
// Equation(s):
// \BusWires~110_combout  = (\BusWires~106_combout ) # ((\BusWires~107_combout ) # ((\BusWires~108_combout ) # (\BusWires~109_combout )))

	.dataa(\BusWires~106_combout ),
	.datab(\BusWires~107_combout ),
	.datac(\BusWires~108_combout ),
	.datad(\BusWires~109_combout ),
	.cin(gnd),
	.combout(\BusWires~110_combout ),
	.cout());
// synopsys translate_off
defparam \BusWires~110 .lut_mask = 16'hFFFE;
defparam \BusWires~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Add0~32 (
// Equation(s):
// \alu2|Add0~32_combout  = !\alu2|Add0~31 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|Add0~31 ),
	.combout(\alu2|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Add0~32 .lut_mask = 16'h0F0F;
defparam \alu2|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Mux17~0 (
// Equation(s):
// \alu2|Mux17~0_combout  = (\Mux69~0_combout  & (!\Mux70~0_combout  & ((!\Mux71~0_combout ) # (!\IRfunc|Q [6]))))

	.dataa(\Mux69~0_combout ),
	.datab(\IRfunc|Q [6]),
	.datac(\Mux71~0_combout ),
	.datad(\Mux70~0_combout ),
	.cin(gnd),
	.combout(\alu2|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Mux17~0 .lut_mask = 16'h002A;
defparam \alu2|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|result[16] (
// Equation(s):
// \alu2|result [16] = (\alu2|Mux17~0_combout  & (\alu2|Add0~32_combout )) # (!\alu2|Mux17~0_combout  & ((\alu2|result [16])))

	.dataa(vcc),
	.datab(\alu2|Add0~32_combout ),
	.datac(\alu2|result [16]),
	.datad(\alu2|Mux17~0_combout ),
	.cin(gnd),
	.combout(\alu2|result [16]),
	.cout());
// synopsys translate_off
defparam \alu2|result[16] .lut_mask = 16'hCCF0;
defparam \alu2|result[16] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu2|Cout (
// Equation(s):
// \alu2|Cout~combout  = (\alu2|Mux17~0_combout  & (\alu2|result [16])) # (!\alu2|Mux17~0_combout  & ((\alu2|Cout~combout )))

	.dataa(vcc),
	.datab(\alu2|result [16]),
	.datac(\alu2|Cout~combout ),
	.datad(\alu2|Mux17~0_combout ),
	.cin(gnd),
	.combout(\alu2|Cout~combout ),
	.cout());
// synopsys translate_off
defparam \alu2|Cout .lut_mask = 16'hCCF0;
defparam \alu2|Cout .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Overflow~0 (
// Equation(s):
// \Overflow~0_combout  = (\Tstep|Count [1] & (\alu2|Cout~combout  & !\Tstep|Count [0]))

	.dataa(\Tstep|Count [1]),
	.datab(\alu2|Cout~combout ),
	.datac(vcc),
	.datad(\Tstep|Count [0]),
	.cin(gnd),
	.combout(\Overflow~0_combout ),
	.cout());
// synopsys translate_off
defparam \Overflow~0 .lut_mask = 16'h0088;
defparam \Overflow~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \Run~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Run));
// synopsys translate_off
defparam \Run~I .input_async_reset = "none";
defparam \Run~I .input_power_up = "low";
defparam \Run~I .input_register_mode = "none";
defparam \Run~I .input_sync_reset = "none";
defparam \Run~I .oe_async_reset = "none";
defparam \Run~I .oe_power_up = "low";
defparam \Run~I .oe_register_mode = "none";
defparam \Run~I .oe_sync_reset = "none";
defparam \Run~I .operation_mode = "input";
defparam \Run~I .output_async_reset = "none";
defparam \Run~I .output_power_up = "low";
defparam \Run~I .output_register_mode = "none";
defparam \Run~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Done~I (
	.datain(\Mux66~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Done));
// synopsys translate_off
defparam \Done~I .input_async_reset = "none";
defparam \Done~I .input_power_up = "low";
defparam \Done~I .input_register_mode = "none";
defparam \Done~I .input_sync_reset = "none";
defparam \Done~I .oe_async_reset = "none";
defparam \Done~I .oe_power_up = "low";
defparam \Done~I .oe_register_mode = "none";
defparam \Done~I .oe_sync_reset = "none";
defparam \Done~I .operation_mode = "output";
defparam \Done~I .output_async_reset = "none";
defparam \Done~I .output_power_up = "low";
defparam \Done~I .output_register_mode = "none";
defparam \Done~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[0]~I (
	.datain(\BusWires~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[0]));
// synopsys translate_off
defparam \BusWires[0]~I .input_async_reset = "none";
defparam \BusWires[0]~I .input_power_up = "low";
defparam \BusWires[0]~I .input_register_mode = "none";
defparam \BusWires[0]~I .input_sync_reset = "none";
defparam \BusWires[0]~I .oe_async_reset = "none";
defparam \BusWires[0]~I .oe_power_up = "low";
defparam \BusWires[0]~I .oe_register_mode = "none";
defparam \BusWires[0]~I .oe_sync_reset = "none";
defparam \BusWires[0]~I .operation_mode = "output";
defparam \BusWires[0]~I .output_async_reset = "none";
defparam \BusWires[0]~I .output_power_up = "low";
defparam \BusWires[0]~I .output_register_mode = "none";
defparam \BusWires[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[1]~I (
	.datain(\BusWires~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[1]));
// synopsys translate_off
defparam \BusWires[1]~I .input_async_reset = "none";
defparam \BusWires[1]~I .input_power_up = "low";
defparam \BusWires[1]~I .input_register_mode = "none";
defparam \BusWires[1]~I .input_sync_reset = "none";
defparam \BusWires[1]~I .oe_async_reset = "none";
defparam \BusWires[1]~I .oe_power_up = "low";
defparam \BusWires[1]~I .oe_register_mode = "none";
defparam \BusWires[1]~I .oe_sync_reset = "none";
defparam \BusWires[1]~I .operation_mode = "output";
defparam \BusWires[1]~I .output_async_reset = "none";
defparam \BusWires[1]~I .output_power_up = "low";
defparam \BusWires[1]~I .output_register_mode = "none";
defparam \BusWires[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[2]~I (
	.datain(\BusWires~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[2]));
// synopsys translate_off
defparam \BusWires[2]~I .input_async_reset = "none";
defparam \BusWires[2]~I .input_power_up = "low";
defparam \BusWires[2]~I .input_register_mode = "none";
defparam \BusWires[2]~I .input_sync_reset = "none";
defparam \BusWires[2]~I .oe_async_reset = "none";
defparam \BusWires[2]~I .oe_power_up = "low";
defparam \BusWires[2]~I .oe_register_mode = "none";
defparam \BusWires[2]~I .oe_sync_reset = "none";
defparam \BusWires[2]~I .operation_mode = "output";
defparam \BusWires[2]~I .output_async_reset = "none";
defparam \BusWires[2]~I .output_power_up = "low";
defparam \BusWires[2]~I .output_register_mode = "none";
defparam \BusWires[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[3]~I (
	.datain(\BusWires~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[3]));
// synopsys translate_off
defparam \BusWires[3]~I .input_async_reset = "none";
defparam \BusWires[3]~I .input_power_up = "low";
defparam \BusWires[3]~I .input_register_mode = "none";
defparam \BusWires[3]~I .input_sync_reset = "none";
defparam \BusWires[3]~I .oe_async_reset = "none";
defparam \BusWires[3]~I .oe_power_up = "low";
defparam \BusWires[3]~I .oe_register_mode = "none";
defparam \BusWires[3]~I .oe_sync_reset = "none";
defparam \BusWires[3]~I .operation_mode = "output";
defparam \BusWires[3]~I .output_async_reset = "none";
defparam \BusWires[3]~I .output_power_up = "low";
defparam \BusWires[3]~I .output_register_mode = "none";
defparam \BusWires[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[4]~I (
	.datain(\BusWires~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[4]));
// synopsys translate_off
defparam \BusWires[4]~I .input_async_reset = "none";
defparam \BusWires[4]~I .input_power_up = "low";
defparam \BusWires[4]~I .input_register_mode = "none";
defparam \BusWires[4]~I .input_sync_reset = "none";
defparam \BusWires[4]~I .oe_async_reset = "none";
defparam \BusWires[4]~I .oe_power_up = "low";
defparam \BusWires[4]~I .oe_register_mode = "none";
defparam \BusWires[4]~I .oe_sync_reset = "none";
defparam \BusWires[4]~I .operation_mode = "output";
defparam \BusWires[4]~I .output_async_reset = "none";
defparam \BusWires[4]~I .output_power_up = "low";
defparam \BusWires[4]~I .output_register_mode = "none";
defparam \BusWires[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[5]~I (
	.datain(\BusWires~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[5]));
// synopsys translate_off
defparam \BusWires[5]~I .input_async_reset = "none";
defparam \BusWires[5]~I .input_power_up = "low";
defparam \BusWires[5]~I .input_register_mode = "none";
defparam \BusWires[5]~I .input_sync_reset = "none";
defparam \BusWires[5]~I .oe_async_reset = "none";
defparam \BusWires[5]~I .oe_power_up = "low";
defparam \BusWires[5]~I .oe_register_mode = "none";
defparam \BusWires[5]~I .oe_sync_reset = "none";
defparam \BusWires[5]~I .operation_mode = "output";
defparam \BusWires[5]~I .output_async_reset = "none";
defparam \BusWires[5]~I .output_power_up = "low";
defparam \BusWires[5]~I .output_register_mode = "none";
defparam \BusWires[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[6]~I (
	.datain(\BusWires~47_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[6]));
// synopsys translate_off
defparam \BusWires[6]~I .input_async_reset = "none";
defparam \BusWires[6]~I .input_power_up = "low";
defparam \BusWires[6]~I .input_register_mode = "none";
defparam \BusWires[6]~I .input_sync_reset = "none";
defparam \BusWires[6]~I .oe_async_reset = "none";
defparam \BusWires[6]~I .oe_power_up = "low";
defparam \BusWires[6]~I .oe_register_mode = "none";
defparam \BusWires[6]~I .oe_sync_reset = "none";
defparam \BusWires[6]~I .operation_mode = "output";
defparam \BusWires[6]~I .output_async_reset = "none";
defparam \BusWires[6]~I .output_power_up = "low";
defparam \BusWires[6]~I .output_register_mode = "none";
defparam \BusWires[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[7]~I (
	.datain(\BusWires~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[7]));
// synopsys translate_off
defparam \BusWires[7]~I .input_async_reset = "none";
defparam \BusWires[7]~I .input_power_up = "low";
defparam \BusWires[7]~I .input_register_mode = "none";
defparam \BusWires[7]~I .input_sync_reset = "none";
defparam \BusWires[7]~I .oe_async_reset = "none";
defparam \BusWires[7]~I .oe_power_up = "low";
defparam \BusWires[7]~I .oe_register_mode = "none";
defparam \BusWires[7]~I .oe_sync_reset = "none";
defparam \BusWires[7]~I .operation_mode = "output";
defparam \BusWires[7]~I .output_async_reset = "none";
defparam \BusWires[7]~I .output_power_up = "low";
defparam \BusWires[7]~I .output_register_mode = "none";
defparam \BusWires[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[8]~I (
	.datain(\BusWires~61_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[8]));
// synopsys translate_off
defparam \BusWires[8]~I .input_async_reset = "none";
defparam \BusWires[8]~I .input_power_up = "low";
defparam \BusWires[8]~I .input_register_mode = "none";
defparam \BusWires[8]~I .input_sync_reset = "none";
defparam \BusWires[8]~I .oe_async_reset = "none";
defparam \BusWires[8]~I .oe_power_up = "low";
defparam \BusWires[8]~I .oe_register_mode = "none";
defparam \BusWires[8]~I .oe_sync_reset = "none";
defparam \BusWires[8]~I .operation_mode = "output";
defparam \BusWires[8]~I .output_async_reset = "none";
defparam \BusWires[8]~I .output_power_up = "low";
defparam \BusWires[8]~I .output_register_mode = "none";
defparam \BusWires[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[9]~I (
	.datain(\BusWires~68_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[9]));
// synopsys translate_off
defparam \BusWires[9]~I .input_async_reset = "none";
defparam \BusWires[9]~I .input_power_up = "low";
defparam \BusWires[9]~I .input_register_mode = "none";
defparam \BusWires[9]~I .input_sync_reset = "none";
defparam \BusWires[9]~I .oe_async_reset = "none";
defparam \BusWires[9]~I .oe_power_up = "low";
defparam \BusWires[9]~I .oe_register_mode = "none";
defparam \BusWires[9]~I .oe_sync_reset = "none";
defparam \BusWires[9]~I .operation_mode = "output";
defparam \BusWires[9]~I .output_async_reset = "none";
defparam \BusWires[9]~I .output_power_up = "low";
defparam \BusWires[9]~I .output_register_mode = "none";
defparam \BusWires[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[10]~I (
	.datain(\BusWires~75_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[10]));
// synopsys translate_off
defparam \BusWires[10]~I .input_async_reset = "none";
defparam \BusWires[10]~I .input_power_up = "low";
defparam \BusWires[10]~I .input_register_mode = "none";
defparam \BusWires[10]~I .input_sync_reset = "none";
defparam \BusWires[10]~I .oe_async_reset = "none";
defparam \BusWires[10]~I .oe_power_up = "low";
defparam \BusWires[10]~I .oe_register_mode = "none";
defparam \BusWires[10]~I .oe_sync_reset = "none";
defparam \BusWires[10]~I .operation_mode = "output";
defparam \BusWires[10]~I .output_async_reset = "none";
defparam \BusWires[10]~I .output_power_up = "low";
defparam \BusWires[10]~I .output_register_mode = "none";
defparam \BusWires[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[11]~I (
	.datain(\BusWires~82_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[11]));
// synopsys translate_off
defparam \BusWires[11]~I .input_async_reset = "none";
defparam \BusWires[11]~I .input_power_up = "low";
defparam \BusWires[11]~I .input_register_mode = "none";
defparam \BusWires[11]~I .input_sync_reset = "none";
defparam \BusWires[11]~I .oe_async_reset = "none";
defparam \BusWires[11]~I .oe_power_up = "low";
defparam \BusWires[11]~I .oe_register_mode = "none";
defparam \BusWires[11]~I .oe_sync_reset = "none";
defparam \BusWires[11]~I .operation_mode = "output";
defparam \BusWires[11]~I .output_async_reset = "none";
defparam \BusWires[11]~I .output_power_up = "low";
defparam \BusWires[11]~I .output_register_mode = "none";
defparam \BusWires[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[12]~I (
	.datain(\BusWires~89_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[12]));
// synopsys translate_off
defparam \BusWires[12]~I .input_async_reset = "none";
defparam \BusWires[12]~I .input_power_up = "low";
defparam \BusWires[12]~I .input_register_mode = "none";
defparam \BusWires[12]~I .input_sync_reset = "none";
defparam \BusWires[12]~I .oe_async_reset = "none";
defparam \BusWires[12]~I .oe_power_up = "low";
defparam \BusWires[12]~I .oe_register_mode = "none";
defparam \BusWires[12]~I .oe_sync_reset = "none";
defparam \BusWires[12]~I .operation_mode = "output";
defparam \BusWires[12]~I .output_async_reset = "none";
defparam \BusWires[12]~I .output_power_up = "low";
defparam \BusWires[12]~I .output_register_mode = "none";
defparam \BusWires[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[13]~I (
	.datain(\BusWires~96_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[13]));
// synopsys translate_off
defparam \BusWires[13]~I .input_async_reset = "none";
defparam \BusWires[13]~I .input_power_up = "low";
defparam \BusWires[13]~I .input_register_mode = "none";
defparam \BusWires[13]~I .input_sync_reset = "none";
defparam \BusWires[13]~I .oe_async_reset = "none";
defparam \BusWires[13]~I .oe_power_up = "low";
defparam \BusWires[13]~I .oe_register_mode = "none";
defparam \BusWires[13]~I .oe_sync_reset = "none";
defparam \BusWires[13]~I .operation_mode = "output";
defparam \BusWires[13]~I .output_async_reset = "none";
defparam \BusWires[13]~I .output_power_up = "low";
defparam \BusWires[13]~I .output_register_mode = "none";
defparam \BusWires[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[14]~I (
	.datain(\BusWires~103_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[14]));
// synopsys translate_off
defparam \BusWires[14]~I .input_async_reset = "none";
defparam \BusWires[14]~I .input_power_up = "low";
defparam \BusWires[14]~I .input_register_mode = "none";
defparam \BusWires[14]~I .input_sync_reset = "none";
defparam \BusWires[14]~I .oe_async_reset = "none";
defparam \BusWires[14]~I .oe_power_up = "low";
defparam \BusWires[14]~I .oe_register_mode = "none";
defparam \BusWires[14]~I .oe_sync_reset = "none";
defparam \BusWires[14]~I .operation_mode = "output";
defparam \BusWires[14]~I .output_async_reset = "none";
defparam \BusWires[14]~I .output_power_up = "low";
defparam \BusWires[14]~I .output_register_mode = "none";
defparam \BusWires[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[15]~I (
	.datain(\BusWires~110_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[15]));
// synopsys translate_off
defparam \BusWires[15]~I .input_async_reset = "none";
defparam \BusWires[15]~I .input_power_up = "low";
defparam \BusWires[15]~I .input_register_mode = "none";
defparam \BusWires[15]~I .input_sync_reset = "none";
defparam \BusWires[15]~I .oe_async_reset = "none";
defparam \BusWires[15]~I .oe_power_up = "low";
defparam \BusWires[15]~I .oe_register_mode = "none";
defparam \BusWires[15]~I .oe_sync_reset = "none";
defparam \BusWires[15]~I .operation_mode = "output";
defparam \BusWires[15]~I .output_async_reset = "none";
defparam \BusWires[15]~I .output_power_up = "low";
defparam \BusWires[15]~I .output_register_mode = "none";
defparam \BusWires[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Overflow~I (
	.datain(\Overflow~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Overflow));
// synopsys translate_off
defparam \Overflow~I .input_async_reset = "none";
defparam \Overflow~I .input_power_up = "low";
defparam \Overflow~I .input_register_mode = "none";
defparam \Overflow~I .input_sync_reset = "none";
defparam \Overflow~I .oe_async_reset = "none";
defparam \Overflow~I .oe_power_up = "low";
defparam \Overflow~I .oe_register_mode = "none";
defparam \Overflow~I .oe_sync_reset = "none";
defparam \Overflow~I .operation_mode = "output";
defparam \Overflow~I .output_async_reset = "none";
defparam \Overflow~I .output_power_up = "low";
defparam \Overflow~I .output_register_mode = "none";
defparam \Overflow~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
