/*
 * Copyright (c) 2023-2024 Chen Xingyu <hi@xingrz.me>
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef __SOC_CH32V_SYSCON_REGS_CH56X_H__
#define __SOC_CH32V_SYSCON_REGS_CH56X_H__

#define CH32V_SYS_R8_SAFE_ACCESS_SIG_REG (CH32V_SYS_BASE + 0x00)
#define CH32V_SYS_R8_CHIP_ID_REG         (CH32V_SYS_BASE + 0x01)
#define CH32V_SYS_R8_SAFE_ACCESS_ID_REG  (CH32V_SYS_BASE + 0x02)
#define CH32V_SYS_R8_WDOG_COUNT_REG      (CH32V_SYS_BASE + 0x03)
#define CH32V_SYS_R8_GLOB_ROM_CFG_REG    (CH32V_SYS_BASE + 0x04)
#define CH32V_SYS_R8_RST_BOOT_STAT_REG   (CH32V_SYS_BASE + 0x05)
#define CH32V_SYS_R8_RST_WDOG_CTRL_REG   (CH32V_SYS_BASE + 0x06)
#define CH32V_SYS_R8_GLOB_RESET_KEEP_REG (CH32V_SYS_BASE + 0x07)
#define CH32V_SYS_R8_CLK_PLL_DIV_REG     (CH32V_SYS_BASE + 0x08)
#define CH32V_SYS_R8_CLK_CFG_CTRL_REG    (CH32V_SYS_BASE + 0x0A)
#define CH32V_SYS_R8_CLK_MOD_AUX_REG     (CH32V_SYS_BASE + 0x0B)
#define CH32V_SYS_R8_SLP_CLK_OFF_REG(n)  (CH32V_SYS_BASE + 0x0C + n)
#define CH32V_SYS_R8_SLP_CLK_OFF_CNT     (2)
#define CH32V_SYS_R8_SLP_WAKE_CTRL_REG   (CH32V_SYS_BASE + 0x0E)
#define CH32V_SYS_R8_SLP_POWER_CTRL_REG  (CH32V_SYS_BASE + 0x0F)
#define CH32V_SYS_R8_PIN_ALTERNATE_REG   (CH32V_SYS_BASE + 0x12)
#define CH32V_SYS_R8_GPIO_INT_FLAG_REG   (CH32V_SYS_BASE + 0x1C)
#define CH32V_SYS_R8_GPIO_INT_ENABLE_REG (CH32V_SYS_BASE + 0x1D)
#define CH32V_SYS_R8_GPIO_INT_MODE_REG   (CH32V_SYS_BASE + 0x1E)
#define CH32V_SYS_R8_GPIO_INT_POLAR_REG  (CH32V_SYS_BASE + 0x1F)
#define CH32V_SYS_R16_SERD_ANA_CFG1      (CH32V_SYS_BASE + 0x20)
#define CH32V_SYS_R32_SERD_ANA_CFG2      (CH32V_SYS_BASE + 0x24)

#endif /* __SOC_CH32V_SYSCON_REGS_CH56X_H__ */
