../00_TESTBED/define.v
// testbench
// -----------------------------------------------------------------------------
../00_TESTBED/testbench.v
/home/raid7_2/course/cvsd/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v

// memory file
// -----------------------------------------------------------------------------
../sram_4096x8/sram_4096x8.v

// design files
// -----------------------------------------------------------------------------
../02_SYN/Netlist/core_syn.v
//../05_POST/core_pr.v