{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662256996851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662256996865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 22:03:16 2022 " "Processing started: Sat Sep 03 22:03:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662256996865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662256996865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm-moore -c fsm-moore " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm-moore -c fsm-moore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662256996866 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1662256997334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_outputs/fsm-moore.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_outputs/fsm-moore.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_moore " "Found entity 1: fsm_moore" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662257010009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662257010009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm_moore " "Elaborating entity \"fsm_moore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662257010054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fsm-moore.v(46) " "Verilog HDL assignment warning at fsm-moore.v(46): truncated value with size 32 to match size of target (24)" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662257010055 "|fsm_moore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm-moore.v(87) " "Verilog HDL assignment warning at fsm-moore.v(87): truncated value with size 32 to match size of target (9)" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662257010057 "|fsm_moore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm-moore.v(90) " "Verilog HDL assignment warning at fsm-moore.v(90): truncated value with size 32 to match size of target (9)" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662257010057 "|fsm_moore"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led\[0\]~reg0 led\[0\]~reg0_emulated led\[0\]~1 " "Register \"led\[0\]~reg0\" is converted into an equivalent circuit using register \"led\[0\]~reg0_emulated\" and latch \"led\[0\]~1\"" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662257010620 "|fsm_moore|led[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led\[1\]~reg0 led\[1\]~reg0_emulated led\[1\]~5 " "Register \"led\[1\]~reg0\" is converted into an equivalent circuit using register \"led\[1\]~reg0_emulated\" and latch \"led\[1\]~5\"" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662257010620 "|fsm_moore|led[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led\[2\]~reg0 led\[2\]~reg0_emulated led\[2\]~9 " "Register \"led\[2\]~reg0\" is converted into an equivalent circuit using register \"led\[2\]~reg0_emulated\" and latch \"led\[2\]~9\"" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662257010620 "|fsm_moore|led[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led\[3\]~reg0 led\[3\]~reg0_emulated led\[3\]~13 " "Register \"led\[3\]~reg0\" is converted into an equivalent circuit using register \"led\[3\]~reg0_emulated\" and latch \"led\[3\]~13\"" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662257010620 "|fsm_moore|led[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led\[4\]~reg0 led\[4\]~reg0_emulated led\[4\]~17 " "Register \"led\[4\]~reg0\" is converted into an equivalent circuit using register \"led\[4\]~reg0_emulated\" and latch \"led\[4\]~17\"" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662257010620 "|fsm_moore|led[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led\[5\]~reg0 led\[5\]~reg0_emulated led\[5\]~21 " "Register \"led\[5\]~reg0\" is converted into an equivalent circuit using register \"led\[5\]~reg0_emulated\" and latch \"led\[5\]~21\"" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662257010620 "|fsm_moore|led[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led\[6\]~reg0 led\[6\]~reg0_emulated led\[6\]~25 " "Register \"led\[6\]~reg0\" is converted into an equivalent circuit using register \"led\[6\]~reg0_emulated\" and latch \"led\[6\]~25\"" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662257010620 "|fsm_moore|led[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led\[7\]~reg0 led\[7\]~reg0_emulated led\[7\]~29 " "Register \"led\[7\]~reg0\" is converted into an equivalent circuit using register \"led\[7\]~reg0_emulated\" and latch \"led\[7\]~29\"" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662257010620 "|fsm_moore|led[7]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led\[8\]~reg0 led\[8\]~reg0_emulated led\[8\]~33 " "Register \"led\[8\]~reg0\" is converted into an equivalent circuit using register \"led\[8\]~reg0_emulated\" and latch \"led\[8\]~33\"" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662257010620 "|fsm_moore|led[8]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1662257010620 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662257010724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662257011059 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662257011059 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662257011101 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662257011101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662257011101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662257011101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5012 " "Peak virtual memory: 5012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662257011124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 22:03:31 2022 " "Processing ended: Sat Sep 03 22:03:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662257011124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662257011124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662257011124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662257011124 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1662257012558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662257012570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 22:03:32 2022 " "Processing started: Sat Sep 03 22:03:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662257012570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1662257012570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fsm-moore -c fsm-moore " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fsm-moore -c fsm-moore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1662257012570 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1662257012732 ""}
{ "Info" "0" "" "Project  = fsm-moore" {  } {  } 0 0 "Project  = fsm-moore" 0 0 "Fitter" 0 0 1662257012732 ""}
{ "Info" "0" "" "Revision = fsm-moore" {  } {  } 0 0 "Revision = fsm-moore" 0 0 "Fitter" 0 0 1662257012732 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1662257012890 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fsm-moore 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"fsm-moore\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1662257012900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662257012974 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662257012974 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1662257013550 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1662257013582 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1662257013688 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1662257028893 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 24 global CLKCTRL_G6 " "clk~inputCLKENA0 with 24 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1662257028972 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1662257028972 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662257028973 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1662257028977 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1662257028978 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1662257028978 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1662257028979 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1662257028979 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1662257028979 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1662257029681 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fsm-moore.sdc " "Synopsys Design Constraints File file not found: 'fsm-moore.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1662257029681 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1662257029682 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "led\[8\]~34\|combout " "Node \"led\[8\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029684 ""} { "Warning" "WSTA_SCC_NODE" "Add1~33\|datad " "Node \"Add1~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029684 ""} { "Warning" "WSTA_SCC_NODE" "Add1~33\|sumout " "Node \"Add1~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029684 ""} { "Warning" "WSTA_SCC_NODE" "led\[8\]~34\|datad " "Node \"led\[8\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029684 ""}  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } } { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662257029684 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "led\[7\]~30\|combout " "Node \"led\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029684 ""} { "Warning" "WSTA_SCC_NODE" "Add1~29\|datad " "Node \"Add1~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029684 ""} { "Warning" "WSTA_SCC_NODE" "Add1~29\|sumout " "Node \"Add1~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029684 ""} { "Warning" "WSTA_SCC_NODE" "led\[7\]~30\|datad " "Node \"led\[7\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029684 ""}  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } } { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662257029684 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "led\[6\]~26\|combout " "Node \"led\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029684 ""} { "Warning" "WSTA_SCC_NODE" "Add1~25\|datad " "Node \"Add1~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029684 ""} { "Warning" "WSTA_SCC_NODE" "Add1~25\|sumout " "Node \"Add1~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029684 ""} { "Warning" "WSTA_SCC_NODE" "led\[6\]~26\|datad " "Node \"led\[6\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029684 ""}  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } } { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662257029684 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "led\[5\]~22\|combout " "Node \"led\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029685 ""} { "Warning" "WSTA_SCC_NODE" "Add1~21\|datad " "Node \"Add1~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029685 ""} { "Warning" "WSTA_SCC_NODE" "Add1~21\|sumout " "Node \"Add1~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029685 ""} { "Warning" "WSTA_SCC_NODE" "led\[5\]~22\|datad " "Node \"led\[5\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029685 ""}  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } } { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662257029685 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add1~17\|datad " "Node \"Add1~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029685 ""} { "Warning" "WSTA_SCC_NODE" "Add1~17\|sumout " "Node \"Add1~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029685 ""} { "Warning" "WSTA_SCC_NODE" "led\[4\]~18\|datad " "Node \"led\[4\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029685 ""} { "Warning" "WSTA_SCC_NODE" "led\[4\]~18\|combout " "Node \"led\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029685 ""}  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 -1 0 } } { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662257029685 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add1~13\|datad " "Node \"Add1~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029685 ""} { "Warning" "WSTA_SCC_NODE" "Add1~13\|sumout " "Node \"Add1~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029685 ""} { "Warning" "WSTA_SCC_NODE" "led\[3\]~14\|datad " "Node \"led\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029685 ""} { "Warning" "WSTA_SCC_NODE" "led\[3\]~14\|combout " "Node \"led\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029685 ""}  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 -1 0 } } { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662257029685 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add1~9\|sumout " "Node \"Add1~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029685 ""} { "Warning" "WSTA_SCC_NODE" "led\[2\]~10\|datad " "Node \"led\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029685 ""} { "Warning" "WSTA_SCC_NODE" "led\[2\]~10\|combout " "Node \"led\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029685 ""} { "Warning" "WSTA_SCC_NODE" "Add1~9\|datad " "Node \"Add1~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029685 ""}  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 -1 0 } } { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662257029685 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add1~5\|sumout " "Node \"Add1~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029686 ""} { "Warning" "WSTA_SCC_NODE" "led\[1\]~6\|datad " "Node \"led\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029686 ""} { "Warning" "WSTA_SCC_NODE" "led\[1\]~6\|combout " "Node \"led\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029686 ""} { "Warning" "WSTA_SCC_NODE" "Add1~5\|datad " "Node \"Add1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029686 ""}  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 -1 0 } } { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662257029686 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add1~1\|datad " "Node \"Add1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029686 ""} { "Warning" "WSTA_SCC_NODE" "Add1~1\|sumout " "Node \"Add1~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029686 ""} { "Warning" "WSTA_SCC_NODE" "led\[0\]~2\|datad " "Node \"led\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029686 ""} { "Warning" "WSTA_SCC_NODE" "led\[0\]~2\|combout " "Node \"led\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257029686 ""}  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 -1 0 } } { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662257029686 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1662257029689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1662257029690 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1662257029691 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1662257029694 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1662257029695 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1662257029695 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662257029730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1662257040929 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1662257041108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662257043590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1662257046057 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1662257048319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662257048319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1662257049597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/altera_lite/16.0/projects/fsm-moore/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1662257061476 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1662257061476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1662257063671 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1662257063671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662257063672 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1662257065306 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1662257065344 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1662257065827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1662257065827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1662257066291 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662257070285 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera_lite/16.0/projects/fsm-moore/output_files/fsm-moore.fit.smsg " "Generated suppressed messages file C:/altera_lite/16.0/projects/fsm-moore/output_files/fsm-moore.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1662257070600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 50 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6307 " "Peak virtual memory: 6307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662257071224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 22:04:31 2022 " "Processing ended: Sat Sep 03 22:04:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662257071224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662257071224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662257071224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1662257071224 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1662257072542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662257072553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 22:04:32 2022 " "Processing started: Sat Sep 03 22:04:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662257072553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1662257072553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fsm-moore -c fsm-moore " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fsm-moore -c fsm-moore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1662257072553 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1662257080789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5020 " "Peak virtual memory: 5020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662257081304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 22:04:41 2022 " "Processing ended: Sat Sep 03 22:04:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662257081304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662257081304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662257081304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1662257081304 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1662257081949 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1662257082713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662257082726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 22:04:42 2022 " "Processing started: Sat Sep 03 22:04:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662257082726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257082726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fsm-moore -c fsm-moore " "Command: quartus_sta fsm-moore -c fsm-moore" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257082726 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1662257082907 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257083828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257083877 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257083878 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084576 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fsm-moore.sdc " "Synopsys Design Constraints File file not found: 'fsm-moore.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084605 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084605 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst_btn rst_btn " "create_clock -period 1.000 -name rst_btn rst_btn" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1662257084606 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk div_clk " "create_clock -period 1.000 -name div_clk div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1662257084606 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1662257084606 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084606 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "led\[8\]~34\|combout " "Node \"led\[8\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084607 ""} { "Warning" "WSTA_SCC_NODE" "Add1~33\|datac " "Node \"Add1~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084607 ""} { "Warning" "WSTA_SCC_NODE" "Add1~33\|sumout " "Node \"Add1~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084607 ""} { "Warning" "WSTA_SCC_NODE" "led\[8\]~34\|datad " "Node \"led\[8\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084607 ""}  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } } { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084607 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "led\[7\]~30\|combout " "Node \"led\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084608 ""} { "Warning" "WSTA_SCC_NODE" "Add1~29\|dataa " "Node \"Add1~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084608 ""} { "Warning" "WSTA_SCC_NODE" "Add1~29\|sumout " "Node \"Add1~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084608 ""} { "Warning" "WSTA_SCC_NODE" "led\[7\]~30\|datad " "Node \"led\[7\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084608 ""}  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } } { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084608 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "led\[6\]~26\|combout " "Node \"led\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084608 ""} { "Warning" "WSTA_SCC_NODE" "Add1~25\|datac " "Node \"Add1~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084608 ""} { "Warning" "WSTA_SCC_NODE" "Add1~25\|sumout " "Node \"Add1~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084608 ""} { "Warning" "WSTA_SCC_NODE" "led\[6\]~26\|datad " "Node \"led\[6\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084608 ""}  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } } { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084608 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "led\[5\]~22\|combout " "Node \"led\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084608 ""} { "Warning" "WSTA_SCC_NODE" "Add1~21\|datac " "Node \"Add1~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084608 ""} { "Warning" "WSTA_SCC_NODE" "Add1~21\|sumout " "Node \"Add1~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084608 ""} { "Warning" "WSTA_SCC_NODE" "led\[5\]~22\|datac " "Node \"led\[5\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084608 ""}  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } } { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084608 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "led\[4\]~18\|combout " "Node \"led\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084609 ""} { "Warning" "WSTA_SCC_NODE" "Add1~17\|datac " "Node \"Add1~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084609 ""} { "Warning" "WSTA_SCC_NODE" "Add1~17\|sumout " "Node \"Add1~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084609 ""} { "Warning" "WSTA_SCC_NODE" "led\[4\]~18\|datac " "Node \"led\[4\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084609 ""}  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } } { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084609 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "led\[3\]~14\|combout " "Node \"led\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084609 ""} { "Warning" "WSTA_SCC_NODE" "Add1~13\|datac " "Node \"Add1~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084609 ""} { "Warning" "WSTA_SCC_NODE" "Add1~13\|sumout " "Node \"Add1~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084609 ""} { "Warning" "WSTA_SCC_NODE" "led\[3\]~14\|datab " "Node \"led\[3\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084609 ""}  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } } { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084609 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add1~9\|sumout " "Node \"Add1~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084609 ""} { "Warning" "WSTA_SCC_NODE" "led\[2\]~10\|datac " "Node \"led\[2\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084609 ""} { "Warning" "WSTA_SCC_NODE" "led\[2\]~10\|combout " "Node \"led\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084609 ""} { "Warning" "WSTA_SCC_NODE" "Add1~9\|datab " "Node \"Add1~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084609 ""}  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 -1 0 } } { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084609 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add1~5\|sumout " "Node \"Add1~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084610 ""} { "Warning" "WSTA_SCC_NODE" "led\[1\]~6\|datac " "Node \"led\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084610 ""} { "Warning" "WSTA_SCC_NODE" "led\[1\]~6\|combout " "Node \"led\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084610 ""} { "Warning" "WSTA_SCC_NODE" "Add1~5\|datac " "Node \"Add1~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084610 ""}  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 -1 0 } } { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084610 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add1~1\|datac " "Node \"Add1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084610 ""} { "Warning" "WSTA_SCC_NODE" "Add1~1\|sumout " "Node \"Add1~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084610 ""} { "Warning" "WSTA_SCC_NODE" "led\[0\]~2\|datac " "Node \"led\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084610 ""} { "Warning" "WSTA_SCC_NODE" "led\[0\]~2\|combout " "Node \"led\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662257084610 ""}  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 -1 0 } } { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084610 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084612 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084613 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1662257084614 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1662257084624 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1662257084661 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.861 " "Worst-case setup slack is -31.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.861            -230.357 div_clk  " "  -31.861            -230.357 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.063            -156.214 rst_btn  " "  -30.063            -156.214 rst_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.756             -67.023 clk  " "   -4.756             -67.023 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 clk  " "    0.386               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 rst_btn  " "    0.483               0.000 rst_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.806               0.000 div_clk  " "    0.806               0.000 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.934 " "Worst-case recovery slack is -2.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.934             -79.082 clk  " "   -2.934             -79.082 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.569             -30.005 div_clk  " "   -2.569             -30.005 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.838 " "Worst-case removal slack is 0.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.838               0.000 clk  " "    0.838               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.212               0.000 div_clk  " "    1.212               0.000 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.658 " "Worst-case minimum pulse width slack is -0.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.658             -18.959 clk  " "   -0.658             -18.959 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.190 div_clk  " "   -0.394              -6.190 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.151              -1.704 rst_btn  " "   -0.151              -1.704 rst_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257084706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084706 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1662257084726 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257084788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257086099 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257086158 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1662257086163 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257086163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.736 " "Worst-case setup slack is -31.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.736            -229.665 div_clk  " "  -31.736            -229.665 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.004            -155.824 rst_btn  " "  -30.004            -155.824 rst_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.866             -66.192 clk  " "   -4.866             -66.192 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257086169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clk  " "    0.385               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 rst_btn  " "    0.434               0.000 rst_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.803               0.000 div_clk  " "    0.803               0.000 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257086174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.639 " "Worst-case recovery slack is -2.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.639             -71.103 clk  " "   -2.639             -71.103 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.561             -29.969 div_clk  " "   -2.561             -29.969 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257086181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.514 " "Worst-case removal slack is 0.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 clk  " "    0.514               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222               0.000 div_clk  " "    1.222               0.000 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257086186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.662 " "Worst-case minimum pulse width slack is -0.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.662             -17.439 clk  " "   -0.662             -17.439 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.189 div_clk  " "   -0.394              -6.189 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.171              -1.843 rst_btn  " "   -0.171              -1.843 rst_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257086192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257086192 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1662257086202 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257086391 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257087351 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257087403 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1662257087405 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257087405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.408 " "Worst-case setup slack is -19.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.408            -142.585 div_clk  " "  -19.408            -142.585 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.479             -98.286 rst_btn  " "  -18.479             -98.286 rst_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.046             -30.624 clk  " "   -3.046             -30.624 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257087408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 rst_btn  " "    0.183               0.000 rst_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 clk  " "    0.205               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 div_clk  " "    0.396               0.000 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257087414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.422 " "Worst-case recovery slack is -2.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.422             -65.191 clk  " "   -2.422             -65.191 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.750             -20.642 div_clk  " "   -1.750             -20.642 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257087419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.426 " "Worst-case removal slack is 0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 div_clk  " "    0.426               0.000 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 clk  " "    0.495               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257087425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.714 " "Worst-case minimum pulse width slack is -0.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.714             -13.456 clk  " "   -0.714             -13.456 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405              -6.832 rst_btn  " "   -0.405              -6.832 rst_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 div_clk  " "    0.096               0.000 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257087433 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1662257087443 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257087639 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1662257087641 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257087641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.731 " "Worst-case setup slack is -17.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.731            -130.586 div_clk  " "  -17.731            -130.586 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.820             -89.541 rst_btn  " "  -16.820             -89.541 rst_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.703             -25.481 clk  " "   -2.703             -25.481 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257087644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.088 " "Worst-case hold slack is 0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 rst_btn  " "    0.088               0.000 rst_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 clk  " "    0.193               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 div_clk  " "    0.360               0.000 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257087649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.161 " "Worst-case recovery slack is -2.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.161             -58.197 clk  " "   -2.161             -58.197 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.750             -20.686 div_clk  " "   -1.750             -20.686 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257087653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.283 " "Worst-case removal slack is 0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 clk  " "    0.283               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 div_clk  " "    0.418               0.000 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257087658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.736 " "Worst-case minimum pulse width slack is -0.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.736             -15.960 clk  " "   -0.736             -15.960 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.429              -7.421 rst_btn  " "   -0.429              -7.421 rst_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 div_clk  " "    0.111               0.000 div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662257087661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257087661 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257089411 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257089411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 52 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5291 " "Peak virtual memory: 5291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662257089491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 22:04:49 2022 " "Processing ended: Sat Sep 03 22:04:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662257089491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662257089491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662257089491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257089491 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 116 s " "Quartus Prime Full Compilation was successful. 0 errors, 116 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662257090248 ""}
