INFO: [VRFC 10-2263] Analyzing Verilog file "D:/P_vhdl_Vi/ADC_AFE_SERDES/ADC_AFE_SERDES.sim/sim_1/synth/timing/xsim/iserdes_1_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUFDS_DIFF_OUT_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module AdcClock
INFO: [VRFC 10-311] analyzing module AdcClockProcess
INFO: [VRFC 10-311] analyzing module AdcDataDone
INFO: [VRFC 10-311] analyzing module Adc_FDPE
INFO: [VRFC 10-311] analyzing module Dat_Iserdes_Out
INFO: [VRFC 10-311] analyzing module DataOutModule
INFO: [VRFC 10-311] analyzing module DataOutModule_6
INFO: [VRFC 10-311] analyzing module EquCntModule
INFO: [VRFC 10-311] analyzing module EquCntModule_1
INFO: [VRFC 10-311] analyzing module FCLKSrdsReg
INFO: [VRFC 10-311] analyzing module FCLK_ADC
INFO: [VRFC 10-311] analyzing module FCLK_GenPulse
INFO: [VRFC 10-311] analyzing module FCLK_GenPulse_Fdcr
INFO: [VRFC 10-311] analyzing module FCLK_GenPulse_Fdcr_8
INFO: [VRFC 10-311] analyzing module FclkCntEqu
INFO: [VRFC 10-311] analyzing module FclkCntEqu_0
INFO: [VRFC 10-311] analyzing module IntRegOutModule
INFO: [VRFC 10-311] analyzing module IntRegOutModule_2
INFO: [VRFC 10-311] analyzing module IntRstFfModule
INFO: [VRFC 10-311] analyzing module IntRstFfModule_3
INFO: [VRFC 10-311] analyzing module IntSlipCntModule
INFO: [VRFC 10-311] analyzing module IntSlipCntModule_7
INFO: [VRFC 10-311] analyzing module IntSrlModule
INFO: [VRFC 10-311] analyzing module IntSrlModule_4
INFO: [VRFC 10-311] analyzing module RSTSetModule
INFO: [VRFC 10-311] analyzing module RSTSetModule_5
INFO: [VRFC 10-311] analyzing module adcClock_FclkFrm
INFO: [VRFC 10-311] analyzing module iserdes_adc
INFO: [VRFC 10-311] analyzing module glbl
