--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml P3_1x8DEMUX.twx P3_1x8DEMUX.ncd -o P3_1x8DEMUX.twr
P3_1x8DEMUX.pcf -ucf P3_1x8DEMUX.ucf

Design file:              P3_1x8DEMUX.ncd
Physical constraint file: P3_1x8DEMUX.pcf
Device,package,speed:     xc6slx9,csg225,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clear       |    1.610(R)|      SLOW  |    0.520(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
disp<7>     |        12.262(R)|      SLOW  |         5.458(R)|      FAST  |clk_BUFGP         |   0.000|
disp<8>     |        11.890(R)|      SLOW  |         5.222(R)|      FAST  |clk_BUFGP         |   0.000|
disp<9>     |        11.510(R)|      SLOW  |         4.980(R)|      FAST  |clk_BUFGP         |   0.000|
disp<10>    |        11.459(R)|      SLOW  |         4.922(R)|      FAST  |clk_BUFGP         |   0.000|
disp<11>    |        13.053(R)|      SLOW  |         5.917(R)|      FAST  |clk_BUFGP         |   0.000|
disp<12>    |        12.797(R)|      SLOW  |         5.747(R)|      FAST  |clk_BUFGP         |   0.000|
disp<13>    |        11.913(R)|      SLOW  |         5.197(R)|      FAST  |clk_BUFGP         |   0.000|
disp<14>    |        11.215(R)|      SLOW  |         4.841(R)|      FAST  |clk_BUFGP         |   0.000|
disp<15>    |        11.328(R)|      SLOW  |         4.952(R)|      FAST  |clk_BUFGP         |   0.000|
salida<0>   |        12.283(R)|      SLOW  |         4.207(R)|      FAST  |clk_BUFGP         |   0.000|
salida<1>   |        12.444(R)|      SLOW  |         4.753(R)|      FAST  |clk_BUFGP         |   0.000|
salida<2>   |        12.274(R)|      SLOW  |         4.749(R)|      FAST  |clk_BUFGP         |   0.000|
salida<3>   |        11.963(R)|      SLOW  |         5.196(R)|      FAST  |clk_BUFGP         |   0.000|
salida<4>   |        12.400(R)|      SLOW  |         5.440(R)|      FAST  |clk_BUFGP         |   0.000|
salida<5>   |        12.137(R)|      SLOW  |         4.422(R)|      FAST  |clk_BUFGP         |   0.000|
salida<6>   |        12.555(R)|      SLOW  |         4.666(R)|      FAST  |clk_BUFGP         |   0.000|
salida<7>   |        12.515(R)|      SLOW  |         4.948(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.009|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
enable         |disp<7>        |   13.640|
enable         |disp<8>        |   10.199|
enable         |disp<9>        |   10.923|
enable         |disp<10>       |   10.994|
enable         |disp<11>       |   10.999|
enable         |disp<12>       |   11.107|
enable         |disp<13>       |   10.028|
enable         |disp<14>       |   10.317|
enable         |disp<15>       |   11.061|
enable         |ledsbtG<3>     |    9.146|
enable         |ledsbtR<3>     |    8.573|
enable         |salida<0>      |   13.661|
enable         |salida<1>      |   13.822|
enable         |salida<2>      |   13.652|
enable         |salida<3>      |   13.033|
enable         |salida<4>      |   13.405|
enable         |salida<5>      |   13.515|
enable         |salida<6>      |   13.933|
enable         |salida<7>      |   13.893|
entrada        |ledsbtG<4>     |    7.833|
entrada        |ledsbtR<4>     |    7.436|
entrada        |salida<0>      |   10.094|
entrada        |salida<1>      |   10.539|
entrada        |salida<2>      |   11.500|
entrada        |salida<3>      |   12.631|
entrada        |salida<4>      |   13.064|
entrada        |salida<5>      |   10.672|
entrada        |salida<6>      |   10.746|
entrada        |salida<7>      |   10.801|
sel<0>         |disp<8>        |   10.636|
sel<0>         |disp<9>        |   11.148|
sel<0>         |disp<10>       |   11.277|
sel<0>         |disp<11>       |    9.785|
sel<0>         |disp<12>       |    9.531|
sel<0>         |disp<13>       |   10.774|
sel<0>         |disp<14>       |   10.783|
sel<0>         |disp<15>       |   11.687|
sel<0>         |ledsbtG<0>     |    7.794|
sel<0>         |ledsbtR<0>     |    9.909|
sel<0>         |salida<0>      |   14.421|
sel<0>         |salida<1>      |   14.712|
sel<0>         |salida<2>      |   14.293|
sel<0>         |salida<3>      |   13.713|
sel<0>         |salida<4>      |   14.319|
sel<0>         |salida<5>      |   14.586|
sel<0>         |salida<6>      |   15.380|
sel<0>         |salida<7>      |   14.874|
sel<1>         |disp<8>        |   11.811|
sel<1>         |disp<9>        |   12.380|
sel<1>         |disp<10>       |   13.053|
sel<1>         |disp<11>       |   11.661|
sel<1>         |disp<12>       |   10.815|
sel<1>         |disp<13>       |   12.270|
sel<1>         |disp<14>       |   12.727|
sel<1>         |disp<15>       |   13.129|
sel<1>         |ledsbtG<1>     |    7.811|
sel<1>         |ledsbtR<1>     |    8.611|
sel<1>         |salida<0>      |   15.540|
sel<1>         |salida<1>      |   15.796|
sel<1>         |salida<2>      |   16.055|
sel<1>         |salida<3>      |   16.557|
sel<1>         |salida<4>      |   16.983|
sel<1>         |salida<5>      |   15.874|
sel<1>         |salida<6>      |   15.720|
sel<1>         |salida<7>      |   15.817|
sel<2>         |disp<8>        |   10.526|
sel<2>         |disp<9>        |   11.666|
sel<2>         |disp<10>       |   12.285|
sel<2>         |disp<11>       |   10.518|
sel<2>         |disp<12>       |   10.468|
sel<2>         |disp<13>       |   11.090|
sel<2>         |disp<14>       |   11.608|
sel<2>         |disp<15>       |   12.362|
sel<2>         |ledsbtG<2>     |    7.600|
sel<2>         |ledsbtR<2>     |    7.260|
sel<2>         |salida<0>      |   14.560|
sel<2>         |salida<1>      |   14.953|
sel<2>         |salida<2>      |   15.511|
sel<2>         |salida<3>      |   14.555|
sel<2>         |salida<4>      |   14.639|
sel<2>         |salida<5>      |   14.730|
sel<2>         |salida<6>      |   15.175|
sel<2>         |salida<7>      |   14.923|
---------------+---------------+---------+


Analysis completed Fri Nov 13 06:28:52 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



