library IEEE;
use ieee.std_logic_1164.all;
use std_logic_unsigned.all;

entiny lr_resister_1bit is
port(
	clk:in std_logic;
	reset:in std_logic;
	L_in:in std_logic;
	R_in:in std_logic;
	LR_mode:in std_logic;
	D_out:out std_logic;
)
end lr_resister_1bit;

architecture register_1bit of lr_resister_1bit is
begin
	process(clk,reset) begin
		if(reset='1') then
			D_out <= '0';
		elsif(rising_edge(clk)) then
			if(LR_mode='0') then
				D_out <= R_in;
			else 
				D_out <= L_in;
			end if;
		end if;
	end process;


end register_1bit;