// Node Statistic Information File
// Tool:  ispLEVER Classic 2.1.00.02.49.20
// Design 'cpu' created   Wed Mar 19 01:54:04 2025

// Fmax Logic Level: 14.

// Path: J0_IR12.Q
//    -> com_0
//    -> J0_PAUSel0
//    -> P1_AddElement1
//    -> P1_Carry2
//    -> P1_Carry3
//    -> P1_Carry4
//    -> P1_Carry5
//    -> P1_Carry6
//    -> P1_Carry7
//    -> P1_Carry8
//    -> P1_Carry9
//    -> P1_Carry10
//    -> P1_Carry11
//    -> ProgramAB12.D.X1

// Signal Name: DataDB7
// Type: Tri
BEGIN DataDB7
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_CUDataDBSel1.BLIF	4
Fanin Node      	J0_CUDataDBSel0.BLIF	3
Fanin Output    	Accum7.BLIF         	2
Fanin Output    	Flags7.BLIF         	2
Fanin Output    	ProgramAB7.Q        	2
END

// Signal Name: DataDB7.OE
// Type: Tri
BEGIN DataDB7.OE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	WR.BLIF             	6
END

// Signal Name: DataDB6
// Type: Tri
BEGIN DataDB6
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_CUDataDBSel1.BLIF	4
Fanin Node      	J0_CUDataDBSel0.BLIF	3
Fanin Output    	Accum6.BLIF         	2
Fanin Output    	ProgramAB6.Q        	2
END

// Signal Name: DataDB6.OE
// Type: Tri
BEGIN DataDB6.OE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	WR.BLIF             	6
END

// Signal Name: DataDB5
// Type: Tri
BEGIN DataDB5
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_CUDataDBSel1.BLIF	4
Fanin Node      	J0_CUDataDBSel0.BLIF	3
Fanin Output    	Accum5.BLIF         	2
Fanin Output    	Flags5.BLIF         	2
Fanin Output    	ProgramAB5.Q        	2
END

// Signal Name: DataDB5.OE
// Type: Tri
BEGIN DataDB5.OE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	WR.BLIF             	6
END

// Signal Name: DataDB4
// Type: Tri
BEGIN DataDB4
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_CUDataDBSel1.BLIF	4
Fanin Node      	J0_CUDataDBSel0.BLIF	3
Fanin Output    	Accum4.BLIF         	2
Fanin Output    	ProgramAB4.Q        	2
Fanin Output    	ProgramAB12.Q       	7
END

// Signal Name: DataDB4.OE
// Type: Tri
BEGIN DataDB4.OE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	WR.BLIF             	6
END

// Signal Name: DataDB3
// Type: Tri
BEGIN DataDB3
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_CUDataDBSel1.BLIF	4
Fanin Node      	J0_CUDataDBSel0.BLIF	3
Fanin Output    	Accum3.BLIF         	2
Fanin Output    	Flags3.BLIF         	4
Fanin Output    	ProgramAB3.Q        	2
Fanin Output    	ProgramAB11.Q       	2
END

// Signal Name: DataDB3.OE
// Type: Tri
BEGIN DataDB3.OE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	WR.BLIF             	6
END

// Signal Name: DataDB2
// Type: Tri
BEGIN DataDB2
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_CUDataDBSel1.BLIF	4
Fanin Node      	J0_CUDataDBSel0.BLIF	3
Fanin Output    	Accum2.BLIF         	2
Fanin Output    	Flags2.BLIF         	5
Fanin Output    	ProgramAB2.Q        	2
Fanin Output    	ProgramAB10.Q       	2
END

// Signal Name: DataDB2.OE
// Type: Tri
BEGIN DataDB2.OE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	WR.BLIF             	6
END

// Signal Name: DataDB1
// Type: Tri
BEGIN DataDB1
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_CUDataDBSel1.BLIF	4
Fanin Node      	J0_CUDataDBSel0.BLIF	3
Fanin Output    	Accum1.BLIF         	2
Fanin Output    	Flags1.BLIF         	3
Fanin Output    	ProgramAB1.Q        	3
Fanin Output    	ProgramAB9.Q        	2
END

// Signal Name: DataDB1.OE
// Type: Tri
BEGIN DataDB1.OE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	WR.BLIF             	6
END

// Signal Name: DataDB0
// Type: Tri
BEGIN DataDB0
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_CUDataDBSel1.BLIF	4
Fanin Node      	J0_CUDataDBSel0.BLIF	3
Fanin Output    	Accum0.BLIF         	7
Fanin Output    	Flags0.BLIF         	4
Fanin Output    	ProgramAB0.Q        	3
Fanin Output    	ProgramAB8.Q        	2
END

// Signal Name: DataDB0.OE
// Type: Tri
BEGIN DataDB0.OE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	WR.BLIF             	6
END

// Signal Name: DataAB7.X1
// Type: Tri
BEGIN DataAB7.X1
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V0_PrePostAdd.BLIF  	4
Fanin Node      	V1_SelectedAddr7.BLIF	2
Fanin Node      	V1_IncDecOut7.BLIF  	2
Fanin Node      	V1_AdderCarryIn7.BLIF	5
END

// Signal Name: DataAB7.X2
// Type: Tri
BEGIN DataAB7.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	V0_UseOffset.BLIF   	10
END

// Signal Name: DataAB7.OE
// Type: Tri
BEGIN DataAB7.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: DataAB6.X1
// Type: Tri
BEGIN DataAB6.X1
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V0_PrePostAdd.BLIF  	4
Fanin Node      	V1_SelectedAddr6.BLIF	2
Fanin Node      	V1_IncDecOut6.BLIF  	2
Fanin Node      	V1_AdderCarryIn6.BLIF	5
END

// Signal Name: DataAB6.X2
// Type: Tri
BEGIN DataAB6.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	V0_UseOffset.BLIF   	10
END

// Signal Name: DataAB6.OE
// Type: Tri
BEGIN DataAB6.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: DataAB5.X1
// Type: Tri
BEGIN DataAB5.X1
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V0_PrePostAdd.BLIF  	4
Fanin Node      	V1_SelectedAddr5.BLIF	2
Fanin Node      	V1_IncDecOut5.BLIF  	2
Fanin Node      	V1_AdderCarryIn5.BLIF	5
END

// Signal Name: DataAB5.X2
// Type: Tri
BEGIN DataAB5.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	V0_UseOffset.BLIF   	10
END

// Signal Name: DataAB5.OE
// Type: Tri
BEGIN DataAB5.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: DataAB4.X1
// Type: Tri
BEGIN DataAB4.X1
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V0_PrePostAdd.BLIF  	4
Fanin Node      	V1_SelectedAddr4.BLIF	2
Fanin Node      	V1_IncDecOut4.BLIF  	2
Fanin Node      	V1_AdderCarryIn4.BLIF	5
END

// Signal Name: DataAB4.X2
// Type: Tri
BEGIN DataAB4.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	V0_UseOffset.BLIF   	10
END

// Signal Name: DataAB4.OE
// Type: Tri
BEGIN DataAB4.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: DataAB3.X1
// Type: Tri
BEGIN DataAB3.X1
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V0_PrePostAdd.BLIF  	4
Fanin Node      	V1_SelectedAddr3.BLIF	2
Fanin Node      	V1_IncDecOut3.BLIF  	2
Fanin Node      	V1_AdderCarryIn3.BLIF	5
END

// Signal Name: DataAB3.X2
// Type: Tri
BEGIN DataAB3.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	V0_UseOffset.BLIF   	10
END

// Signal Name: DataAB3.OE
// Type: Tri
BEGIN DataAB3.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: DataAB2.X1
// Type: Tri
BEGIN DataAB2.X1
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V0_PrePostAdd.BLIF  	4
Fanin Node      	V1_SelectedAddr2.BLIF	2
Fanin Node      	V1_IncDecOut2.BLIF  	2
Fanin Node      	V1_AdderCarryIn2.BLIF	5
END

// Signal Name: DataAB2.X2
// Type: Tri
BEGIN DataAB2.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	V0_UseOffset.BLIF   	10
END

// Signal Name: DataAB2.OE
// Type: Tri
BEGIN DataAB2.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: DataAB1.X1
// Type: Tri
BEGIN DataAB1.X1
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V0_PrePostAdd.BLIF  	4
Fanin Node      	V1_SelectedAddr1.BLIF	2
Fanin Node      	V1_IncDecOut1.BLIF  	2
Fanin Node      	V1_AdderCarryIn1.BLIF	2
END

// Signal Name: DataAB1.X2
// Type: Tri
BEGIN DataAB1.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	V0_UseOffset.BLIF   	10
END

// Signal Name: DataAB1.OE
// Type: Tri
BEGIN DataAB1.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: DataAB0.X1
// Type: Tri
BEGIN DataAB0.X1
Fanin Number		4
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V0_Dec.BLIF         	4
Fanin Node      	V0_Inc.BLIF         	4
Fanin Node      	V0_PrePostAdd.BLIF  	4
Fanin Node      	V1_SelectedAddr0.BLIF	2
END

// Signal Name: DataAB0.X2
// Type: Tri
BEGIN DataAB0.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	V0_UseOffset.BLIF   	10
END

// Signal Name: DataAB0.OE
// Type: Tri
BEGIN DataAB0.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: RD
// Type: Tri
BEGIN RD
Fanin Number		20
Pterm Number		16
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	J1_StateBit2.Q      	2
Fanin Node      	J1_StateBit1.Q      	2
Fanin Node      	J1_StateBit0.Q      	3
END

// Signal Name: RD.OE
// Type: Tri
BEGIN RD.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: WR
// Type: Tri
BEGIN WR
Fanin Number		20
Pterm Number		6
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	J1_StateBit2.Q      	2
Fanin Node      	J1_StateBit1.Q      	2
Fanin Node      	J1_StateBit0.Q      	3
END

// Signal Name: WR.OE
// Type: Tri
BEGIN WR.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: IO
// Type: Tri
BEGIN IO
Fanin Number		0
Pterm Number		0
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: IO.OE
// Type: Tri
BEGIN IO.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: debug
// Type: Output
BEGIN debug
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J1_StateBit2.Q      	2
Fanin Node      	J1_StateBit1.Q      	2
Fanin Node      	J1_StateBit0.Q      	3
END

// Signal Name: ProgramAB12.D.X1
// Type: Tri
BEGIN ProgramAB12.D.X1
Fanin Number		6
Pterm Number		7
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		14
Fanin Output    	ProgramAB12.Q       	7
Fanin Output    	ProgramAB11.Q       	2
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P0_Load.BLIF        	4
Fanin Node      	P1_Carry11.BLIF     	3
Fanin Node      	P1_AddElement11.BLIF	4
END

// Signal Name: ProgramAB12.D.X2
// Type: Tri
BEGIN ProgramAB12.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P1_AddElement12.BLIF	4
END

// Signal Name: ProgramAB12.C
// Type: Tri
BEGIN ProgramAB12.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: ProgramAB12.OE
// Type: Tri
BEGIN ProgramAB12.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: ProgramAB11.D.X1
// Type: Tri
BEGIN ProgramAB11.D.X1
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		14
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P1_Carry11.BLIF     	3
Fanin Node      	P1_AddElement11.BLIF	4
END

// Signal Name: ProgramAB11.D.X2
// Type: Tri
BEGIN ProgramAB11.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Output    	ProgramAB11.Q       	2
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P0_Load.BLIF        	4
END

// Signal Name: ProgramAB11.C
// Type: Tri
BEGIN ProgramAB11.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: ProgramAB11.OE
// Type: Tri
BEGIN ProgramAB11.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: ProgramAB10.D.X1
// Type: Tri
BEGIN ProgramAB10.D.X1
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		13
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P1_Carry10.BLIF     	3
Fanin Node      	P1_AddElement10.BLIF	4
END

// Signal Name: ProgramAB10.D.X2
// Type: Tri
BEGIN ProgramAB10.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Output    	ProgramAB10.Q       	2
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P0_Load.BLIF        	4
END

// Signal Name: ProgramAB10.C
// Type: Tri
BEGIN ProgramAB10.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: ProgramAB10.OE
// Type: Tri
BEGIN ProgramAB10.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: ProgramAB9.D.X1
// Type: Tri
BEGIN ProgramAB9.D.X1
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		12
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P1_Carry9.BLIF      	3
Fanin Node      	P1_AddElement9.BLIF 	4
END

// Signal Name: ProgramAB9.D.X2
// Type: Tri
BEGIN ProgramAB9.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Output    	ProgramAB9.Q        	2
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P0_Load.BLIF        	4
END

// Signal Name: ProgramAB9.C
// Type: Tri
BEGIN ProgramAB9.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: ProgramAB9.OE
// Type: Tri
BEGIN ProgramAB9.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: ProgramAB8.D.X1
// Type: Tri
BEGIN ProgramAB8.D.X1
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		11
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P1_Carry8.BLIF      	3
Fanin Node      	P1_AddElement8.BLIF 	4
END

// Signal Name: ProgramAB8.D.X2
// Type: Tri
BEGIN ProgramAB8.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Output    	ProgramAB8.Q        	2
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P0_Load.BLIF        	4
END

// Signal Name: ProgramAB8.C
// Type: Tri
BEGIN ProgramAB8.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: ProgramAB8.OE
// Type: Tri
BEGIN ProgramAB8.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: ProgramAB7.D.X1
// Type: Tri
BEGIN ProgramAB7.D.X1
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		10
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P1_Carry7.BLIF      	3
Fanin Node      	P1_AddElement7.BLIF 	4
END

// Signal Name: ProgramAB7.D.X2
// Type: Tri
BEGIN ProgramAB7.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Output    	ProgramAB7.Q        	2
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P0_Load.BLIF        	4
END

// Signal Name: ProgramAB7.C
// Type: Tri
BEGIN ProgramAB7.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: ProgramAB7.OE
// Type: Tri
BEGIN ProgramAB7.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: ProgramAB6.D.X1
// Type: Tri
BEGIN ProgramAB6.D.X1
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		9
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P1_Carry6.BLIF      	3
Fanin Node      	P1_AddElement6.BLIF 	10
END

// Signal Name: ProgramAB6.D.X2
// Type: Tri
BEGIN ProgramAB6.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Output    	ProgramAB6.Q        	2
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P0_Load.BLIF        	4
END

// Signal Name: ProgramAB6.C
// Type: Tri
BEGIN ProgramAB6.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: ProgramAB6.OE
// Type: Tri
BEGIN ProgramAB6.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: ProgramAB5.D.X1
// Type: Tri
BEGIN ProgramAB5.D.X1
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		8
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P1_Carry5.BLIF      	3
Fanin Node      	P1_AddElement5.BLIF 	10
END

// Signal Name: ProgramAB5.D.X2
// Type: Tri
BEGIN ProgramAB5.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Output    	ProgramAB5.Q        	2
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P0_Load.BLIF        	4
END

// Signal Name: ProgramAB5.C
// Type: Tri
BEGIN ProgramAB5.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: ProgramAB5.OE
// Type: Tri
BEGIN ProgramAB5.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: ProgramAB4.D.X1
// Type: Tri
BEGIN ProgramAB4.D.X1
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		7
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P1_Carry4.BLIF      	3
Fanin Node      	P1_AddElement4.BLIF 	4
END

// Signal Name: ProgramAB4.D.X2
// Type: Tri
BEGIN ProgramAB4.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Output    	ProgramAB4.Q        	2
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P0_Load.BLIF        	4
END

// Signal Name: ProgramAB4.C
// Type: Tri
BEGIN ProgramAB4.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: ProgramAB4.OE
// Type: Tri
BEGIN ProgramAB4.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: ProgramAB3.D.X1
// Type: Tri
BEGIN ProgramAB3.D.X1
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		6
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P1_Carry3.BLIF      	3
Fanin Node      	P1_AddElement3.BLIF 	4
END

// Signal Name: ProgramAB3.D.X2
// Type: Tri
BEGIN ProgramAB3.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Output    	ProgramAB3.Q        	2
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P0_Load.BLIF        	4
END

// Signal Name: ProgramAB3.C
// Type: Tri
BEGIN ProgramAB3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: ProgramAB3.OE
// Type: Tri
BEGIN ProgramAB3.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: ProgramAB2.D.X1
// Type: Tri
BEGIN ProgramAB2.D.X1
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		5
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P1_Carry2.BLIF      	3
Fanin Node      	P1_AddElement2.BLIF 	4
END

// Signal Name: ProgramAB2.D.X2
// Type: Tri
BEGIN ProgramAB2.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Output    	ProgramAB2.Q        	2
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P0_Load.BLIF        	4
END

// Signal Name: ProgramAB2.C
// Type: Tri
BEGIN ProgramAB2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: ProgramAB2.OE
// Type: Tri
BEGIN ProgramAB2.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: ProgramAB1.D.X1
// Type: Tri
BEGIN ProgramAB1.D.X1
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Output    	ProgramAB1.Q        	3
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P0_Load.BLIF        	4
Fanin Node      	P1_AddElement1.BLIF 	4
END

// Signal Name: ProgramAB1.D.X2
// Type: Tri
BEGIN ProgramAB1.D.X2
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Output    	ProgramAB0.Q        	3
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P0_Load.BLIF        	4
Fanin Node      	P1_AddElement0.BLIF 	5
END

// Signal Name: ProgramAB1.C
// Type: Tri
BEGIN ProgramAB1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: ProgramAB1.OE
// Type: Tri
BEGIN ProgramAB1.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: ProgramAB0.D
// Type: Tri
BEGIN ProgramAB0.D
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Output    	ProgramAB0.Q        	3
Fanin Input     	Reset.BLIF          	0
Fanin Node      	P0_Load.BLIF        	4
Fanin Node      	P1_AddElement0.BLIF 	5
END

// Signal Name: ProgramAB0.C
// Type: Tri
BEGIN ProgramAB0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: ProgramAB0.OE
// Type: Tri
BEGIN ProgramAB0.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: Accum7.D
// Type: Tri
BEGIN Accum7.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J0_ALUHold.BLIF     	14
Fanin Output    	Accum7.Q            	2
Fanin Node      	X1_AccOut7.BLIF     	3
END

// Signal Name: Accum7.C
// Type: Tri
BEGIN Accum7.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: Accum7.OE
// Type: Tri
BEGIN Accum7.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: Accum6.D
// Type: Tri
BEGIN Accum6.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J0_ALUHold.BLIF     	14
Fanin Output    	Accum6.Q            	2
Fanin Node      	X1_AccOut6.BLIF     	3
END

// Signal Name: Accum6.C
// Type: Tri
BEGIN Accum6.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: Accum6.OE
// Type: Tri
BEGIN Accum6.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: Accum5.D
// Type: Tri
BEGIN Accum5.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J0_ALUHold.BLIF     	14
Fanin Output    	Accum5.Q            	2
Fanin Node      	X1_AccOut5.BLIF     	3
END

// Signal Name: Accum5.C
// Type: Tri
BEGIN Accum5.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: Accum5.OE
// Type: Tri
BEGIN Accum5.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: Accum4.D
// Type: Tri
BEGIN Accum4.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J0_ALUHold.BLIF     	14
Fanin Output    	Accum4.Q            	2
Fanin Node      	X1_AccOut4.BLIF     	3
END

// Signal Name: Accum4.C
// Type: Tri
BEGIN Accum4.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: Accum4.OE
// Type: Tri
BEGIN Accum4.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: Accum3.D
// Type: Tri
BEGIN Accum3.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J0_ALUHold.BLIF     	14
Fanin Output    	Accum3.Q            	2
Fanin Node      	X1_AccOut3.BLIF     	3
END

// Signal Name: Accum3.C
// Type: Tri
BEGIN Accum3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: Accum3.OE
// Type: Tri
BEGIN Accum3.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: Accum2.D
// Type: Tri
BEGIN Accum2.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J0_ALUHold.BLIF     	14
Fanin Output    	Accum2.Q            	2
Fanin Node      	X1_AccOut2.BLIF     	3
END

// Signal Name: Accum2.C
// Type: Tri
BEGIN Accum2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: Accum2.OE
// Type: Tri
BEGIN Accum2.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: Accum1.D
// Type: Tri
BEGIN Accum1.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J0_ALUHold.BLIF     	14
Fanin Output    	Accum1.Q            	2
Fanin Node      	X1_AccOut1.BLIF     	3
END

// Signal Name: Accum1.C
// Type: Tri
BEGIN Accum1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: Accum1.OE
// Type: Tri
BEGIN Accum1.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: Accum0.D
// Type: Tri
BEGIN Accum0.D
Fanin Number		6
Pterm Number		7
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J0_ALUHold.BLIF     	14
Fanin Node      	J0_ALUZeroAcc.BLIF  	8
Fanin Output    	Accum0.Q            	7
Fanin Node      	X1_Fout0.BLIF       	4
Fanin Node      	X1_CarryIn0.BLIF    	3
END

// Signal Name: Accum0.C
// Type: Tri
BEGIN Accum0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: Accum0.OE
// Type: Tri
BEGIN Accum0.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: Flags7.D
// Type: Tri
BEGIN Flags7.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J0_ALUPopF.BLIF     	1
Fanin Output    	Flags7.Q            	2
Fanin Node      	X0_Data7.BLIF       	4
END

// Signal Name: Flags7.C
// Type: Tri
BEGIN Flags7.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: Flags7.OE
// Type: Tri
BEGIN Flags7.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: Flags6.D
// Type: Tri
BEGIN Flags6.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J0_ALUPopF.BLIF     	1
Fanin Output    	Flags6.Q            	2
Fanin Node      	X0_Data6.BLIF       	4
END

// Signal Name: Flags6.C
// Type: Tri
BEGIN Flags6.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: Flags6.OE
// Type: Tri
BEGIN Flags6.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: Flags5.D
// Type: Tri
BEGIN Flags5.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J0_ALUPopF.BLIF     	1
Fanin Output    	Flags5.Q            	2
Fanin Node      	X0_Data5.BLIF       	4
END

// Signal Name: Flags5.C
// Type: Tri
BEGIN Flags5.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: Flags5.OE
// Type: Tri
BEGIN Flags5.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: Flags4.D
// Type: Tri
BEGIN Flags4.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J0_ALUPopF.BLIF     	1
Fanin Output    	Flags4.Q            	2
Fanin Node      	X0_Data4.BLIF       	4
END

// Signal Name: Flags4.C
// Type: Tri
BEGIN Flags4.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: Flags4.OE
// Type: Tri
BEGIN Flags4.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: Flags3.D
// Type: Tri
BEGIN Flags3.D
Fanin Number		7
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J0_ALUPopF.BLIF     	1
Fanin Node      	J0_ALUInvCarry.BLIF 	2
Fanin Node      	J0_ALUCVUpdate.BLIF 	7
Fanin Output    	Flags3.Q            	4
Fanin Node      	X0_Data3.BLIF       	4
Fanin Node      	X1_CarryAdder.BLIF  	3
END

// Signal Name: Flags3.C
// Type: Tri
BEGIN Flags3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: Flags3.OE
// Type: Tri
BEGIN Flags3.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: Flags2.D
// Type: Tri
BEGIN Flags2.D
Fanin Number		9
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		11
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J0_ALUZeroAcc.BLIF  	8
Fanin Node      	J0_ALUPopF.BLIF     	1
Fanin Node      	J0_ALUCVUpdate.BLIF 	7
Fanin Output    	Accum7.Q            	2
Fanin Output    	Flags2.Q            	5
Fanin Node      	X0_Data2.BLIF       	4
Fanin Node      	X1_Fout7.BLIF       	4
Fanin Node      	X1_CarryIn7.BLIF    	3
END

// Signal Name: Flags2.C
// Type: Tri
BEGIN Flags2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: Flags2.OE
// Type: Tri
BEGIN Flags2.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: Flags1.D
// Type: Tri
BEGIN Flags1.D
Fanin Number		6
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J0_ALUPopF.BLIF     	1
Fanin Node      	J0_ALUSZUpdate.BLIF 	5
Fanin Output    	Flags1.Q            	3
Fanin Node      	X0_Data1.BLIF       	4
Fanin Node      	X1_AccOut7.BLIF     	3
END

// Signal Name: Flags1.C
// Type: Tri
BEGIN Flags1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: Flags1.OE
// Type: Tri
BEGIN Flags1.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: Flags0.D.X1
// Type: Tri
BEGIN Flags0.D.X1
Fanin Number		14
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		11
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J0_ALUPopF.BLIF     	1
Fanin Node      	J0_ALUSZUpdate.BLIF 	5
Fanin Output    	Flags0.Q            	4
Fanin Node      	X0_Data0.BLIF       	4
Fanin Node      	X1_Fout0.BLIF       	4
Fanin Node      	X1_CarryIn0.BLIF    	3
Fanin Node      	X1_AccOut7.BLIF     	3
Fanin Node      	X1_AccOut6.BLIF     	3
Fanin Node      	X1_AccOut5.BLIF     	3
Fanin Node      	X1_AccOut4.BLIF     	3
Fanin Node      	X1_AccOut3.BLIF     	3
Fanin Node      	X1_AccOut2.BLIF     	3
Fanin Node      	X1_AccOut1.BLIF     	3
END

// Signal Name: Flags0.D.X2
// Type: Tri
BEGIN Flags0.D.X2
Fanin Number		12
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		11
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J0_ALUZeroAcc.BLIF  	8
Fanin Node      	J0_ALUPopF.BLIF     	1
Fanin Node      	J0_ALUSZUpdate.BLIF 	5
Fanin Output    	Accum0.Q            	7
Fanin Node      	X1_AccOut7.BLIF     	3
Fanin Node      	X1_AccOut6.BLIF     	3
Fanin Node      	X1_AccOut5.BLIF     	3
Fanin Node      	X1_AccOut4.BLIF     	3
Fanin Node      	X1_AccOut3.BLIF     	3
Fanin Node      	X1_AccOut2.BLIF     	3
Fanin Node      	X1_AccOut1.BLIF     	3
END

// Signal Name: Flags0.C
// Type: Tri
BEGIN Flags0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: Flags0.OE
// Type: Tri
BEGIN Flags0.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: XReg7.D
// Type: Tri
BEGIN XReg7.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	Reset.BLIF          	0
Fanin Output    	XReg7.Q             	2
Fanin Node      	V0_XSelect.BLIF     	7
Fanin Node      	V1_IncDecOut7.BLIF  	2
END

// Signal Name: XReg7.C
// Type: Tri
BEGIN XReg7.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: XReg7.OE
// Type: Tri
BEGIN XReg7.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: XReg6.D
// Type: Tri
BEGIN XReg6.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	Reset.BLIF          	0
Fanin Output    	XReg6.Q             	2
Fanin Node      	V0_XSelect.BLIF     	7
Fanin Node      	V1_IncDecOut6.BLIF  	2
END

// Signal Name: XReg6.C
// Type: Tri
BEGIN XReg6.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: XReg6.OE
// Type: Tri
BEGIN XReg6.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: XReg5.D
// Type: Tri
BEGIN XReg5.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	Reset.BLIF          	0
Fanin Output    	XReg5.Q             	2
Fanin Node      	V0_XSelect.BLIF     	7
Fanin Node      	V1_IncDecOut5.BLIF  	2
END

// Signal Name: XReg5.C
// Type: Tri
BEGIN XReg5.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: XReg5.OE
// Type: Tri
BEGIN XReg5.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: XReg4.D
// Type: Tri
BEGIN XReg4.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	Reset.BLIF          	0
Fanin Output    	XReg4.Q             	2
Fanin Node      	V0_XSelect.BLIF     	7
Fanin Node      	V1_IncDecOut4.BLIF  	2
END

// Signal Name: XReg4.C
// Type: Tri
BEGIN XReg4.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: XReg4.OE
// Type: Tri
BEGIN XReg4.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: XReg3.D
// Type: Tri
BEGIN XReg3.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	Reset.BLIF          	0
Fanin Output    	XReg3.Q             	2
Fanin Node      	V0_XSelect.BLIF     	7
Fanin Node      	V1_IncDecOut3.BLIF  	2
END

// Signal Name: XReg3.C
// Type: Tri
BEGIN XReg3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: XReg3.OE
// Type: Tri
BEGIN XReg3.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: XReg2.D
// Type: Tri
BEGIN XReg2.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	Reset.BLIF          	0
Fanin Output    	XReg2.Q             	2
Fanin Node      	V0_XSelect.BLIF     	7
Fanin Node      	V1_IncDecOut2.BLIF  	2
END

// Signal Name: XReg2.C
// Type: Tri
BEGIN XReg2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: XReg2.OE
// Type: Tri
BEGIN XReg2.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: XReg1.D
// Type: Tri
BEGIN XReg1.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	Reset.BLIF          	0
Fanin Output    	XReg1.Q             	2
Fanin Node      	V0_XSelect.BLIF     	7
Fanin Node      	V1_IncDecOut1.BLIF  	2
END

// Signal Name: XReg1.C
// Type: Tri
BEGIN XReg1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: XReg1.OE
// Type: Tri
BEGIN XReg1.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: XReg0.D.X1
// Type: Tri
BEGIN XReg0.D.X1
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	Reset.BLIF          	0
Fanin Output    	XReg0.Q             	3
Fanin Node      	V0_Inc.BLIF         	4
Fanin Node      	V0_XSelect.BLIF     	7
Fanin Node      	V1_SelectedAddr0.BLIF	2
END

// Signal Name: XReg0.D.X2
// Type: Tri
BEGIN XReg0.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	Reset.BLIF          	0
Fanin Node      	V0_Dec.BLIF         	4
Fanin Node      	V0_XSelect.BLIF     	7
END

// Signal Name: XReg0.C
// Type: Tri
BEGIN XReg0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: XReg0.OE
// Type: Tri
BEGIN XReg0.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: SReg7.D
// Type: Tri
BEGIN SReg7.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	Reset.BLIF          	0
Fanin Output    	SReg7.Q             	2
Fanin Node      	V0_SSelect.BLIF     	14
Fanin Node      	V1_IncDecOut7.BLIF  	2
END

// Signal Name: SReg7.C
// Type: Tri
BEGIN SReg7.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: SReg7.OE
// Type: Tri
BEGIN SReg7.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: SReg6.D
// Type: Tri
BEGIN SReg6.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	Reset.BLIF          	0
Fanin Output    	SReg6.Q             	2
Fanin Node      	V0_SSelect.BLIF     	14
Fanin Node      	V1_IncDecOut6.BLIF  	2
END

// Signal Name: SReg6.C
// Type: Tri
BEGIN SReg6.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: SReg6.OE
// Type: Tri
BEGIN SReg6.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: SReg5.D
// Type: Tri
BEGIN SReg5.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	Reset.BLIF          	0
Fanin Output    	SReg5.Q             	2
Fanin Node      	V0_SSelect.BLIF     	14
Fanin Node      	V1_IncDecOut5.BLIF  	2
END

// Signal Name: SReg5.C
// Type: Tri
BEGIN SReg5.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: SReg5.OE
// Type: Tri
BEGIN SReg5.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: SReg4.D
// Type: Tri
BEGIN SReg4.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	Reset.BLIF          	0
Fanin Output    	SReg4.Q             	2
Fanin Node      	V0_SSelect.BLIF     	14
Fanin Node      	V1_IncDecOut4.BLIF  	2
END

// Signal Name: SReg4.C
// Type: Tri
BEGIN SReg4.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: SReg4.OE
// Type: Tri
BEGIN SReg4.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: SReg3.D
// Type: Tri
BEGIN SReg3.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	Reset.BLIF          	0
Fanin Output    	SReg3.Q             	2
Fanin Node      	V0_SSelect.BLIF     	14
Fanin Node      	V1_IncDecOut3.BLIF  	2
END

// Signal Name: SReg3.C
// Type: Tri
BEGIN SReg3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: SReg3.OE
// Type: Tri
BEGIN SReg3.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: SReg2.D
// Type: Tri
BEGIN SReg2.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	Reset.BLIF          	0
Fanin Output    	SReg2.Q             	2
Fanin Node      	V0_SSelect.BLIF     	14
Fanin Node      	V1_IncDecOut2.BLIF  	2
END

// Signal Name: SReg2.C
// Type: Tri
BEGIN SReg2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: SReg2.OE
// Type: Tri
BEGIN SReg2.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: SReg1.D
// Type: Tri
BEGIN SReg1.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	Reset.BLIF          	0
Fanin Output    	SReg1.Q             	2
Fanin Node      	V0_SSelect.BLIF     	14
Fanin Node      	V1_IncDecOut1.BLIF  	2
END

// Signal Name: SReg1.C
// Type: Tri
BEGIN SReg1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: SReg1.OE
// Type: Tri
BEGIN SReg1.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: SReg0.D.X1
// Type: Tri
BEGIN SReg0.D.X1
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	Reset.BLIF          	0
Fanin Output    	SReg0.Q             	3
Fanin Node      	V0_Inc.BLIF         	4
Fanin Node      	V0_SSelect.BLIF     	14
Fanin Node      	V1_SelectedAddr0.BLIF	2
END

// Signal Name: SReg0.D.X2
// Type: Tri
BEGIN SReg0.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	Reset.BLIF          	0
Fanin Node      	V0_Dec.BLIF         	4
Fanin Node      	V0_SSelect.BLIF     	14
END

// Signal Name: SReg0.C
// Type: Tri
BEGIN SReg0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: SReg0.OE
// Type: Tri
BEGIN SReg0.OE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: X0_Data0
// Type: Node
BEGIN X0_Data0
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_CUALUInDataSel1.BLIF	6
Fanin Node      	J0_CUALUInDataSel0.BLIF	6
Fanin Output    	DataDB0.BLIF        	4
Fanin Output    	XReg0.BLIF          	3
Fanin Output    	SReg0.BLIF          	3
Fanin Node      	J0_IR0.Q            	2
END

// Signal Name: X0_Data1
// Type: Node
BEGIN X0_Data1
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_CUALUInDataSel1.BLIF	6
Fanin Node      	J0_CUALUInDataSel0.BLIF	6
Fanin Output    	DataDB1.BLIF        	4
Fanin Output    	XReg1.BLIF          	2
Fanin Output    	SReg1.BLIF          	2
Fanin Node      	J0_IR1.Q            	2
END

// Signal Name: X0_Data2
// Type: Node
BEGIN X0_Data2
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_CUALUInDataSel1.BLIF	6
Fanin Node      	J0_CUALUInDataSel0.BLIF	6
Fanin Output    	DataDB2.BLIF        	4
Fanin Output    	XReg2.BLIF          	2
Fanin Output    	SReg2.BLIF          	2
Fanin Node      	J0_IR2.Q            	2
END

// Signal Name: X0_Data3
// Type: Node
BEGIN X0_Data3
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_CUALUInDataSel1.BLIF	6
Fanin Node      	J0_CUALUInDataSel0.BLIF	6
Fanin Output    	DataDB3.BLIF        	4
Fanin Output    	XReg3.BLIF          	2
Fanin Output    	SReg3.BLIF          	2
Fanin Node      	J0_IR3.Q            	2
END

// Signal Name: X0_Data4
// Type: Node
BEGIN X0_Data4
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_CUALUInDataSel1.BLIF	6
Fanin Node      	J0_CUALUInDataSel0.BLIF	6
Fanin Output    	DataDB4.BLIF        	3
Fanin Output    	XReg4.BLIF          	2
Fanin Output    	SReg4.BLIF          	2
Fanin Node      	J0_IR4.Q            	2
END

// Signal Name: X0_Data5
// Type: Node
BEGIN X0_Data5
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_CUALUInDataSel1.BLIF	6
Fanin Node      	J0_CUALUInDataSel0.BLIF	6
Fanin Output    	DataDB5.BLIF        	3
Fanin Output    	XReg5.BLIF          	2
Fanin Output    	SReg5.BLIF          	2
Fanin Node      	J0_IR5.Q            	2
END

// Signal Name: X0_Data6
// Type: Node
BEGIN X0_Data6
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_CUALUInDataSel1.BLIF	6
Fanin Node      	J0_CUALUInDataSel0.BLIF	6
Fanin Output    	DataDB6.BLIF        	2
Fanin Output    	XReg6.BLIF          	2
Fanin Output    	SReg6.BLIF          	2
Fanin Node      	J0_IR6.Q            	2
END

// Signal Name: X0_Data7
// Type: Node
BEGIN X0_Data7
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_CUALUInDataSel1.BLIF	6
Fanin Node      	J0_CUALUInDataSel0.BLIF	6
Fanin Output    	DataDB7.BLIF        	3
Fanin Output    	XReg7.BLIF          	2
Fanin Output    	SReg7.BLIF          	2
Fanin Node      	J0_IR7.Q            	2
END

// Signal Name: J0_ALUAddSub
// Type: Node
BEGIN J0_ALUAddSub
Fanin Number		8
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	com_2.BLIF          	8
END

// Signal Name: J0_ALUCVUpdate
// Type: Node
BEGIN J0_ALUCVUpdate
Fanin Number		8
Pterm Number		7
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: J0_ALUF0
// Type: Node
BEGIN J0_ALUF0
Fanin Number		8
Pterm Number		6
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: J0_ALUF1
// Type: Node
BEGIN J0_ALUF1
Fanin Number		8
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	com_2.BLIF          	8
END

// Signal Name: J0_ALUF2
// Type: Node
BEGIN J0_ALUF2
Fanin Number		8
Pterm Number		6
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: J0_ALUF3
// Type: Node
BEGIN J0_ALUF3
Fanin Number		8
Pterm Number		9
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: J0_ALUHold
// Type: Node
BEGIN J0_ALUHold
Fanin Number		19
Pterm Number		14
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	J1_StateBit1.Q      	2
Fanin Node      	J1_StateBit0.Q      	3
Fanin Node      	com_1.BLIF          	3
END

// Signal Name: J0_ALUInvCarry
// Type: Node
BEGIN J0_ALUInvCarry
Fanin Number		8
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: J0_ALUPopF
// Type: Node
BEGIN J0_ALUPopF
Fanin Number		8
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: J0_ALUSZUpdate
// Type: Node
BEGIN J0_ALUSZUpdate
Fanin Number		9
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	com_0.BLIF          	6
END

// Signal Name: J0_ALUZeroAcc
// Type: Node
BEGIN J0_ALUZeroAcc
Fanin Number		8
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: J0_CUALUInDataSel0
// Type: Node
BEGIN J0_CUALUInDataSel0
Fanin Number		8
Pterm Number		6
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: J0_CUALUInDataSel1
// Type: Node
BEGIN J0_CUALUInDataSel1
Fanin Number		8
Pterm Number		6
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: J0_CUDataDBSel0
// Type: Node
BEGIN J0_CUDataDBSel0
Fanin Number		19
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	J1_StateBit2.Q      	2
Fanin Node      	J1_StateBit1.Q      	2
Fanin Node      	J1_StateBit0.Q      	3
END

// Signal Name: J0_CUDataDBSel1
// Type: Node
BEGIN J0_CUDataDBSel1
Fanin Number		19
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	J1_StateBit2.Q      	2
Fanin Node      	J1_StateBit1.Q      	2
Fanin Node      	J1_StateBit0.Q      	3
END

// Signal Name: J0_IR0.D
// Type: Node_reg
BEGIN J0_IR0.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	ProgramDB0.BLIF     	0
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J1_HoldIR.BLIF      	5
END

// Signal Name: J0_IR0.C
// Type: Node_reg
BEGIN J0_IR0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: J0_IR1.D
// Type: Node_reg
BEGIN J0_IR1.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	ProgramDB1.BLIF     	0
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J1_HoldIR.BLIF      	5
END

// Signal Name: J0_IR1.C
// Type: Node_reg
BEGIN J0_IR1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: J0_IR10.D
// Type: Node_reg
BEGIN J0_IR10.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	ProgramDB10.BLIF    	0
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J1_HoldIR.BLIF      	5
END

// Signal Name: J0_IR10.C
// Type: Node_reg
BEGIN J0_IR10.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: J0_IR11.D
// Type: Node_reg
BEGIN J0_IR11.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	ProgramDB11.BLIF    	0
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J1_HoldIR.BLIF      	5
END

// Signal Name: J0_IR11.C
// Type: Node_reg
BEGIN J0_IR11.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: J0_IR12.D
// Type: Node_reg
BEGIN J0_IR12.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	ProgramDB12.BLIF    	0
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J1_HoldIR.BLIF      	5
END

// Signal Name: J0_IR12.C
// Type: Node_reg
BEGIN J0_IR12.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: J0_IR13.D
// Type: Node_reg
BEGIN J0_IR13.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	ProgramDB13.BLIF    	0
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J1_HoldIR.BLIF      	5
END

// Signal Name: J0_IR13.C
// Type: Node_reg
BEGIN J0_IR13.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: J0_IR14.D
// Type: Node_reg
BEGIN J0_IR14.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	ProgramDB14.BLIF    	0
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J1_HoldIR.BLIF      	5
END

// Signal Name: J0_IR14.C
// Type: Node_reg
BEGIN J0_IR14.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: J0_IR15.D
// Type: Node_reg
BEGIN J0_IR15.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	ProgramDB15.BLIF    	0
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	J1_HoldIR.BLIF      	5
END

// Signal Name: J0_IR15.C
// Type: Node_reg
BEGIN J0_IR15.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: J0_IR2.D
// Type: Node_reg
BEGIN J0_IR2.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	ProgramDB2.BLIF     	0
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J1_HoldIR.BLIF      	5
END

// Signal Name: J0_IR2.C
// Type: Node_reg
BEGIN J0_IR2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: J0_IR3.D
// Type: Node_reg
BEGIN J0_IR3.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	ProgramDB3.BLIF     	0
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J1_HoldIR.BLIF      	5
END

// Signal Name: J0_IR3.C
// Type: Node_reg
BEGIN J0_IR3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: J0_IR4.D
// Type: Node_reg
BEGIN J0_IR4.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	ProgramDB4.BLIF     	0
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J1_HoldIR.BLIF      	5
END

// Signal Name: J0_IR4.C
// Type: Node_reg
BEGIN J0_IR4.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: J0_IR5.D
// Type: Node_reg
BEGIN J0_IR5.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	ProgramDB5.BLIF     	0
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J1_HoldIR.BLIF      	5
END

// Signal Name: J0_IR5.C
// Type: Node_reg
BEGIN J0_IR5.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: J0_IR6.D
// Type: Node_reg
BEGIN J0_IR6.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	ProgramDB6.BLIF     	0
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J1_HoldIR.BLIF      	5
END

// Signal Name: J0_IR6.C
// Type: Node_reg
BEGIN J0_IR6.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: J0_IR7.D
// Type: Node_reg
BEGIN J0_IR7.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	ProgramDB7.BLIF     	0
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J1_HoldIR.BLIF      	5
END

// Signal Name: J0_IR7.C
// Type: Node_reg
BEGIN J0_IR7.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: J0_IR8.D
// Type: Node_reg
BEGIN J0_IR8.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	ProgramDB8.BLIF     	0
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J1_HoldIR.BLIF      	5
END

// Signal Name: J0_IR8.C
// Type: Node_reg
BEGIN J0_IR8.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: J0_IR9.D
// Type: Node_reg
BEGIN J0_IR9.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	ProgramDB9.BLIF     	0
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J1_HoldIR.BLIF      	5
END

// Signal Name: J0_IR9.C
// Type: Node_reg
BEGIN J0_IR9.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: J0_PAUSel0
// Type: Node
BEGIN J0_PAUSel0
Fanin Number		24
Pterm Number		32
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	Flags5.BLIF         	2
Fanin Output    	Flags3.BLIF         	4
Fanin Output    	Flags2.BLIF         	5
Fanin Output    	Flags1.BLIF         	3
Fanin Output    	Flags0.BLIF         	4
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	com_0.BLIF          	6
Fanin Node      	com_1.BLIF          	3
Fanin Node      	com_3.BLIF          	3
END

// Signal Name: J0_PAUSel1
// Type: Node
BEGIN J0_PAUSel1
Fanin Number		16
Pterm Number		23
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	Flags5.BLIF         	2
Fanin Output    	Flags3.BLIF         	4
Fanin Output    	Flags2.BLIF         	5
Fanin Output    	Flags1.BLIF         	3
Fanin Output    	Flags0.BLIF         	4
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	J1_StateBit2.Q      	2
Fanin Node      	J1_StateBit1.Q      	2
Fanin Node      	J1_StateBit0.Q      	3
END

// Signal Name: V0_Dec
// Type: Node
BEGIN V0_Dec
Fanin Number		19
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	J1_StateBit2.Q      	2
Fanin Node      	J1_StateBit1.Q      	2
Fanin Node      	J1_StateBit0.Q      	3
END

// Signal Name: V0_Inc
// Type: Node
BEGIN V0_Inc
Fanin Number		19
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	J1_StateBit2.Q      	2
Fanin Node      	J1_StateBit1.Q      	2
Fanin Node      	J1_StateBit0.Q      	3
END

// Signal Name: V0_PrePostAdd
// Type: Node
BEGIN V0_PrePostAdd
Fanin Number		19
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	J1_StateBit2.Q      	2
Fanin Node      	J1_StateBit1.Q      	2
Fanin Node      	J1_StateBit0.Q      	3
END

// Signal Name: V0_SSelect
// Type: Node
BEGIN V0_SSelect
Fanin Number		19
Pterm Number		14
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	J1_StateBit2.Q      	2
Fanin Node      	J1_StateBit1.Q      	2
Fanin Node      	J1_StateBit0.Q      	3
END

// Signal Name: V0_UseOffset.X1
// Type: Node
BEGIN V0_UseOffset.X1
Fanin Number		9
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	com_3.BLIF          	3
END

// Signal Name: V0_UseOffset.X2
// Type: Node
BEGIN V0_UseOffset.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: V0_XSelect
// Type: Node
BEGIN V0_XSelect
Fanin Number		8
Pterm Number		7
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: P0_Load
// Type: Node
BEGIN P0_Load
Fanin Number		19
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	J1_StateBit2.Q      	2
Fanin Node      	J1_StateBit1.Q      	2
Fanin Node      	J1_StateBit0.Q      	3
END

// Signal Name: P0_Offset0
// Type: Node
BEGIN P0_Offset0
Fanin Number		17
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Output    	DataDB0.BLIF        	4
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: P0_Offset1
// Type: Node
BEGIN P0_Offset1
Fanin Number		17
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Output    	DataDB1.BLIF        	4
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: P0_Offset2
// Type: Node
BEGIN P0_Offset2
Fanin Number		17
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Output    	DataDB2.BLIF        	4
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: P0_Offset3
// Type: Node
BEGIN P0_Offset3
Fanin Number		17
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Output    	DataDB3.BLIF        	4
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: P0_Offset4
// Type: Node
BEGIN P0_Offset4
Fanin Number		17
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Output    	DataDB4.BLIF        	3
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: P0_Offset7
// Type: Node
BEGIN P0_Offset7
Fanin Number		17
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	DataDB7.BLIF        	3
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: P0_Sel2
// Type: Node
BEGIN P0_Sel2
Fanin Number		19
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	J1_StateBit2.Q      	2
Fanin Node      	J1_StateBit1.Q      	2
Fanin Node      	J1_StateBit0.Q      	3
END

// Signal Name: X1_Fout7
// Type: Node
BEGIN X1_Fout7
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUF3.BLIF       	9
Fanin Node      	J0_ALUF2.BLIF       	6
Fanin Node      	J0_ALUF1.BLIF       	2
Fanin Node      	J0_ALUF0.BLIF       	6
Fanin Output    	Accum7.Q            	2
Fanin Node      	X0_Data7.BLIF       	4
END

// Signal Name: X1_Fout6
// Type: Node
BEGIN X1_Fout6
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUF3.BLIF       	9
Fanin Node      	J0_ALUF2.BLIF       	6
Fanin Node      	J0_ALUF1.BLIF       	2
Fanin Node      	J0_ALUF0.BLIF       	6
Fanin Output    	Accum6.Q            	2
Fanin Node      	X0_Data6.BLIF       	4
END

// Signal Name: X1_Fout5
// Type: Node
BEGIN X1_Fout5
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUF3.BLIF       	9
Fanin Node      	J0_ALUF2.BLIF       	6
Fanin Node      	J0_ALUF1.BLIF       	2
Fanin Node      	J0_ALUF0.BLIF       	6
Fanin Output    	Accum5.Q            	2
Fanin Node      	X0_Data5.BLIF       	4
END

// Signal Name: X1_Fout4
// Type: Node
BEGIN X1_Fout4
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUF3.BLIF       	9
Fanin Node      	J0_ALUF2.BLIF       	6
Fanin Node      	J0_ALUF1.BLIF       	2
Fanin Node      	J0_ALUF0.BLIF       	6
Fanin Output    	Accum4.Q            	2
Fanin Node      	X0_Data4.BLIF       	4
END

// Signal Name: X1_Fout3
// Type: Node
BEGIN X1_Fout3
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUF3.BLIF       	9
Fanin Node      	J0_ALUF2.BLIF       	6
Fanin Node      	J0_ALUF1.BLIF       	2
Fanin Node      	J0_ALUF0.BLIF       	6
Fanin Output    	Accum3.Q            	2
Fanin Node      	X0_Data3.BLIF       	4
END

// Signal Name: X1_Fout2
// Type: Node
BEGIN X1_Fout2
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUF3.BLIF       	9
Fanin Node      	J0_ALUF2.BLIF       	6
Fanin Node      	J0_ALUF1.BLIF       	2
Fanin Node      	J0_ALUF0.BLIF       	6
Fanin Output    	Accum2.Q            	2
Fanin Node      	X0_Data2.BLIF       	4
END

// Signal Name: X1_Fout1
// Type: Node
BEGIN X1_Fout1
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUF3.BLIF       	9
Fanin Node      	J0_ALUF2.BLIF       	6
Fanin Node      	J0_ALUF1.BLIF       	2
Fanin Node      	J0_ALUF0.BLIF       	6
Fanin Output    	Accum1.Q            	2
Fanin Node      	X0_Data1.BLIF       	4
END

// Signal Name: X1_Fout0
// Type: Node
BEGIN X1_Fout0
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUF3.BLIF       	9
Fanin Node      	J0_ALUF2.BLIF       	6
Fanin Node      	J0_ALUF1.BLIF       	2
Fanin Node      	J0_ALUF0.BLIF       	6
Fanin Output    	Accum0.Q            	7
Fanin Node      	X0_Data0.BLIF       	4
END

// Signal Name: X1_CarryIn7
// Type: Node
BEGIN X1_CarryIn7
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUZeroAcc.BLIF  	8
Fanin Output    	Accum6.Q            	2
Fanin Node      	X1_Fout6.BLIF       	4
Fanin Node      	X1_CarryIn6.BLIF    	3
END

// Signal Name: X1_CarryIn6
// Type: Node
BEGIN X1_CarryIn6
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUZeroAcc.BLIF  	8
Fanin Output    	Accum5.Q            	2
Fanin Node      	X1_Fout5.BLIF       	4
Fanin Node      	X1_CarryIn5.BLIF    	3
END

// Signal Name: X1_CarryIn5
// Type: Node
BEGIN X1_CarryIn5
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUZeroAcc.BLIF  	8
Fanin Output    	Accum4.Q            	2
Fanin Node      	X1_Fout4.BLIF       	4
Fanin Node      	X1_CarryIn4.BLIF    	3
END

// Signal Name: X1_CarryIn4
// Type: Node
BEGIN X1_CarryIn4
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUZeroAcc.BLIF  	8
Fanin Output    	Accum3.Q            	2
Fanin Node      	X1_Fout3.BLIF       	4
Fanin Node      	X1_CarryIn3.BLIF    	3
END

// Signal Name: X1_CarryIn3
// Type: Node
BEGIN X1_CarryIn3
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUZeroAcc.BLIF  	8
Fanin Output    	Accum2.Q            	2
Fanin Node      	X1_Fout2.BLIF       	4
Fanin Node      	X1_CarryIn2.BLIF    	3
END

// Signal Name: X1_CarryIn2
// Type: Node
BEGIN X1_CarryIn2
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUZeroAcc.BLIF  	8
Fanin Output    	Accum1.Q            	2
Fanin Node      	X1_Fout1.BLIF       	4
Fanin Node      	X1_CarryIn1.BLIF    	3
END

// Signal Name: X1_CarryIn1
// Type: Node
BEGIN X1_CarryIn1
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUZeroAcc.BLIF  	8
Fanin Output    	Accum0.Q            	7
Fanin Node      	X1_Fout0.BLIF       	4
Fanin Node      	X1_CarryIn0.BLIF    	3
END

// Signal Name: X1_CarryIn0.X1
// Type: Node
BEGIN X1_CarryIn0.X1
Fanin Number		9
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	Flags3.Q            	4
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: X1_CarryIn0.X2
// Type: Node
BEGIN X1_CarryIn0.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUAddSub.BLIF   	3
END

// Signal Name: X1_AccOut7.X1
// Type: Node
BEGIN X1_AccOut7.X1
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUZeroAcc.BLIF  	8
Fanin Output    	Accum7.Q            	2
Fanin Node      	X1_CarryIn7.BLIF    	3
END

// Signal Name: X1_AccOut7.X2
// Type: Node
BEGIN X1_AccOut7.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	X1_Fout7.BLIF       	4
END

// Signal Name: X1_AccOut6.X1
// Type: Node
BEGIN X1_AccOut6.X1
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUZeroAcc.BLIF  	8
Fanin Output    	Accum6.Q            	2
Fanin Node      	X1_CarryIn6.BLIF    	3
END

// Signal Name: X1_AccOut6.X2
// Type: Node
BEGIN X1_AccOut6.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	X1_Fout6.BLIF       	4
END

// Signal Name: X1_AccOut5.X1
// Type: Node
BEGIN X1_AccOut5.X1
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUZeroAcc.BLIF  	8
Fanin Output    	Accum5.Q            	2
Fanin Node      	X1_CarryIn5.BLIF    	3
END

// Signal Name: X1_AccOut5.X2
// Type: Node
BEGIN X1_AccOut5.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	X1_Fout5.BLIF       	4
END

// Signal Name: X1_AccOut4.X1
// Type: Node
BEGIN X1_AccOut4.X1
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUZeroAcc.BLIF  	8
Fanin Output    	Accum4.Q            	2
Fanin Node      	X1_CarryIn4.BLIF    	3
END

// Signal Name: X1_AccOut4.X2
// Type: Node
BEGIN X1_AccOut4.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	X1_Fout4.BLIF       	4
END

// Signal Name: X1_AccOut3.X1
// Type: Node
BEGIN X1_AccOut3.X1
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUZeroAcc.BLIF  	8
Fanin Output    	Accum3.Q            	2
Fanin Node      	X1_CarryIn3.BLIF    	3
END

// Signal Name: X1_AccOut3.X2
// Type: Node
BEGIN X1_AccOut3.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	X1_Fout3.BLIF       	4
END

// Signal Name: X1_AccOut2.X1
// Type: Node
BEGIN X1_AccOut2.X1
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUZeroAcc.BLIF  	8
Fanin Output    	Accum2.Q            	2
Fanin Node      	X1_CarryIn2.BLIF    	3
END

// Signal Name: X1_AccOut2.X2
// Type: Node
BEGIN X1_AccOut2.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	X1_Fout2.BLIF       	4
END

// Signal Name: X1_AccOut1.X1
// Type: Node
BEGIN X1_AccOut1.X1
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUZeroAcc.BLIF  	8
Fanin Output    	Accum1.Q            	2
Fanin Node      	X1_CarryIn1.BLIF    	3
END

// Signal Name: X1_AccOut1.X2
// Type: Node
BEGIN X1_AccOut1.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	X1_Fout1.BLIF       	4
END

// Signal Name: X1_CarryAdder.X1
// Type: Node
BEGIN X1_CarryAdder.X1
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUZeroAcc.BLIF  	8
Fanin Output    	Accum7.Q            	2
Fanin Node      	X1_Fout7.BLIF       	4
Fanin Node      	X1_CarryIn7.BLIF    	3
END

// Signal Name: X1_CarryAdder.X2
// Type: Node
BEGIN X1_CarryAdder.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_ALUAddSub.BLIF   	3
END

// Signal Name: J1_StateBit2.D
// Type: Node_reg
BEGIN J1_StateBit2.D
Fanin Number		20
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	J1_StateBit2.Q      	2
Fanin Node      	J1_StateBit1.Q      	2
Fanin Node      	J1_StateBit0.Q      	3
END

// Signal Name: J1_StateBit2.C
// Type: Node_reg
BEGIN J1_StateBit2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: J1_StateBit1.D
// Type: Node_reg
BEGIN J1_StateBit1.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J1_StateBit2.Q      	2
Fanin Node      	J1_StateBit1.Q      	2
Fanin Node      	J1_StateBit0.Q      	3
END

// Signal Name: J1_StateBit1.C
// Type: Node_reg
BEGIN J1_StateBit1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: J1_StateBit0.D
// Type: Node_reg
BEGIN J1_StateBit0.D
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	Reset.BLIF          	0
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	J1_StateBit2.Q      	2
Fanin Node      	J1_StateBit1.Q      	2
Fanin Node      	J1_StateBit0.Q      	3
END

// Signal Name: J1_StateBit0.C
// Type: Node_reg
BEGIN J1_StateBit0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Clock.BLIF          	0
END

// Signal Name: J1_HoldIR
// Type: Node
BEGIN J1_HoldIR
Fanin Number		19
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	J1_StateBit2.Q      	2
Fanin Node      	J1_StateBit1.Q      	2
Fanin Node      	J1_StateBit0.Q      	3
END

// Signal Name: V1_SelectedAddr7
// Type: Node
BEGIN V1_SelectedAddr7
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	XReg7.Q             	2
Fanin Output    	SReg7.Q             	2
Fanin Node      	V0_SSelect.BLIF     	14
Fanin Node      	V0_XSelect.BLIF     	7
END

// Signal Name: V1_SelectedAddr6
// Type: Node
BEGIN V1_SelectedAddr6
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	XReg6.Q             	2
Fanin Output    	SReg6.Q             	2
Fanin Node      	V0_SSelect.BLIF     	14
Fanin Node      	V0_XSelect.BLIF     	7
END

// Signal Name: V1_SelectedAddr5
// Type: Node
BEGIN V1_SelectedAddr5
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	XReg5.Q             	2
Fanin Output    	SReg5.Q             	2
Fanin Node      	V0_SSelect.BLIF     	14
Fanin Node      	V0_XSelect.BLIF     	7
END

// Signal Name: V1_SelectedAddr4
// Type: Node
BEGIN V1_SelectedAddr4
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	XReg4.Q             	2
Fanin Output    	SReg4.Q             	2
Fanin Node      	V0_SSelect.BLIF     	14
Fanin Node      	V0_XSelect.BLIF     	7
END

// Signal Name: V1_SelectedAddr3
// Type: Node
BEGIN V1_SelectedAddr3
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	XReg3.Q             	2
Fanin Output    	SReg3.Q             	2
Fanin Node      	V0_SSelect.BLIF     	14
Fanin Node      	V0_XSelect.BLIF     	7
END

// Signal Name: V1_SelectedAddr2
// Type: Node
BEGIN V1_SelectedAddr2
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	XReg2.Q             	2
Fanin Output    	SReg2.Q             	2
Fanin Node      	V0_SSelect.BLIF     	14
Fanin Node      	V0_XSelect.BLIF     	7
END

// Signal Name: V1_SelectedAddr1
// Type: Node
BEGIN V1_SelectedAddr1
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	XReg1.Q             	2
Fanin Output    	SReg1.Q             	2
Fanin Node      	V0_SSelect.BLIF     	14
Fanin Node      	V0_XSelect.BLIF     	7
END

// Signal Name: V1_SelectedAddr0
// Type: Node
BEGIN V1_SelectedAddr0
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	XReg0.Q             	3
Fanin Output    	SReg0.Q             	3
Fanin Node      	V0_SSelect.BLIF     	14
Fanin Node      	V0_XSelect.BLIF     	7
END

// Signal Name: V1_IncDecOut7.X1
// Type: Node
BEGIN V1_IncDecOut7.X1
Fanin Number		9
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V0_Dec.BLIF         	4
Fanin Node      	V0_Inc.BLIF         	4
Fanin Node      	V1_SelectedAddr6.BLIF	2
Fanin Node      	V1_SelectedAddr5.BLIF	2
Fanin Node      	V1_SelectedAddr4.BLIF	2
Fanin Node      	V1_SelectedAddr3.BLIF	2
Fanin Node      	V1_SelectedAddr2.BLIF	2
Fanin Node      	V1_SelectedAddr1.BLIF	2
Fanin Node      	V1_SelectedAddr0.BLIF	2
END

// Signal Name: V1_IncDecOut7.X2
// Type: Node
BEGIN V1_IncDecOut7.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V1_SelectedAddr7.BLIF	2
END

// Signal Name: V1_IncDecOut6.X1
// Type: Node
BEGIN V1_IncDecOut6.X1
Fanin Number		8
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V0_Dec.BLIF         	4
Fanin Node      	V0_Inc.BLIF         	4
Fanin Node      	V1_SelectedAddr5.BLIF	2
Fanin Node      	V1_SelectedAddr4.BLIF	2
Fanin Node      	V1_SelectedAddr3.BLIF	2
Fanin Node      	V1_SelectedAddr2.BLIF	2
Fanin Node      	V1_SelectedAddr1.BLIF	2
Fanin Node      	V1_SelectedAddr0.BLIF	2
END

// Signal Name: V1_IncDecOut6.X2
// Type: Node
BEGIN V1_IncDecOut6.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V1_SelectedAddr6.BLIF	2
END

// Signal Name: V1_IncDecOut5.X1
// Type: Node
BEGIN V1_IncDecOut5.X1
Fanin Number		7
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V0_Dec.BLIF         	4
Fanin Node      	V0_Inc.BLIF         	4
Fanin Node      	V1_SelectedAddr4.BLIF	2
Fanin Node      	V1_SelectedAddr3.BLIF	2
Fanin Node      	V1_SelectedAddr2.BLIF	2
Fanin Node      	V1_SelectedAddr1.BLIF	2
Fanin Node      	V1_SelectedAddr0.BLIF	2
END

// Signal Name: V1_IncDecOut5.X2
// Type: Node
BEGIN V1_IncDecOut5.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V1_SelectedAddr5.BLIF	2
END

// Signal Name: V1_IncDecOut4.X1
// Type: Node
BEGIN V1_IncDecOut4.X1
Fanin Number		6
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V0_Dec.BLIF         	4
Fanin Node      	V0_Inc.BLIF         	4
Fanin Node      	V1_SelectedAddr3.BLIF	2
Fanin Node      	V1_SelectedAddr2.BLIF	2
Fanin Node      	V1_SelectedAddr1.BLIF	2
Fanin Node      	V1_SelectedAddr0.BLIF	2
END

// Signal Name: V1_IncDecOut4.X2
// Type: Node
BEGIN V1_IncDecOut4.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V1_SelectedAddr4.BLIF	2
END

// Signal Name: V1_IncDecOut3.X1
// Type: Node
BEGIN V1_IncDecOut3.X1
Fanin Number		5
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V0_Dec.BLIF         	4
Fanin Node      	V0_Inc.BLIF         	4
Fanin Node      	V1_SelectedAddr2.BLIF	2
Fanin Node      	V1_SelectedAddr1.BLIF	2
Fanin Node      	V1_SelectedAddr0.BLIF	2
END

// Signal Name: V1_IncDecOut3.X2
// Type: Node
BEGIN V1_IncDecOut3.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V1_SelectedAddr3.BLIF	2
END

// Signal Name: V1_IncDecOut2.X1
// Type: Node
BEGIN V1_IncDecOut2.X1
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V0_Dec.BLIF         	4
Fanin Node      	V0_Inc.BLIF         	4
Fanin Node      	V1_SelectedAddr1.BLIF	2
Fanin Node      	V1_SelectedAddr0.BLIF	2
END

// Signal Name: V1_IncDecOut2.X2
// Type: Node
BEGIN V1_IncDecOut2.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V1_SelectedAddr2.BLIF	2
END

// Signal Name: V1_IncDecOut1.X1
// Type: Node
BEGIN V1_IncDecOut1.X1
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V0_Dec.BLIF         	4
Fanin Node      	V0_Inc.BLIF         	4
Fanin Node      	V1_SelectedAddr0.BLIF	2
END

// Signal Name: V1_IncDecOut1.X2
// Type: Node
BEGIN V1_IncDecOut1.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	V1_SelectedAddr1.BLIF	2
END

// Signal Name: V1_AdderCarryIn7
// Type: Node
BEGIN V1_AdderCarryIn7
Fanin Number		6
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	V0_PrePostAdd.BLIF  	4
Fanin Node      	V0_UseOffset.BLIF   	10
Fanin Node      	V1_SelectedAddr6.BLIF	2
Fanin Node      	V1_IncDecOut6.BLIF  	2
Fanin Node      	V1_AdderCarryIn6.BLIF	5
END

// Signal Name: V1_AdderCarryIn6
// Type: Node
BEGIN V1_AdderCarryIn6
Fanin Number		6
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	V0_PrePostAdd.BLIF  	4
Fanin Node      	V0_UseOffset.BLIF   	10
Fanin Node      	V1_SelectedAddr5.BLIF	2
Fanin Node      	V1_IncDecOut5.BLIF  	2
Fanin Node      	V1_AdderCarryIn5.BLIF	5
END

// Signal Name: V1_AdderCarryIn5
// Type: Node
BEGIN V1_AdderCarryIn5
Fanin Number		6
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	V0_PrePostAdd.BLIF  	4
Fanin Node      	V0_UseOffset.BLIF   	10
Fanin Node      	V1_SelectedAddr4.BLIF	2
Fanin Node      	V1_IncDecOut4.BLIF  	2
Fanin Node      	V1_AdderCarryIn4.BLIF	5
END

// Signal Name: V1_AdderCarryIn4
// Type: Node
BEGIN V1_AdderCarryIn4
Fanin Number		6
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	V0_PrePostAdd.BLIF  	4
Fanin Node      	V0_UseOffset.BLIF   	10
Fanin Node      	V1_SelectedAddr3.BLIF	2
Fanin Node      	V1_IncDecOut3.BLIF  	2
Fanin Node      	V1_AdderCarryIn3.BLIF	5
END

// Signal Name: V1_AdderCarryIn3
// Type: Node
BEGIN V1_AdderCarryIn3
Fanin Number		6
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	V0_PrePostAdd.BLIF  	4
Fanin Node      	V0_UseOffset.BLIF   	10
Fanin Node      	V1_SelectedAddr2.BLIF	2
Fanin Node      	V1_IncDecOut2.BLIF  	2
Fanin Node      	V1_AdderCarryIn2.BLIF	5
END

// Signal Name: V1_AdderCarryIn2
// Type: Node
BEGIN V1_AdderCarryIn2
Fanin Number		6
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	V0_PrePostAdd.BLIF  	4
Fanin Node      	V0_UseOffset.BLIF   	10
Fanin Node      	V1_SelectedAddr1.BLIF	2
Fanin Node      	V1_IncDecOut1.BLIF  	2
Fanin Node      	V1_AdderCarryIn1.BLIF	2
END

// Signal Name: V1_AdderCarryIn1.X1
// Type: Node
BEGIN V1_AdderCarryIn1.X1
Fanin Number		5
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	V0_Dec.BLIF         	4
Fanin Node      	V0_Inc.BLIF         	4
Fanin Node      	V0_PrePostAdd.BLIF  	4
Fanin Node      	V0_UseOffset.BLIF   	10
END

// Signal Name: V1_AdderCarryIn1.X2
// Type: Node
BEGIN V1_AdderCarryIn1.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	V0_UseOffset.BLIF   	10
Fanin Node      	V1_SelectedAddr0.BLIF	2
END

// Signal Name: P1_Carry11
// Type: Node
BEGIN P1_Carry11
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB10.Q       	2
Fanin Node      	P0_Load.BLIF        	4
Fanin Node      	P1_Carry10.BLIF     	3
Fanin Node      	P1_AddElement10.BLIF	4
END

// Signal Name: P1_Carry10
// Type: Node
BEGIN P1_Carry10
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB9.Q        	2
Fanin Node      	P0_Load.BLIF        	4
Fanin Node      	P1_Carry9.BLIF      	3
Fanin Node      	P1_AddElement9.BLIF 	4
END

// Signal Name: P1_Carry9
// Type: Node
BEGIN P1_Carry9
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB8.Q        	2
Fanin Node      	P0_Load.BLIF        	4
Fanin Node      	P1_Carry8.BLIF      	3
Fanin Node      	P1_AddElement8.BLIF 	4
END

// Signal Name: P1_Carry8
// Type: Node
BEGIN P1_Carry8
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB7.Q        	2
Fanin Node      	P0_Load.BLIF        	4
Fanin Node      	P1_Carry7.BLIF      	3
Fanin Node      	P1_AddElement7.BLIF 	4
END

// Signal Name: P1_Carry7
// Type: Node
BEGIN P1_Carry7
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB6.Q        	2
Fanin Node      	P0_Load.BLIF        	4
Fanin Node      	P1_Carry6.BLIF      	3
Fanin Node      	P1_AddElement6.BLIF 	10
END

// Signal Name: P1_Carry6
// Type: Node
BEGIN P1_Carry6
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB5.Q        	2
Fanin Node      	P0_Load.BLIF        	4
Fanin Node      	P1_Carry5.BLIF      	3
Fanin Node      	P1_AddElement5.BLIF 	10
END

// Signal Name: P1_Carry5
// Type: Node
BEGIN P1_Carry5
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB4.Q        	2
Fanin Node      	P0_Load.BLIF        	4
Fanin Node      	P1_Carry4.BLIF      	3
Fanin Node      	P1_AddElement4.BLIF 	4
END

// Signal Name: P1_Carry4
// Type: Node
BEGIN P1_Carry4
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB3.Q        	2
Fanin Node      	P0_Load.BLIF        	4
Fanin Node      	P1_Carry3.BLIF      	3
Fanin Node      	P1_AddElement3.BLIF 	4
END

// Signal Name: P1_Carry3
// Type: Node
BEGIN P1_Carry3
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB2.Q        	2
Fanin Node      	P0_Load.BLIF        	4
Fanin Node      	P1_Carry2.BLIF      	3
Fanin Node      	P1_AddElement2.BLIF 	4
END

// Signal Name: P1_Carry2
// Type: Node
BEGIN P1_Carry2
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB1.Q        	3
Fanin Output    	ProgramAB0.Q        	3
Fanin Node      	P0_Load.BLIF        	4
Fanin Node      	P1_AddElement1.BLIF 	4
Fanin Node      	P1_AddElement0.BLIF 	5
END

// Signal Name: P1_AddElement12
// Type: Node
BEGIN P1_AddElement12
Fanin Number		7
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB12.Q       	7
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_PAUSel1.BLIF     	23
Fanin Node      	J0_PAUSel0.BLIF     	32
Fanin Node      	P0_Offset4.BLIF     	4
Fanin Node      	P0_Offset7.BLIF     	4
Fanin Node      	P0_Sel2.BLIF        	2
END

// Signal Name: P1_AddElement11
// Type: Node
BEGIN P1_AddElement11
Fanin Number		7
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB11.Q       	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_PAUSel1.BLIF     	23
Fanin Node      	J0_PAUSel0.BLIF     	32
Fanin Node      	P0_Offset3.BLIF     	4
Fanin Node      	P0_Offset7.BLIF     	4
Fanin Node      	P0_Sel2.BLIF        	2
END

// Signal Name: P1_AddElement10
// Type: Node
BEGIN P1_AddElement10
Fanin Number		7
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB10.Q       	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_PAUSel1.BLIF     	23
Fanin Node      	J0_PAUSel0.BLIF     	32
Fanin Node      	P0_Offset2.BLIF     	4
Fanin Node      	P0_Offset7.BLIF     	4
Fanin Node      	P0_Sel2.BLIF        	2
END

// Signal Name: P1_AddElement9
// Type: Node
BEGIN P1_AddElement9
Fanin Number		7
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB9.Q        	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_PAUSel1.BLIF     	23
Fanin Node      	J0_PAUSel0.BLIF     	32
Fanin Node      	P0_Offset1.BLIF     	4
Fanin Node      	P0_Offset7.BLIF     	4
Fanin Node      	P0_Sel2.BLIF        	2
END

// Signal Name: P1_AddElement8
// Type: Node
BEGIN P1_AddElement8
Fanin Number		7
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB8.Q        	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_PAUSel1.BLIF     	23
Fanin Node      	J0_PAUSel0.BLIF     	32
Fanin Node      	P0_Offset0.BLIF     	4
Fanin Node      	P0_Offset7.BLIF     	4
Fanin Node      	P0_Sel2.BLIF        	2
END

// Signal Name: P1_AddElement7
// Type: Node
BEGIN P1_AddElement7
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB7.Q        	2
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_PAUSel1.BLIF     	23
Fanin Node      	J0_PAUSel0.BLIF     	32
Fanin Node      	P0_Offset7.BLIF     	4
Fanin Node      	P0_Sel2.BLIF        	2
END

// Signal Name: P1_AddElement6
// Type: Node
BEGIN P1_AddElement6
Fanin Number		21
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB6.Q        	2
Fanin Node      	J0_IR7.Q            	2
Fanin Output    	DataDB6.BLIF        	2
Fanin Node      	J0_IR6.Q            	2
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_PAUSel1.BLIF     	23
Fanin Node      	J0_PAUSel0.BLIF     	32
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	P0_Sel2.BLIF        	2
END

// Signal Name: P1_AddElement5
// Type: Node
BEGIN P1_AddElement5
Fanin Number		21
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB5.Q        	2
Fanin Node      	J0_IR7.Q            	2
Fanin Node      	J0_IR6.Q            	2
Fanin Output    	DataDB5.BLIF        	3
Fanin Node      	J0_IR5.Q            	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_PAUSel1.BLIF     	23
Fanin Node      	J0_PAUSel0.BLIF     	32
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	P0_Sel2.BLIF        	2
END

// Signal Name: P1_AddElement4
// Type: Node
BEGIN P1_AddElement4
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB4.Q        	2
Fanin Node      	J0_IR4.Q            	2
Fanin Node      	J0_PAUSel1.BLIF     	23
Fanin Node      	J0_PAUSel0.BLIF     	32
Fanin Node      	P0_Offset4.BLIF     	4
Fanin Node      	P0_Sel2.BLIF        	2
END

// Signal Name: P1_AddElement3
// Type: Node
BEGIN P1_AddElement3
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB3.Q        	2
Fanin Node      	J0_IR3.Q            	2
Fanin Node      	J0_PAUSel1.BLIF     	23
Fanin Node      	J0_PAUSel0.BLIF     	32
Fanin Node      	P0_Offset3.BLIF     	4
Fanin Node      	P0_Sel2.BLIF        	2
END

// Signal Name: P1_AddElement2
// Type: Node
BEGIN P1_AddElement2
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB2.Q        	2
Fanin Node      	J0_IR2.Q            	2
Fanin Node      	J0_PAUSel1.BLIF     	23
Fanin Node      	J0_PAUSel0.BLIF     	32
Fanin Node      	P0_Offset2.BLIF     	4
Fanin Node      	P0_Sel2.BLIF        	2
END

// Signal Name: P1_AddElement1
// Type: Node
BEGIN P1_AddElement1
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB1.Q        	3
Fanin Node      	J0_IR1.Q            	2
Fanin Node      	J0_PAUSel1.BLIF     	23
Fanin Node      	J0_PAUSel0.BLIF     	32
Fanin Node      	P0_Offset1.BLIF     	4
Fanin Node      	P0_Sel2.BLIF        	2
END

// Signal Name: P1_AddElement0
// Type: Node
BEGIN P1_AddElement0
Fanin Number		6
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ProgramAB0.Q        	3
Fanin Node      	J0_IR0.Q            	2
Fanin Node      	J0_PAUSel1.BLIF     	23
Fanin Node      	J0_PAUSel0.BLIF     	32
Fanin Node      	P0_Offset0.BLIF     	4
Fanin Node      	P0_Sel2.BLIF        	2
END

// Signal Name: com_0
// Type: Node
BEGIN com_0
Fanin Number		8
Pterm Number		6
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: com_1
// Type: Node
BEGIN com_1
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
Fanin Node      	J1_StateBit2.Q      	2
Fanin Node      	J1_StateBit1.Q      	2
END

// Signal Name: com_2
// Type: Node
BEGIN com_2
Fanin Number		8
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR13.Q           	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Signal Name: com_3
// Type: Node
BEGIN com_3
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	J0_IR12.Q           	2
Fanin Node      	J0_IR11.Q           	2
Fanin Node      	J0_IR10.Q           	2
Fanin Node      	J0_IR9.Q            	2
Fanin Node      	J0_IR8.Q            	2
Fanin Node      	J0_IR14.Q           	2
Fanin Node      	J0_IR15.Q           	2
END

// Design 'cpu' used clock signal list:
CLOCK	Clock

