// Seed: 2427292267
module module_0 (
    input  wand id_0,
    input  tri  id_1,
    output wire id_2,
    input  tri  id_3,
    output tri0 id_4,
    output tri1 id_5,
    output wand id_6,
    output tri0 id_7,
    input  wire id_8,
    input  wand id_9,
    input  wire id_10,
    input  tri0 id_11,
    output tri0 id_12
);
  assign id_5 = 1'd0;
  assign id_6 = id_9;
  tri0 id_14 = 'b0;
  id_15(
      .id_0(id_0 !=? -1),
      .id_1(-1),
      .id_2(1),
      .id_3(id_8 || id_0),
      .id_4(-1),
      .id_5(1),
      .id_6(id_9 - id_3(1'b0))
  );
  assign module_1.type_16 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input wand id_2,
    input supply1 id_3,
    input wire id_4,
    output supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    output supply0 id_8,
    output supply1 id_9,
    output wand id_10,
    output tri id_11,
    output uwire id_12,
    output supply1 id_13,
    input uwire id_14,
    input wand void id_15,
    input tri1 id_16,
    output tri1 id_17,
    input tri1 id_18,
    input tri1 id_19,
    input supply0 id_20,
    output wand id_21,
    output wand id_22,
    output wor id_23,
    input tri0 id_24,
    output uwire id_25,
    output wor id_26,
    output uwire id_27,
    input wor id_28,
    output supply1 id_29,
    output wor id_30,
    inout wor id_31
);
  wire id_33;
  wire id_34, id_35;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_5,
      id_4,
      id_10,
      id_10,
      id_9,
      id_17,
      id_4,
      id_16,
      id_7,
      id_14,
      id_22
  );
endmodule
