<stg><name>Loop_Xpose_Row_Outer_Loop_proc</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %indvar_flatten1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %j2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
entry:2 %i3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:3 %store_ln0 = store i4 0, i4 %i3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:4 %store_ln0 = store i4 0, i4 %j2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:5 %store_ln0 = store i6 0, i6 %indvar_flatten1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln0 = br void %for.end20.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end20.i:0 %icmp_ln694 = phi i1 0, void %entry, i1 %icmp_ln69, void %arrayidx176.i.exit

]]></Node>
<StgValue><ssdm name="icmp_ln694"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.end20.i:1 %indvar_flatten1_load = load i6 %indvar_flatten1

]]></Node>
<StgValue><ssdm name="indvar_flatten1_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end20.i:2 %j2_load = load i4 %j2

]]></Node>
<StgValue><ssdm name="j2_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end20.i:3 %i3_load = load i4 %i3

]]></Node>
<StgValue><ssdm name="i3_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end20.i:4 %add_ln66 = add i4 %j2_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.end20.i:7 %select_ln57 = select i1 %icmp_ln694, i4 0, i4 %i3_load

]]></Node>
<StgValue><ssdm name="select_ln57"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="4">
<![CDATA[
for.end20.i:8 %trunc_ln66 = trunc i4 %select_ln57

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.end20.i:9 %j = select i1 %icmp_ln694, i4 %add_ln66, i4 %j2_load

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end20.i:26 %add_ln66_1 = add i6 %indvar_flatten1_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.end20.i:27 %switch_ln72 = switch i3 %trunc_ln66, void %arrayidx176.i.case.7, i3 0, void %arrayidx176.i.case.0, i3 1, void %arrayidx176.i.case.1, i3 2, void %arrayidx176.i.case.2, i3 3, void %arrayidx176.i.case.3, i3 4, void %arrayidx176.i.case.4, i3 5, void %arrayidx176.i.case.5, i3 6, void %arrayidx176.i.case.6

]]></Node>
<StgValue><ssdm name="switch_ln72"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx176.i.exit:0 %i = add i4 %select_ln57, i4 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx176.i.exit:1 %icmp_ln69 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayidx176.i.exit:2 %icmp_ln66 = icmp_eq  i6 %indvar_flatten1_load, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx176.i.exit:3 %store_ln69 = store i4 %i, i4 %i3

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx176.i.exit:4 %store_ln66 = store i4 %j, i4 %j2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx176.i.exit:5 %store_ln66 = store i6 %add_ln66_1, i6 %indvar_flatten1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx176.i.exit:6 %br_ln66 = br i1 %icmp_ln66, void %for.end20.i, void %for.end23.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="4">
<![CDATA[
for.end20.i:11 %select_ln66_cast = zext i4 %j

]]></Node>
<StgValue><ssdm name="select_ln66_cast"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.end20.i:20 %tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln66, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end20.i:21 %add_ln72 = add i6 %tmp, i6 %select_ln66_cast

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="6">
<![CDATA[
for.end20.i:22 %zext_ln72 = zext i6 %add_ln72

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20.i:23 %row_outbuf_i_addr = getelementptr i16 %row_outbuf_i, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="row_outbuf_i_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="6">
<![CDATA[
for.end20.i:25 %row_outbuf_i_load = load i6 %row_outbuf_i_addr

]]></Node>
<StgValue><ssdm name="row_outbuf_i_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.end20.i:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.end20.i:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="4">
<![CDATA[
for.end20.i:10 %zext_ln66 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20.i:12 %col_inbuf_i_0_addr = getelementptr i16 %col_inbuf_i_0, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="col_inbuf_i_0_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20.i:13 %col_inbuf_i_1_addr = getelementptr i16 %col_inbuf_i_1, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="col_inbuf_i_1_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20.i:14 %col_inbuf_i_2_addr = getelementptr i16 %col_inbuf_i_2, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="col_inbuf_i_2_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20.i:15 %col_inbuf_i_3_addr = getelementptr i16 %col_inbuf_i_3, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="col_inbuf_i_3_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20.i:16 %col_inbuf_i_4_addr = getelementptr i16 %col_inbuf_i_4, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="col_inbuf_i_4_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20.i:17 %col_inbuf_i_5_addr = getelementptr i16 %col_inbuf_i_5, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="col_inbuf_i_5_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20.i:18 %col_inbuf_i_6_addr = getelementptr i16 %col_inbuf_i_6, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="col_inbuf_i_6_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20.i:19 %col_inbuf_i_7_addr = getelementptr i16 %col_inbuf_i_7, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="col_inbuf_i_7_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.end20.i:24 %specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln70"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="6">
<![CDATA[
for.end20.i:25 %row_outbuf_i_load = load i6 %row_outbuf_i_addr

]]></Node>
<StgValue><ssdm name="row_outbuf_i_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx176.i.case.6:0 %store_ln72 = store i16 %row_outbuf_i_load, i3 %col_inbuf_i_6_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.i.case.6:1 %br_ln72 = br void %arrayidx176.i.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx176.i.case.5:0 %store_ln72 = store i16 %row_outbuf_i_load, i3 %col_inbuf_i_5_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.i.case.5:1 %br_ln72 = br void %arrayidx176.i.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx176.i.case.4:0 %store_ln72 = store i16 %row_outbuf_i_load, i3 %col_inbuf_i_4_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.i.case.4:1 %br_ln72 = br void %arrayidx176.i.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx176.i.case.3:0 %store_ln72 = store i16 %row_outbuf_i_load, i3 %col_inbuf_i_3_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.i.case.3:1 %br_ln72 = br void %arrayidx176.i.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx176.i.case.2:0 %store_ln72 = store i16 %row_outbuf_i_load, i3 %col_inbuf_i_2_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.i.case.2:1 %br_ln72 = br void %arrayidx176.i.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx176.i.case.1:0 %store_ln72 = store i16 %row_outbuf_i_load, i3 %col_inbuf_i_1_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.i.case.1:1 %br_ln72 = br void %arrayidx176.i.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx176.i.case.0:0 %store_ln72 = store i16 %row_outbuf_i_load, i3 %col_inbuf_i_0_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.i.case.0:1 %br_ln72 = br void %arrayidx176.i.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx176.i.case.7:0 %store_ln72 = store i16 %row_outbuf_i_load, i3 %col_inbuf_i_7_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.i.case.7:1 %br_ln72 = br void %arrayidx176.i.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0">
<![CDATA[
for.end23.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="76" name="col_inbuf_i_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_inbuf_i_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="col_inbuf_i_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_inbuf_i_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="col_inbuf_i_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_inbuf_i_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="col_inbuf_i_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_inbuf_i_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="col_inbuf_i_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_inbuf_i_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="col_inbuf_i_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_inbuf_i_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="col_inbuf_i_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_inbuf_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="col_inbuf_i_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_inbuf_i_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="row_outbuf_i" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_outbuf_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="86" from="StgValue_85" to="indvar_flatten1" fromId="85" toId="6">
</dataflow>
<dataflow id="87" from="StgValue_85" to="j2" fromId="85" toId="7">
</dataflow>
<dataflow id="88" from="StgValue_85" to="i3" fromId="85" toId="8">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln0" fromId="89" toId="9">
</dataflow>
<dataflow id="91" from="i3" to="store_ln0" fromId="8" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_89" to="store_ln0" fromId="89" toId="10">
</dataflow>
<dataflow id="93" from="j2" to="store_ln0" fromId="7" toId="10">
</dataflow>
<dataflow id="95" from="StgValue_94" to="store_ln0" fromId="94" toId="11">
</dataflow>
<dataflow id="96" from="indvar_flatten1" to="store_ln0" fromId="6" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_97" to="icmp_ln694" fromId="97" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="99" from="br_ln0" to="icmp_ln694" fromId="12" toId="13">
</dataflow>
<dataflow id="100" from="icmp_ln69" to="icmp_ln694" fromId="24" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="101" from="br_ln66" to="icmp_ln694" fromId="29" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="102" from="indvar_flatten1" to="indvar_flatten1_load" fromId="6" toId="14">
</dataflow>
<dataflow id="103" from="j2" to="j2_load" fromId="7" toId="15">
</dataflow>
<dataflow id="104" from="i3" to="i3_load" fromId="8" toId="16">
</dataflow>
<dataflow id="105" from="j2_load" to="add_ln66" fromId="15" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_106" to="add_ln66" fromId="106" toId="17">
</dataflow>
<dataflow id="108" from="icmp_ln694" to="select_ln57" fromId="13" toId="18">
</dataflow>
<dataflow id="109" from="StgValue_89" to="select_ln57" fromId="89" toId="18">
</dataflow>
<dataflow id="110" from="i3_load" to="select_ln57" fromId="16" toId="18">
</dataflow>
<dataflow id="111" from="select_ln57" to="trunc_ln66" fromId="18" toId="19">
</dataflow>
<dataflow id="112" from="icmp_ln694" to="j" fromId="13" toId="20">
</dataflow>
<dataflow id="113" from="add_ln66" to="j" fromId="17" toId="20">
</dataflow>
<dataflow id="114" from="j2_load" to="j" fromId="15" toId="20">
</dataflow>
<dataflow id="115" from="indvar_flatten1_load" to="add_ln66_1" fromId="14" toId="21">
</dataflow>
<dataflow id="117" from="StgValue_116" to="add_ln66_1" fromId="116" toId="21">
</dataflow>
<dataflow id="118" from="trunc_ln66" to="switch_ln72" fromId="19" toId="22">
</dataflow>
<dataflow id="120" from="StgValue_119" to="switch_ln72" fromId="119" toId="22">
</dataflow>
<dataflow id="122" from="StgValue_121" to="switch_ln72" fromId="121" toId="22">
</dataflow>
<dataflow id="124" from="StgValue_123" to="switch_ln72" fromId="123" toId="22">
</dataflow>
<dataflow id="126" from="StgValue_125" to="switch_ln72" fromId="125" toId="22">
</dataflow>
<dataflow id="128" from="StgValue_127" to="switch_ln72" fromId="127" toId="22">
</dataflow>
<dataflow id="130" from="StgValue_129" to="switch_ln72" fromId="129" toId="22">
</dataflow>
<dataflow id="132" from="StgValue_131" to="switch_ln72" fromId="131" toId="22">
</dataflow>
<dataflow id="133" from="select_ln57" to="i" fromId="18" toId="23">
</dataflow>
<dataflow id="134" from="StgValue_106" to="i" fromId="106" toId="23">
</dataflow>
<dataflow id="135" from="i" to="icmp_ln69" fromId="23" toId="24">
</dataflow>
<dataflow id="137" from="StgValue_136" to="icmp_ln69" fromId="136" toId="24">
</dataflow>
<dataflow id="138" from="indvar_flatten1_load" to="icmp_ln66" fromId="14" toId="25">
</dataflow>
<dataflow id="140" from="StgValue_139" to="icmp_ln66" fromId="139" toId="25">
</dataflow>
<dataflow id="141" from="i" to="store_ln69" fromId="23" toId="26">
</dataflow>
<dataflow id="142" from="i3" to="store_ln69" fromId="8" toId="26">
</dataflow>
<dataflow id="143" from="j" to="store_ln66" fromId="20" toId="27">
</dataflow>
<dataflow id="144" from="j2" to="store_ln66" fromId="7" toId="27">
</dataflow>
<dataflow id="145" from="add_ln66_1" to="store_ln66" fromId="21" toId="28">
</dataflow>
<dataflow id="146" from="indvar_flatten1" to="store_ln66" fromId="6" toId="28">
</dataflow>
<dataflow id="147" from="icmp_ln66" to="br_ln66" fromId="25" toId="29">
</dataflow>
<dataflow id="148" from="j" to="select_ln66_cast" fromId="20" toId="30">
</dataflow>
<dataflow id="150" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp" fromId="149" toId="31">
</dataflow>
<dataflow id="151" from="trunc_ln66" to="tmp" fromId="19" toId="31">
</dataflow>
<dataflow id="152" from="StgValue_119" to="tmp" fromId="119" toId="31">
</dataflow>
<dataflow id="153" from="tmp" to="add_ln72" fromId="31" toId="32">
</dataflow>
<dataflow id="154" from="select_ln66_cast" to="add_ln72" fromId="30" toId="32">
</dataflow>
<dataflow id="155" from="add_ln72" to="zext_ln72" fromId="32" toId="33">
</dataflow>
<dataflow id="156" from="row_outbuf_i" to="row_outbuf_i_addr" fromId="84" toId="34">
</dataflow>
<dataflow id="158" from="StgValue_157" to="row_outbuf_i_addr" fromId="157" toId="34">
</dataflow>
<dataflow id="159" from="zext_ln72" to="row_outbuf_i_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="160" from="row_outbuf_i_addr" to="row_outbuf_i_load" fromId="34" toId="35">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="161" toId="36">
</dataflow>
<dataflow id="164" from="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_str" to="specloopname_ln0" fromId="163" toId="36">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="165" toId="37">
</dataflow>
<dataflow id="168" from="StgValue_167" to="speclooptripcount_ln0" fromId="167" toId="37">
</dataflow>
<dataflow id="169" from="StgValue_167" to="speclooptripcount_ln0" fromId="167" toId="37">
</dataflow>
<dataflow id="170" from="StgValue_167" to="speclooptripcount_ln0" fromId="167" toId="37">
</dataflow>
<dataflow id="171" from="j" to="zext_ln66" fromId="20" toId="38">
</dataflow>
<dataflow id="172" from="col_inbuf_i_0" to="col_inbuf_i_0_addr" fromId="83" toId="39">
</dataflow>
<dataflow id="173" from="StgValue_157" to="col_inbuf_i_0_addr" fromId="157" toId="39">
</dataflow>
<dataflow id="174" from="zext_ln66" to="col_inbuf_i_0_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="175" from="col_inbuf_i_1" to="col_inbuf_i_1_addr" fromId="82" toId="40">
</dataflow>
<dataflow id="176" from="StgValue_157" to="col_inbuf_i_1_addr" fromId="157" toId="40">
</dataflow>
<dataflow id="177" from="zext_ln66" to="col_inbuf_i_1_addr" fromId="38" toId="40">
</dataflow>
<dataflow id="178" from="col_inbuf_i_2" to="col_inbuf_i_2_addr" fromId="81" toId="41">
</dataflow>
<dataflow id="179" from="StgValue_157" to="col_inbuf_i_2_addr" fromId="157" toId="41">
</dataflow>
<dataflow id="180" from="zext_ln66" to="col_inbuf_i_2_addr" fromId="38" toId="41">
</dataflow>
<dataflow id="181" from="col_inbuf_i_3" to="col_inbuf_i_3_addr" fromId="80" toId="42">
</dataflow>
<dataflow id="182" from="StgValue_157" to="col_inbuf_i_3_addr" fromId="157" toId="42">
</dataflow>
<dataflow id="183" from="zext_ln66" to="col_inbuf_i_3_addr" fromId="38" toId="42">
</dataflow>
<dataflow id="184" from="col_inbuf_i_4" to="col_inbuf_i_4_addr" fromId="79" toId="43">
</dataflow>
<dataflow id="185" from="StgValue_157" to="col_inbuf_i_4_addr" fromId="157" toId="43">
</dataflow>
<dataflow id="186" from="zext_ln66" to="col_inbuf_i_4_addr" fromId="38" toId="43">
</dataflow>
<dataflow id="187" from="col_inbuf_i_5" to="col_inbuf_i_5_addr" fromId="78" toId="44">
</dataflow>
<dataflow id="188" from="StgValue_157" to="col_inbuf_i_5_addr" fromId="157" toId="44">
</dataflow>
<dataflow id="189" from="zext_ln66" to="col_inbuf_i_5_addr" fromId="38" toId="44">
</dataflow>
<dataflow id="190" from="col_inbuf_i_6" to="col_inbuf_i_6_addr" fromId="77" toId="45">
</dataflow>
<dataflow id="191" from="StgValue_157" to="col_inbuf_i_6_addr" fromId="157" toId="45">
</dataflow>
<dataflow id="192" from="zext_ln66" to="col_inbuf_i_6_addr" fromId="38" toId="45">
</dataflow>
<dataflow id="193" from="col_inbuf_i_7" to="col_inbuf_i_7_addr" fromId="76" toId="46">
</dataflow>
<dataflow id="194" from="StgValue_157" to="col_inbuf_i_7_addr" fromId="157" toId="46">
</dataflow>
<dataflow id="195" from="zext_ln66" to="col_inbuf_i_7_addr" fromId="38" toId="46">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecPipeline" to="specpipeline_ln70" fromId="196" toId="47">
</dataflow>
<dataflow id="199" from="StgValue_198" to="specpipeline_ln70" fromId="198" toId="47">
</dataflow>
<dataflow id="201" from="StgValue_200" to="specpipeline_ln70" fromId="200" toId="47">
</dataflow>
<dataflow id="202" from="StgValue_200" to="specpipeline_ln70" fromId="200" toId="47">
</dataflow>
<dataflow id="203" from="StgValue_200" to="specpipeline_ln70" fromId="200" toId="47">
</dataflow>
<dataflow id="205" from="empty_0" to="specpipeline_ln70" fromId="204" toId="47">
</dataflow>
<dataflow id="206" from="row_outbuf_i_addr" to="row_outbuf_i_load" fromId="34" toId="48">
</dataflow>
<dataflow id="207" from="row_outbuf_i_load" to="store_ln72" fromId="48" toId="49">
</dataflow>
<dataflow id="208" from="col_inbuf_i_6_addr" to="store_ln72" fromId="45" toId="49">
</dataflow>
<dataflow id="209" from="row_outbuf_i_load" to="store_ln72" fromId="48" toId="51">
</dataflow>
<dataflow id="210" from="col_inbuf_i_5_addr" to="store_ln72" fromId="44" toId="51">
</dataflow>
<dataflow id="211" from="row_outbuf_i_load" to="store_ln72" fromId="48" toId="53">
</dataflow>
<dataflow id="212" from="col_inbuf_i_4_addr" to="store_ln72" fromId="43" toId="53">
</dataflow>
<dataflow id="213" from="row_outbuf_i_load" to="store_ln72" fromId="48" toId="55">
</dataflow>
<dataflow id="214" from="col_inbuf_i_3_addr" to="store_ln72" fromId="42" toId="55">
</dataflow>
<dataflow id="215" from="row_outbuf_i_load" to="store_ln72" fromId="48" toId="57">
</dataflow>
<dataflow id="216" from="col_inbuf_i_2_addr" to="store_ln72" fromId="41" toId="57">
</dataflow>
<dataflow id="217" from="row_outbuf_i_load" to="store_ln72" fromId="48" toId="59">
</dataflow>
<dataflow id="218" from="col_inbuf_i_1_addr" to="store_ln72" fromId="40" toId="59">
</dataflow>
<dataflow id="219" from="row_outbuf_i_load" to="store_ln72" fromId="48" toId="61">
</dataflow>
<dataflow id="220" from="col_inbuf_i_0_addr" to="store_ln72" fromId="39" toId="61">
</dataflow>
<dataflow id="221" from="row_outbuf_i_load" to="store_ln72" fromId="48" toId="63">
</dataflow>
<dataflow id="222" from="col_inbuf_i_7_addr" to="store_ln72" fromId="46" toId="63">
</dataflow>
<dataflow id="223" from="trunc_ln66" to="StgValue_4" fromId="19" toId="4">
</dataflow>
<dataflow id="224" from="icmp_ln66" to="StgValue_4" fromId="25" toId="4">
</dataflow>
<dataflow id="225" from="icmp_ln66" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="226" from="icmp_ln66" to="StgValue_3" fromId="25" toId="3">
</dataflow>
</dataflows>


</stg>
