library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity conv_deux is
	port (
		in_sig: in std_logic_vector(2 downto 0);
		out_sig: out integer range 0 to 7
	);
end conv_deux;

architecture arch_deux of conv_deux is
begin
	process(in_sig) is
		begin
			out_sig <= to_integer(unsigned(in_sig));
	end process;
end arch_deux;
