Timing Violation Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Tue Oct  5 11:38:34 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v2021.2 release notes for more details.

Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_ARST_N
  Delay (ns):              0.736
  Slack (ns):             -2.431
  Arrival (ns):            8.993
  Required (ns):           6.562
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_3_inst:ALn
  Delay (ns):              1.243
  Slack (ns):             -2.125
  Arrival (ns):            9.524
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_2_inst:ALn
  Delay (ns):              1.243
  Slack (ns):             -2.125
  Arrival (ns):            9.524
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_1_inst:ALn
  Delay (ns):              1.243
  Slack (ns):             -2.125
  Arrival (ns):            9.524
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_0_inst:ALn
  Delay (ns):              1.243
  Slack (ns):             -2.125
  Arrival (ns):            9.524
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 6
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_6_inst:ALn
  Delay (ns):              1.242
  Slack (ns):             -2.124
  Arrival (ns):            9.523
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 7
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_9_inst:ALn
  Delay (ns):              1.241
  Slack (ns):             -2.123
  Arrival (ns):            9.522
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 8
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_8_inst:ALn
  Delay (ns):              1.241
  Slack (ns):             -2.123
  Arrival (ns):            9.522
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 9
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_7_inst:ALn
  Delay (ns):              1.241
  Slack (ns):             -2.123
  Arrival (ns):            9.522
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 10
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_5_inst:ALn
  Delay (ns):              1.241
  Slack (ns):             -2.123
  Arrival (ns):            9.522
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 11
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_4_inst:ALn
  Delay (ns):              1.241
  Slack (ns):             -2.123
  Arrival (ns):            9.522
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 12
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_11_inst:ALn
  Delay (ns):              1.241
  Slack (ns):             -2.123
  Arrival (ns):            9.522
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 13
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_10_inst:ALn
  Delay (ns):              1.241
  Slack (ns):             -2.123
  Arrival (ns):            9.522
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 14
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_2/R_DATA_3_inst:ALn
  Delay (ns):              1.208
  Slack (ns):             -2.083
  Arrival (ns):            9.489
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 15
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_2/R_DATA_2_inst:ALn
  Delay (ns):              1.208
  Slack (ns):             -2.083
  Arrival (ns):            9.489
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 16
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_2/R_DATA_1_inst:ALn
  Delay (ns):              1.208
  Slack (ns):             -2.083
  Arrival (ns):            9.489
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 17
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_2/R_DATA_0_inst:ALn
  Delay (ns):              1.208
  Slack (ns):             -2.083
  Arrival (ns):            9.489
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 18
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_2/R_DATA_6_inst:ALn
  Delay (ns):              1.207
  Slack (ns):             -2.082
  Arrival (ns):            9.488
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 19
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_2/R_DATA_4_inst:ALn
  Delay (ns):              1.207
  Slack (ns):             -2.082
  Arrival (ns):            9.488
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 20
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_2/R_DATA_9_inst:ALn
  Delay (ns):              1.206
  Slack (ns):             -2.081
  Arrival (ns):            9.487
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 21
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_2/R_DATA_8_inst:ALn
  Delay (ns):              1.206
  Slack (ns):             -2.081
  Arrival (ns):            9.487
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 22
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_2/R_DATA_7_inst:ALn
  Delay (ns):              1.206
  Slack (ns):             -2.081
  Arrival (ns):            9.487
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 23
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_2/R_DATA_5_inst:ALn
  Delay (ns):              1.206
  Slack (ns):             -2.081
  Arrival (ns):            9.487
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 24
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_2/R_DATA_11_inst:ALn
  Delay (ns):              1.206
  Slack (ns):             -2.081
  Arrival (ns):            9.487
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 25
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_2/R_DATA_10_inst:ALn
  Delay (ns):              1.206
  Slack (ns):             -2.081
  Arrival (ns):            9.487
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 26
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[45]:ALn
  Delay (ns):              1.190
  Slack (ns):             -2.075
  Arrival (ns):            9.471
  Required (ns):           7.396
  Operating Conditions: slow_lv_ht

Path 27
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[44]:ALn
  Delay (ns):              1.190
  Slack (ns):             -2.075
  Arrival (ns):            9.471
  Required (ns):           7.396
  Operating Conditions: slow_lv_ht

Path 28
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[42]:ALn
  Delay (ns):              1.190
  Slack (ns):             -2.075
  Arrival (ns):            9.471
  Required (ns):           7.396
  Operating Conditions: slow_lv_ht

Path 29
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[41]:ALn
  Delay (ns):              1.190
  Slack (ns):             -2.075
  Arrival (ns):            9.471
  Required (ns):           7.396
  Operating Conditions: slow_lv_ht

Path 30
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[40]:ALn
  Delay (ns):              1.190
  Slack (ns):             -2.075
  Arrival (ns):            9.471
  Required (ns):           7.396
  Operating Conditions: slow_lv_ht

Path 31
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_5/R_DATA_2_inst:ALn
  Delay (ns):              1.159
  Slack (ns):             -2.051
  Arrival (ns):            9.440
  Required (ns):           7.389
  Operating Conditions: slow_lv_ht

Path 32
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_5/R_DATA_3_inst:ALn
  Delay (ns):              1.158
  Slack (ns):             -2.050
  Arrival (ns):            9.439
  Required (ns):           7.389
  Operating Conditions: slow_lv_ht

Path 33
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_5/R_DATA_1_inst:ALn
  Delay (ns):              1.159
  Slack (ns):             -2.050
  Arrival (ns):            9.440
  Required (ns):           7.390
  Operating Conditions: slow_lv_ht

Path 34
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_5/R_DATA_0_inst:ALn
  Delay (ns):              1.159
  Slack (ns):             -2.050
  Arrival (ns):            9.440
  Required (ns):           7.390
  Operating Conditions: slow_lv_ht

Path 35
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[44]:ALn
  Delay (ns):              1.148
  Slack (ns):             -2.030
  Arrival (ns):            9.429
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 36
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[3]:ALn
  Delay (ns):              1.148
  Slack (ns):             -2.030
  Arrival (ns):            9.429
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 37
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[10]:ALn
  Delay (ns):              1.148
  Slack (ns):             -2.030
  Arrival (ns):            9.429
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 38
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[23]:ALn
  Delay (ns):              1.149
  Slack (ns):             -2.030
  Arrival (ns):            9.430
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 39
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[21]:ALn
  Delay (ns):              1.149
  Slack (ns):             -2.030
  Arrival (ns):            9.430
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 40
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[19]:ALn
  Delay (ns):              1.148
  Slack (ns):             -2.030
  Arrival (ns):            9.429
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 41
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[18]:ALn
  Delay (ns):              1.148
  Slack (ns):             -2.030
  Arrival (ns):            9.429
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 42
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/currState[9]:ALn
  Delay (ns):              1.126
  Slack (ns):             -2.026
  Arrival (ns):            9.407
  Required (ns):           7.381
  Operating Conditions: slow_lv_ht

Path 43
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[55]:ALn
  Delay (ns):              1.125
  Slack (ns):             -2.025
  Arrival (ns):            9.406
  Required (ns):           7.381
  Operating Conditions: slow_lv_ht

Path 44
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/wrFIFORdAddr_Z[1]:ALn
  Delay (ns):              1.127
  Slack (ns):             -2.014
  Arrival (ns):            9.408
  Required (ns):           7.394
  Operating Conditions: slow_lv_ht

Path 45
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/wrFIFORdAddr_Z[0]:ALn
  Delay (ns):              1.127
  Slack (ns):             -2.014
  Arrival (ns):            9.408
  Required (ns):           7.394
  Operating Conditions: slow_lv_ht

Path 46
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[34]:ALn
  Delay (ns):              1.125
  Slack (ns):             -2.013
  Arrival (ns):            9.406
  Required (ns):           7.393
  Operating Conditions: slow_lv_ht

Path 47
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[30]:ALn
  Delay (ns):              1.125
  Slack (ns):             -2.013
  Arrival (ns):            9.406
  Required (ns):           7.393
  Operating Conditions: slow_lv_ht

Path 48
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/wrFIFORdAddr_Z[3]:ALn
  Delay (ns):              1.126
  Slack (ns):             -2.013
  Arrival (ns):            9.407
  Required (ns):           7.394
  Operating Conditions: slow_lv_ht

Path 49
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[25]:ALn
  Delay (ns):              1.125
  Slack (ns):             -2.013
  Arrival (ns):            9.406
  Required (ns):           7.393
  Operating Conditions: slow_lv_ht

Path 50
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[3]:ALn
  Delay (ns):              1.125
  Slack (ns):             -2.013
  Arrival (ns):            9.406
  Required (ns):           7.393
  Operating Conditions: slow_lv_ht

Path 51
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[0]:ALn
  Delay (ns):              1.125
  Slack (ns):             -2.013
  Arrival (ns):            9.406
  Required (ns):           7.393
  Operating Conditions: slow_lv_ht

Path 52
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[27]:ALn
  Delay (ns):              1.124
  Slack (ns):             -2.012
  Arrival (ns):            9.405
  Required (ns):           7.393
  Operating Conditions: slow_lv_ht

Path 53
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[25]:ALn
  Delay (ns):              1.124
  Slack (ns):             -2.012
  Arrival (ns):            9.405
  Required (ns):           7.393
  Operating Conditions: slow_lv_ht

Path 54
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[35]:ALn
  Delay (ns):              1.124
  Slack (ns):             -2.012
  Arrival (ns):            9.405
  Required (ns):           7.393
  Operating Conditions: slow_lv_ht

Path 55
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[34]:ALn
  Delay (ns):              1.124
  Slack (ns):             -2.012
  Arrival (ns):            9.405
  Required (ns):           7.393
  Operating Conditions: slow_lv_ht

Path 56
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[30]:ALn
  Delay (ns):              1.124
  Slack (ns):             -2.012
  Arrival (ns):            9.405
  Required (ns):           7.393
  Operating Conditions: slow_lv_ht

Path 57
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[2]:ALn
  Delay (ns):              1.124
  Slack (ns):             -2.012
  Arrival (ns):            9.405
  Required (ns):           7.393
  Operating Conditions: slow_lv_ht

Path 58
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[1]:ALn
  Delay (ns):              1.124
  Slack (ns):             -2.012
  Arrival (ns):            9.405
  Required (ns):           7.393
  Operating Conditions: slow_lv_ht

Path 59
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[34]:ALn
  Delay (ns):              1.105
  Slack (ns):             -2.000
  Arrival (ns):            9.386
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 60
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[33]:ALn
  Delay (ns):              1.104
  Slack (ns):             -1.999
  Arrival (ns):            9.385
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 61
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[43]:ALn
  Delay (ns):              1.103
  Slack (ns):             -1.998
  Arrival (ns):            9.384
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 62
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[41]:ALn
  Delay (ns):              1.103
  Slack (ns):             -1.998
  Arrival (ns):            9.384
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 63
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[38]:ALn
  Delay (ns):              1.103
  Slack (ns):             -1.998
  Arrival (ns):            9.384
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 64
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[35]:ALn
  Delay (ns):              1.103
  Slack (ns):             -1.998
  Arrival (ns):            9.384
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 65
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_2_inst:ALn
  Delay (ns):              1.110
  Slack (ns):             -1.994
  Arrival (ns):            9.391
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 66
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_1_inst:ALn
  Delay (ns):              1.110
  Slack (ns):             -1.994
  Arrival (ns):            9.391
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 67
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_0_inst:ALn
  Delay (ns):              1.110
  Slack (ns):             -1.994
  Arrival (ns):            9.391
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 68
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_3_inst:ALn
  Delay (ns):              1.109
  Slack (ns):             -1.993
  Arrival (ns):            9.390
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 69
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_9_inst:ALn
  Delay (ns):              1.108
  Slack (ns):             -1.992
  Arrival (ns):            9.389
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 70
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_8_inst:ALn
  Delay (ns):              1.108
  Slack (ns):             -1.992
  Arrival (ns):            9.389
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 71
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_7_inst:ALn
  Delay (ns):              1.108
  Slack (ns):             -1.992
  Arrival (ns):            9.389
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 72
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_6_inst:ALn
  Delay (ns):              1.108
  Slack (ns):             -1.992
  Arrival (ns):            9.389
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 73
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_5_inst:ALn
  Delay (ns):              1.108
  Slack (ns):             -1.992
  Arrival (ns):            9.389
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 74
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_4_inst:ALn
  Delay (ns):              1.108
  Slack (ns):             -1.992
  Arrival (ns):            9.389
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 75
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_11_inst:ALn
  Delay (ns):              1.108
  Slack (ns):             -1.992
  Arrival (ns):            9.389
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 76
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_10_inst:ALn
  Delay (ns):              1.108
  Slack (ns):             -1.992
  Arrival (ns):            9.389
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 77
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[1]:ALn
  Delay (ns):              1.071
  Slack (ns):             -1.989
  Arrival (ns):            9.352
  Required (ns):           7.363
  Operating Conditions: slow_lv_ht

Path 78
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/LENReg[2]:ALn
  Delay (ns):              1.070
  Slack (ns):             -1.988
  Arrival (ns):            9.351
  Required (ns):           7.363
  Operating Conditions: slow_lv_ht

Path 79
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[5]:ALn
  Delay (ns):              1.070
  Slack (ns):             -1.988
  Arrival (ns):            9.351
  Required (ns):           7.363
  Operating Conditions: slow_lv_ht

Path 80
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[12]:ALn
  Delay (ns):              1.069
  Slack (ns):             -1.987
  Arrival (ns):            9.350
  Required (ns):           7.363
  Operating Conditions: slow_lv_ht

Path 81
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[27]:ALn
  Delay (ns):              1.069
  Slack (ns):             -1.986
  Arrival (ns):            9.350
  Required (ns):           7.364
  Operating Conditions: slow_lv_ht

Path 82
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[25]:ALn
  Delay (ns):              1.069
  Slack (ns):             -1.986
  Arrival (ns):            9.350
  Required (ns):           7.364
  Operating Conditions: slow_lv_ht

Path 83
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[32]:ALn
  Delay (ns):              1.092
  Slack (ns):             -1.984
  Arrival (ns):            9.373
  Required (ns):           7.389
  Operating Conditions: slow_lv_ht

Path 84
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[6]:ALn
  Delay (ns):              1.091
  Slack (ns):             -1.983
  Arrival (ns):            9.372
  Required (ns):           7.389
  Operating Conditions: slow_lv_ht

Path 85
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[37]:ALn
  Delay (ns):              1.091
  Slack (ns):             -1.983
  Arrival (ns):            9.372
  Required (ns):           7.389
  Operating Conditions: slow_lv_ht

Path 86
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[36]:ALn
  Delay (ns):              1.091
  Slack (ns):             -1.983
  Arrival (ns):            9.372
  Required (ns):           7.389
  Operating Conditions: slow_lv_ht

Path 87
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_3_inst:ALn
  Delay (ns):              1.104
  Slack (ns):             -1.978
  Arrival (ns):            9.385
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 88
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_2_inst:ALn
  Delay (ns):              1.104
  Slack (ns):             -1.978
  Arrival (ns):            9.385
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 89
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_1_inst:ALn
  Delay (ns):              1.104
  Slack (ns):             -1.978
  Arrival (ns):            9.385
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 90
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_0_inst:ALn
  Delay (ns):              1.104
  Slack (ns):             -1.978
  Arrival (ns):            9.385
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 91
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[5]:ALn
  Delay (ns):              1.096
  Slack (ns):             -1.977
  Arrival (ns):            9.377
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 92
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[30]:ALn
  Delay (ns):              1.096
  Slack (ns):             -1.977
  Arrival (ns):            9.377
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 93
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[29]:ALn
  Delay (ns):              1.096
  Slack (ns):             -1.977
  Arrival (ns):            9.377
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 94
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_8_inst:ALn
  Delay (ns):              1.102
  Slack (ns):             -1.976
  Arrival (ns):            9.383
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 95
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_7_inst:ALn
  Delay (ns):              1.102
  Slack (ns):             -1.976
  Arrival (ns):            9.383
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 96
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_6_inst:ALn
  Delay (ns):              1.102
  Slack (ns):             -1.976
  Arrival (ns):            9.383
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 97
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_5_inst:ALn
  Delay (ns):              1.102
  Slack (ns):             -1.976
  Arrival (ns):            9.383
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 98
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_4_inst:ALn
  Delay (ns):              1.102
  Slack (ns):             -1.976
  Arrival (ns):            9.383
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 99
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_11_inst:ALn
  Delay (ns):              1.102
  Slack (ns):             -1.976
  Arrival (ns):            9.383
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 100
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_10_inst:ALn
  Delay (ns):              1.102
  Slack (ns):             -1.976
  Arrival (ns):            9.383
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

