From 9cc22c984225913c5d0432cb89cac260d88b8d43 Mon Sep 17 00:00:00 2001
From: Jiang Lu <lu.jiang@windriver.com>
Date: Tue, 3 Jun 2014 09:48:35 +0800
Subject: [PATCH 2023/2023] AXM55xx:Update dts filename to fix a building error

Update the dts filename to meet the building rule in template.

Signed-off-by: Jiang Lu <lu.jiang@windriver.com>
---
 arch/arm/boot/dts/axm5516-amarillo.dts | 464 +++++++++++++++++++++++++++++++++
 arch/arm/boot/dts/axm5516-sim.dts      | 459 ++++++++++++++++++++++++++++++++
 arch/arm/boot/dts/axm55xx.dts          | 464 ---------------------------------
 arch/arm/boot/dts/axm55xxemu.dts       | 202 --------------
 arch/arm/boot/dts/axm55xxemu7.dts      | 202 ++++++++++++++
 arch/arm/boot/dts/axm55xxsim.dts       | 459 --------------------------------
 6 files changed, 1125 insertions(+), 1125 deletions(-)
 create mode 100644 arch/arm/boot/dts/axm5516-amarillo.dts
 create mode 100644 arch/arm/boot/dts/axm5516-sim.dts
 delete mode 100644 arch/arm/boot/dts/axm55xx.dts
 delete mode 100644 arch/arm/boot/dts/axm55xxemu.dts
 create mode 100644 arch/arm/boot/dts/axm55xxemu7.dts
 delete mode 100644 arch/arm/boot/dts/axm55xxsim.dts

diff --git a/arch/arm/boot/dts/axm5516-amarillo.dts b/arch/arm/boot/dts/axm5516-amarillo.dts
new file mode 100644
index 0000000..1aabe31
--- /dev/null
+++ b/arch/arm/boot/dts/axm5516-amarillo.dts
@@ -0,0 +1,464 @@
+/*
+ * arch/arm/boot/dts/axm55xx.dts
+ *
+ * Copyright (C) 2012 LSI
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307	 USA
+ */
+
+/dts-v1/;
+
+/memreserve/ 0x00000000 0x00400000;
+
+/ {
+	model = "AXM5516";
+	compatible = "arm", "lsi,axm5516";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	chosen { };
+
+	aliases {
+		serial0	  = &axxia_serial0;
+		timer	  = &axxia_timers;
+		ethernet0 = &axxia_femac0;
+	};
+
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <0>;
+			cpu-release-addr = <0>; // Fixed by the boot loader
+			clock-frequency= <0>;   // Placeholder
+		};
+
+		cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <1>;
+			cpu-release-addr = <0>; // Fixed by the boot loader
+			clock-frequency= <0>;   // Placeholder
+		};
+
+		cpu@2 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <2>;
+			cpu-release-addr = <0>; // Fixed by the boot loader
+			clock-frequency= <0>;   // Placeholder
+		};
+
+		cpu@3 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <3>;
+			cpu-release-addr = <0>; // Fixed by the boot loader
+			clock-frequency= <0>;   // Placeholder
+		};
+
+		cpu@4 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <4>;
+			cpu-release-addr = <0>; // Fixed by the boot loader
+			clock-frequency= <0>;   // Placeholder
+		};
+
+		cpu@5 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <5>;
+			cpu-release-addr = <0>; // Fixed by the boot loader
+			clock-frequency= <0>;   // Placeholder
+		};
+
+		cpu@6 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <6>;
+			cpu-release-addr = <0>; // Fixed by the boot loader
+			clock-frequency= <0>;   // Placeholder
+		};
+
+		cpu@7 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <7>;
+			cpu-release-addr = <0>; // Fixed by the boot loader
+			clock-frequency= <0>;   // Placeholder
+		};
+
+		cpu@8 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <8>;
+			cpu-release-addr = <0>; // Fixed by the boot loader
+			clock-frequency= <0>;   // Placeholder
+		};
+
+		cpu@9 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <9>;
+			cpu-release-addr = <0>; // Fixed by the boot loader
+			clock-frequency= <0>;   // Placeholder
+		};
+
+		cpu@10 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <10>;
+			cpu-release-addr = <0>; // Fixed by the boot loader
+			clock-frequency= <0>;   // Placeholder
+		};
+
+		cpu@11 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <11>;
+			cpu-release-addr = <0>; // Fixed by the boot loader
+			clock-frequency= <0>;   // Placeholder
+		};
+
+		cpu@12 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <12>;
+			cpu-release-addr = <0>; // Fixed by the boot loader
+			clock-frequency= <0>;   // Placeholder
+		};
+
+		cpu@13 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <13>;
+			cpu-release-addr = <0>; // Fixed by the boot loader
+			clock-frequency= <0>;   // Placeholder
+		};
+
+		cpu@14 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <14>;
+			cpu-release-addr = <0>; // Fixed by the boot loader
+			clock-frequency= <0>;   // Placeholder
+		};
+
+		cpu@15 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <15>;
+			cpu-release-addr = <0>; // Fixed by the boot loader
+			clock-frequency= <0>;   // Placeholder
+		};
+	};
+
+	clocks {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		cpu {
+			frequency = <0>; /* Filled in by the boot loader. */
+		};
+
+		peripheral {
+			frequency = <0>; /* Filled in by the boot loader. */
+		};
+
+		emmc {
+			frequency = <0>; /* Filled in by the boot loader. */
+		};
+	};
+
+	memory@00000000 {
+		device_type = "memory";
+		reg = <0 0x00000000 0 0x10000000>;
+	};
+
+	gic: interrupt-controller@2001001000 {
+		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
+		#interrupt-cells = <3>;
+		#address-cells = <0>;
+		interrupt-controller;
+		reg = <0x20 0x01001000 0 0x1000>,  /* gic dist base */
+		      <0x20 0x01002000 0 0x100>,   /* gic cpu base */
+		      <0x20 0x01004000 0 0x2000>,  /* vgic control */
+		      <0x20 0x01006000 0 0x2000>,  /* vgic cpu base */
+		      <0x20 0x10030000 0 0x100>,   /* axm IPI mask reg base */
+		      <0x20 0x10040000 0 0x20000>; /* axm IPI send reg base */
+	};
+
+	timer {
+		compatible = "arm,armv7-timer";
+		interrupts = <1 13 0xf08>,
+			     <1 14 0xf08>,
+			     <1 11 0xf08>,
+			     <1 10 0xf08>;
+	};
+
+	sm0@00220000 {
+		compatible = "lsi,smmon";
+		reg = <0 0x00220000 0 0x1000>;
+		interrupts = <0 192 4>;
+	};
+
+	sm1@00220000 {
+		compatible = "lsi,smmon";
+		reg = <0 0x000f0000 0 0x1000>;
+		interrupts = <0 193 4>;
+	};
+
+	gpdma@2020140000 {
+		compatible = "lsi,dma32";
+		reg = <0x20 0x20140000 0x00 0x1000>;
+		interrupts = <0 60 4>, /* busy */
+			     <0 61 4>; /* error */
+
+		channel0 {
+			interrupts = <0 62 4>;
+		};
+
+		channel1 {
+			interrupts = <0 63 4>;
+		};
+	};
+
+	gpdma@2020141000 {
+		compatible = "lsi,dma32";
+		reg = <0x20 0x20141000 0x00 0x1000>;
+		interrupts = <0 64 4>, /* busy */
+			     <0 65 4>; /* error */
+
+		channel0 {
+			interrupts = <0 66 4>;
+		};
+
+		channel1 {
+			interrupts = <0 67 4>;
+		};
+	};
+
+	gpreg@2010094000  {
+		compatible = "lsi,gpreg";
+		reg = <0x20 0x10094000 0 0x1000>;
+	};
+
+	axxia_femac0: femac@0x2010120000 {
+		compatible = "lsi,acp-femac";
+		device_type = "network";
+		reg = <0x20 0x10120000 0 0x1000>,
+		      <0x20 0x10121000 0 0x1000>,
+		      <0x20 0x10122000 0 0x1000>;
+		interrupts = <0 2 4>,
+			     <0 3 4>,
+			     <0 4 4>;
+		mdio-reg = <0x20 0x10090000 0 0x1000>;
+		mdio-clock = <0>;
+		phy-address = <0x1e>;
+		ad-value = <0>;
+		phy-link = "auto";
+		mac-address = [00 00 00 00 00 00];
+	};
+
+        PCIE0: pciex@0x3000000000 {
+                compatible = "lsi,plb-pciex";
+                device_type = "pci";
+                status = "ok";
+                port = <0>;
+                #interrupt-cells = <1>;
+                #size-cells = <2>;
+                #address-cells = <3>;
+                /* config space access MPAGE7 registers*/
+                reg = < 0x30 0x38000000 0x0 0x01000000
+                0x20 0x20120000 0x0 0x00008000 >;
+                /* Outbound ranges */
+                /* < <3-cell PCI addr> <2-cell CPU (PLB) addr> <2-cell size> >*/
+                ranges = <0x03000000 0x00000000 0x80000000
+                          0x30 0x00000000
+                          0x00 0x20000000>;
+                /* Inbound ranges */
+                /* < <3-cell PCI addr> <2-cell CPU addr> <2-cell size> > */
+                dma-ranges = <0x03000000 0x00000000 0x00000000
+                              0x00 0x00000000
+                              0x00 0x40000000>;
+                interrupts = <0 68 4>,
+                             <0 73 4>,
+                             <0 74 4>,
+                             <0 75 4>,
+                             <0 76 4>,
+                             <0 77 4>,
+                             <0 78 4>,
+                             <0 79 4>,
+                             <0 80 4>,
+                             <0 81 4>,
+                             <0 82 4>,
+                             <0 83 4>,
+                             <0 84 4>,
+                             <0 85 4>,
+                             <0 86 4>,
+                             <0 87 4>,
+                             <0 88 4>;
+        };
+
+        PCIE1: pciex@0x3080000000 {
+                compatible = "lsi,plb-pciex";
+                device_type = "pci";
+                status = "ok";
+                port = <1>;
+                #interrupt-cells = <1>;
+                #size-cells = <2>;
+                #address-cells = <3>;
+                /* config space access MPAGE7 registers*/
+                reg = <0x30 0xb8000000 0x0 0x01000000
+                       0x20 0x20130000 0x0 0x00008000 >;
+                /* Outbound ranges */
+                /* < <3-cell PCI addr> <2-cell CPU (PLB) addr> <2-cell size> > */
+                ranges = <0x03000000 0x00000000 0xc0000000
+                          0x30 0x80000000
+                          0x00 0x20000000>;
+                /* Inbound ranges */
+                /* < <3-cell PCI addr> <2-cell CPU addr> <2-cell size> > */
+                dma-ranges = <0x03000000 0x00000000 0x00000000
+                              0x00 0x00000000
+                              0x00 0x40000000>;
+                interrupts = <0 70 4>;
+        };
+
+	USB0: usb@004a4000 {
+		device_type = "usb";
+		compatible = "lsi,acp-usb";
+		enabled = <0>;
+		reg = <0x20 0x10140000 0x0 0020000>,
+		      <0x20 0x10094000 0x0 0002000>;
+		interrupts = <0 55 4>;
+		dma-coherent = <1>;
+	};
+
+	amba {
+		compatible = "arm,amba-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		axxia_serial0: uart@2010080000 {
+			compatible = "arm,pl011", "arm,primecell";
+			reg = <0x20 0x10080000 0x00 0x1000>;
+			interrupts = <0 56 4>;
+		};
+
+		axxia_timers: timer@2010091000 {
+			compatible = "arm,sp804", "arm,primecell";
+			reg = <0x20 0x10091000 0 0x1000>;
+			interrupts = <0 46 4>,
+				     <0 47 4>,
+				     <0 48 4>,
+				     <0 49 4>,
+				     <0 50 4>,
+				     <0 51 4>,
+				     <0 52 4>,
+				     <0 53 4>;
+		};
+
+		gpio@2010092000 {
+			compatible = "arm,pl061", "arm,primecell";
+			reg = <0x20 0x10092000 0x00 0x1000>;
+			interrupts = <0 10 4>,
+				     <0 11 4>,
+				     <0 12 4>,
+				     <0 13 4>,
+				     <0 14 4>,
+				     <0 15 4>,
+				     <0 16 4>,
+				     <0 17 4>;
+		};
+
+		gpio@2010093000 {
+			compatible = "arm,pl061", "arm,primecell";
+			reg = <0x20 0x10093000 0x00 0x1000>;
+			interrupts = <0 18 4>;
+		};
+
+		ssp@2010088000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "arm,pl022", "arm,primecell";
+			reg = <0x20 0x10088000 0x00 0x1000>;
+			interrupts = <0 42 4>;
+		};
+	};
+
+	i2c@0x02010084000 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "lsi,api2c";
+		device_type = "i2c";
+		bus = <0>;
+		reg = <0x20 0x10084000 0x00 0x1000>;
+		interrupts = <0 19 4>;
+	};
+
+	i2c@0x02010085000 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "lsi,api2c";
+		device_type = "i2c";
+		bus = <1>;
+		reg = <0x20 0x10085000 0x00 0x1000>;
+		interrupts = <0 20 4>;
+
+		eeprom@54 {
+			compatible = "24c1024";
+			reg = <0x54>;
+			pagesize = <128>;
+		};
+	};
+
+	i2c@0x02010086000 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "lsi,api2c";
+		device_type = "i2c";
+		bus = <2>;
+		reg = <0x20 0x10086000 0x00 0x1000>;
+		interrupts = <0 21 4>;
+	};
+
+	i2c@0x02010087000 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "lsi,api2c";
+		device_type = "i2c";
+		bus = <3>;
+		reg = <0x20 0x10087000 0x00 0x1000>;
+		interrupts = <0 22 4>;
+	};
+
+	 mtc@2010098000 {
+		compatible = "lsi,mtc";
+		reg = <0x20 0x10098000 0 0x3000>;
+		interrupts = <0 45 4>;
+	};
+};
+
+/*
+  Local Variables:
+  mode: C
+  End:
+*/
diff --git a/arch/arm/boot/dts/axm5516-sim.dts b/arch/arm/boot/dts/axm5516-sim.dts
new file mode 100644
index 0000000..6e73be8
--- /dev/null
+++ b/arch/arm/boot/dts/axm5516-sim.dts
@@ -0,0 +1,459 @@
+/*
+ * arch/arm/boot/dts/axm55xxsim.dts
+ *
+ * Copyright (C) 2012 LSI
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+
+/dts-v1/;
+
+/memreserve/ 0x00000000 0x00400000;
+
+/ {
+	model = "AXM5516";
+	compatible = "arm", "lsi,axm5516-sim";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	chosen { };
+
+	aliases {
+		serial0   = &axxia_serial0;
+		timer	  = &axxia_timers;
+		ethernet0 = &axxia_net0;
+	};
+
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <0>;
+			clock-frequency= <0>;
+			cpu-release-addr = <0x10000020>;
+		};
+
+		cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <1>;
+			clock-frequency= <0>;
+			cpu-release-addr = <0x10000020>;
+		};
+
+		cpu@2 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <2>;
+			clock-frequency= <0>;
+			cpu-release-addr = <0x10000020>;
+		};
+
+		cpu@3 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <3>;
+			clock-frequency= <0>;
+			cpu-release-addr = <0x10000020>;
+		};
+
+		cpu@4 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <4>;
+			clock-frequency= <0>;
+			cpu-release-addr = <0x10000020>;
+		};
+
+		cpu@5 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <5>;
+			clock-frequency= <0>;
+			cpu-release-addr = <0x10000020>;
+		};
+
+		cpu@6 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <6>;
+			clock-frequency= <0>;
+			cpu-release-addr = <0x10000020>;
+		};
+
+		cpu@7 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <7>;
+			clock-frequency= <0>;
+			cpu-release-addr = <0x10000020>;
+		};
+
+		cpu@8 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <8>;
+			clock-frequency= <0>;
+			cpu-release-addr = <0x10000020>;
+		};
+
+		cpu@9 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <9>;
+			clock-frequency= <0>;
+			cpu-release-addr = <0x10000020>;
+		};
+
+		cpu@10 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <10>;
+			clock-frequency= <0>;
+			cpu-release-addr = <0x10000020>;
+		};
+
+		cpu@11 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <11>;
+			clock-frequency= <0>;
+			cpu-release-addr = <0x10000020>;
+		};
+
+		cpu@12 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <12>;
+			clock-frequency= <0>;
+			cpu-release-addr = <0x10000020>;
+		};
+
+		cpu@13 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <13>;
+			clock-frequency= <0>;
+			cpu-release-addr = <0x10000020>;
+		};
+
+		cpu@14 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <14>;
+			clock-frequency= <0>;
+			cpu-release-addr = <0x10000020>;
+		};
+
+		cpu@15 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <15>;
+			clock-frequency= <0>;
+			cpu-release-addr = <0x10000020>;
+		};
+	};
+
+	clocks {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		cpu {
+			frequency = <1400000000>;
+		};
+
+		peripheral {
+			frequency = <400000000>;
+		};
+
+		emmc {
+			frequency = <25000000>;
+		};
+	};
+
+	memory@00000000 {
+		device_type = "memory";
+		reg = <0 0x00000000 0 0x40000000>;
+	};
+
+	gic: interrupt-controller@2001001000 {
+		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
+		#interrupt-cells = <3>;
+		#address-cells = <0>;
+		interrupt-controller;
+		reg = <0x20 0x01001000 0 0x1000>,  /* gic dist base */
+		      <0x20 0x01002000 0 0x100>,   /* gic cpu base */
+		      <0x20 0x01004000 0 0x2000>,  /* vgic control */
+		      <0x20 0x01006000 0 0x2000>,  /* vgic cpu base */
+		      <0x20 0x10030000 0 0x100>,   /* axm IPI mask reg base */
+		      <0x20 0x10040000 0 0x20000>; /* axm IPI send reg base */
+	};
+
+	timer {
+		compatible = "arm,armv7-timer";
+		interrupts = <1 13 0xf08>,
+			     <1 14 0xf08>,
+			     <1 11 0xf08>,
+			     <1 10 0xf08>;
+	};
+
+
+	gpdma@2020140000 {
+		compatible = "lsi,dma32";
+		reg = <0x20 0x20140000 0x00 0x1000>;
+		interrupts = <0 60 4>, /* busy */
+			     <0 61 4>; /* error */
+
+		channel0 {
+			interrupts = <0 62 4>;
+		};
+
+		channel1 {
+			interrupts = <0 63 4>;
+		};
+	};
+
+	gpdma@2020141000 {
+		compatible = "lsi,dma32";
+		reg = <0x20 0x20141000 0x00 0x1000>;
+		interrupts = <0 64 4>, /* busy */
+			     <0 65 4>; /* error */
+
+		channel0 {
+			interrupts = <0 66 4>;
+		};
+
+		channel1 {
+			interrupts = <0 67 4>;
+		};
+	};
+
+	gpreg@2010094000  {
+		compatible = "lsi,gpreg";
+		reg = <0x20 0x10094000 0 0x1000>;
+	};
+
+	mtc@2010098000 {
+		compatible = "lsi,mtc";
+		reg = <0x20 0x10098000 0 0x3000>;
+		interrupts = <0 45 4>;
+	};
+
+	axxia_net0: ethernet@201100000000 {
+		compatible = "smsc,lan91c111";
+		device_type = "network";
+		reg = <0x20 0x11000000 0 0x10000>;
+		interrupts = <0 1 4>;
+		phy-mode = "mii";
+		reg-io-width = <4>;
+		smsc,irq-active-high;
+		smsc,irq-push-pull;
+	};
+
+        amba {
+		compatible = "arm,amba-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		mmci@020101E0000 {
+			compatible = "arm,pl180", "arm,primecell";
+			reg = <0x20 0x101E0000 0x00 0x1000>;
+			interrupts = <0 222 4>,
+				     <0 223 4>;
+		};
+
+		axxia_serial0: uart@2010080000 {
+			compatible = "arm,pl011", "arm,primecell";
+			reg = <0x20 0x10080000 0x00 0x1000>;
+			interrupts = <0 56 4>;
+		};
+
+		axxia_serial1: uart@2010081000 {
+			compatible = "arm,pl011", "arm,primecell";
+			reg = <0x20 0x10081000 0x00 0x1000>;
+			interrupts = <0 57 4>;
+		};
+
+		axxia_serial2: uart@2010082000 {
+			compatible = "arm,pl011", "arm,primecell";
+			reg = <0x20 0x10082000 0x00 0x1000>;
+			interrupts = <0 58 4>;
+		};
+
+		axxia_serial3: uart@2010083000 {
+			compatible = "arm,pl011", "arm,primecell";
+			reg = <0x20 0x10083000 0x00 0x1000>;
+			interrupts = <0 59 4>;
+		};
+
+		axxia_timers: timer@2010091000 {
+			compatible = "arm,sp804", "arm,primecell";
+			reg = <0x20 0x10091000 0 0x1000>;
+			interrupts = <0 46 4>,
+				     <0 47 4>,
+				     <0 48 4>,
+				     <0 49 4>,
+				     <0 50 4>,
+				     <0 51 4>,
+				     <0 52 4>,
+				     <0 53 4>;
+		};
+
+		gpio@2010092000 {
+			compatible = "arm,pl061", "arm,primecell";
+			reg = <0x20 0x10092000 0 0x1000>;
+			interrupts = <0 10 4>,
+				     <0 11 4>,
+				     <0 12 4>,
+				     <0 13 4>,
+				     <0 14 4>,
+				     <0 15 4>,
+				     <0 16 4>,
+				     <0 17 4>;
+		};
+
+		gpio@2010093000 {
+			compatible = "arm,pl061", "arm,primecell";
+			reg = <0x20 0x10093000 0x00 0x1000>;
+			interrupts = <0 18 4>;
+		};
+
+		ssp@2010088000 {
+			compatible = "arm,pl022", "arm,primecell";
+			reg = <0x20 0x10088000 0x00 0x1000>;
+			interrupts = <0 42 4>;
+		};
+
+	};
+
+    PCIE0: pciex@0x3000000000 {
+                compatible = "lsi,plb-pciex";
+                device_type = "pci";
+		status = "ok";
+                port = <0>;
+                #interrupt-cells = <1>;
+                #size-cells = <2>;
+                #address-cells = <3>;
+                /* config space access MPAGE7 registers*/
+                reg = < 0x30 0x38000000 0x0 0x01000000
+                0x20 0x20120000 0x0 0x00008000 >;
+                /* Outbound ranges */
+                /* < <3-cell PCI addr> <2-cell CPU (PLB) addr> <2-cell size> >*/
+                ranges = <0x03000000 0x00000000 0xa0000000
+                          0x30 0x00000000
+                          0x00 0x20000000>;
+                /* Inbound ranges */
+                /* < <3-cell PCI addr> <2-cell CPU addr> <2-cell size> > */
+                dma-ranges = <0x03000000 0x00000000 0x00000000
+                              0x00 0x00000000
+                              0x00 0x40000000>;
+	        interrupts = <0 68 4>,
+                             <0 73 4>,
+                             <0 74 4>,
+                             <0 75 4>,
+                             <0 76 4>,
+                             <0 77 4>,
+                             <0 78 4>,
+                             <0 79 4>,
+                             <0 80 4>,
+                             <0 81 4>,
+                             <0 82 4>,
+                             <0 83 4>,
+                             <0 84 4>,
+                             <0 85 4>,
+                             <0 86 4>,
+                             <0 87 4>,
+                             <0 88 4>;
+        };
+
+        PCIE1: pciex@0x3080000000 {
+                compatible = "lsi,plb-pciex";
+                device_type = "pci";
+		status = "ok";
+                port = <1>;
+                #interrupt-cells = <1>;
+                #size-cells = <2>;
+                #address-cells = <3>;
+                /* config space access MPAGE7 registers*/
+                reg = <0x30 0xb8000000 0x0 0x01000000
+                       0x20 0x20130000 0x0 0x00008000 >;
+                /* Outbound ranges */
+                /* < <3-cell PCI addr> <2-cell CPU (PLB) addr> <2-cell size> > */
+                ranges = <0x03000000 0x00000000 0xa0000000
+                          0x30 0x80000000
+                          0x00 0x20000000>;
+                /* Inbound ranges */
+                /* < <3-cell PCI addr> <2-cell CPU addr> <2-cell size> > */
+                dma-ranges = <0x03000000 0x00000000 0x00000000
+                              0x00 0x00000000
+                              0x00 0x40000000>;
+	        interrupts = <0 70 4>;
+        };
+
+        I2C0: i2c@0x02010084000 {
+                compatible = "lsi,api2c";
+                device_type = "i2c";
+                enabled = <0>;
+                port = <0>;
+                /* bus_name = "auto"; */
+                /* bus = <2>; */
+                reg = <0x20 0x10084000 0x00 0x1000>;
+		interrupts = <0 19 4>;
+        };
+
+        I2C1: i2c@0x02010085000 {
+                compatible = "lsi,api2c";
+                device_type = "i2c";
+                enabled = <0>;
+                port = <1>;
+                /* bus_name = "auto"; */
+                /* bus = <3>; */
+                reg = <0x20 0x10085000 0x00 0x1000>;
+		interrupts = <0 20 4>;
+        };
+
+        I2C2: i2c@0x02010086000 {
+                compatible = "lsi,api2c";
+                device_type = "i2c";
+                enabled = <0>;
+                port = <2>;
+                /* bus_name = "auto"; */
+                /* bus = <4>; */
+                reg = <0x20 0x10086000 0x00 0x1000>;
+		interrupts = <0 21 4>;
+        };
+
+        SMB: i2c@0x02010087000 {
+                compatible = "lsi,api2c";
+                device_type = "i2c";
+                enabled = <0>;
+                port = <3>;
+                bus_name = "smb";
+                /* bus = <5>; */
+                reg = <0x20 0x10087000 0x00 0x1000>;
+		interrupts = <0 22 4>;
+        };
+};
+
+/*
+  Local Variables:
+  mode: C
+  End:
+*/
diff --git a/arch/arm/boot/dts/axm55xx.dts b/arch/arm/boot/dts/axm55xx.dts
deleted file mode 100644
index 1aabe31..0000000
--- a/arch/arm/boot/dts/axm55xx.dts
+++ /dev/null
@@ -1,464 +0,0 @@
-/*
- * arch/arm/boot/dts/axm55xx.dts
- *
- * Copyright (C) 2012 LSI
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307	 USA
- */
-
-/dts-v1/;
-
-/memreserve/ 0x00000000 0x00400000;
-
-/ {
-	model = "AXM5516";
-	compatible = "arm", "lsi,axm5516";
-	interrupt-parent = <&gic>;
-	#address-cells = <2>;
-	#size-cells = <2>;
-
-	chosen { };
-
-	aliases {
-		serial0	  = &axxia_serial0;
-		timer	  = &axxia_timers;
-		ethernet0 = &axxia_femac0;
-	};
-
-	cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		cpu@0 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0>;
-			cpu-release-addr = <0>; // Fixed by the boot loader
-			clock-frequency= <0>;   // Placeholder
-		};
-
-		cpu@1 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <1>;
-			cpu-release-addr = <0>; // Fixed by the boot loader
-			clock-frequency= <0>;   // Placeholder
-		};
-
-		cpu@2 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <2>;
-			cpu-release-addr = <0>; // Fixed by the boot loader
-			clock-frequency= <0>;   // Placeholder
-		};
-
-		cpu@3 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <3>;
-			cpu-release-addr = <0>; // Fixed by the boot loader
-			clock-frequency= <0>;   // Placeholder
-		};
-
-		cpu@4 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <4>;
-			cpu-release-addr = <0>; // Fixed by the boot loader
-			clock-frequency= <0>;   // Placeholder
-		};
-
-		cpu@5 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <5>;
-			cpu-release-addr = <0>; // Fixed by the boot loader
-			clock-frequency= <0>;   // Placeholder
-		};
-
-		cpu@6 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <6>;
-			cpu-release-addr = <0>; // Fixed by the boot loader
-			clock-frequency= <0>;   // Placeholder
-		};
-
-		cpu@7 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <7>;
-			cpu-release-addr = <0>; // Fixed by the boot loader
-			clock-frequency= <0>;   // Placeholder
-		};
-
-		cpu@8 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <8>;
-			cpu-release-addr = <0>; // Fixed by the boot loader
-			clock-frequency= <0>;   // Placeholder
-		};
-
-		cpu@9 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <9>;
-			cpu-release-addr = <0>; // Fixed by the boot loader
-			clock-frequency= <0>;   // Placeholder
-		};
-
-		cpu@10 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <10>;
-			cpu-release-addr = <0>; // Fixed by the boot loader
-			clock-frequency= <0>;   // Placeholder
-		};
-
-		cpu@11 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <11>;
-			cpu-release-addr = <0>; // Fixed by the boot loader
-			clock-frequency= <0>;   // Placeholder
-		};
-
-		cpu@12 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <12>;
-			cpu-release-addr = <0>; // Fixed by the boot loader
-			clock-frequency= <0>;   // Placeholder
-		};
-
-		cpu@13 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <13>;
-			cpu-release-addr = <0>; // Fixed by the boot loader
-			clock-frequency= <0>;   // Placeholder
-		};
-
-		cpu@14 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <14>;
-			cpu-release-addr = <0>; // Fixed by the boot loader
-			clock-frequency= <0>;   // Placeholder
-		};
-
-		cpu@15 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <15>;
-			cpu-release-addr = <0>; // Fixed by the boot loader
-			clock-frequency= <0>;   // Placeholder
-		};
-	};
-
-	clocks {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		cpu {
-			frequency = <0>; /* Filled in by the boot loader. */
-		};
-
-		peripheral {
-			frequency = <0>; /* Filled in by the boot loader. */
-		};
-
-		emmc {
-			frequency = <0>; /* Filled in by the boot loader. */
-		};
-	};
-
-	memory@00000000 {
-		device_type = "memory";
-		reg = <0 0x00000000 0 0x10000000>;
-	};
-
-	gic: interrupt-controller@2001001000 {
-		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
-		#interrupt-cells = <3>;
-		#address-cells = <0>;
-		interrupt-controller;
-		reg = <0x20 0x01001000 0 0x1000>,  /* gic dist base */
-		      <0x20 0x01002000 0 0x100>,   /* gic cpu base */
-		      <0x20 0x01004000 0 0x2000>,  /* vgic control */
-		      <0x20 0x01006000 0 0x2000>,  /* vgic cpu base */
-		      <0x20 0x10030000 0 0x100>,   /* axm IPI mask reg base */
-		      <0x20 0x10040000 0 0x20000>; /* axm IPI send reg base */
-	};
-
-	timer {
-		compatible = "arm,armv7-timer";
-		interrupts = <1 13 0xf08>,
-			     <1 14 0xf08>,
-			     <1 11 0xf08>,
-			     <1 10 0xf08>;
-	};
-
-	sm0@00220000 {
-		compatible = "lsi,smmon";
-		reg = <0 0x00220000 0 0x1000>;
-		interrupts = <0 192 4>;
-	};
-
-	sm1@00220000 {
-		compatible = "lsi,smmon";
-		reg = <0 0x000f0000 0 0x1000>;
-		interrupts = <0 193 4>;
-	};
-
-	gpdma@2020140000 {
-		compatible = "lsi,dma32";
-		reg = <0x20 0x20140000 0x00 0x1000>;
-		interrupts = <0 60 4>, /* busy */
-			     <0 61 4>; /* error */
-
-		channel0 {
-			interrupts = <0 62 4>;
-		};
-
-		channel1 {
-			interrupts = <0 63 4>;
-		};
-	};
-
-	gpdma@2020141000 {
-		compatible = "lsi,dma32";
-		reg = <0x20 0x20141000 0x00 0x1000>;
-		interrupts = <0 64 4>, /* busy */
-			     <0 65 4>; /* error */
-
-		channel0 {
-			interrupts = <0 66 4>;
-		};
-
-		channel1 {
-			interrupts = <0 67 4>;
-		};
-	};
-
-	gpreg@2010094000  {
-		compatible = "lsi,gpreg";
-		reg = <0x20 0x10094000 0 0x1000>;
-	};
-
-	axxia_femac0: femac@0x2010120000 {
-		compatible = "lsi,acp-femac";
-		device_type = "network";
-		reg = <0x20 0x10120000 0 0x1000>,
-		      <0x20 0x10121000 0 0x1000>,
-		      <0x20 0x10122000 0 0x1000>;
-		interrupts = <0 2 4>,
-			     <0 3 4>,
-			     <0 4 4>;
-		mdio-reg = <0x20 0x10090000 0 0x1000>;
-		mdio-clock = <0>;
-		phy-address = <0x1e>;
-		ad-value = <0>;
-		phy-link = "auto";
-		mac-address = [00 00 00 00 00 00];
-	};
-
-        PCIE0: pciex@0x3000000000 {
-                compatible = "lsi,plb-pciex";
-                device_type = "pci";
-                status = "ok";
-                port = <0>;
-                #interrupt-cells = <1>;
-                #size-cells = <2>;
-                #address-cells = <3>;
-                /* config space access MPAGE7 registers*/
-                reg = < 0x30 0x38000000 0x0 0x01000000
-                0x20 0x20120000 0x0 0x00008000 >;
-                /* Outbound ranges */
-                /* < <3-cell PCI addr> <2-cell CPU (PLB) addr> <2-cell size> >*/
-                ranges = <0x03000000 0x00000000 0x80000000
-                          0x30 0x00000000
-                          0x00 0x20000000>;
-                /* Inbound ranges */
-                /* < <3-cell PCI addr> <2-cell CPU addr> <2-cell size> > */
-                dma-ranges = <0x03000000 0x00000000 0x00000000
-                              0x00 0x00000000
-                              0x00 0x40000000>;
-                interrupts = <0 68 4>,
-                             <0 73 4>,
-                             <0 74 4>,
-                             <0 75 4>,
-                             <0 76 4>,
-                             <0 77 4>,
-                             <0 78 4>,
-                             <0 79 4>,
-                             <0 80 4>,
-                             <0 81 4>,
-                             <0 82 4>,
-                             <0 83 4>,
-                             <0 84 4>,
-                             <0 85 4>,
-                             <0 86 4>,
-                             <0 87 4>,
-                             <0 88 4>;
-        };
-
-        PCIE1: pciex@0x3080000000 {
-                compatible = "lsi,plb-pciex";
-                device_type = "pci";
-                status = "ok";
-                port = <1>;
-                #interrupt-cells = <1>;
-                #size-cells = <2>;
-                #address-cells = <3>;
-                /* config space access MPAGE7 registers*/
-                reg = <0x30 0xb8000000 0x0 0x01000000
-                       0x20 0x20130000 0x0 0x00008000 >;
-                /* Outbound ranges */
-                /* < <3-cell PCI addr> <2-cell CPU (PLB) addr> <2-cell size> > */
-                ranges = <0x03000000 0x00000000 0xc0000000
-                          0x30 0x80000000
-                          0x00 0x20000000>;
-                /* Inbound ranges */
-                /* < <3-cell PCI addr> <2-cell CPU addr> <2-cell size> > */
-                dma-ranges = <0x03000000 0x00000000 0x00000000
-                              0x00 0x00000000
-                              0x00 0x40000000>;
-                interrupts = <0 70 4>;
-        };
-
-	USB0: usb@004a4000 {
-		device_type = "usb";
-		compatible = "lsi,acp-usb";
-		enabled = <0>;
-		reg = <0x20 0x10140000 0x0 0020000>,
-		      <0x20 0x10094000 0x0 0002000>;
-		interrupts = <0 55 4>;
-		dma-coherent = <1>;
-	};
-
-	amba {
-		compatible = "arm,amba-bus";
-		#address-cells = <2>;
-		#size-cells = <2>;
-		ranges;
-
-		axxia_serial0: uart@2010080000 {
-			compatible = "arm,pl011", "arm,primecell";
-			reg = <0x20 0x10080000 0x00 0x1000>;
-			interrupts = <0 56 4>;
-		};
-
-		axxia_timers: timer@2010091000 {
-			compatible = "arm,sp804", "arm,primecell";
-			reg = <0x20 0x10091000 0 0x1000>;
-			interrupts = <0 46 4>,
-				     <0 47 4>,
-				     <0 48 4>,
-				     <0 49 4>,
-				     <0 50 4>,
-				     <0 51 4>,
-				     <0 52 4>,
-				     <0 53 4>;
-		};
-
-		gpio@2010092000 {
-			compatible = "arm,pl061", "arm,primecell";
-			reg = <0x20 0x10092000 0x00 0x1000>;
-			interrupts = <0 10 4>,
-				     <0 11 4>,
-				     <0 12 4>,
-				     <0 13 4>,
-				     <0 14 4>,
-				     <0 15 4>,
-				     <0 16 4>,
-				     <0 17 4>;
-		};
-
-		gpio@2010093000 {
-			compatible = "arm,pl061", "arm,primecell";
-			reg = <0x20 0x10093000 0x00 0x1000>;
-			interrupts = <0 18 4>;
-		};
-
-		ssp@2010088000 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			compatible = "arm,pl022", "arm,primecell";
-			reg = <0x20 0x10088000 0x00 0x1000>;
-			interrupts = <0 42 4>;
-		};
-	};
-
-	i2c@0x02010084000 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		compatible = "lsi,api2c";
-		device_type = "i2c";
-		bus = <0>;
-		reg = <0x20 0x10084000 0x00 0x1000>;
-		interrupts = <0 19 4>;
-	};
-
-	i2c@0x02010085000 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		compatible = "lsi,api2c";
-		device_type = "i2c";
-		bus = <1>;
-		reg = <0x20 0x10085000 0x00 0x1000>;
-		interrupts = <0 20 4>;
-
-		eeprom@54 {
-			compatible = "24c1024";
-			reg = <0x54>;
-			pagesize = <128>;
-		};
-	};
-
-	i2c@0x02010086000 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		compatible = "lsi,api2c";
-		device_type = "i2c";
-		bus = <2>;
-		reg = <0x20 0x10086000 0x00 0x1000>;
-		interrupts = <0 21 4>;
-	};
-
-	i2c@0x02010087000 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		compatible = "lsi,api2c";
-		device_type = "i2c";
-		bus = <3>;
-		reg = <0x20 0x10087000 0x00 0x1000>;
-		interrupts = <0 22 4>;
-	};
-
-	 mtc@2010098000 {
-		compatible = "lsi,mtc";
-		reg = <0x20 0x10098000 0 0x3000>;
-		interrupts = <0 45 4>;
-	};
-};
-
-/*
-  Local Variables:
-  mode: C
-  End:
-*/
diff --git a/arch/arm/boot/dts/axm55xxemu.dts b/arch/arm/boot/dts/axm55xxemu.dts
deleted file mode 100644
index 99d7a70..0000000
--- a/arch/arm/boot/dts/axm55xxemu.dts
+++ /dev/null
@@ -1,202 +0,0 @@
-/*
- * arch/arm/boot/dts/axm5500-sim.dts
- *
- * Copyright (C) 2012 LSI
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
- */
-
-/dts-v1/;
-
-/memreserve/ 0x00000000 0x00400000;
-
-/ {
-	model = "AXM5516";
-	compatible = "arm", "lsi,axm5516";
-	interrupt-parent = <&gic>;
-	#address-cells = <2>;
-	#size-cells = <2>;
-
-	chosen { };
-
-	aliases {
-		serial0   = &axxia_serial0;
-		timer     = &axxia_timers;
-		ethernet0 = &axxia_femac0;
-	};
-
-	cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		cpu@0 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0>;
-                        cpu-release-addr = <0>; // Fixed by the boot loader
-		};
-
-		cpu@1 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <1>;
-                        cpu-release-addr = <0>; // Fixed by the boot loader
-		};
-
-		cpu@2 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <2>;
-                        cpu-release-addr = <0>; // Fixed by the boot loader
-		};
-
-		cpu@3 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <3>;
-                        cpu-release-addr = <0>; // Fixed by the boot loader
-		};
-
-		/*
-		cpu@4 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <4>;
-                        cpu-release-addr = <0>; // Fixed by the boot loader
-		};
-
-		cpu@5 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <5>;
-                        cpu-release-addr = <0>; // Fixed by the boot loader
-		};
-
-		cpu@6 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <6>;
-                        cpu-release-addr = <0>; // Fixed by the boot loader
-		};
-		*/
-	};
-
-	memory@00000000 {
-		device_type = "memory";
-		reg = <0 0x00000000 0 0x10000000>;
-	};
-
-	gic: interrupt-controller@2001001000 {
-		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
-		#interrupt-cells = <3>;
-		#address-cells = <0>;
-		interrupt-controller;
-		reg = <0x20 0x01001000 0 0x1000>,  /* gic dist base */
-		      <0x20 0x01002000 0 0x100>,   /* gic cpu base */
-		      <0x20 0x10030000 0 0x100>,   /* axm IPI mask reg base */
-		      <0x20 0x10040000 0 0x20000>; /* axm IPI send reg base */
-	};
-
-	timer {
-		compatible = "arm,armv7-timer";
-		interrupts = <1 13 0xf08>,
-			     <1 14 0xf08>;
-	};
-
-
-	gpdma@2020140000 {
-		compatible = "lsi,dma32";
-		reg = <0x20 0x20140000 0x00 0x1000>;
-		interrupts = <0 60 4>, /* busy */
-			     <0 61 4>; /* error */
-
-		channel0 {
-			interrupts = <0 62 4>;
-		};
-
-		channel1 {
-			interrupts = <0 63 4>;
-		};
-	};
-
-	gpdma@2020141000 {
-		status = "disabled";
-		compatible = "lsi,dma32";
-		reg = <0x20 0x20141000 0x00 0x1000>;
-		interrupts = <0 64 4>, /* busy */
-			     <0 65 4>; /* error */
-
-		channel0 {
-			interrupts = <0 66 4>;
-		};
-
-		channel1 {
-			interrupts = <0 67 4>;
-		};
-	};
-
-	gpreg@2010094000  {
-		compatible = "lsi,gpreg";
-		reg = <0x20 0x10094000 0 0x1000>;
-	};
-
-        axxia_femac0: femac@0x2010120000 {
-                compatible = "acp-femac";
-		device_type = "network";
-		reg = <0x20 0x10120000 0 0x1000>,
-   		      <0x20 0x10121000 0 0x1000>,
-		      <0x20 0x10122000 0 0x1000>;
-		interrupts = <0 2 4>,
-		             <0 3 4>,
-		             <0 4 4>;
-		mdio-reg = <0x20 0x10090000 0 0x1000>;
-		mdio-clock = <0>;
-		phy-address = <0x3>;
-		ad-value = <0x61>;
-		mac-address = [00 00 00 00 00 00];
-	};
-
-        amba {
-		compatible = "arm,amba-bus";
-		#address-cells = <2>;
-		#size-cells = <2>;
-		ranges;
-
-		axxia_serial0: uart@2010080000 {
-			compatible = "arm,pl011", "arm,primecell";
-			reg = <0x20 0x10080000 0x00 0x1000>;
-			interrupts = <0 56 4>;
-		};
-
-		axxia_timers: timer@2010091000 {
-			compatible = "arm,sp804", "arm,primecell";
-			reg = <0x20 0x10091000 0 0x1000>;
-			interrupts = <0 46 4>,
-				     <0 47 4>,
-				     <0 48 4>,
-				     <0 49 4>,
-				     <0 50 4>,
-				     <0 51 4>,
-				     <0 52 4>,
-				     <0 53 4>;
-		};
-	};
-};
-
-/*
-  Local Variables:
-  mode: C
-  End:
-*/
diff --git a/arch/arm/boot/dts/axm55xxemu7.dts b/arch/arm/boot/dts/axm55xxemu7.dts
new file mode 100644
index 0000000..99d7a70
--- /dev/null
+++ b/arch/arm/boot/dts/axm55xxemu7.dts
@@ -0,0 +1,202 @@
+/*
+ * arch/arm/boot/dts/axm5500-sim.dts
+ *
+ * Copyright (C) 2012 LSI
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+
+/dts-v1/;
+
+/memreserve/ 0x00000000 0x00400000;
+
+/ {
+	model = "AXM5516";
+	compatible = "arm", "lsi,axm5516";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	chosen { };
+
+	aliases {
+		serial0   = &axxia_serial0;
+		timer     = &axxia_timers;
+		ethernet0 = &axxia_femac0;
+	};
+
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <0>;
+                        cpu-release-addr = <0>; // Fixed by the boot loader
+		};
+
+		cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <1>;
+                        cpu-release-addr = <0>; // Fixed by the boot loader
+		};
+
+		cpu@2 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <2>;
+                        cpu-release-addr = <0>; // Fixed by the boot loader
+		};
+
+		cpu@3 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <3>;
+                        cpu-release-addr = <0>; // Fixed by the boot loader
+		};
+
+		/*
+		cpu@4 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <4>;
+                        cpu-release-addr = <0>; // Fixed by the boot loader
+		};
+
+		cpu@5 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <5>;
+                        cpu-release-addr = <0>; // Fixed by the boot loader
+		};
+
+		cpu@6 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <6>;
+                        cpu-release-addr = <0>; // Fixed by the boot loader
+		};
+		*/
+	};
+
+	memory@00000000 {
+		device_type = "memory";
+		reg = <0 0x00000000 0 0x10000000>;
+	};
+
+	gic: interrupt-controller@2001001000 {
+		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
+		#interrupt-cells = <3>;
+		#address-cells = <0>;
+		interrupt-controller;
+		reg = <0x20 0x01001000 0 0x1000>,  /* gic dist base */
+		      <0x20 0x01002000 0 0x100>,   /* gic cpu base */
+		      <0x20 0x10030000 0 0x100>,   /* axm IPI mask reg base */
+		      <0x20 0x10040000 0 0x20000>; /* axm IPI send reg base */
+	};
+
+	timer {
+		compatible = "arm,armv7-timer";
+		interrupts = <1 13 0xf08>,
+			     <1 14 0xf08>;
+	};
+
+
+	gpdma@2020140000 {
+		compatible = "lsi,dma32";
+		reg = <0x20 0x20140000 0x00 0x1000>;
+		interrupts = <0 60 4>, /* busy */
+			     <0 61 4>; /* error */
+
+		channel0 {
+			interrupts = <0 62 4>;
+		};
+
+		channel1 {
+			interrupts = <0 63 4>;
+		};
+	};
+
+	gpdma@2020141000 {
+		status = "disabled";
+		compatible = "lsi,dma32";
+		reg = <0x20 0x20141000 0x00 0x1000>;
+		interrupts = <0 64 4>, /* busy */
+			     <0 65 4>; /* error */
+
+		channel0 {
+			interrupts = <0 66 4>;
+		};
+
+		channel1 {
+			interrupts = <0 67 4>;
+		};
+	};
+
+	gpreg@2010094000  {
+		compatible = "lsi,gpreg";
+		reg = <0x20 0x10094000 0 0x1000>;
+	};
+
+        axxia_femac0: femac@0x2010120000 {
+                compatible = "acp-femac";
+		device_type = "network";
+		reg = <0x20 0x10120000 0 0x1000>,
+   		      <0x20 0x10121000 0 0x1000>,
+		      <0x20 0x10122000 0 0x1000>;
+		interrupts = <0 2 4>,
+		             <0 3 4>,
+		             <0 4 4>;
+		mdio-reg = <0x20 0x10090000 0 0x1000>;
+		mdio-clock = <0>;
+		phy-address = <0x3>;
+		ad-value = <0x61>;
+		mac-address = [00 00 00 00 00 00];
+	};
+
+        amba {
+		compatible = "arm,amba-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		axxia_serial0: uart@2010080000 {
+			compatible = "arm,pl011", "arm,primecell";
+			reg = <0x20 0x10080000 0x00 0x1000>;
+			interrupts = <0 56 4>;
+		};
+
+		axxia_timers: timer@2010091000 {
+			compatible = "arm,sp804", "arm,primecell";
+			reg = <0x20 0x10091000 0 0x1000>;
+			interrupts = <0 46 4>,
+				     <0 47 4>,
+				     <0 48 4>,
+				     <0 49 4>,
+				     <0 50 4>,
+				     <0 51 4>,
+				     <0 52 4>,
+				     <0 53 4>;
+		};
+	};
+};
+
+/*
+  Local Variables:
+  mode: C
+  End:
+*/
diff --git a/arch/arm/boot/dts/axm55xxsim.dts b/arch/arm/boot/dts/axm55xxsim.dts
deleted file mode 100644
index 6e73be8..0000000
--- a/arch/arm/boot/dts/axm55xxsim.dts
+++ /dev/null
@@ -1,459 +0,0 @@
-/*
- * arch/arm/boot/dts/axm55xxsim.dts
- *
- * Copyright (C) 2012 LSI
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
- */
-
-/dts-v1/;
-
-/memreserve/ 0x00000000 0x00400000;
-
-/ {
-	model = "AXM5516";
-	compatible = "arm", "lsi,axm5516-sim";
-	interrupt-parent = <&gic>;
-	#address-cells = <2>;
-	#size-cells = <2>;
-
-	chosen { };
-
-	aliases {
-		serial0   = &axxia_serial0;
-		timer	  = &axxia_timers;
-		ethernet0 = &axxia_net0;
-	};
-
-	cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		cpu@0 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0>;
-			clock-frequency= <0>;
-			cpu-release-addr = <0x10000020>;
-		};
-
-		cpu@1 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <1>;
-			clock-frequency= <0>;
-			cpu-release-addr = <0x10000020>;
-		};
-
-		cpu@2 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <2>;
-			clock-frequency= <0>;
-			cpu-release-addr = <0x10000020>;
-		};
-
-		cpu@3 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <3>;
-			clock-frequency= <0>;
-			cpu-release-addr = <0x10000020>;
-		};
-
-		cpu@4 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <4>;
-			clock-frequency= <0>;
-			cpu-release-addr = <0x10000020>;
-		};
-
-		cpu@5 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <5>;
-			clock-frequency= <0>;
-			cpu-release-addr = <0x10000020>;
-		};
-
-		cpu@6 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <6>;
-			clock-frequency= <0>;
-			cpu-release-addr = <0x10000020>;
-		};
-
-		cpu@7 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <7>;
-			clock-frequency= <0>;
-			cpu-release-addr = <0x10000020>;
-		};
-
-		cpu@8 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <8>;
-			clock-frequency= <0>;
-			cpu-release-addr = <0x10000020>;
-		};
-
-		cpu@9 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <9>;
-			clock-frequency= <0>;
-			cpu-release-addr = <0x10000020>;
-		};
-
-		cpu@10 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <10>;
-			clock-frequency= <0>;
-			cpu-release-addr = <0x10000020>;
-		};
-
-		cpu@11 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <11>;
-			clock-frequency= <0>;
-			cpu-release-addr = <0x10000020>;
-		};
-
-		cpu@12 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <12>;
-			clock-frequency= <0>;
-			cpu-release-addr = <0x10000020>;
-		};
-
-		cpu@13 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <13>;
-			clock-frequency= <0>;
-			cpu-release-addr = <0x10000020>;
-		};
-
-		cpu@14 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <14>;
-			clock-frequency= <0>;
-			cpu-release-addr = <0x10000020>;
-		};
-
-		cpu@15 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <15>;
-			clock-frequency= <0>;
-			cpu-release-addr = <0x10000020>;
-		};
-	};
-
-	clocks {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		cpu {
-			frequency = <1400000000>;
-		};
-
-		peripheral {
-			frequency = <400000000>;
-		};
-
-		emmc {
-			frequency = <25000000>;
-		};
-	};
-
-	memory@00000000 {
-		device_type = "memory";
-		reg = <0 0x00000000 0 0x40000000>;
-	};
-
-	gic: interrupt-controller@2001001000 {
-		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
-		#interrupt-cells = <3>;
-		#address-cells = <0>;
-		interrupt-controller;
-		reg = <0x20 0x01001000 0 0x1000>,  /* gic dist base */
-		      <0x20 0x01002000 0 0x100>,   /* gic cpu base */
-		      <0x20 0x01004000 0 0x2000>,  /* vgic control */
-		      <0x20 0x01006000 0 0x2000>,  /* vgic cpu base */
-		      <0x20 0x10030000 0 0x100>,   /* axm IPI mask reg base */
-		      <0x20 0x10040000 0 0x20000>; /* axm IPI send reg base */
-	};
-
-	timer {
-		compatible = "arm,armv7-timer";
-		interrupts = <1 13 0xf08>,
-			     <1 14 0xf08>,
-			     <1 11 0xf08>,
-			     <1 10 0xf08>;
-	};
-
-
-	gpdma@2020140000 {
-		compatible = "lsi,dma32";
-		reg = <0x20 0x20140000 0x00 0x1000>;
-		interrupts = <0 60 4>, /* busy */
-			     <0 61 4>; /* error */
-
-		channel0 {
-			interrupts = <0 62 4>;
-		};
-
-		channel1 {
-			interrupts = <0 63 4>;
-		};
-	};
-
-	gpdma@2020141000 {
-		compatible = "lsi,dma32";
-		reg = <0x20 0x20141000 0x00 0x1000>;
-		interrupts = <0 64 4>, /* busy */
-			     <0 65 4>; /* error */
-
-		channel0 {
-			interrupts = <0 66 4>;
-		};
-
-		channel1 {
-			interrupts = <0 67 4>;
-		};
-	};
-
-	gpreg@2010094000  {
-		compatible = "lsi,gpreg";
-		reg = <0x20 0x10094000 0 0x1000>;
-	};
-
-	mtc@2010098000 {
-		compatible = "lsi,mtc";
-		reg = <0x20 0x10098000 0 0x3000>;
-		interrupts = <0 45 4>;
-	};
-
-	axxia_net0: ethernet@201100000000 {
-		compatible = "smsc,lan91c111";
-		device_type = "network";
-		reg = <0x20 0x11000000 0 0x10000>;
-		interrupts = <0 1 4>;
-		phy-mode = "mii";
-		reg-io-width = <4>;
-		smsc,irq-active-high;
-		smsc,irq-push-pull;
-	};
-
-        amba {
-		compatible = "arm,amba-bus";
-		#address-cells = <2>;
-		#size-cells = <2>;
-		ranges;
-
-		mmci@020101E0000 {
-			compatible = "arm,pl180", "arm,primecell";
-			reg = <0x20 0x101E0000 0x00 0x1000>;
-			interrupts = <0 222 4>,
-				     <0 223 4>;
-		};
-
-		axxia_serial0: uart@2010080000 {
-			compatible = "arm,pl011", "arm,primecell";
-			reg = <0x20 0x10080000 0x00 0x1000>;
-			interrupts = <0 56 4>;
-		};
-
-		axxia_serial1: uart@2010081000 {
-			compatible = "arm,pl011", "arm,primecell";
-			reg = <0x20 0x10081000 0x00 0x1000>;
-			interrupts = <0 57 4>;
-		};
-
-		axxia_serial2: uart@2010082000 {
-			compatible = "arm,pl011", "arm,primecell";
-			reg = <0x20 0x10082000 0x00 0x1000>;
-			interrupts = <0 58 4>;
-		};
-
-		axxia_serial3: uart@2010083000 {
-			compatible = "arm,pl011", "arm,primecell";
-			reg = <0x20 0x10083000 0x00 0x1000>;
-			interrupts = <0 59 4>;
-		};
-
-		axxia_timers: timer@2010091000 {
-			compatible = "arm,sp804", "arm,primecell";
-			reg = <0x20 0x10091000 0 0x1000>;
-			interrupts = <0 46 4>,
-				     <0 47 4>,
-				     <0 48 4>,
-				     <0 49 4>,
-				     <0 50 4>,
-				     <0 51 4>,
-				     <0 52 4>,
-				     <0 53 4>;
-		};
-
-		gpio@2010092000 {
-			compatible = "arm,pl061", "arm,primecell";
-			reg = <0x20 0x10092000 0 0x1000>;
-			interrupts = <0 10 4>,
-				     <0 11 4>,
-				     <0 12 4>,
-				     <0 13 4>,
-				     <0 14 4>,
-				     <0 15 4>,
-				     <0 16 4>,
-				     <0 17 4>;
-		};
-
-		gpio@2010093000 {
-			compatible = "arm,pl061", "arm,primecell";
-			reg = <0x20 0x10093000 0x00 0x1000>;
-			interrupts = <0 18 4>;
-		};
-
-		ssp@2010088000 {
-			compatible = "arm,pl022", "arm,primecell";
-			reg = <0x20 0x10088000 0x00 0x1000>;
-			interrupts = <0 42 4>;
-		};
-
-	};
-
-    PCIE0: pciex@0x3000000000 {
-                compatible = "lsi,plb-pciex";
-                device_type = "pci";
-		status = "ok";
-                port = <0>;
-                #interrupt-cells = <1>;
-                #size-cells = <2>;
-                #address-cells = <3>;
-                /* config space access MPAGE7 registers*/
-                reg = < 0x30 0x38000000 0x0 0x01000000
-                0x20 0x20120000 0x0 0x00008000 >;
-                /* Outbound ranges */
-                /* < <3-cell PCI addr> <2-cell CPU (PLB) addr> <2-cell size> >*/
-                ranges = <0x03000000 0x00000000 0xa0000000
-                          0x30 0x00000000
-                          0x00 0x20000000>;
-                /* Inbound ranges */
-                /* < <3-cell PCI addr> <2-cell CPU addr> <2-cell size> > */
-                dma-ranges = <0x03000000 0x00000000 0x00000000
-                              0x00 0x00000000
-                              0x00 0x40000000>;
-	        interrupts = <0 68 4>,
-                             <0 73 4>,
-                             <0 74 4>,
-                             <0 75 4>,
-                             <0 76 4>,
-                             <0 77 4>,
-                             <0 78 4>,
-                             <0 79 4>,
-                             <0 80 4>,
-                             <0 81 4>,
-                             <0 82 4>,
-                             <0 83 4>,
-                             <0 84 4>,
-                             <0 85 4>,
-                             <0 86 4>,
-                             <0 87 4>,
-                             <0 88 4>;
-        };
-
-        PCIE1: pciex@0x3080000000 {
-                compatible = "lsi,plb-pciex";
-                device_type = "pci";
-		status = "ok";
-                port = <1>;
-                #interrupt-cells = <1>;
-                #size-cells = <2>;
-                #address-cells = <3>;
-                /* config space access MPAGE7 registers*/
-                reg = <0x30 0xb8000000 0x0 0x01000000
-                       0x20 0x20130000 0x0 0x00008000 >;
-                /* Outbound ranges */
-                /* < <3-cell PCI addr> <2-cell CPU (PLB) addr> <2-cell size> > */
-                ranges = <0x03000000 0x00000000 0xa0000000
-                          0x30 0x80000000
-                          0x00 0x20000000>;
-                /* Inbound ranges */
-                /* < <3-cell PCI addr> <2-cell CPU addr> <2-cell size> > */
-                dma-ranges = <0x03000000 0x00000000 0x00000000
-                              0x00 0x00000000
-                              0x00 0x40000000>;
-	        interrupts = <0 70 4>;
-        };
-
-        I2C0: i2c@0x02010084000 {
-                compatible = "lsi,api2c";
-                device_type = "i2c";
-                enabled = <0>;
-                port = <0>;
-                /* bus_name = "auto"; */
-                /* bus = <2>; */
-                reg = <0x20 0x10084000 0x00 0x1000>;
-		interrupts = <0 19 4>;
-        };
-
-        I2C1: i2c@0x02010085000 {
-                compatible = "lsi,api2c";
-                device_type = "i2c";
-                enabled = <0>;
-                port = <1>;
-                /* bus_name = "auto"; */
-                /* bus = <3>; */
-                reg = <0x20 0x10085000 0x00 0x1000>;
-		interrupts = <0 20 4>;
-        };
-
-        I2C2: i2c@0x02010086000 {
-                compatible = "lsi,api2c";
-                device_type = "i2c";
-                enabled = <0>;
-                port = <2>;
-                /* bus_name = "auto"; */
-                /* bus = <4>; */
-                reg = <0x20 0x10086000 0x00 0x1000>;
-		interrupts = <0 21 4>;
-        };
-
-        SMB: i2c@0x02010087000 {
-                compatible = "lsi,api2c";
-                device_type = "i2c";
-                enabled = <0>;
-                port = <3>;
-                bus_name = "smb";
-                /* bus = <5>; */
-                reg = <0x20 0x10087000 0x00 0x1000>;
-		interrupts = <0 22 4>;
-        };
-};
-
-/*
-  Local Variables:
-  mode: C
-  End:
-*/
-- 
1.9.2

