<stg><name>depthwise_conv2d_fix</name>


<trans_list>

<trans id="82" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="8" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.0:0  br label %.preheader6.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader6.0:0  %out_h = phi i5 [ 0, %.preheader6.preheader.0 ], [ %out_h_2, %.preheader6.0.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.0:1  %exitcond3 = icmp eq i5 %out_h, -4

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6.0:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.0:3  %out_h_2 = add i5 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_2"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.0:4  br i1 %exitcond3, label %2, label %.preheader5.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader5.preheader.0:0  %p_shl5 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="10">
<![CDATA[
.preheader5.preheader.0:1  %p_shl5_cast = zext i10 %p_shl5 to i11

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader5.preheader.0:2  %p_shl6 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="7">
<![CDATA[
.preheader5.preheader.0:3  %p_shl6_cast = zext i7 %p_shl6 to i11

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5.preheader.0:4  %tmp_s = sub i11 %p_shl5_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader.0:5  br label %.preheader5.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader5.0:0  %out_w = phi i5 [ 0, %.preheader5.preheader.0 ], [ %out_w_2, %.preheader5.0.loopexit ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5.0:1  %exitcond2 = icmp eq i5 %out_w, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5.0:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5.0:3  %out_w_2 = add i5 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_2"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5.0:4  br i1 %exitcond2, label %.preheader6.0.loopexit, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_21_cast = zext i5 %out_w to i11

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_7 = add i11 %tmp_s, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="11">
<![CDATA[
:2  %tmp_22_cast = sext i11 %tmp_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_8 = zext i32 %tmp_22_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 0, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.0.loopexit:0  br label %.preheader6.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit:0  %k_h = phi i2 [ 0, %0 ], [ %k_h_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="k_h"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i2 %k_h, -1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:3  %k_h_1 = add i2 %k_h, 1

]]></Node>
<StgValue><ssdm name="k_h_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1, label %.preheader5.0.loopexit, label %.preheader.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader.0:0  %tmp_24_cast2 = zext i2 %k_h to i5

]]></Node>
<StgValue><ssdm name="tmp_24_cast2"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:1  %tmp_9 = add i5 %tmp_24_cast2, %out_h

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader.0:2  %p_shl8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_9, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader.0:3  %p_shl8_cast = zext i10 %p_shl8 to i11

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:4  %p_shl9 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_9, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:5  %p_shl9_cast = zext i6 %p_shl9 to i11

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.0:6  %tmp_10 = sub i11 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader.0:7  %p_shl7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:8  %p_shl7_cast = zext i4 %p_shl7 to i5

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:9  %tmp_11 = sub i5 %p_shl7_cast, %tmp_24_cast2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0:10  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.0.loopexit:0  br label %.preheader5.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.0:0  %k_w = phi i2 [ %k_w_1, %1 ], [ 0, %.preheader.preheader.0 ]

]]></Node>
<StgValue><ssdm name="k_w"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0:1  %exitcond = icmp eq i2 %k_w, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0:3  %k_w_1 = add i2 %k_w, 1

]]></Node>
<StgValue><ssdm name="k_w_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:4  br i1 %exitcond, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="2">
<![CDATA[
:0  %tmp_29_cast = zext i2 %k_w to i5

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp = add i5 %out_w, %tmp_29_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="5">
<![CDATA[
:2  %tmp_cast = zext i5 %tmp to i11

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %tmp_12 = add i11 %tmp_cast, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="11">
<![CDATA[
:4  %tmp_30_cast = sext i11 %tmp_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_13 = zext i32 %tmp_30_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %tmp_14 = add i5 %tmp_11, %tmp_29_cast

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5">
<![CDATA[
:10  %tmp_33_cast = sext i5 %tmp_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_15 = zext i32 %tmp_33_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %SeparableConv2D_0_w_1 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="4">
<![CDATA[
:13  %SeparableConv2D_0_w_2 = load i15* %SeparableConv2D_0_w_1, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_2"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="4">
<![CDATA[
:13  %SeparableConv2D_0_w_2 = load i15* %SeparableConv2D_0_w_1, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="30" op_0_bw="16">
<![CDATA[
:8  %tmp_32_cast = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="30" op_0_bw="15">
<![CDATA[
:14  %tmp_35_cast = sext i15 %SeparableConv2D_0_w_2 to i30

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:15  %tmp_16 = mul i30 %tmp_32_cast, %tmp_35_cast

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_17 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_16, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="14">
<![CDATA[
:17  %output_load = load i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="78" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="14">
<![CDATA[
:17  %output_load = load i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18  %tmp_18 = add i16 %output_load, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:19  store i16 %tmp_18, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="94" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="output_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="SeparableConv2D_0_w_s" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SeparableConv2D_0_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="98" from="StgValue_97" to="out_h" fromId="97" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="99" from="StgValue_9" to="out_h" fromId="9" toId="10">
</dataflow>
<dataflow id="100" from="out_h_2" to="out_h" fromId="13" toId="10">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="101" from="StgValue_34" to="out_h" fromId="34" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="102" from="out_h" to="exitcond3" fromId="10" toId="11">
</dataflow>
<dataflow id="104" from="StgValue_103" to="exitcond3" fromId="103" toId="11">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="105" toId="12">
</dataflow>
<dataflow id="108" from="StgValue_107" to="empty" fromId="107" toId="12">
</dataflow>
<dataflow id="109" from="StgValue_107" to="empty" fromId="107" toId="12">
</dataflow>
<dataflow id="110" from="StgValue_107" to="empty" fromId="107" toId="12">
</dataflow>
<dataflow id="111" from="out_h" to="out_h_2" fromId="10" toId="13">
</dataflow>
<dataflow id="113" from="StgValue_112" to="out_h_2" fromId="112" toId="13">
</dataflow>
<dataflow id="114" from="exitcond3" to="StgValue_14" fromId="11" toId="14">
</dataflow>
<dataflow id="116" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="p_shl5" fromId="115" toId="15">
</dataflow>
<dataflow id="117" from="out_h" to="p_shl5" fromId="10" toId="15">
</dataflow>
<dataflow id="118" from="StgValue_97" to="p_shl5" fromId="97" toId="15">
</dataflow>
<dataflow id="119" from="p_shl5" to="p_shl5_cast" fromId="15" toId="16">
</dataflow>
<dataflow id="121" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="p_shl6" fromId="120" toId="17">
</dataflow>
<dataflow id="122" from="out_h" to="p_shl6" fromId="10" toId="17">
</dataflow>
<dataflow id="124" from="StgValue_123" to="p_shl6" fromId="123" toId="17">
</dataflow>
<dataflow id="125" from="p_shl6" to="p_shl6_cast" fromId="17" toId="18">
</dataflow>
<dataflow id="126" from="p_shl5_cast" to="tmp_s" fromId="16" toId="19">
</dataflow>
<dataflow id="127" from="p_shl6_cast" to="tmp_s" fromId="18" toId="19">
</dataflow>
<dataflow id="128" from="StgValue_97" to="out_w" fromId="97" toId="22">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="129" from="StgValue_20" to="out_w" fromId="20" toId="22">
</dataflow>
<dataflow id="130" from="out_w_2" to="out_w" fromId="25" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="StgValue_51" to="out_w" fromId="51" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="132" from="out_w" to="exitcond2" fromId="22" toId="23">
</dataflow>
<dataflow id="133" from="StgValue_103" to="exitcond2" fromId="103" toId="23">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecLoopTripCount" to="empty_17" fromId="105" toId="24">
</dataflow>
<dataflow id="135" from="StgValue_107" to="empty_17" fromId="107" toId="24">
</dataflow>
<dataflow id="136" from="StgValue_107" to="empty_17" fromId="107" toId="24">
</dataflow>
<dataflow id="137" from="StgValue_107" to="empty_17" fromId="107" toId="24">
</dataflow>
<dataflow id="138" from="out_w" to="out_w_2" fromId="22" toId="25">
</dataflow>
<dataflow id="139" from="StgValue_112" to="out_w_2" fromId="112" toId="25">
</dataflow>
<dataflow id="140" from="exitcond2" to="StgValue_26" fromId="23" toId="26">
</dataflow>
<dataflow id="141" from="out_w" to="tmp_21_cast" fromId="22" toId="27">
</dataflow>
<dataflow id="142" from="tmp_s" to="tmp_7" fromId="19" toId="28">
</dataflow>
<dataflow id="143" from="tmp_21_cast" to="tmp_7" fromId="27" toId="28">
</dataflow>
<dataflow id="144" from="tmp_7" to="tmp_22_cast" fromId="28" toId="29">
</dataflow>
<dataflow id="145" from="tmp_22_cast" to="tmp_8" fromId="29" toId="30">
</dataflow>
<dataflow id="146" from="output_r" to="output_addr" fromId="95" toId="31">
</dataflow>
<dataflow id="148" from="StgValue_147" to="output_addr" fromId="147" toId="31">
</dataflow>
<dataflow id="149" from="tmp_8" to="output_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="151" from="StgValue_150" to="StgValue_32" fromId="150" toId="32">
</dataflow>
<dataflow id="152" from="output_addr" to="StgValue_32" fromId="31" toId="32">
</dataflow>
<dataflow id="153" from="StgValue_123" to="k_h" fromId="123" toId="35">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="154" from="StgValue_33" to="k_h" fromId="33" toId="35">
</dataflow>
<dataflow id="155" from="k_h_1" to="k_h" fromId="38" toId="35">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="156" from="StgValue_70" to="k_h" fromId="70" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="157" from="k_h" to="exitcond1" fromId="35" toId="36">
</dataflow>
<dataflow id="159" from="StgValue_158" to="exitcond1" fromId="158" toId="36">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecLoopTripCount" to="empty_18" fromId="105" toId="37">
</dataflow>
<dataflow id="162" from="StgValue_161" to="empty_18" fromId="161" toId="37">
</dataflow>
<dataflow id="163" from="StgValue_161" to="empty_18" fromId="161" toId="37">
</dataflow>
<dataflow id="164" from="StgValue_161" to="empty_18" fromId="161" toId="37">
</dataflow>
<dataflow id="165" from="k_h" to="k_h_1" fromId="35" toId="38">
</dataflow>
<dataflow id="167" from="StgValue_166" to="k_h_1" fromId="166" toId="38">
</dataflow>
<dataflow id="168" from="exitcond1" to="StgValue_39" fromId="36" toId="39">
</dataflow>
<dataflow id="169" from="k_h" to="tmp_24_cast2" fromId="35" toId="40">
</dataflow>
<dataflow id="170" from="tmp_24_cast2" to="tmp_9" fromId="40" toId="41">
</dataflow>
<dataflow id="171" from="out_h" to="tmp_9" fromId="10" toId="41">
</dataflow>
<dataflow id="172" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="p_shl8" fromId="115" toId="42">
</dataflow>
<dataflow id="173" from="tmp_9" to="p_shl8" fromId="41" toId="42">
</dataflow>
<dataflow id="174" from="StgValue_97" to="p_shl8" fromId="97" toId="42">
</dataflow>
<dataflow id="175" from="p_shl8" to="p_shl8_cast" fromId="42" toId="43">
</dataflow>
<dataflow id="177" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="p_shl9" fromId="176" toId="44">
</dataflow>
<dataflow id="178" from="tmp_9" to="p_shl9" fromId="41" toId="44">
</dataflow>
<dataflow id="180" from="StgValue_179" to="p_shl9" fromId="179" toId="44">
</dataflow>
<dataflow id="181" from="p_shl9" to="p_shl9_cast" fromId="44" toId="45">
</dataflow>
<dataflow id="182" from="p_shl8_cast" to="tmp_10" fromId="43" toId="46">
</dataflow>
<dataflow id="183" from="p_shl9_cast" to="tmp_10" fromId="45" toId="46">
</dataflow>
<dataflow id="185" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="p_shl7" fromId="184" toId="47">
</dataflow>
<dataflow id="186" from="k_h" to="p_shl7" fromId="35" toId="47">
</dataflow>
<dataflow id="187" from="StgValue_123" to="p_shl7" fromId="123" toId="47">
</dataflow>
<dataflow id="188" from="p_shl7" to="p_shl7_cast" fromId="47" toId="48">
</dataflow>
<dataflow id="189" from="p_shl7_cast" to="tmp_11" fromId="48" toId="49">
</dataflow>
<dataflow id="190" from="tmp_24_cast2" to="tmp_11" fromId="40" toId="49">
</dataflow>
<dataflow id="191" from="k_w_1" to="k_w" fromId="55" toId="52">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="192" from="StgValue_81" to="k_w" fromId="81" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="193" from="StgValue_123" to="k_w" fromId="123" toId="52">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="194" from="StgValue_50" to="k_w" fromId="50" toId="52">
</dataflow>
<dataflow id="195" from="k_w" to="exitcond" fromId="52" toId="53">
</dataflow>
<dataflow id="196" from="StgValue_158" to="exitcond" fromId="158" toId="53">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="105" toId="54">
</dataflow>
<dataflow id="198" from="StgValue_161" to="empty_19" fromId="161" toId="54">
</dataflow>
<dataflow id="199" from="StgValue_161" to="empty_19" fromId="161" toId="54">
</dataflow>
<dataflow id="200" from="StgValue_161" to="empty_19" fromId="161" toId="54">
</dataflow>
<dataflow id="201" from="k_w" to="k_w_1" fromId="52" toId="55">
</dataflow>
<dataflow id="202" from="StgValue_166" to="k_w_1" fromId="166" toId="55">
</dataflow>
<dataflow id="203" from="exitcond" to="StgValue_56" fromId="53" toId="56">
</dataflow>
<dataflow id="204" from="k_w" to="tmp_29_cast" fromId="52" toId="57">
</dataflow>
<dataflow id="205" from="out_w" to="tmp" fromId="22" toId="58">
</dataflow>
<dataflow id="206" from="tmp_29_cast" to="tmp" fromId="57" toId="58">
</dataflow>
<dataflow id="207" from="tmp" to="tmp_cast" fromId="58" toId="59">
</dataflow>
<dataflow id="208" from="tmp_cast" to="tmp_12" fromId="59" toId="60">
</dataflow>
<dataflow id="209" from="tmp_10" to="tmp_12" fromId="46" toId="60">
</dataflow>
<dataflow id="210" from="tmp_12" to="tmp_30_cast" fromId="60" toId="61">
</dataflow>
<dataflow id="211" from="tmp_30_cast" to="tmp_13" fromId="61" toId="62">
</dataflow>
<dataflow id="212" from="input_r" to="input_addr" fromId="94" toId="63">
</dataflow>
<dataflow id="213" from="StgValue_147" to="input_addr" fromId="147" toId="63">
</dataflow>
<dataflow id="214" from="tmp_13" to="input_addr" fromId="62" toId="63">
</dataflow>
<dataflow id="215" from="input_addr" to="input_load" fromId="63" toId="64">
</dataflow>
<dataflow id="216" from="tmp_11" to="tmp_14" fromId="49" toId="65">
</dataflow>
<dataflow id="217" from="tmp_29_cast" to="tmp_14" fromId="57" toId="65">
</dataflow>
<dataflow id="218" from="tmp_14" to="tmp_33_cast" fromId="65" toId="66">
</dataflow>
<dataflow id="219" from="tmp_33_cast" to="tmp_15" fromId="66" toId="67">
</dataflow>
<dataflow id="220" from="SeparableConv2D_0_w_s" to="SeparableConv2D_0_w_1" fromId="96" toId="68">
</dataflow>
<dataflow id="221" from="StgValue_147" to="SeparableConv2D_0_w_1" fromId="147" toId="68">
</dataflow>
<dataflow id="222" from="tmp_15" to="SeparableConv2D_0_w_1" fromId="67" toId="68">
</dataflow>
<dataflow id="223" from="SeparableConv2D_0_w_1" to="SeparableConv2D_0_w_2" fromId="68" toId="69">
</dataflow>
<dataflow id="224" from="input_addr" to="input_load" fromId="63" toId="71">
</dataflow>
<dataflow id="225" from="SeparableConv2D_0_w_1" to="SeparableConv2D_0_w_2" fromId="68" toId="72">
</dataflow>
<dataflow id="226" from="input_load" to="tmp_32_cast" fromId="71" toId="73">
</dataflow>
<dataflow id="227" from="SeparableConv2D_0_w_2" to="tmp_35_cast" fromId="72" toId="74">
</dataflow>
<dataflow id="228" from="tmp_32_cast" to="tmp_16" fromId="73" toId="75">
</dataflow>
<dataflow id="229" from="tmp_35_cast" to="tmp_16" fromId="74" toId="75">
</dataflow>
<dataflow id="231" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="tmp_17" fromId="230" toId="76">
</dataflow>
<dataflow id="232" from="tmp_16" to="tmp_17" fromId="75" toId="76">
</dataflow>
<dataflow id="234" from="StgValue_233" to="tmp_17" fromId="233" toId="76">
</dataflow>
<dataflow id="236" from="StgValue_235" to="tmp_17" fromId="235" toId="76">
</dataflow>
<dataflow id="237" from="output_addr" to="output_load" fromId="31" toId="77">
</dataflow>
<dataflow id="238" from="output_addr" to="output_load" fromId="31" toId="78">
</dataflow>
<dataflow id="239" from="output_load" to="tmp_18" fromId="78" toId="79">
</dataflow>
<dataflow id="240" from="tmp_17" to="tmp_18" fromId="76" toId="79">
</dataflow>
<dataflow id="241" from="tmp_18" to="StgValue_80" fromId="79" toId="80">
</dataflow>
<dataflow id="242" from="output_addr" to="StgValue_80" fromId="31" toId="80">
</dataflow>
<dataflow id="243" from="exitcond3" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="244" from="exitcond2" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="245" from="exitcond1" to="StgValue_4" fromId="36" toId="4">
</dataflow>
<dataflow id="246" from="exitcond" to="StgValue_5" fromId="53" toId="5">
</dataflow>
</dataflows>


</stg>
