Program 0 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Skipping memory2c.syn.v, seems like a file meant for synthesis
-------------------------------------------------
Step: 2
Compiling the following verilog files: PFA.v additionLogic.v alu.v alu_op.v clkrst.v dff.v extendImm.v fourBitCLA.v memory2c.v op_control.v pc_control.v proc.v proc_hier.v proc_hier_pbench.v readEnOp_control.v reg16bit.v rf.v shifter.v simpleAlu.v sixteenBitCLA.v 
Top module: proc_hier_pbench
Compilation log in wsrun.log
Executing rm -rf __work dump.wlf dump.vcd diff.trace diff.ptrace archsim.trace archsim.ptrace verilogsim.trace verilogsim.ptrace
Executing vlib __work
** Error: (vlib-35) Failed to create directory "__work".
File exists. (errno = EEXIST)
Executing vlog +define+RANDSEED=3 -work __work PFA.v additionLogic.v alu.v alu_op.v clkrst.v dff.v extendImm.v fourBitCLA.v memory2c.v op_control.v pc_control.v proc.v proc_hier.v proc_hier_pbench.v readEnOp_control.v reg16bit.v rf.v shifter.v simpleAlu.v sixteenBitCLA.v
QuestaSim vlog 10.4c Compiler 2015.07 Jul 19 2015
Start time: 18:00:13 on Apr 10,2017
vlog "+define+RANDSEED=3" -work __work PFA.v additionLogic.v alu.v alu_op.v clkrst.v dff.v extendImm.v fourBitCLA.v memory2c.v op_control.v pc_control.v proc.v proc_hier.v proc_hier_pbench.v readEnOp_control.v reg16bit.v rf.v shifter.v simpleAlu.v sixteenBitCLA.v 
-- Compiling module PFA
-- Compiling module additionLogic
-- Compiling module alu
-- Compiling module alu_op
-- Compiling module clkrst
-- Compiling module dff
-- Compiling module extendImm
-- Compiling module fourBitCLA
-- Compiling module memory2c
-- Compiling module op_control
-- Compiling module pc_control
-- Compiling module proc
-- Compiling module proc_hier
-- Compiling module proc_hier_pbench
-- Compiling module readEnOp_control
-- Compiling module reg16bit
-- Compiling module rf
-- Compiling module shifter
-- Compiling module simpleAlu
-- Compiling module sixteenBitCLA

Top level modules:
	proc_hier_pbench
End time: 18:00:13 on Apr 10,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:14 on Apr 10,2017
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:20 on Apr 10,2017, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 4
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 5
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 6
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_0.asm.
Program 1 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:22 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:22 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_1.asm.
Program 2 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:24 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:24 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_2.asm.
Program 3 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:25 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:25 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_0.asm.
Program 4 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:27 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:27 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_1.asm.
Program 5 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:28 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:29 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_2.asm.
Program 6 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:30 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:30 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_3.asm.
Program 7 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:31 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:32 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_0.asm.
Program 8 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:33 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:33 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_1.asm.
Program 9 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:34 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:35 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_2.asm.
Program 10 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:36 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:36 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_0.asm.
Program 11 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:37 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:37 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_1.asm.
Program 12 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:39 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:39 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_2.asm.
Program 13 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:40 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:41 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_3.asm.
Program 14 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:42 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:42 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_4.asm.
Program 15 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/beqz_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/beqz_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:43 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:43 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/beqz_0.asm.
Program 16 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:44 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:45 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_0.asm.
Program 17 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:46 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:46 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_1.asm.
Program 18 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:47 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:47 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_2.asm.
Program 19 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:48 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:49 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_3.asm.
Program 20 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:50 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:51 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_0.asm.
Program 21 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:52 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:52 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_2.asm.
Program 22 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:53 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:54 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_3.asm.
Program 23 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:55 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:55 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_4.asm.
Program 24 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:56 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:57 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_5.asm.
Program 25 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:58 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:00:58 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_6.asm.
Program 26 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:00:59 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:00 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_0.asm.
Program 27 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:01 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:01 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_1.asm.
Program 28 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:02 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:02 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_2.asm.
Program 29 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:03 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:04 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_3.asm.
Program 30 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:05 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:05 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_4.asm.
Program 31 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:06 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:06 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_5.asm.
Program 32 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:07 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:07 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_6.asm.
Program 33 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_7.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:08 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:09 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_7.asm.
Program 34 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_8.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:10 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:10 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_8.asm.
Program 35 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:12 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:12 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_0.asm.
Program 36 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:13 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:13 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_1.asm.
Program 37 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:15 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:15 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_2.asm.
Program 38 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:16 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:16 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_3.asm.
Program 39 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:17 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:17 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_4.asm.
Program 40 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:18 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:19 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_0.asm.
Program 41 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_10.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:20 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:20 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_10.asm.
Program 42 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_11.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:21 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:21 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_11.asm.
Program 43 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_12.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:23 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:23 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_12.asm.
Program 44 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_15.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_15.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:24 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:24 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_15.asm.
Program 45 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_16.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_16.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:25 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:26 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_16.asm.
Program 46 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_17.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_17.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:27 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:27 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_17.asm.
Program 47 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_19.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_19.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:29 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:29 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_19.asm.
Program 48 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:30 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:31 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_1.asm.
Program 49 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_22.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_22.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:32 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:32 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_22.asm.
Program 50 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_24.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_24.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:33 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:33 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_24.asm.
Program 51 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_25.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_25.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:35 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:35 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_25.asm.
Program 52 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_26.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_26.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:36 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:37 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_26.asm.
Program 53 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_27.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_27.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:38 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:38 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_27.asm.
Program 54 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_28.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_28.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:39 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:40 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_28.asm.
Program 55 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_29.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_29.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:41 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:42 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_29.asm.
Program 56 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:43 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:43 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_2.asm.
Program 57 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_30.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_30.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:44 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:44 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_30.asm.
Program 58 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_31.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_31.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:45 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:46 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_31.asm.
Program 59 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_32.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_32.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:47 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:47 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_32.asm.
Program 60 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_33.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_33.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:48 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:48 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_33.asm.
Program 61 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_35.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_35.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:49 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:50 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_35.asm.
Program 62 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_36.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_36.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:51 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:51 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_36.asm.
Program 63 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:52 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:53 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_3.asm.
Program 64 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:54 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:54 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_4.asm.
Program 65 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:55 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:55 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_5.asm.
Program 66 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:56 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:57 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_6.asm.
Program 67 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_8.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:58 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:58 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_8.asm.
Program 68 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:01:59 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:01:59 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_0.asm.
Program 69 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_11.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:01 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:01 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_11.asm.
Program 70 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_12.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:02 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:02 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_12.asm.
Program 71 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_13.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_13.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:03 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:04 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_13.asm.
Program 72 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_14.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_14.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:05 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:05 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_14.asm.
Program 73 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_15.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_15.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:06 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:07 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_15.asm.
Program 74 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_16.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_16.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:08 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:08 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_16.asm.
Program 75 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_17.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_17.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:09 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:09 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_17.asm.
Program 76 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_18.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_18.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:10 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:10 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_18.asm.
Program 77 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_19.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_19.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:12 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:12 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_19.asm.
Program 78 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:13 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:13 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_1.asm.
Program 79 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_27.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_27.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:14 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:14 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_27.asm.
Program 80 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_28.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_28.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:15 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:16 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_28.asm.
Program 81 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_29.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_29.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:17 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:17 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_29.asm.
Program 82 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:18 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:18 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_2.asm.
Program 83 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_30.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_30.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:20 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:20 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_30.asm.
Program 84 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_31.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_31.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:23 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:23 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_31.asm.
Program 85 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_32.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_32.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:24 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:24 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_32.asm.
Program 86 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_33.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_33.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:26 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:26 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_33.asm.
Program 87 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_34.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_34.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:27 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:27 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_34.asm.
Program 88 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_36.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_36.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:28 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:28 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_36.asm.
Program 89 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:29 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:30 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_3.asm.
Program 90 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:31 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:31 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_4.asm.
Program 91 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:32 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:33 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_5.asm.
Program 92 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:34 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:34 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_6.asm.
Program 93 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_7.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:35 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:35 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_7.asm.
Program 94 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jr_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:36 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:36 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jr_0.asm.
Program 95 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:39 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:39 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_0.asm.
Program 96 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:40 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:41 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_1.asm.
Program 97 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:42 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:43 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_0.asm.
Program 98 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:44 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:44 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_1.asm.
Program 99 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:45 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:46 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_2.asm.
Program 100 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:47 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:47 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_3.asm.
Program 101 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:48 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:49 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_0.asm.
Program 102 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:50 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 9305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:50 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_1.asm.
Program 103 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:52 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:53 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_0.asm.
Program 104 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:54 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:54 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_1.asm.
Program 105 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:55 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:55 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_2.asm.
Program 106 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:57 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:57 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_3.asm.
Program 107 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:58 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:02:58 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_4.asm.
Program 108 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:02:59 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:00 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_0.asm.
Program 109 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:01 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:01 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_1.asm.
Program 110 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:02 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:03 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_2.asm.
Program 111 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:04 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:04 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_3.asm.
Program 112 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:06 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:06 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_4.asm.
Program 113 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:08 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:08 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_6.asm.
Program 114 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rori_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rori_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:09 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 14105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:09 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rori_0.asm.
Program 115 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:12 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:12 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_0.asm.
Program 116 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:13 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:13 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_1.asm.
Program 117 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:14 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:14 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_2.asm.
Program 118 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:16 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 22405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:16 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_0.asm.
Program 119 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:17 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:17 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_1.asm.
Program 120 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:18 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:19 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_2.asm.
Program 121 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:20 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:21 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_3.asm.
Program 122 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:23 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:23 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_4.asm.
Program 123 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:24 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:25 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_5.asm.
Program 124 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:26 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:26 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_6.asm.
Program 125 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_7.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:27 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:27 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_7.asm.
Program 126 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_8.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:28 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:29 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_8.asm.
Program 127 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_9.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:30 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:30 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_9.asm.
Program 128 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/siic_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/siic_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:31 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:31 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
3c3
< REG: 0 VALUE: 0x0000
---
> REG: 6 VALUE: 0x0000
FAILED. See differences in diff.ptrace. Search for ***DIFF***
Use kompare archsim.ptrace verilogsim.ptrace to see differences side by side.
OR use tkdiff.tcl archsim.ptrace verilogsim.ptrace to see differences side by side.
Open dump.wlf in modelsim using, vsim -view dataset=dump.wlf
Program source listing and raw bits are in loadfile.list. Open using gedit loadfile.lst
Program 129 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:32 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:33 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_0.asm.
Program 130 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:34 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:34 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_1.asm.
Program 131 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:35 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:35 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_2.asm.
Program 132 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:36 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 9805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:37 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_0.asm.
Program 133 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:38 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:38 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_1.asm.
Program 134 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:39 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:39 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_2.asm.
Program 135 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:40 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:41 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_3.asm.
Program 136 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:42 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:42 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_4.asm.
Program 137 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:43 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:43 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_5.asm.
Program 138 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:44 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:45 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_6.asm.
Program 139 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:46 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:46 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_0.asm.
Program 140 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:47 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:47 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_1.asm.
Program 141 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:48 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:49 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_2.asm.
Program 142 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:50 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:50 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_3.asm.
Program 143 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:52 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:52 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_4.asm.
Program 144 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:53 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:54 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_0.asm.
Program 145 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:55 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:55 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_1.asm.
Program 146 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:56 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:57 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_2.asm.
Program 147 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:58 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:58 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_0.asm.
Program 148 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:03:59 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:03:59 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_1.asm.
Program 149 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:01 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:01 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_2.asm.
Program 150 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:02 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:02 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_5.asm.
Program 151 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:03 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:03 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_0.asm.
Program 152 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:05 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:05 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_1.asm.
Program 153 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:06 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:06 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_2.asm.
Program 154 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:07 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:07 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_0.asm.
Program 155 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_10.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:08 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:09 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_10.asm.
Program 156 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:10 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:10 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_1.asm.
Program 157 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:11 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:12 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_2.asm.
Program 158 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:13 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:13 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_3.asm.
Program 159 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:15 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:15 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_4.asm.
Program 160 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:16 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:17 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_5.asm.
Program 161 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:18 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:18 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_6.asm.
Program 162 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_7.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:19 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:20 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_7.asm.
Program 163 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_8.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:21 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:21 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_8.asm.
Program 164 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_9.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:22 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:22 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_9.asm.
Program 165 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:23 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:23 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_0.asm.
Program 166 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:25 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:25 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_1.asm.
Program 167 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:26 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:26 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_2.asm.
Program 168 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:27 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:28 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_0.asm.
Program 169 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:29 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:30 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_1.asm.
Program 170 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:31 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:31 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_2.asm.
Program 171 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:32 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:32 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_3.asm.
Program 172 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:33 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:34 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_4.asm.
Program 173 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:35 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:35 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_5.asm.
Program 174 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:36 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:36 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_6.asm.
Program 175 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_7.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:37 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:38 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_7.asm.
Program 176 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:39 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:39 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_0.asm.
Program 177 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:40 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:41 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_1.asm.
Program 178 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:42 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:43 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_2.asm.
Program 179 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:44 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:44 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_0.asm.
Program 180 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:45 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:46 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_1.asm.
Program 181 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:48 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:48 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_2.asm.
Program 182 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:49 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:49 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_3.asm.
Program 183 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:51 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:51 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_4.asm.
Program 184 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:52 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:52 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_5.asm.
Program 185 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:54 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:54 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_6.asm.
Program 186 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:55 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:55 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_0.asm.
Program 187 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_10.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:57 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:57 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_10.asm.
Program 188 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_11.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:04:58 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:04:59 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_11.asm.
Program 189 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_12.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:05:00 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:05:00 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_12.asm.
Program 190 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_13.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_13.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:05:01 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:05:01 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_13.asm.
Program 191 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:05:02 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:05:03 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_1.asm.
Program 192 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:05:04 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:05:04 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_2.asm.
Program 193 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:05:05 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:05:06 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_3.asm.
Program 194 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:05:07 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:05:07 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_4.asm.
Program 195 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:05:09 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:05:09 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_5.asm.
Program 196 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:05:10 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:05:10 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_6.asm.
Program 197 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_7.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:05:11 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:05:12 on Apr 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_7.asm.
Program 198 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_8.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:05:13 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:05:13 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_8.asm.
Program 199 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_9.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:05:14 on Apr 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3335
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 18:05:14 on Apr 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_9.asm.
-------------------------------------------------
Final log, saved in summary.log
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_0.asm SUCCESS CPI:3.4 CYCLES:31 ICOUNT:9 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_1.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_2.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_0.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_1.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_2.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_3.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_0.asm SUCCESS CPI:3.8 CYCLES:23 ICOUNT:6 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_1.asm SUCCESS CPI:3.8 CYCLES:23 ICOUNT:6 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_2.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_0.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_1.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_2.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_3.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_4.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/beqz_0.asm SUCCESS CPI:3.4 CYCLES:34 ICOUNT:10 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_0.asm SUCCESS CPI:6.0 CYCLES:18 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_1.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_2.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_3.asm SUCCESS CPI:7.3 CYCLES:22 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_0.asm SUCCESS CPI:7.0 CYCLES:14 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_2.asm SUCCESS CPI:8.5 CYCLES:17 ICOUNT:2 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_3.asm SUCCESS CPI:8.5 CYCLES:17 ICOUNT:2 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_4.asm SUCCESS CPI:8.5 CYCLES:17 ICOUNT:2 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_5.asm SUCCESS CPI:6.3 CYCLES:19 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_6.asm SUCCESS CPI:6.0 CYCLES:18 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_0.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_1.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_2.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_3.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_4.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_5.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_6.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_7.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_8.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_0.asm SUCCESS CPI:5.0 CYCLES:20 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_1.asm SUCCESS CPI:5.0 CYCLES:20 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_2.asm SUCCESS CPI:7.0 CYCLES:14 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_3.asm SUCCESS CPI:12.9 CYCLES:13 ICOUNT:1 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_4.asm SUCCESS CPI:7.8 CYCLES:39 ICOUNT:5 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_0.asm SUCCESS CPI:7.0 CYCLES:14 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_1.asm SUCCESS CPI:6.6 CYCLES:20 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_10.asm SUCCESS CPI:6.5 CYCLES:13 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_11.asm SUCCESS CPI:3.8 CYCLES:23 ICOUNT:6 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_12.asm SUCCESS CPI:5.2 CYCLES:21 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_15.asm SUCCESS CPI:6.5 CYCLES:13 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_16.asm SUCCESS CPI:6.5 CYCLES:13 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_17.asm SUCCESS CPI:5.6 CYCLES:17 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_19.asm SUCCESS CPI:3.3 CYCLES:20 ICOUNT:6 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_2.asm SUCCESS CPI:7.0 CYCLES:14 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_22.asm SUCCESS CPI:6.5 CYCLES:13 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_24.asm SUCCESS CPI:6.5 CYCLES:13 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_25.asm SUCCESS CPI:6.5 CYCLES:13 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_26.asm SUCCESS CPI:4.2 CYCLES:25 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_27.asm SUCCESS CPI:3.8 CYCLES:19 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_28.asm SUCCESS CPI:6.5 CYCLES:13 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_29.asm SUCCESS CPI:6.5 CYCLES:13 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_3.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_30.asm SUCCESS CPI:5.6 CYCLES:39 ICOUNT:7 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_31.asm SUCCESS CPI:5.2 CYCLES:21 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_32.asm SUCCESS CPI:6.5 CYCLES:13 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_33.asm SUCCESS CPI:6.5 CYCLES:13 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_35.asm SUCCESS CPI:3.2 CYCLES:16 ICOUNT:5 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_36.asm SUCCESS CPI:3.1 CYCLES:25 ICOUNT:8 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_4.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_5.asm SUCCESS CPI:4.8 CYCLES:24 ICOUNT:5 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_6.asm SUCCESS CPI:4.4 CYCLES:22 ICOUNT:5 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_8.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_0.asm SUCCESS CPI:6.6 CYCLES:20 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_1.asm SUCCESS CPI:6.3 CYCLES:19 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_11.asm SUCCESS CPI:3.1 CYCLES:25 ICOUNT:8 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_12.asm SUCCESS CPI:5.5 CYCLES:22 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_13.asm SUCCESS CPI:5.5 CYCLES:22 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_14.asm SUCCESS CPI:5.5 CYCLES:22 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_15.asm SUCCESS CPI:5.2 CYCLES:21 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_16.asm SUCCESS CPI:5.2 CYCLES:21 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_17.asm SUCCESS CPI:3.0 CYCLES:24 ICOUNT:8 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_18.asm SUCCESS CPI:3.8 CYCLES:19 ICOUNT:5 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_19.asm SUCCESS CPI:3.5 CYCLES:28 ICOUNT:8 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_2.asm SUCCESS CPI:6.3 CYCLES:19 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_27.asm SUCCESS CPI:3.8 CYCLES:34 ICOUNT:9 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_28.asm SUCCESS CPI:4.4 CYCLES:22 ICOUNT:5 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_29.asm SUCCESS CPI:5.6 CYCLES:17 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_3.asm SUCCESS CPI:6.0 CYCLES:24 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_30.asm SUCCESS CPI:5.6 CYCLES:17 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_31.asm SUCCESS CPI:5.0 CYCLES:40 ICOUNT:8 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_32.asm SUCCESS CPI:4.8 CYCLES:29 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_33.asm SUCCESS CPI:5.6 CYCLES:17 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_34.asm SUCCESS CPI:5.6 CYCLES:17 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_36.asm SUCCESS CPI:5.6 CYCLES:17 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_4.asm SUCCESS CPI:4.6 CYCLES:32 ICOUNT:7 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_5.asm SUCCESS CPI:4.6 CYCLES:23 ICOUNT:5 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_6.asm SUCCESS CPI:3.8 CYCLES:19 ICOUNT:5 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_7.asm SUCCESS CPI:4.7 CYCLES:28 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jr_0.asm SUCCESS CPI:5.6 CYCLES:17 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_0.asm SUCCESS CPI:2.3 CYCLES:14 ICOUNT:6 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_1.asm SUCCESS CPI:1.9 CYCLES:17 ICOUNT:9 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_0.asm SUCCESS CPI:2.7 CYCLES:16 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_1.asm SUCCESS CPI:2.7 CYCLES:16 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_2.asm SUCCESS CPI:2.7 CYCLES:16 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_3.asm SUCCESS CPI:1.8 CYCLES:20 ICOUNT:11 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_0.asm SUCCESS CPI:3.1 CYCLES:34 ICOUNT:11 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_1.asm SUCCESS CPI:2.7 CYCLES:94 ICOUNT:35 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_0.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_1.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_2.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_3.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_4.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_0.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_1.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_2.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_3.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_4.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_6.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rori_0.asm SUCCESS CPI:4.1 CYCLES:142 ICOUNT:35 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_0.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_1.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_2.asm SUCCESS CPI:3.8 CYCLES:23 ICOUNT:6 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_0.asm SUCCESS CPI:3.2 CYCLES:225 ICOUNT:70 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_1.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_2.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_3.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_4.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_5.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_6.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_7.asm SUCCESS CPI:3.5 CYCLES:14 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_8.asm SUCCESS CPI:3.5 CYCLES:14 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_9.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/siic_0.asm FAILED
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_0.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_1.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_2.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_0.asm SUCCESS CPI:2.7 CYCLES:99 ICOUNT:37 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_1.asm SUCCESS CPI:3.2 CYCLES:16 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_2.asm SUCCESS CPI:3.2 CYCLES:16 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_3.asm SUCCESS CPI:3.2 CYCLES:16 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_4.asm SUCCESS CPI:3.2 CYCLES:16 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_5.asm SUCCESS CPI:3.2 CYCLES:16 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_6.asm SUCCESS CPI:3.2 CYCLES:16 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_0.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_1.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_2.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_3.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_4.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_0.asm SUCCESS CPI:2.2 CYCLES:20 ICOUNT:9 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_1.asm SUCCESS CPI:2.8 CYCLES:17 ICOUNT:6 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_2.asm SUCCESS CPI:3.8 CYCLES:19 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_0.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_1.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_2.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_5.asm SUCCESS CPI:2.0 CYCLES:20 ICOUNT:10 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_0.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_1.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_2.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_0.asm SUCCESS CPI:3.3 CYCLES:20 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_1.asm SUCCESS CPI:3.3 CYCLES:20 ICOUNT:6 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_10.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_2.asm SUCCESS CPI:3.3 CYCLES:20 ICOUNT:6 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_3.asm SUCCESS CPI:3.4 CYCLES:24 ICOUNT:7 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_4.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_5.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_6.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_7.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_8.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_9.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_0.asm SUCCESS CPI:3.2 CYCLES:19 ICOUNT:6 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_1.asm SUCCESS CPI:3.2 CYCLES:19 ICOUNT:6 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_2.asm SUCCESS CPI:3.2 CYCLES:19 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_0.asm SUCCESS CPI:3.0 CYCLES:15 ICOUNT:5 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_1.asm SUCCESS CPI:3.3 CYCLES:20 ICOUNT:6 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_2.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_3.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_4.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_5.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_6.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_7.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_0.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_1.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_2.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_0.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_1.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_2.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_3.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_4.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_5.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_6.asm SUCCESS CPI:3.8 CYCLES:19 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_0.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_1.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_10.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_11.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_12.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_13.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_2.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_3.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_4.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_5.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_6.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_7.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_8.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_9.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
