timestamp 1654406244
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8_hvt l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8_hvt l=l w=w a1=as p1=ps a2=ad p2=pd
port "OUT" 2 26100 4032 26132 4062 m1
port "C31" 25 24306 3244 24340 3304 m2
port "C30" 24 22418 3246 22452 3306 m2
port "C29" 23 20532 3254 20566 3314 m2
port "C28" 22 18640 3246 18674 3306 m2
port "C27" 21 16756 3246 16790 3306 m2
port "C26" 20 14866 3246 14900 3306 m2
port "C25" 19 12978 3250 13012 3310 m2
port "C24" 18 11088 3250 11122 3310 m2
port "C23" 17 9206 3246 9240 3306 m2
port "C22" 16 7322 3246 7356 3306 m2
port "C21" 15 5432 3246 5466 3306 m2
port "C20" 14 3546 3242 3580 3302 m2
port "C19" 13 1654 3246 1688 3306 m2
port "C18" 12 -232 3248 -198 3308 m2
port "C17" 11 -2122 3240 -2088 3300 m2
port "C16" 10 -4008 3240 -3974 3300 m2
port "C15" 9 -5896 3240 -5862 3300 m2
port "RESET" 34 -6046 6308 -5968 6326 m2
port "C0" 36 23854 9392 23888 9452 m2
port "C1" 26 21964 9386 21998 9446 m2
port "C2" 27 20082 9386 20116 9446 m2
port "C3" 28 18188 9392 18222 9452 m2
port "C4" 29 16300 9398 16334 9458 m2
port "C5" 30 14412 9392 14446 9452 m2
port "C6" 31 12526 9398 12560 9458 m2
port "C7" 32 10646 9402 10680 9462 m2
port "C8" 33 8758 9406 8792 9466 m2
port "C9" 3 6866 9392 6900 9452 m2
port "C10" 4 4980 9402 5014 9462 m2
port "C11" 5 3094 9396 3128 9456 m2
port "C12" 6 1204 9406 1238 9466 m2
port "C13" 7 -682 9384 -648 9444 m2
port "C14" 8 -2574 9408 -2540 9468 m2
port "VDD" 1 -2424 9032 -2268 9232 m4
port "VSS" 35 -4316 9038 -4160 9238 m4
node "sky130_fd_sc_hd__tapvpwrvgnd_1_0/tapvpwrvgnd_1" 0 0 13048 6102 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2bufcut_32_0/buf_out" 0 0 26059 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2bufcut_32_0/buf_out" "OUT"
node "a_25889_3857#" 0 0 25889 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2bufcut_32_0/C" 0 0 24384 4003 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2bufcut_32_0/C" "C31"
node "brbufhalf_32_0/unitcell2buf_32_0/buf_out" 0 0 24171 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_24001_3857#" 0 0 24001 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_0/C" 0 0 22496 4003 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_0/C" "C30"
node "brbufhalf_32_0/unitcell2buf_32_1/buf_out" 0 0 22283 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22113_3857#" 0 0 22113 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_1/C" 0 0 20608 4003 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_1/C" "C29"
node "brbufhalf_32_0/unitcell2buf_32_2/buf_out" 0 0 20395 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20225_3857#" 0 0 20225 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_2/C" 0 0 18720 4003 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_2/C" "C28"
node "brbufhalf_32_0/unitcell2buf_32_3/buf_out" 0 0 18507 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18337_3857#" 0 0 18337 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_3/C" 0 0 16832 4003 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_3/C" "C27"
node "brbufhalf_32_0/unitcell2buf_32_4/buf_out" 0 0 16619 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16449_3857#" 0 0 16449 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_4/C" 0 0 14944 4003 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_4/C" "C26"
node "brbufhalf_32_0/unitcell2buf_32_5/buf_out" 0 0 14731 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14561_3857#" 0 0 14561 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_5/C" 0 0 13056 4003 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_5/C" "C25"
node "brbufhalf_32_0/unitcell2buf_32_6/buf_out" 0 0 12843 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12673_3857#" 0 0 12673 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_6/C" 0 0 11168 4003 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_6/C" "C24"
node "brbufhalf_32_0/unitcell2bufcut_32_1/buf_out" 0 0 10961 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10791_3857#" 0 0 10791 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2bufcut_32_1/C" 0 0 9286 4003 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2bufcut_32_1/C" "C23"
node "brbufhalf_32_0/unitcell2buf_32_7/buf_out" 0 0 9073 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8903_3857#" 0 0 8903 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_7/C" 0 0 7398 4003 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_7/C" "C22"
node "brbufhalf_32_0/unitcell2buf_32_8/buf_out" 0 0 7185 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7015_3857#" 0 0 7015 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_8/C" 0 0 5510 4003 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_8/C" "C21"
node "brbufhalf_32_0/unitcell2buf_32_9/buf_out" 0 0 5297 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5127_3857#" 0 0 5127 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_9/C" 0 0 3622 4003 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_9/C" "C20"
node "brbufhalf_32_0/unitcell2buf_32_10/buf_out" 0 0 3409 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3239_3857#" 0 0 3239 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_10/C" 0 0 1734 4003 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_10/C" "C19"
node "brbufhalf_32_0/unitcell2buf_32_11/buf_out" 0 0 1521 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1351_3857#" 0 0 1351 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_11/C" 0 0 -154 4003 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_11/C" "C18"
node "brbufhalf_32_0/unitcell2buf_32_12/buf_out" 0 0 -367 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n537_3857#" 0 0 -537 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_12/C" 0 0 -2042 4003 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_12/C" "C17"
node "unitcell2buf_32_1/buf_out" 0 0 -2255 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n2425_3857#" 0 0 -2425 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "unitcell2buf_32_1/C" 0 0 -3930 4003 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "unitcell2buf_32_1/C" "C16"
node "unitcell2buf_32_0/buf_out" 0 0 -4143 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n4313_3857#" 0 0 -4313 3857 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "unitcell2buf_32_0/C" 0 0 -5818 4003 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "unitcell2buf_32_0/C" "C15"
node "a_25421_5155#" 0 0 25421 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 0 0 23076 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_24470_3851#" 0 0 24470 3851 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_24696_3997#" 0 0 24696 3997 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_25060_3934#" 0 0 25060 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_25062_4990#" 0 0 25062 4990 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_24607_5155#" 0 0 24607 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_24525_5155#" 0 0 24525 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23533_5155#" 0 0 23533 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_0/IN" 0 0 21188 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22582_3851#" 0 0 22582 3851 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22808_3997#" 0 0 22808 3997 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23172_3934#" 0 0 23172 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_24520_5057#" 0 0 24520 5057 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23174_4990#" 0 0 23174 4990 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22719_5155#" 0 0 22719 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22637_5155#" 0 0 22637 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21645_5155#" 0 0 21645 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_1/IN" 0 0 19300 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20694_3851#" 0 0 20694 3851 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20920_3997#" 0 0 20920 3997 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21284_3934#" 0 0 21284 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22632_5057#" 0 0 22632 5057 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21286_4990#" 0 0 21286 4990 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20831_5155#" 0 0 20831 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20749_5155#" 0 0 20749 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19757_5155#" 0 0 19757 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_2/IN" 0 0 17412 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18806_3851#" 0 0 18806 3851 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19032_3997#" 0 0 19032 3997 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19396_3934#" 0 0 19396 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20744_5057#" 0 0 20744 5057 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19398_4990#" 0 0 19398 4990 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18943_5155#" 0 0 18943 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18861_5155#" 0 0 18861 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17869_5155#" 0 0 17869 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_3/IN" 0 0 15524 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16918_3851#" 0 0 16918 3851 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17144_3997#" 0 0 17144 3997 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17508_3934#" 0 0 17508 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18856_5057#" 0 0 18856 5057 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17510_4990#" 0 0 17510 4990 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17055_5155#" 0 0 17055 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16973_5155#" 0 0 16973 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15981_5155#" 0 0 15981 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_4/IN" 0 0 13636 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15030_3851#" 0 0 15030 3851 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15256_3997#" 0 0 15256 3997 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15620_3934#" 0 0 15620 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16968_5057#" 0 0 16968 5057 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15622_4990#" 0 0 15622 4990 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15167_5155#" 0 0 15167 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15085_5155#" 0 0 15085 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14093_5155#" 0 0 14093 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_5/IN" 0 0 11748 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13142_3851#" 0 0 13142 3851 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13368_3997#" 0 0 13368 3997 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13732_3934#" 0 0 13732 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15080_5057#" 0 0 15080 5057 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13734_4990#" 0 0 13734 4990 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13279_5155#" 0 0 13279 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13197_5155#" 0 0 13197 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12205_5155#" 0 0 12205 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_6/IN" 0 0 9866 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11254_3851#" 0 0 11254 3851 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11480_3997#" 0 0 11480 3997 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11844_3934#" 0 0 11844 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13192_5057#" 0 0 13192 5057 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11846_4990#" 0 0 11846 4990 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11391_5155#" 0 0 11391 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11309_5155#" 0 0 11309 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10323_5155#" 0 0 10323 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 0 0 7978 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9372_3851#" 0 0 9372 3851 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9598_3997#" 0 0 9598 3997 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9962_3934#" 0 0 9962 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11304_5057#" 0 0 11304 5057 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9964_4990#" 0 0 9964 4990 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9509_5155#" 0 0 9509 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9427_5155#" 0 0 9427 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8435_5155#" 0 0 8435 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_7/IN" 0 0 6090 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7484_3851#" 0 0 7484 3851 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7710_3997#" 0 0 7710 3997 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8074_3934#" 0 0 8074 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9422_5057#" 0 0 9422 5057 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8076_4990#" 0 0 8076 4990 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7621_5155#" 0 0 7621 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7539_5155#" 0 0 7539 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6547_5155#" 0 0 6547 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_8/IN" 0 0 4202 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5596_3851#" 0 0 5596 3851 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5822_3997#" 0 0 5822 3997 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6186_3934#" 0 0 6186 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7534_5057#" 0 0 7534 5057 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6188_4990#" 0 0 6188 4990 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5733_5155#" 0 0 5733 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5651_5155#" 0 0 5651 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4659_5155#" 0 0 4659 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_9/IN" 0 0 2314 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3708_3851#" 0 0 3708 3851 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3934_3997#" 0 0 3934 3997 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4298_3934#" 0 0 4298 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5646_5057#" 0 0 5646 5057 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4300_4990#" 0 0 4300 4990 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3845_5155#" 0 0 3845 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3763_5155#" 0 0 3763 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2771_5155#" 0 0 2771 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_10/IN" 0 0 426 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1820_3851#" 0 0 1820 3851 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2046_3997#" 0 0 2046 3997 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2410_3934#" 0 0 2410 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3758_5057#" 0 0 3758 5057 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2412_4990#" 0 0 2412 4990 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1957_5155#" 0 0 1957 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1875_5155#" 0 0 1875 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_883_5155#" 0 0 883 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_12/OUT" 0 0 -1462 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n68_3851#" 0 0 -68 3851 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_158_3997#" 0 0 158 3997 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_522_3934#" 0 0 522 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1870_5057#" 0 0 1870 5057 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_524_4990#" 0 0 524 4990 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_69_5155#" 0 0 69 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n13_5155#" 0 0 -13 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1005_5155#" 0 0 -1005 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_12/IN" 0 0 -3350 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1956_3851#" 0 0 -1956 3851 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1730_3997#" 0 0 -1730 3997 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1366_3934#" 0 0 -1366 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n18_5057#" 0 0 -18 5057 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1364_4990#" 0 0 -1364 4990 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1819_5155#" 0 0 -1819 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1901_5155#" 0 0 -1901 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n2893_5155#" 0 0 -2893 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "unitcell2buf_32_0/OUT" 0 0 -5238 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n3844_3851#" 0 0 -3844 3851 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n3618_3997#" 0 0 -3618 3997 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n3254_3934#" 0 0 -3254 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1906_5057#" 0 0 -1906 5057 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n3252_4990#" 0 0 -3252 4990 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n3707_5155#" 0 0 -3707 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n3789_5155#" 0 0 -3789 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n4781_5155#" 0 0 -4781 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n5732_3851#" 0 0 -5732 3851 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n5506_3997#" 0 0 -5506 3997 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n5142_3934#" 0 0 -5142 3934 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n3794_5057#" 0 0 -3794 5057 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n5140_4990#" 0 0 -5140 4990 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n5595_5155#" 0 0 -5595 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n5677_5155#" 0 0 -5677 5155 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n5682_5057#" 0 0 -5682 5057 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_0/RESET" 0 0 11433 5093 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_7/RESET" 0 0 -5553 5093 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 0 0 10389 6149 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "invcell_0/sky130_fd_sc_hd__inv_2_0/A" 0 0 10299 6301 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "invcell_0/sky130_fd_sc_hd__inv_2_0/A" "RESET"
node "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 0 0 8838 6301 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 0 0 11642 6149 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 0 0 1656 5761 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23542_7365#" 0 0 23542 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22728_7365#" 0 0 22728 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21654_7365#" 0 0 21654 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20840_7365#" 0 0 20840 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19766_7365#" 0 0 19766 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18952_7365#" 0 0 18952 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17878_7365#" 0 0 17878 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17064_7365#" 0 0 17064 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15990_7365#" 0 0 15990 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15176_7365#" 0 0 15176 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14102_7365#" 0 0 14102 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13288_7365#" 0 0 13288 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12214_7365#" 0 0 12214 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11400_7365#" 0 0 11400 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10332_7365#" 0 0 10332 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9518_7365#" 0 0 9518 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8444_7365#" 0 0 8444 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_7/RESET" 0 0 11296 7597 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7630_7365#" 0 0 7630 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6556_7365#" 0 0 6556 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5742_7365#" 0 0 5742 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4668_7365#" 0 0 4668 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3854_7365#" 0 0 3854 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2780_7365#" 0 0 2780 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1966_7365#" 0 0 1966 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_892_7365#" 0 0 892 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_78_7365#" 0 0 78 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n996_7365#" 0 0 -996 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1810_7365#" 0 0 -1810 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n2884_7365#" 0 0 -2884 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n3698_7365#" 0 0 -3698 7365 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_0/RESET" 0 0 -3802 7597 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 0 0 23143 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23239_7930#" 0 0 23239 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22743_8426#" 0 0 22743 8426 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21351_7930#" 0 0 21351 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_12/C" 0 0 23721 8393 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_12/C" "C0"
node "brbufhalf_32_1/unitcell2buf_32_12/buf_out" 0 0 22080 8413 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22130_8632#" 0 0 22130 8632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20855_8426#" 0 0 20855 8426 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19463_7930#" 0 0 19463 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_11/C" 0 0 21833 8393 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_11/C" "C1"
node "brbufhalf_32_1/unitcell2buf_32_11/buf_out" 0 0 20192 8413 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20242_8632#" 0 0 20242 8632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18967_8426#" 0 0 18967 8426 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17575_7930#" 0 0 17575 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_10/C" 0 0 19945 8393 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_10/C" "C2"
node "brbufhalf_32_1/unitcell2buf_32_10/buf_out" 0 0 18304 8413 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18354_8632#" 0 0 18354 8632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17079_8426#" 0 0 17079 8426 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15687_7930#" 0 0 15687 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_9/C" 0 0 18057 8393 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_9/C" "C3"
node "brbufhalf_32_1/unitcell2buf_32_9/buf_out" 0 0 16416 8413 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16466_8632#" 0 0 16466 8632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15191_8426#" 0 0 15191 8426 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13799_7930#" 0 0 13799 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_8/C" 0 0 16169 8393 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_8/C" "C4"
node "brbufhalf_32_1/unitcell2buf_32_8/buf_out" 0 0 14528 8413 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14578_8632#" 0 0 14578 8632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13303_8426#" 0 0 13303 8426 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11911_7930#" 0 0 11911 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_7/C" 0 0 14281 8393 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_7/C" "C5"
node "brbufhalf_32_1/unitcell2buf_32_7/buf_out" 0 0 12640 8413 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12690_8632#" 0 0 12690 8632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11415_8426#" 0 0 11415 8426 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10029_7930#" 0 0 10029 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2bufcut_32_1/C" 0 0 12393 8393 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2bufcut_32_1/C" "C6"
node "brbufhalf_32_1/unitcell2bufcut_32_1/buf_out" 0 0 10752 8413 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10802_8632#" 0 0 10802 8632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9533_8426#" 0 0 9533 8426 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8141_7930#" 0 0 8141 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_6/C" 0 0 10511 8393 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_6/C" "C7"
node "brbufhalf_32_1/unitcell2buf_32_6/buf_out" 0 0 8870 8413 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8920_8632#" 0 0 8920 8632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7645_8426#" 0 0 7645 8426 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6253_7930#" 0 0 6253 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_5/C" 0 0 8623 8393 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_5/C" "C8"
node "brbufhalf_32_1/unitcell2buf_32_5/buf_out" 0 0 6982 8413 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7032_8632#" 0 0 7032 8632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5757_8426#" 0 0 5757 8426 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4365_7930#" 0 0 4365 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_4/C" 0 0 6735 8393 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_4/C" "C9"
node "brbufhalf_32_1/unitcell2buf_32_4/buf_out" 0 0 5094 8413 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5144_8632#" 0 0 5144 8632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3869_8426#" 0 0 3869 8426 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2477_7930#" 0 0 2477 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_3/C" 0 0 4847 8393 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_3/C" "C10"
node "brbufhalf_32_1/unitcell2buf_32_3/buf_out" 0 0 3206 8413 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3256_8632#" 0 0 3256 8632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1981_8426#" 0 0 1981 8426 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_589_7930#" 0 0 589 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_2/C" 0 0 2959 8393 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_2/C" "C11"
node "brbufhalf_32_1/unitcell2buf_32_2/buf_out" 0 0 1318 8413 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1368_8632#" 0 0 1368 8632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_93_8426#" 0 0 93 8426 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1299_7930#" 0 0 -1299 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_1/C" 0 0 1071 8393 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_1/C" "C12"
node "brbufhalf_32_1/unitcell2buf_32_1/buf_out" 0 0 -570 8413 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n520_8632#" 0 0 -520 8632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1795_8426#" 0 0 -1795 8426 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n3187_7930#" 0 0 -3187 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_0/C" 0 0 -817 8393 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_0/C" "C13"
node "brbufhalf_32_1/unitcell2buf_32_0/buf_out" 0 0 -2458 8413 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n2408_8632#" 0 0 -2408 8632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n3683_8426#" 0 0 -3683 8426 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2bufcut_32_0/C" 0 0 -2705 8393 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2bufcut_32_0/C" "C14"
node "brbufhalf_32_1/unitcell2bufcut_32_0/buf_out" 0 0 -4346 8413 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n4296_8632#" 0 0 -4296 8632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23241_8986#" 0 0 23241 8986 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_12/OUT" 0 0 21255 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22716_7685#" 0 0 22716 7685 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21353_8986#" 0 0 21353 8986 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_10/IN" 0 0 19367 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20828_7685#" 0 0 20828 7685 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19465_8986#" 0 0 19465 8986 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_9/IN" 0 0 17479 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18940_7685#" 0 0 18940 7685 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17577_8986#" 0 0 17577 8986 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_8/IN" 0 0 15591 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17052_7685#" 0 0 17052 7685 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15689_8986#" 0 0 15689 8986 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_7/IN" 0 0 13703 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15164_7685#" 0 0 15164 7685 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13801_8986#" 0 0 13801 8986 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 0 0 11815 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13276_7685#" 0 0 13276 7685 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11913_8986#" 0 0 11913 8986 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_6/IN" 0 0 9933 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11388_7685#" 0 0 11388 7685 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10031_8986#" 0 0 10031 8986 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_5/IN" 0 0 8045 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9506_7685#" 0 0 9506 7685 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8143_8986#" 0 0 8143 8986 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_4/IN" 0 0 6157 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7618_7685#" 0 0 7618 7685 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6255_8986#" 0 0 6255 8986 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_3/IN" 0 0 4269 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5730_7685#" 0 0 5730 7685 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4367_8986#" 0 0 4367 8986 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_2/IN" 0 0 2381 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3842_7685#" 0 0 3842 7685 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2479_8986#" 0 0 2479 8986 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_1/IN" 0 0 493 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1954_7685#" 0 0 1954 7685 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_591_8986#" 0 0 591 8986 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_0/IN" 0 0 -1395 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_66_7685#" 0 0 66 7685 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1297_8986#" 0 0 -1297 8986 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 0 0 -3283 7930 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1822_7685#" 0 0 -1822 7685 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n3185_8986#" 0 0 -3185 8986 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 0 0 -5236 4990 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n3710_7685#" 0 0 -3710 7685 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22525_8385#" 0 0 22525 8385 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22473_8411#" 0 0 22473 8411 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20637_8385#" 0 0 20637 8385 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20585_8411#" 0 0 20585 8411 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18749_8385#" 0 0 18749 8385 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18697_8411#" 0 0 18697 8411 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16861_8385#" 0 0 16861 8385 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16809_8411#" 0 0 16809 8411 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14973_8385#" 0 0 14973 8385 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14921_8411#" 0 0 14921 8411 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13085_8385#" 0 0 13085 8385 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13033_8411#" 0 0 13033 8411 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11197_8385#" 0 0 11197 8385 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11145_8411#" 0 0 11145 8411 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9315_8385#" 0 0 9315 8385 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9263_8411#" 0 0 9263 8411 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7427_8385#" 0 0 7427 8385 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7375_8411#" 0 0 7375 8411 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5539_8385#" 0 0 5539 8385 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5487_8411#" 0 0 5487 8411 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3651_8385#" 0 0 3651 8385 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3599_8411#" 0 0 3599 8411 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1763_8385#" 0 0 1763 8385 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1711_8411#" 0 0 1711 8411 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n125_8385#" 0 0 -125 8385 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n177_8411#" 0 0 -177 8411 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n2013_8385#" 0 0 -2013 8385 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n2065_8411#" 0 0 -2065 8411 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n3901_8385#" 0 0 -3901 8385 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n3953_8411#" 0 0 -3953 8411 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 0 0 -5920 4065 nw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "VDD"
substrate "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 0 0 -5814 3851 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "VSS"
device msubckt sky130_fd_pr__nfet_01v8 25046 3604 25047 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_24470_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 130 0 "a_25060_3934#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24950 3604 24951 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_24696_3997#" 60 0 "a_24525_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23158 3604 23159 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_22582_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 130 0 "a_23172_3934#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23062 3604 23063 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_22808_3997#" 60 0 "a_22637_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21270 3604 21271 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_20694_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/IN" 130 0 "a_21284_3934#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21174 3604 21175 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_20920_3997#" 60 0 "a_20749_5155#" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19382 3604 19383 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_18806_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_1/IN" 130 0 "a_19396_3934#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19286 3604 19287 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_19032_3997#" 60 0 "a_18861_5155#" 130 0 "brbufhalf_32_0/unitcell2buf_32_1/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17494 3604 17495 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_16918_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_2/IN" 130 0 "a_17508_3934#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17398 3604 17399 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_17144_3997#" 60 0 "a_16973_5155#" 130 0 "brbufhalf_32_0/unitcell2buf_32_2/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15606 3604 15607 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15030_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_3/IN" 130 0 "a_15620_3934#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15510 3604 15511 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15256_3997#" 60 0 "a_15085_5155#" 130 0 "brbufhalf_32_0/unitcell2buf_32_3/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 13718 3604 13719 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13142_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_4/IN" 130 0 "a_13732_3934#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 13622 3604 13623 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13368_3997#" 60 0 "a_13197_5155#" 130 0 "brbufhalf_32_0/unitcell2buf_32_4/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11830 3604 11831 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11254_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_5/IN" 130 0 "a_11844_3934#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11734 3604 11735 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11480_3997#" 60 0 "a_11309_5155#" 130 0 "brbufhalf_32_0/unitcell2buf_32_5/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9948 3604 9949 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9372_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_6/IN" 130 0 "a_9962_3934#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9852 3604 9853 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9598_3997#" 60 0 "a_9427_5155#" 130 0 "brbufhalf_32_0/unitcell2buf_32_6/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8060 3604 8061 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_7484_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 130 0 "a_8074_3934#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 7964 3604 7965 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_7710_3997#" 60 0 "a_7539_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6172 3604 6173 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_5596_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/IN" 130 0 "a_6186_3934#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6076 3604 6077 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_5822_3997#" 60 0 "a_5651_5155#" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4284 3604 4285 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_3708_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_8/IN" 130 0 "a_4298_3934#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4188 3604 4189 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_3934_3997#" 60 0 "a_3763_5155#" 130 0 "brbufhalf_32_0/unitcell2buf_32_8/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2396 3604 2397 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_1820_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_9/IN" 130 0 "a_2410_3934#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2300 3604 2301 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_2046_3997#" 60 0 "a_1875_5155#" 130 0 "brbufhalf_32_0/unitcell2buf_32_9/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 508 3604 509 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n68_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_10/IN" 130 0 "a_522_3934#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 412 3604 413 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_158_3997#" 60 0 "a_n13_5155#" 130 0 "brbufhalf_32_0/unitcell2buf_32_10/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -1380 3604 -1379 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n1956_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_12/OUT" 130 0 "a_n1366_3934#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -1476 3604 -1475 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n1730_3997#" 60 0 "a_n1901_5155#" 130 0 "brbufhalf_32_0/unitcell2buf_32_12/OUT" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -3268 3604 -3267 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n3844_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_12/IN" 130 0 "a_n3254_3934#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -3364 3604 -3363 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n3618_3997#" 60 0 "a_n3789_5155#" 130 0 "brbufhalf_32_0/unitcell2buf_32_12/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -5156 3604 -5155 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n5732_3851#" 60 0 "unitcell2buf_32_0/OUT" 130 0 "a_n5142_3934#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -5252 3604 -5251 3605 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n5506_3997#" 60 0 "a_n5677_5155#" 130 0 "unitcell2buf_32_0/OUT" 130 0
device msubckt sky130_fd_pr__nfet_01v8 26029 3857 26030 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_25889_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 25941 3857 25942 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 60 0 "a_25889_3857#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 25636 3859 25637 3860 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_24470_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_24696_3997#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26029 4149 26030 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_25889_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25941 4149 25942 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 60 0 "a_25889_3857#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25636 4109 25637 4110 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_24470_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_24696_3997#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25360 4094 25361 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_24470_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_25062_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25030 3934 25031 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_24696_3997#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 200 0 "a_25060_3934#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24934 3934 24935 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_24470_3851#" 60 0 "a_24525_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 200 0
device msubckt sky130_fd_pr__nfet_01v8 24440 3851 24441 3852 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2bufcut_32_0/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_24470_3851#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24141 3857 24142 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_24001_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_0/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 24053 3857 24054 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 60 0 "a_24001_3857#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 23748 3859 23749 3860 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_22582_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_22808_3997#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24714 4094 24715 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_24696_3997#" 60 0 "a_24520_5057#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24440 4101 24441 4102 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2bufcut_32_0/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_24470_3851#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24141 4149 24142 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_24001_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_0/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24053 4149 24054 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 60 0 "a_24001_3857#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23748 4109 23749 4110 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22582_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_22808_3997#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23472 4094 23473 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22582_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_23174_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23142 3934 23143 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22808_3997#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 200 0 "a_23172_3934#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23046 3934 23047 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22582_3851#" 60 0 "a_22637_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 22552 3851 22553 3852 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_22582_3851#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 22253 3857 22254 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_22113_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_1/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 22165 3857 22166 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/IN" 60 0 "a_22113_3857#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 21860 3859 21861 3860 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_20694_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_20920_3997#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22826 4094 22827 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22808_3997#" 60 0 "a_22632_5057#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22552 4101 22553 4102 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_22582_3851#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22253 4149 22254 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22113_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_1/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22165 4149 22166 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/IN" 60 0 "a_22113_3857#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21860 4109 21861 4110 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20694_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_20920_3997#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21584 4094 21585 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20694_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_21286_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21254 3934 21255 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20920_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/IN" 200 0 "a_21284_3934#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21158 3934 21159 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20694_3851#" 60 0 "a_20749_5155#" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 20664 3851 20665 3852 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_1/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_20694_3851#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 20365 3857 20366 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_20225_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_2/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 20277 3857 20278 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_1/IN" 60 0 "a_20225_3857#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 19972 3859 19973 3860 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_18806_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_19032_3997#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20938 4094 20939 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20920_3997#" 60 0 "a_20744_5057#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20664 4101 20665 4102 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_1/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_20694_3851#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20365 4149 20366 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20225_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_2/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20277 4149 20278 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_1/IN" 60 0 "a_20225_3857#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19972 4109 19973 4110 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_18806_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_19032_3997#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19696 4094 19697 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_18806_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_19398_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19366 3934 19367 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19032_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_1/IN" 200 0 "a_19396_3934#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19270 3934 19271 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_18806_3851#" 60 0 "a_18861_5155#" 200 0 "brbufhalf_32_0/unitcell2buf_32_1/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 18776 3851 18777 3852 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_2/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_18806_3851#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18477 3857 18478 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_18337_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_3/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 18389 3857 18390 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_2/IN" 60 0 "a_18337_3857#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 18084 3859 18085 3860 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_16918_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_17144_3997#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19050 4094 19051 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19032_3997#" 60 0 "a_18856_5057#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18776 4101 18777 4102 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_2/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_18806_3851#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18477 4149 18478 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_18337_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_3/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18389 4149 18390 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_2/IN" 60 0 "a_18337_3857#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18084 4109 18085 4110 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_16918_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_17144_3997#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17808 4094 17809 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_16918_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_17510_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17478 3934 17479 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17144_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_2/IN" 200 0 "a_17508_3934#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17382 3934 17383 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_16918_3851#" 60 0 "a_16973_5155#" 200 0 "brbufhalf_32_0/unitcell2buf_32_2/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 16888 3851 16889 3852 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_3/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_16918_3851#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16589 3857 16590 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_16449_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_4/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 16501 3857 16502 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_3/IN" 60 0 "a_16449_3857#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 16196 3859 16197 3860 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15030_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_15256_3997#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17162 4094 17163 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17144_3997#" 60 0 "a_16968_5057#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16888 4101 16889 4102 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_3/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_16918_3851#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16589 4149 16590 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_16449_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_4/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16501 4149 16502 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_3/IN" 60 0 "a_16449_3857#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16196 4109 16197 4110 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15030_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_15256_3997#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15920 4094 15921 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15030_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_15622_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15590 3934 15591 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15256_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_3/IN" 200 0 "a_15620_3934#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15494 3934 15495 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15030_3851#" 60 0 "a_15085_5155#" 200 0 "brbufhalf_32_0/unitcell2buf_32_3/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 15000 3851 15001 3852 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_4/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_15030_3851#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 14701 3857 14702 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_14561_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_5/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 14613 3857 14614 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_4/IN" 60 0 "a_14561_3857#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 14308 3859 14309 3860 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13142_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_13368_3997#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15274 4094 15275 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15256_3997#" 60 0 "a_15080_5057#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15000 4101 15001 4102 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_4/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_15030_3851#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14701 4149 14702 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_14561_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_5/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14613 4149 14614 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_4/IN" 60 0 "a_14561_3857#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14308 4109 14309 4110 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13142_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_13368_3997#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14032 4094 14033 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13142_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_13734_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13702 3934 13703 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13368_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_4/IN" 200 0 "a_13732_3934#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13606 3934 13607 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13142_3851#" 60 0 "a_13197_5155#" 200 0 "brbufhalf_32_0/unitcell2buf_32_4/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 13112 3851 13113 3852 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_5/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_13142_3851#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12813 3857 12814 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_12673_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_6/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 12725 3857 12726 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_5/IN" 60 0 "a_12673_3857#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 12420 3859 12421 3860 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11254_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_11480_3997#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13386 4094 13387 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13368_3997#" 60 0 "a_13192_5057#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13112 4101 13113 4102 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_5/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_13142_3851#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12813 4149 12814 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_12673_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_6/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12725 4149 12726 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_5/IN" 60 0 "a_12673_3857#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12420 4109 12421 4110 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11254_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_11480_3997#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12144 4094 12145 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11254_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_11846_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11814 3934 11815 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11480_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_5/IN" 200 0 "a_11844_3934#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11718 3934 11719 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11254_3851#" 60 0 "a_11309_5155#" 200 0 "brbufhalf_32_0/unitcell2buf_32_5/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 11224 3851 11225 3852 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_6/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_11254_3851#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10931 3857 10932 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_10791_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_1/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 10843 3857 10844 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_6/IN" 60 0 "a_10791_3857#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 10538 3859 10539 3860 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9372_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_9598_3997#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11498 4094 11499 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11480_3997#" 60 0 "a_11304_5057#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11224 4101 11225 4102 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_6/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_11254_3851#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10931 4149 10932 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_10791_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_1/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10843 4149 10844 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_6/IN" 60 0 "a_10791_3857#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10538 4109 10539 4110 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9372_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_9598_3997#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10262 4094 10263 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9372_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_9964_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9932 3934 9933 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9598_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_6/IN" 200 0 "a_9962_3934#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9836 3934 9837 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9372_3851#" 60 0 "a_9427_5155#" 200 0 "brbufhalf_32_0/unitcell2buf_32_6/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 9342 3851 9343 3852 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2bufcut_32_1/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_9372_3851#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9043 3857 9044 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_8903_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_7/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 8955 3857 8956 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 60 0 "a_8903_3857#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 8650 3859 8651 3860 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_7484_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_7710_3997#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9616 4094 9617 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9598_3997#" 60 0 "a_9422_5057#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9342 4101 9343 4102 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2bufcut_32_1/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_9372_3851#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9043 4149 9044 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8903_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_7/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8955 4149 8956 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 60 0 "a_8903_3857#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8650 4109 8651 4110 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7484_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_7710_3997#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8374 4094 8375 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7484_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_8076_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8044 3934 8045 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7710_3997#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 200 0 "a_8074_3934#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7948 3934 7949 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7484_3851#" 60 0 "a_7539_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 7454 3851 7455 3852 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_7484_3851#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 7155 3857 7156 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_7015_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_8/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 7067 3857 7068 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/IN" 60 0 "a_7015_3857#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 6762 3859 6763 3860 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_5596_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_5822_3997#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7728 4094 7729 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7710_3997#" 60 0 "a_7534_5057#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7454 4101 7455 4102 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_7484_3851#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7155 4149 7156 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7015_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_8/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7067 4149 7068 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/IN" 60 0 "a_7015_3857#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6762 4109 6763 4110 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5596_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_5822_3997#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6486 4094 6487 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5596_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_6188_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6156 3934 6157 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5822_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/IN" 200 0 "a_6186_3934#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6060 3934 6061 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5596_3851#" 60 0 "a_5651_5155#" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 5566 3851 5567 3852 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_8/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_5596_3851#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 5267 3857 5268 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_5127_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_9/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 5179 3857 5180 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_8/IN" 60 0 "a_5127_3857#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 4874 3859 4875 3860 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_3708_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_3934_3997#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5840 4094 5841 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5822_3997#" 60 0 "a_5646_5057#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5566 4101 5567 4102 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_8/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_5596_3851#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5267 4149 5268 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5127_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_9/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5179 4149 5180 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_8/IN" 60 0 "a_5127_3857#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4874 4109 4875 4110 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3708_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_3934_3997#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4598 4094 4599 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3708_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_4300_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4268 3934 4269 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3934_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_8/IN" 200 0 "a_4298_3934#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4172 3934 4173 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3708_3851#" 60 0 "a_3763_5155#" 200 0 "brbufhalf_32_0/unitcell2buf_32_8/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 3678 3851 3679 3852 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_9/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_3708_3851#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3379 3857 3380 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_3239_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_10/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 3291 3857 3292 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_9/IN" 60 0 "a_3239_3857#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 2986 3859 2987 3860 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_1820_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_2046_3997#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3952 4094 3953 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3934_3997#" 60 0 "a_3758_5057#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3678 4101 3679 4102 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_9/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_3708_3851#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3379 4149 3380 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3239_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_10/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3291 4149 3292 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_9/IN" 60 0 "a_3239_3857#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2986 4109 2987 4110 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_1820_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_2046_3997#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2710 4094 2711 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_1820_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_2412_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2380 3934 2381 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2046_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_9/IN" 200 0 "a_2410_3934#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2284 3934 2285 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_1820_3851#" 60 0 "a_1875_5155#" 200 0 "brbufhalf_32_0/unitcell2buf_32_9/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 1790 3851 1791 3852 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_10/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_1820_3851#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 1491 3857 1492 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_1351_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_11/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 1403 3857 1404 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_10/IN" 60 0 "a_1351_3857#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 1098 3859 1099 3860 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n68_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_158_3997#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2064 4094 2065 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2046_3997#" 60 0 "a_1870_5057#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1790 4101 1791 4102 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_10/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_1820_3851#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1491 4149 1492 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_1351_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_11/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1403 4149 1404 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_10/IN" 60 0 "a_1351_3857#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1098 4109 1099 4110 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n68_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_158_3997#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 822 4094 823 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n68_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_524_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 492 3934 493 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_158_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_10/IN" 200 0 "a_522_3934#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 396 3934 397 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n68_3851#" 60 0 "a_n13_5155#" 200 0 "brbufhalf_32_0/unitcell2buf_32_10/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 -98 3851 -97 3852 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_11/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_n68_3851#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -397 3857 -396 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n537_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_12/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 -485 3857 -484 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_12/OUT" 60 0 "a_n537_3857#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 -790 3859 -789 3860 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n1956_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_n1730_3997#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176 4094 177 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_158_3997#" 60 0 "a_n18_5057#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -98 4101 -97 4102 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_11/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_n68_3851#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -397 4149 -396 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n537_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_12/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -485 4149 -484 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_12/OUT" 60 0 "a_n537_3857#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -790 4109 -789 4110 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n1956_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_n1730_3997#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -1066 4094 -1065 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n1956_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_n1364_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -1396 3934 -1395 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n1730_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_12/OUT" 200 0 "a_n1366_3934#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -1492 3934 -1491 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n1956_3851#" 60 0 "a_n1901_5155#" 200 0 "brbufhalf_32_0/unitcell2buf_32_12/OUT" 200 0
device msubckt sky130_fd_pr__nfet_01v8 -1986 3851 -1985 3852 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_12/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_n1956_3851#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -2285 3857 -2284 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n2425_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "unitcell2buf_32_1/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 -2373 3857 -2372 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_12/IN" 60 0 "a_n2425_3857#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 -2678 3859 -2677 3860 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n3844_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_n3618_3997#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -1712 4094 -1711 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n1730_3997#" 60 0 "a_n1906_5057#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -1986 4101 -1985 4102 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_12/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_n1956_3851#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -2285 4149 -2284 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n2425_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "unitcell2buf_32_1/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -2373 4149 -2372 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_12/IN" 60 0 "a_n2425_3857#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -2678 4109 -2677 4110 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n3844_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_n3618_3997#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -2954 4094 -2953 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n3844_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_n3252_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -3284 3934 -3283 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n3618_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_12/IN" 200 0 "a_n3254_3934#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -3380 3934 -3379 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n3844_3851#" 60 0 "a_n3789_5155#" 200 0 "brbufhalf_32_0/unitcell2buf_32_12/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 -3874 3851 -3873 3852 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "unitcell2buf_32_1/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_n3844_3851#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -4173 3857 -4172 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n4313_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "unitcell2buf_32_0/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 -4261 3857 -4260 3858 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "unitcell2buf_32_0/OUT" 60 0 "a_n4313_3857#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 -4566 3859 -4565 3860 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n5732_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_n5506_3997#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -3600 4094 -3599 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n3618_3997#" 60 0 "a_n3794_5057#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -3874 4101 -3873 4102 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "unitcell2buf_32_1/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_n3844_3851#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -4173 4149 -4172 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n4313_3857#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "unitcell2buf_32_0/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -4261 4149 -4260 4150 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "unitcell2buf_32_0/OUT" 60 0 "a_n4313_3857#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -4566 4109 -4565 4110 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n5732_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_n5506_3997#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -4842 4094 -4841 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n5732_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_n5140_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -5172 3934 -5171 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n5506_3997#" 60 0 "unitcell2buf_32_0/OUT" 200 0 "a_n5142_3934#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -5268 3934 -5267 3935 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n5732_3851#" 60 0 "a_n5677_5155#" 200 0 "unitcell2buf_32_0/OUT" 200 0
device msubckt sky130_fd_pr__nfet_01v8 -5762 3851 -5761 3852 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "unitcell2buf_32_0/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_n5732_3851#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -5488 4094 -5487 4095 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n5506_3997#" 60 0 "a_n5682_5057#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -5762 4101 -5761 4102 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "unitcell2buf_32_0/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_n5732_3851#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 25048 4660 25049 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_24470_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 130 0 "a_25062_4990#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24952 4660 24953 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_24696_3997#" 60 0 "a_24520_5057#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23160 4660 23161 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_22582_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/IN" 130 0 "a_23174_4990#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23064 4660 23065 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_22808_3997#" 60 0 "a_22632_5057#" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21272 4660 21273 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_20694_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_1/IN" 130 0 "a_21286_4990#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21176 4660 21177 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_20920_3997#" 60 0 "a_20744_5057#" 130 0 "brbufhalf_32_0/unitcell2buf_32_1/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19384 4660 19385 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_18806_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_2/IN" 130 0 "a_19398_4990#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19288 4660 19289 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_19032_3997#" 60 0 "a_18856_5057#" 130 0 "brbufhalf_32_0/unitcell2buf_32_2/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17496 4660 17497 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_16918_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_3/IN" 130 0 "a_17510_4990#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17400 4660 17401 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_17144_3997#" 60 0 "a_16968_5057#" 130 0 "brbufhalf_32_0/unitcell2buf_32_3/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15608 4660 15609 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15030_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_4/IN" 130 0 "a_15622_4990#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15512 4660 15513 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15256_3997#" 60 0 "a_15080_5057#" 130 0 "brbufhalf_32_0/unitcell2buf_32_4/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 13720 4660 13721 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13142_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_5/IN" 130 0 "a_13734_4990#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 13624 4660 13625 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13368_3997#" 60 0 "a_13192_5057#" 130 0 "brbufhalf_32_0/unitcell2buf_32_5/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11832 4660 11833 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11254_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_6/IN" 130 0 "a_11846_4990#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11736 4660 11737 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11480_3997#" 60 0 "a_11304_5057#" 130 0 "brbufhalf_32_0/unitcell2buf_32_6/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9950 4660 9951 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9372_3851#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 130 0 "a_9964_4990#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9854 4660 9855 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9598_3997#" 60 0 "a_9422_5057#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8062 4660 8063 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_7484_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/IN" 130 0 "a_8076_4990#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 7966 4660 7967 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_7710_3997#" 60 0 "a_7534_5057#" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6174 4660 6175 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_5596_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_8/IN" 130 0 "a_6188_4990#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6078 4660 6079 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_5822_3997#" 60 0 "a_5646_5057#" 130 0 "brbufhalf_32_0/unitcell2buf_32_8/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4286 4660 4287 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_3708_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_9/IN" 130 0 "a_4300_4990#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4190 4660 4191 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_3934_3997#" 60 0 "a_3758_5057#" 130 0 "brbufhalf_32_0/unitcell2buf_32_9/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2398 4660 2399 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_1820_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_10/IN" 130 0 "a_2412_4990#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2302 4660 2303 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_2046_3997#" 60 0 "a_1870_5057#" 130 0 "brbufhalf_32_0/unitcell2buf_32_10/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 510 4660 511 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n68_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_12/OUT" 130 0 "a_524_4990#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 414 4660 415 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_158_3997#" 60 0 "a_n18_5057#" 130 0 "brbufhalf_32_0/unitcell2buf_32_12/OUT" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -1378 4660 -1377 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n1956_3851#" 60 0 "brbufhalf_32_0/unitcell2buf_32_12/IN" 130 0 "a_n1364_4990#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -1474 4660 -1473 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n1730_3997#" 60 0 "a_n1906_5057#" 130 0 "brbufhalf_32_0/unitcell2buf_32_12/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -3266 4660 -3265 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n3844_3851#" 60 0 "unitcell2buf_32_0/OUT" 130 0 "a_n3252_4990#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -3362 4660 -3361 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n3618_3997#" 60 0 "a_n3794_5057#" 130 0 "unitcell2buf_32_0/OUT" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -5154 4660 -5153 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n5732_3851#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 130 0 "a_n5140_4990#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -5250 4660 -5249 4661 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n5506_3997#" 60 0 "a_n5682_5057#" 130 0 "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25475 4905 25476 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_25060_3934#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25391 4905 25392 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_25062_4990#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_25060_3934#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25463 5155 25464 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_25421_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25391 5155 25392 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_25062_4990#" 60 0 "a_25060_3934#" 200 0 "a_25421_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25032 4990 25033 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_24696_3997#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 200 0 "a_25062_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24936 4990 24937 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_24470_3851#" 60 0 "a_24520_5057#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 24661 4905 24662 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_24525_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24577 4905 24578 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_24520_5057#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_24525_5155#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23587 4905 23588 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_23172_3934#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23503 4905 23504 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_23174_4990#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_23172_3934#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24649 5155 24650 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_24607_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24577 5155 24578 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_24520_5057#" 60 0 "a_24525_5155#" 200 0 "a_24607_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23575 5155 23576 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_23533_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23503 5155 23504 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23174_4990#" 60 0 "a_23172_3934#" 200 0 "a_23533_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23144 4990 23145 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22808_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/IN" 200 0 "a_23174_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23048 4990 23049 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22582_3851#" 60 0 "a_22632_5057#" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 22773 4905 22774 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_22637_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 22689 4905 22690 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_22632_5057#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_22637_5155#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21699 4905 21700 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_21284_3934#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21615 4905 21616 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_21286_4990#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_21284_3934#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22761 5155 22762 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_22719_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22689 5155 22690 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22632_5057#" 60 0 "a_22637_5155#" 200 0 "a_22719_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21687 5155 21688 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_21645_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21615 5155 21616 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21286_4990#" 60 0 "a_21284_3934#" 200 0 "a_21645_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21256 4990 21257 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20920_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_1/IN" 200 0 "a_21286_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21160 4990 21161 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20694_3851#" 60 0 "a_20744_5057#" 200 0 "brbufhalf_32_0/unitcell2buf_32_1/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 20885 4905 20886 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_20749_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 20801 4905 20802 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_20744_5057#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_20749_5155#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19811 4905 19812 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_19396_3934#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19727 4905 19728 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_19398_4990#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_19396_3934#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20873 5155 20874 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_20831_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20801 5155 20802 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20744_5057#" 60 0 "a_20749_5155#" 200 0 "a_20831_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19799 5155 19800 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_19757_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19727 5155 19728 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19398_4990#" 60 0 "a_19396_3934#" 200 0 "a_19757_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19368 4990 19369 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19032_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_2/IN" 200 0 "a_19398_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19272 4990 19273 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_18806_3851#" 60 0 "a_18856_5057#" 200 0 "brbufhalf_32_0/unitcell2buf_32_2/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 18997 4905 18998 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_18861_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18913 4905 18914 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_18856_5057#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_18861_5155#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17923 4905 17924 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_17508_3934#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17839 4905 17840 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_17510_4990#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_17508_3934#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18985 5155 18986 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_18943_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18913 5155 18914 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_18856_5057#" 60 0 "a_18861_5155#" 200 0 "a_18943_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17911 5155 17912 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_17869_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17839 5155 17840 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17510_4990#" 60 0 "a_17508_3934#" 200 0 "a_17869_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17480 4990 17481 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17144_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_3/IN" 200 0 "a_17510_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17384 4990 17385 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_16918_3851#" 60 0 "a_16968_5057#" 200 0 "brbufhalf_32_0/unitcell2buf_32_3/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 17109 4905 17110 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_16973_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17025 4905 17026 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_16968_5057#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_16973_5155#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16035 4905 16036 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_15620_3934#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15951 4905 15952 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15622_4990#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_15620_3934#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17097 5155 17098 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_17055_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17025 5155 17026 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_16968_5057#" 60 0 "a_16973_5155#" 200 0 "a_17055_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16023 5155 16024 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_15981_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15951 5155 15952 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15622_4990#" 60 0 "a_15620_3934#" 200 0 "a_15981_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15592 4990 15593 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15256_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_4/IN" 200 0 "a_15622_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15496 4990 15497 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15030_3851#" 60 0 "a_15080_5057#" 200 0 "brbufhalf_32_0/unitcell2buf_32_4/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 15221 4905 15222 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_15085_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15137 4905 15138 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15080_5057#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_15085_5155#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 14147 4905 14148 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_13732_3934#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 14063 4905 14064 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13734_4990#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_13732_3934#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15209 5155 15210 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_15167_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15137 5155 15138 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15080_5057#" 60 0 "a_15085_5155#" 200 0 "a_15167_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14135 5155 14136 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_14093_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14063 5155 14064 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13734_4990#" 60 0 "a_13732_3934#" 200 0 "a_14093_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13704 4990 13705 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13368_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_5/IN" 200 0 "a_13734_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13608 4990 13609 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13142_3851#" 60 0 "a_13192_5057#" 200 0 "brbufhalf_32_0/unitcell2buf_32_5/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 13333 4905 13334 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_13197_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 13249 4905 13250 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13192_5057#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_13197_5155#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12259 4905 12260 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_11844_3934#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12175 4905 12176 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11846_4990#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_11844_3934#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13321 5155 13322 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_13279_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13249 5155 13250 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13192_5057#" 60 0 "a_13197_5155#" 200 0 "a_13279_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12247 5155 12248 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_12205_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12175 5155 12176 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11846_4990#" 60 0 "a_11844_3934#" 200 0 "a_12205_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11816 4990 11817 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11480_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_6/IN" 200 0 "a_11846_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11720 4990 11721 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11254_3851#" 60 0 "a_11304_5057#" 200 0 "brbufhalf_32_0/unitcell2buf_32_6/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 11445 4905 11446 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_11309_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11361 4905 11362 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11304_5057#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_11309_5155#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10377 4905 10378 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_9962_3934#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10293 4905 10294 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9964_4990#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_9962_3934#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11433 5155 11434 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_11391_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11361 5155 11362 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11304_5057#" 60 0 "a_11309_5155#" 200 0 "a_11391_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10365 5155 10366 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_10323_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10293 5155 10294 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9964_4990#" 60 0 "a_9962_3934#" 200 0 "a_10323_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9934 4990 9935 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9598_3997#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 200 0 "a_9964_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9838 4990 9839 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9372_3851#" 60 0 "a_9422_5057#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 9563 4905 9564 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_9427_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9479 4905 9480 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9422_5057#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_9427_5155#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8489 4905 8490 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_8074_3934#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8405 4905 8406 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_8076_4990#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_8074_3934#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9551 5155 9552 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_9509_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9479 5155 9480 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9422_5057#" 60 0 "a_9427_5155#" 200 0 "a_9509_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8477 5155 8478 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_8435_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8405 5155 8406 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8076_4990#" 60 0 "a_8074_3934#" 200 0 "a_8435_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8046 4990 8047 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7710_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/IN" 200 0 "a_8076_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7950 4990 7951 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7484_3851#" 60 0 "a_7534_5057#" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 7675 4905 7676 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_7539_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 7591 4905 7592 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_7534_5057#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_7539_5155#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6601 4905 6602 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_6186_3934#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6517 4905 6518 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_6188_4990#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_6186_3934#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7663 5155 7664 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_7621_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7591 5155 7592 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7534_5057#" 60 0 "a_7539_5155#" 200 0 "a_7621_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6589 5155 6590 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_6547_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6517 5155 6518 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6188_4990#" 60 0 "a_6186_3934#" 200 0 "a_6547_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6158 4990 6159 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5822_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_8/IN" 200 0 "a_6188_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6062 4990 6063 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5596_3851#" 60 0 "a_5646_5057#" 200 0 "brbufhalf_32_0/unitcell2buf_32_8/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 5787 4905 5788 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_5651_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 5703 4905 5704 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_5646_5057#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_5651_5155#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4713 4905 4714 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_4298_3934#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4629 4905 4630 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_4300_4990#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_4298_3934#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5775 5155 5776 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_5733_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5703 5155 5704 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5646_5057#" 60 0 "a_5651_5155#" 200 0 "a_5733_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4701 5155 4702 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_4659_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4629 5155 4630 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4300_4990#" 60 0 "a_4298_3934#" 200 0 "a_4659_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4270 4990 4271 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3934_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_9/IN" 200 0 "a_4300_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4174 4990 4175 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3708_3851#" 60 0 "a_3758_5057#" 200 0 "brbufhalf_32_0/unitcell2buf_32_9/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 3899 4905 3900 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_3763_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3815 4905 3816 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_3758_5057#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_3763_5155#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2825 4905 2826 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_2410_3934#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2741 4905 2742 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_2412_4990#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_2410_3934#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3887 5155 3888 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_3845_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3815 5155 3816 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3758_5057#" 60 0 "a_3763_5155#" 200 0 "a_3845_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2813 5155 2814 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_2771_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2741 5155 2742 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2412_4990#" 60 0 "a_2410_3934#" 200 0 "a_2771_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2382 4990 2383 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2046_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_10/IN" 200 0 "a_2412_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2286 4990 2287 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_1820_3851#" 60 0 "a_1870_5057#" 200 0 "brbufhalf_32_0/unitcell2buf_32_10/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 2011 4905 2012 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_1875_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 1927 4905 1928 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_1870_5057#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_1875_5155#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 937 4905 938 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_522_3934#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 853 4905 854 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_524_4990#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_522_3934#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1999 5155 2000 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_1957_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1927 5155 1928 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_1870_5057#" 60 0 "a_1875_5155#" 200 0 "a_1957_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 925 5155 926 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_883_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 853 5155 854 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_524_4990#" 60 0 "a_522_3934#" 200 0 "a_883_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 494 4990 495 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_158_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_12/OUT" 200 0 "a_524_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 398 4990 399 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n68_3851#" 60 0 "a_n18_5057#" 200 0 "brbufhalf_32_0/unitcell2buf_32_12/OUT" 200 0
device msubckt sky130_fd_pr__nfet_01v8 123 4905 124 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_n13_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 39 4905 40 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n18_5057#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_n13_5155#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -951 4905 -950 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_n1366_3934#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -1035 4905 -1034 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n1364_4990#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_n1366_3934#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 111 5155 112 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_69_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 39 5155 40 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n18_5057#" 60 0 "a_n13_5155#" 200 0 "a_69_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -963 5155 -962 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_n1005_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -1035 5155 -1034 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n1364_4990#" 60 0 "a_n1366_3934#" 200 0 "a_n1005_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -1394 4990 -1393 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n1730_3997#" 60 0 "brbufhalf_32_0/unitcell2buf_32_12/IN" 200 0 "a_n1364_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -1490 4990 -1489 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n1956_3851#" 60 0 "a_n1906_5057#" 200 0 "brbufhalf_32_0/unitcell2buf_32_12/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 -1765 4905 -1764 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_n1901_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -1849 4905 -1848 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n1906_5057#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_n1901_5155#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -2839 4905 -2838 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_n3254_3934#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -2923 4905 -2922 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n3252_4990#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_n3254_3934#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -1777 5155 -1776 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_n1819_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -1849 5155 -1848 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n1906_5057#" 60 0 "a_n1901_5155#" 200 0 "a_n1819_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -2851 5155 -2850 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_n2893_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -2923 5155 -2922 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n3252_4990#" 60 0 "a_n3254_3934#" 200 0 "a_n2893_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -3282 4990 -3281 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n3618_3997#" 60 0 "unitcell2buf_32_0/OUT" 200 0 "a_n3252_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -3378 4990 -3377 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n3844_3851#" 60 0 "a_n3794_5057#" 200 0 "unitcell2buf_32_0/OUT" 200 0
device msubckt sky130_fd_pr__nfet_01v8 -3653 4905 -3652 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_n3789_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -3737 4905 -3736 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n3794_5057#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_n3789_5155#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -4727 4905 -4726 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_n5142_3934#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -4811 4905 -4810 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n5140_4990#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_n5142_3934#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -3665 5155 -3664 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_n3707_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -3737 5155 -3736 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n3794_5057#" 60 0 "a_n3789_5155#" 200 0 "a_n3707_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -4739 5155 -4738 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_n4781_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -4811 5155 -4810 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n5140_4990#" 60 0 "a_n5142_3934#" 200 0 "a_n4781_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -5170 4990 -5169 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n5506_3997#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 200 0 "a_n5140_4990#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -5266 4990 -5265 4991 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n5732_3851#" 60 0 "a_n5682_5057#" 200 0 "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 200 0
device msubckt sky130_fd_pr__nfet_01v8 -5541 4905 -5540 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_n5677_5155#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -5625 4905 -5624 4906 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n5682_5057#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_n5677_5155#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -5553 5155 -5552 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_n5595_5155#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -5625 5155 -5624 5156 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n5682_5057#" 60 0 "a_n5677_5155#" 200 0 "a_n5595_5155#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19962 5527 19963 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19878 5527 19879 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19794 5527 19795 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19710 5527 19711 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19626 5527 19627 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19542 5527 19543 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19458 5527 19459 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19374 5527 19375 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19290 5527 19291 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19206 5527 19207 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19122 5527 19123 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19038 5527 19039 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18954 5527 18955 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18870 5527 18871 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18786 5527 18787 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18702 5527 18703 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18080 5529 18081 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17996 5529 17997 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17912 5529 17913 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17828 5529 17829 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17744 5529 17745 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17660 5529 17661 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17576 5529 17577 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17492 5529 17493 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17408 5529 17409 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17324 5529 17325 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17240 5529 17241 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17156 5529 17157 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17072 5529 17073 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16988 5529 16989 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16904 5529 16905 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16820 5529 16821 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4864 5527 4865 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4780 5527 4781 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4696 5527 4697 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4612 5527 4613 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4528 5527 4529 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4444 5527 4445 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4360 5527 4361 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4276 5527 4277 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4192 5527 4193 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4108 5527 4109 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4024 5527 4025 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3940 5527 3941 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3856 5527 3857 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3772 5527 3773 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3688 5527 3689 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3604 5527 3605 5528 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2982 5529 2983 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2898 5529 2899 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2814 5529 2815 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2730 5529 2731 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2646 5529 2647 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2562 5529 2563 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2478 5529 2479 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2394 5529 2395 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2310 5529 2311 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2226 5529 2227 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2142 5529 2143 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2058 5529 2059 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1974 5529 1975 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1890 5529 1891 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1806 5529 1807 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1722 5529 1723 5530 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__nfet_01v8 19962 5847 19963 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19878 5847 19879 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19794 5847 19795 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19710 5847 19711 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19626 5847 19627 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19542 5847 19543 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19458 5847 19459 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19374 5847 19375 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19290 5847 19291 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19206 5847 19207 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19122 5847 19123 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19038 5847 19039 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18954 5847 18955 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18870 5847 18871 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18786 5847 18787 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18702 5847 18703 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18080 5849 18081 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17996 5849 17997 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17912 5849 17913 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17828 5849 17829 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17744 5849 17745 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17660 5849 17661 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17576 5849 17577 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17492 5849 17493 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17408 5849 17409 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17324 5849 17325 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17240 5849 17241 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17156 5849 17157 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17072 5849 17073 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16988 5849 16989 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16904 5849 16905 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16820 5849 16821 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4864 5847 4865 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4780 5847 4781 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4696 5847 4697 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4612 5847 4613 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4528 5847 4529 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4444 5847 4445 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4360 5847 4361 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4276 5847 4277 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4192 5847 4193 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4108 5847 4109 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4024 5847 4025 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3940 5847 3941 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3856 5847 3857 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3772 5847 3773 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3688 5847 3689 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3604 5847 3605 5848 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2982 5849 2983 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2898 5849 2899 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2814 5849 2815 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2730 5849 2731 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2646 5849 2647 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2562 5849 2563 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2478 5849 2479 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2394 5849 2395 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2310 5849 2311 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2226 5849 2227 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2142 5849 2143 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2058 5849 2059 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 1974 5849 1975 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 1890 5849 1891 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 1806 5849 1807 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 1722 5849 1723 5850 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12872 6149 12873 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12788 6149 12789 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12704 6149 12705 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12620 6149 12621 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12536 6149 12537 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12452 6149 12453 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12368 6149 12369 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12284 6149 12285 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12200 6149 12201 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12116 6149 12117 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12032 6149 12033 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11948 6149 11949 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11864 6149 11865 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11780 6149 11781 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11696 6149 11697 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11612 6149 11613 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11324 6149 11325 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11240 6149 11241 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11156 6149 11157 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11072 6149 11073 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10988 6149 10989 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10904 6149 10905 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10820 6149 10821 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10736 6149 10737 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10443 6149 10444 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/A" 60 0 "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10359 6149 10360 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10164 6149 10165 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10080 6149 10081 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9996 6149 9997 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9912 6149 9913 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9828 6149 9829 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9744 6149 9745 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9660 6149 9661 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9576 6149 9577 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9492 6149 9493 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9408 6149 9409 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9324 6149 9325 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9240 6149 9241 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9156 6149 9157 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9072 6149 9073 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8988 6149 8989 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8904 6149 8905 6150 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12872 6399 12873 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12788 6399 12789 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12704 6399 12705 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12620 6399 12621 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12536 6399 12537 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12452 6399 12453 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12368 6399 12369 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12284 6399 12285 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12200 6399 12201 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12116 6399 12117 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12032 6399 12033 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11948 6399 11949 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11864 6399 11865 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11780 6399 11781 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11696 6399 11697 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11612 6399 11613 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11324 6399 11325 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11240 6399 11241 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11156 6399 11157 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11072 6399 11073 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10988 6399 10989 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10904 6399 10905 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10820 6399 10821 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10736 6399 10737 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10443 6399 10444 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/A" 60 0 "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10359 6399 10360 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10164 6399 10165 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10080 6399 10081 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9996 6399 9997 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9912 6399 9913 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9828 6399 9829 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9744 6399 9745 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9660 6399 9661 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9576 6399 9577 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9492 6399 9493 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9408 6399 9409 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9324 6399 9325 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9240 6399 9241 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9156 6399 9157 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9072 6399 9073 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8988 6399 8989 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8904 6399 8905 6400 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0
device msubckt sky130_fd_pr__nfet_01v8 20013 6741 20014 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19929 6741 19930 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19845 6741 19846 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19761 6741 19762 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19677 6741 19678 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19593 6741 19594 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19509 6741 19510 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19425 6741 19426 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19341 6741 19342 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19257 6741 19258 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19173 6741 19174 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19089 6741 19090 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19005 6741 19006 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18921 6741 18922 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18837 6741 18838 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18753 6741 18754 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18131 6743 18132 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18047 6743 18048 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17963 6743 17964 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17879 6743 17880 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17795 6743 17796 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17711 6743 17712 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17627 6743 17628 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17543 6743 17544 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17459 6743 17460 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17375 6743 17376 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17291 6743 17292 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17207 6743 17208 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17123 6743 17124 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17039 6743 17040 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16955 6743 16956 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16871 6743 16872 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4915 6741 4916 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4831 6741 4832 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4747 6741 4748 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4663 6741 4664 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4579 6741 4580 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4495 6741 4496 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4411 6741 4412 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4327 6741 4328 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4243 6741 4244 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4159 6741 4160 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4075 6741 4076 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3991 6741 3992 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3907 6741 3908 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3823 6741 3824 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3739 6741 3740 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3655 6741 3656 6742 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3033 6743 3034 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2949 6743 2950 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2865 6743 2866 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2781 6743 2782 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2697 6743 2698 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2613 6743 2614 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2529 6743 2530 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2445 6743 2446 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2361 6743 2362 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2277 6743 2278 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2193 6743 2194 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2109 6743 2110 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2025 6743 2026 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 1941 6743 1942 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 1857 6743 1858 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 1773 6743 1774 6744 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20013 6991 20014 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19929 6991 19930 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19845 6991 19846 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19761 6991 19762 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19677 6991 19678 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19593 6991 19594 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19509 6991 19510 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19425 6991 19426 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19341 6991 19342 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19257 6991 19258 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19173 6991 19174 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19089 6991 19090 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19005 6991 19006 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18921 6991 18922 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18837 6991 18838 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18753 6991 18754 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18131 6993 18132 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18047 6993 18048 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17963 6993 17964 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17879 6993 17880 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17795 6993 17796 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17711 6993 17712 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17627 6993 17628 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17543 6993 17544 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17459 6993 17460 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17375 6993 17376 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17291 6993 17292 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17207 6993 17208 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17123 6993 17124 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17039 6993 17040 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16955 6993 16956 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16871 6993 16872 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4915 6991 4916 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4831 6991 4832 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4747 6991 4748 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4663 6991 4664 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4579 6991 4580 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4495 6991 4496 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4411 6991 4412 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4327 6991 4328 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4243 6991 4244 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4159 6991 4160 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4075 6991 4076 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3991 6991 3992 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3907 6991 3908 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3823 6991 3824 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3739 6991 3740 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3655 6991 3656 6992 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3033 6993 3034 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2949 6993 2950 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2865 6993 2866 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2781 6993 2782 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2697 6993 2698 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2613 6993 2614 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2529 6993 2530 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2445 6993 2446 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2361 6993 2362 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2277 6993 2278 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2193 6993 2194 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2109 6993 2110 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2025 6993 2026 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1941 6993 1942 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1857 6993 1858 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1773 6993 1774 6994 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23584 7365 23585 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23239_7930#" 60 0 "a_23542_7365#" 200 0 "a_23241_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23512 7365 23513 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_23542_7365#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 23584 7685 23585 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_23239_7930#" 60 0 "a_23241_8986#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23500 7685 23501 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_23241_8986#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23225 7530 23226 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22525_8385#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 200 0 "a_23239_7930#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23129 7530 23130 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22473_8411#" 60 0 "a_22743_8426#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22770 7365 22771 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22743_8426#" 60 0 "a_22728_7365#" 200 0 "a_22716_7685#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22698 7365 22699 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_22728_7365#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21696 7365 21697 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21351_7930#" 60 0 "a_21654_7365#" 200 0 "a_21353_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21624 7365 21625 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_21654_7365#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 22770 7685 22771 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_22743_8426#" 60 0 "a_22716_7685#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 22686 7685 22687 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_22716_7685#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21696 7685 21697 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_21351_7930#" 60 0 "a_21353_8986#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21612 7685 21613 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_21353_8986#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21337 7530 21338 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20637_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_12/OUT" 200 0 "a_21351_7930#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21241 7530 21242 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20585_8411#" 60 0 "a_20855_8426#" 200 0 "brbufhalf_32_1/unitcell2buf_32_12/OUT" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20882 7365 20883 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20855_8426#" 60 0 "a_20840_7365#" 200 0 "a_20828_7685#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20810 7365 20811 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_20840_7365#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19808 7365 19809 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19463_7930#" 60 0 "a_19766_7365#" 200 0 "a_19465_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19736 7365 19737 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_19766_7365#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 20882 7685 20883 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_20855_8426#" 60 0 "a_20828_7685#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 20798 7685 20799 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_20828_7685#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19808 7685 19809 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_19463_7930#" 60 0 "a_19465_8986#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19724 7685 19725 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_19465_8986#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19449 7530 19450 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_18749_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_10/IN" 200 0 "a_19463_7930#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19353 7530 19354 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_18697_8411#" 60 0 "a_18967_8426#" 200 0 "brbufhalf_32_1/unitcell2buf_32_10/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18994 7365 18995 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_18967_8426#" 60 0 "a_18952_7365#" 200 0 "a_18940_7685#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18922 7365 18923 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_18952_7365#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17920 7365 17921 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17575_7930#" 60 0 "a_17878_7365#" 200 0 "a_17577_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17848 7365 17849 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_17878_7365#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 18994 7685 18995 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_18967_8426#" 60 0 "a_18940_7685#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18910 7685 18911 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_18940_7685#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17920 7685 17921 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_17575_7930#" 60 0 "a_17577_8986#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17836 7685 17837 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_17577_8986#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17561 7530 17562 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_16861_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_9/IN" 200 0 "a_17575_7930#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17465 7530 17466 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_16809_8411#" 60 0 "a_17079_8426#" 200 0 "brbufhalf_32_1/unitcell2buf_32_9/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17106 7365 17107 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17079_8426#" 60 0 "a_17064_7365#" 200 0 "a_17052_7685#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17034 7365 17035 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_17064_7365#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16032 7365 16033 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15687_7930#" 60 0 "a_15990_7365#" 200 0 "a_15689_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15960 7365 15961 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_15990_7365#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 17106 7685 17107 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_17079_8426#" 60 0 "a_17052_7685#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17022 7685 17023 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_17052_7685#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16032 7685 16033 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15687_7930#" 60 0 "a_15689_8986#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15948 7685 15949 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_15689_8986#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15673 7530 15674 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_14973_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_8/IN" 200 0 "a_15687_7930#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15577 7530 15578 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_14921_8411#" 60 0 "a_15191_8426#" 200 0 "brbufhalf_32_1/unitcell2buf_32_8/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15218 7365 15219 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15191_8426#" 60 0 "a_15176_7365#" 200 0 "a_15164_7685#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15146 7365 15147 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_15176_7365#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14144 7365 14145 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13799_7930#" 60 0 "a_14102_7365#" 200 0 "a_13801_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14072 7365 14073 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_14102_7365#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 15218 7685 15219 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15191_8426#" 60 0 "a_15164_7685#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15134 7685 15135 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_15164_7685#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 14144 7685 14145 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13799_7930#" 60 0 "a_13801_8986#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 14060 7685 14061 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_13801_8986#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13785 7530 13786 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13085_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/IN" 200 0 "a_13799_7930#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13689 7530 13690 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13033_8411#" 60 0 "a_13303_8426#" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13330 7365 13331 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13303_8426#" 60 0 "a_13288_7365#" 200 0 "a_13276_7685#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13258 7365 13259 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_13288_7365#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12256 7365 12257 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11911_7930#" 60 0 "a_12214_7365#" 200 0 "a_11913_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12184 7365 12185 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_12214_7365#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 13330 7685 13331 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13303_8426#" 60 0 "a_13276_7685#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 13246 7685 13247 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_13276_7685#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12256 7685 12257 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11911_7930#" 60 0 "a_11913_8986#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12172 7685 12173 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_11913_8986#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11897 7530 11898 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11197_8385#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 200 0 "a_11911_7930#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11801 7530 11802 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11145_8411#" 60 0 "a_11415_8426#" 200 0 "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11442 7365 11443 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11415_8426#" 60 0 "a_11400_7365#" 200 0 "a_11388_7685#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11370 7365 11371 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_11400_7365#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10374 7365 10375 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_10029_7930#" 60 0 "a_10332_7365#" 200 0 "a_10031_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10302 7365 10303 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_10332_7365#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 11442 7685 11443 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11415_8426#" 60 0 "a_11388_7685#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11358 7685 11359 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_11388_7685#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10374 7685 10375 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_10029_7930#" 60 0 "a_10031_8986#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10290 7685 10291 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_10031_8986#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10015 7530 10016 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9315_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_6/IN" 200 0 "a_10029_7930#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9919 7530 9920 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9263_8411#" 60 0 "a_9533_8426#" 200 0 "brbufhalf_32_1/unitcell2buf_32_6/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9560 7365 9561 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9533_8426#" 60 0 "a_9518_7365#" 200 0 "a_9506_7685#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9488 7365 9489 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_9518_7365#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8486 7365 8487 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8141_7930#" 60 0 "a_8444_7365#" 200 0 "a_8143_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8414 7365 8415 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_8444_7365#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 9560 7685 9561 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9533_8426#" 60 0 "a_9506_7685#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9476 7685 9477 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_9506_7685#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8486 7685 8487 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_8141_7930#" 60 0 "a_8143_8986#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8402 7685 8403 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_8143_8986#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8127 7530 8128 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7427_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_5/IN" 200 0 "a_8141_7930#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8031 7530 8032 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7375_8411#" 60 0 "a_7645_8426#" 200 0 "brbufhalf_32_1/unitcell2buf_32_5/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7672 7365 7673 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7645_8426#" 60 0 "a_7630_7365#" 200 0 "a_7618_7685#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7600 7365 7601 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_7630_7365#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6598 7365 6599 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6253_7930#" 60 0 "a_6556_7365#" 200 0 "a_6255_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6526 7365 6527 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_6556_7365#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 7672 7685 7673 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_7645_8426#" 60 0 "a_7618_7685#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 7588 7685 7589 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_7618_7685#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6598 7685 6599 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_6253_7930#" 60 0 "a_6255_8986#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6514 7685 6515 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_6255_8986#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6239 7530 6240 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5539_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_4/IN" 200 0 "a_6253_7930#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6143 7530 6144 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5487_8411#" 60 0 "a_5757_8426#" 200 0 "brbufhalf_32_1/unitcell2buf_32_4/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5784 7365 5785 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5757_8426#" 60 0 "a_5742_7365#" 200 0 "a_5730_7685#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5712 7365 5713 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_5742_7365#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4710 7365 4711 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4365_7930#" 60 0 "a_4668_7365#" 200 0 "a_4367_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4638 7365 4639 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_4668_7365#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 5784 7685 5785 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_5757_8426#" 60 0 "a_5730_7685#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 5700 7685 5701 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_5730_7685#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4710 7685 4711 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_4365_7930#" 60 0 "a_4367_8986#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4626 7685 4627 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_4367_8986#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4351 7530 4352 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3651_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_3/IN" 200 0 "a_4365_7930#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4255 7530 4256 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3599_8411#" 60 0 "a_3869_8426#" 200 0 "brbufhalf_32_1/unitcell2buf_32_3/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3896 7365 3897 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3869_8426#" 60 0 "a_3854_7365#" 200 0 "a_3842_7685#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3824 7365 3825 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_3854_7365#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2822 7365 2823 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2477_7930#" 60 0 "a_2780_7365#" 200 0 "a_2479_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2750 7365 2751 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_2780_7365#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 3896 7685 3897 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_3869_8426#" 60 0 "a_3842_7685#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3812 7685 3813 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_3842_7685#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2822 7685 2823 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_2477_7930#" 60 0 "a_2479_8986#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2738 7685 2739 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_2479_8986#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2463 7530 2464 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_1763_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_2/IN" 200 0 "a_2477_7930#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2367 7530 2368 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_1711_8411#" 60 0 "a_1981_8426#" 200 0 "brbufhalf_32_1/unitcell2buf_32_2/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2008 7365 2009 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_1981_8426#" 60 0 "a_1966_7365#" 200 0 "a_1954_7685#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1936 7365 1937 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_1966_7365#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 934 7365 935 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_589_7930#" 60 0 "a_892_7365#" 200 0 "a_591_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 862 7365 863 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_892_7365#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 2008 7685 2009 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_1981_8426#" 60 0 "a_1954_7685#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 1924 7685 1925 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_1954_7685#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 934 7685 935 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_589_7930#" 60 0 "a_591_8986#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 850 7685 851 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_591_8986#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 575 7530 576 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n125_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_1/IN" 200 0 "a_589_7930#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 479 7530 480 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n177_8411#" 60 0 "a_93_8426#" 200 0 "brbufhalf_32_1/unitcell2buf_32_1/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 120 7365 121 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_93_8426#" 60 0 "a_78_7365#" 200 0 "a_66_7685#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 48 7365 49 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_78_7365#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -954 7365 -953 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n1299_7930#" 60 0 "a_n996_7365#" 200 0 "a_n1297_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -1026 7365 -1025 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_n996_7365#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 120 7685 121 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_93_8426#" 60 0 "a_66_7685#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 36 7685 37 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_66_7685#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -954 7685 -953 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n1299_7930#" 60 0 "a_n1297_8986#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -1038 7685 -1037 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_n1297_8986#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -1313 7530 -1312 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n2013_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/IN" 200 0 "a_n1299_7930#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -1409 7530 -1408 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n2065_8411#" 60 0 "a_n1795_8426#" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -1768 7365 -1767 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n1795_8426#" 60 0 "a_n1810_7365#" 200 0 "a_n1822_7685#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -1840 7365 -1839 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_n1810_7365#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -2842 7365 -2841 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n3187_7930#" 60 0 "a_n2884_7365#" 200 0 "a_n3185_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -2914 7365 -2913 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_n2884_7365#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 -1768 7685 -1767 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n1795_8426#" 60 0 "a_n1822_7685#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -1852 7685 -1851 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_n1822_7685#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -2842 7685 -2841 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n3187_7930#" 60 0 "a_n3185_8986#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -2926 7685 -2925 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_n3185_8986#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -3201 7530 -3200 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n3901_8385#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 200 0 "a_n3187_7930#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -3297 7530 -3296 7531 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n3953_8411#" 60 0 "a_n3683_8426#" 200 0 "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -3656 7365 -3655 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n3683_8426#" 60 0 "a_n3698_7365#" 200 0 "a_n3710_7685#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -3728 7365 -3727 7366 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_n3698_7365#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 -3656 7685 -3655 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n3683_8426#" 60 0 "a_n3710_7685#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -3740 7685 -3739 7686 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_n3710_7685#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23209 7930 23210 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_22473_8411#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 130 0 "a_23239_7930#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23113 7930 23114 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_22525_8385#" 60 0 "a_22743_8426#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21321 7930 21322 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_20585_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_12/OUT" 130 0 "a_21351_7930#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21225 7930 21226 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_20637_8385#" 60 0 "a_20855_8426#" 130 0 "brbufhalf_32_1/unitcell2buf_32_12/OUT" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19433 7930 19434 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_18697_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_10/IN" 130 0 "a_19463_7930#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19337 7930 19338 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_18749_8385#" 60 0 "a_18967_8426#" 130 0 "brbufhalf_32_1/unitcell2buf_32_10/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17545 7930 17546 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_16809_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_9/IN" 130 0 "a_17575_7930#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17449 7930 17450 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_16861_8385#" 60 0 "a_17079_8426#" 130 0 "brbufhalf_32_1/unitcell2buf_32_9/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15657 7930 15658 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_14921_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_8/IN" 130 0 "a_15687_7930#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15561 7930 15562 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_14973_8385#" 60 0 "a_15191_8426#" 130 0 "brbufhalf_32_1/unitcell2buf_32_8/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 13769 7930 13770 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13033_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/IN" 130 0 "a_13799_7930#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 13673 7930 13674 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13085_8385#" 60 0 "a_13303_8426#" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11881 7930 11882 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11145_8411#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 130 0 "a_11911_7930#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11785 7930 11786 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11197_8385#" 60 0 "a_11415_8426#" 130 0 "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9999 7930 10000 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9263_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_6/IN" 130 0 "a_10029_7930#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9903 7930 9904 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9315_8385#" 60 0 "a_9533_8426#" 130 0 "brbufhalf_32_1/unitcell2buf_32_6/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8111 7930 8112 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_7375_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_5/IN" 130 0 "a_8141_7930#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8015 7930 8016 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_7427_8385#" 60 0 "a_7645_8426#" 130 0 "brbufhalf_32_1/unitcell2buf_32_5/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6223 7930 6224 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_5487_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_4/IN" 130 0 "a_6253_7930#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6127 7930 6128 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_5539_8385#" 60 0 "a_5757_8426#" 130 0 "brbufhalf_32_1/unitcell2buf_32_4/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4335 7930 4336 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_3599_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_3/IN" 130 0 "a_4365_7930#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4239 7930 4240 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_3651_8385#" 60 0 "a_3869_8426#" 130 0 "brbufhalf_32_1/unitcell2buf_32_3/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2447 7930 2448 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_1711_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_2/IN" 130 0 "a_2477_7930#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2351 7930 2352 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_1763_8385#" 60 0 "a_1981_8426#" 130 0 "brbufhalf_32_1/unitcell2buf_32_2/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 559 7930 560 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n177_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_1/IN" 130 0 "a_589_7930#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 463 7930 464 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n125_8385#" 60 0 "a_93_8426#" 130 0 "brbufhalf_32_1/unitcell2buf_32_1/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -1329 7930 -1328 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n2065_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/IN" 130 0 "a_n1299_7930#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -1425 7930 -1424 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n2013_8385#" 60 0 "a_n1795_8426#" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -3217 7930 -3216 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n3953_8411#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 130 0 "a_n3187_7930#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -3313 7930 -3312 7931 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n3901_8385#" 60 0 "a_n3683_8426#" 130 0 "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23721 8419 23722 8420 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_12/C" 60 0 "a_22525_8385#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23447 8426 23448 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22473_8411#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_23239_7930#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 23721 8739 23722 8740 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_12/C" 60 0 "a_22525_8385#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23227 8586 23228 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22525_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_12/OUT" 200 0 "a_23241_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23131 8586 23132 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22473_8411#" 60 0 "a_22716_7685#" 200 0 "brbufhalf_32_1/unitcell2buf_32_12/OUT" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22801 8426 22802 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22525_8385#" 60 0 "a_22743_8426#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22525 8411 22526 8412 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22525_8385#" 60 0 "a_22473_8411#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22220 8413 22221 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_12/OUT" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_22130_8632#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22132 8413 22133 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22130_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_12/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21833 8419 21834 8420 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_11/C" 60 0 "a_20637_8385#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21559 8426 21560 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20585_8411#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_21351_7930#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 22525 8731 22526 8732 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_22525_8385#" 60 0 "a_22473_8411#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 22220 8759 22221 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_12/OUT" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_22130_8632#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 22132 8759 22133 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_22130_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_12/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 21833 8739 21834 8740 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_11/C" 60 0 "a_20637_8385#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21339 8586 21340 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20637_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_10/IN" 200 0 "a_21353_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21243 8586 21244 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20585_8411#" 60 0 "a_20828_7685#" 200 0 "brbufhalf_32_1/unitcell2buf_32_10/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20913 8426 20914 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20637_8385#" 60 0 "a_20855_8426#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20637 8411 20638 8412 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20637_8385#" 60 0 "a_20585_8411#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20332 8413 20333 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_10/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_20242_8632#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20244 8413 20245 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20242_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_11/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19945 8419 19946 8420 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_10/C" 60 0 "a_18749_8385#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19671 8426 19672 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_18697_8411#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_19463_7930#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 20637 8731 20638 8732 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_20637_8385#" 60 0 "a_20585_8411#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 20332 8759 20333 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_10/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_20242_8632#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 20244 8759 20245 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_20242_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_11/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 19945 8739 19946 8740 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_10/C" 60 0 "a_18749_8385#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19451 8586 19452 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_18749_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_9/IN" 200 0 "a_19465_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19355 8586 19356 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_18697_8411#" 60 0 "a_18940_7685#" 200 0 "brbufhalf_32_1/unitcell2buf_32_9/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19025 8426 19026 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_18749_8385#" 60 0 "a_18967_8426#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18749 8411 18750 8412 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_18749_8385#" 60 0 "a_18697_8411#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18444 8413 18445 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_9/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_18354_8632#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18356 8413 18357 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_18354_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_10/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18057 8419 18058 8420 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_9/C" 60 0 "a_16861_8385#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17783 8426 17784 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_16809_8411#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_17575_7930#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 18749 8731 18750 8732 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_18749_8385#" 60 0 "a_18697_8411#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18444 8759 18445 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_9/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_18354_8632#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 18356 8759 18357 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_18354_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_10/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 18057 8739 18058 8740 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_9/C" 60 0 "a_16861_8385#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17563 8586 17564 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_16861_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_8/IN" 200 0 "a_17577_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17467 8586 17468 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_16809_8411#" 60 0 "a_17052_7685#" 200 0 "brbufhalf_32_1/unitcell2buf_32_8/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17137 8426 17138 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_16861_8385#" 60 0 "a_17079_8426#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16861 8411 16862 8412 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_16861_8385#" 60 0 "a_16809_8411#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16556 8413 16557 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_8/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_16466_8632#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16468 8413 16469 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_16466_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_9/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16169 8419 16170 8420 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_8/C" 60 0 "a_14973_8385#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15895 8426 15896 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_14921_8411#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_15687_7930#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 16861 8731 16862 8732 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_16861_8385#" 60 0 "a_16809_8411#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16556 8759 16557 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_8/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_16466_8632#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 16468 8759 16469 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_16466_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_9/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 16169 8739 16170 8740 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_8/C" 60 0 "a_14973_8385#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15675 8586 15676 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_14973_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/IN" 200 0 "a_15689_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15579 8586 15580 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_14921_8411#" 60 0 "a_15164_7685#" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15249 8426 15250 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_14973_8385#" 60 0 "a_15191_8426#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14973 8411 14974 8412 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_14973_8385#" 60 0 "a_14921_8411#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14668 8413 14669 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_14578_8632#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14580 8413 14581 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_14578_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_8/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14281 8419 14282 8420 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/C" 60 0 "a_13085_8385#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14007 8426 14008 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13033_8411#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_13799_7930#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 14973 8731 14974 8732 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_14973_8385#" 60 0 "a_14921_8411#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 14668 8759 14669 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_14578_8632#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 14580 8759 14581 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_14578_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_8/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 14281 8739 14282 8740 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/C" 60 0 "a_13085_8385#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13787 8586 13788 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13085_8385#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 200 0 "a_13801_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13691 8586 13692 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13033_8411#" 60 0 "a_13276_7685#" 200 0 "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13361 8426 13362 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13085_8385#" 60 0 "a_13303_8426#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13085 8411 13086 8412 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13085_8385#" 60 0 "a_13033_8411#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12780 8413 12781 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_12690_8632#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12692 8413 12693 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_12690_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12393 8419 12394 8420 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2bufcut_32_1/C" 60 0 "a_11197_8385#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12119 8426 12120 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11145_8411#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_11911_7930#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 13085 8731 13086 8732 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13085_8385#" 60 0 "a_13033_8411#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12780 8759 12781 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_12690_8632#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 12692 8759 12693 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_12690_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 12393 8739 12394 8740 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2bufcut_32_1/C" 60 0 "a_11197_8385#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11899 8586 11900 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11197_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_6/IN" 200 0 "a_11913_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11803 8586 11804 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11145_8411#" 60 0 "a_11388_7685#" 200 0 "brbufhalf_32_1/unitcell2buf_32_6/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11473 8426 11474 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11197_8385#" 60 0 "a_11415_8426#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11197 8411 11198 8412 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11197_8385#" 60 0 "a_11145_8411#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10892 8413 10893 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_6/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_10802_8632#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10804 8413 10805 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_10802_8632#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_1/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10511 8419 10512 8420 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_6/C" 60 0 "a_9315_8385#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10237 8426 10238 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9263_8411#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_10029_7930#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 11197 8731 11198 8732 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11197_8385#" 60 0 "a_11145_8411#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10892 8759 10893 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_6/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_10802_8632#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 10804 8759 10805 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_10802_8632#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_1/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 10511 8739 10512 8740 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_6/C" 60 0 "a_9315_8385#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10017 8586 10018 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9315_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_5/IN" 200 0 "a_10031_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9921 8586 9922 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9263_8411#" 60 0 "a_9506_7685#" 200 0 "brbufhalf_32_1/unitcell2buf_32_5/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9591 8426 9592 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9315_8385#" 60 0 "a_9533_8426#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9315 8411 9316 8412 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9315_8385#" 60 0 "a_9263_8411#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9010 8413 9011 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_5/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_8920_8632#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8922 8413 8923 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8920_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_6/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8623 8419 8624 8420 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_5/C" 60 0 "a_7427_8385#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8349 8426 8350 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7375_8411#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_8141_7930#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 9315 8731 9316 8732 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9315_8385#" 60 0 "a_9263_8411#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9010 8759 9011 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_5/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_8920_8632#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 8922 8759 8923 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_8920_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_6/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 8623 8739 8624 8740 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_5/C" 60 0 "a_7427_8385#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8129 8586 8130 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7427_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_4/IN" 200 0 "a_8143_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8033 8586 8034 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7375_8411#" 60 0 "a_7618_7685#" 200 0 "brbufhalf_32_1/unitcell2buf_32_4/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7703 8426 7704 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7427_8385#" 60 0 "a_7645_8426#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7427 8411 7428 8412 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7427_8385#" 60 0 "a_7375_8411#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7122 8413 7123 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_4/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_7032_8632#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7034 8413 7035 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7032_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_5/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6735 8419 6736 8420 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_4/C" 60 0 "a_5539_8385#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6461 8426 6462 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5487_8411#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_6253_7930#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 7427 8731 7428 8732 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_7427_8385#" 60 0 "a_7375_8411#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 7122 8759 7123 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_4/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_7032_8632#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 7034 8759 7035 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_7032_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_5/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 6735 8739 6736 8740 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_4/C" 60 0 "a_5539_8385#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6241 8586 6242 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5539_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_3/IN" 200 0 "a_6255_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6145 8586 6146 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5487_8411#" 60 0 "a_5730_7685#" 200 0 "brbufhalf_32_1/unitcell2buf_32_3/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5815 8426 5816 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5539_8385#" 60 0 "a_5757_8426#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5539 8411 5540 8412 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5539_8385#" 60 0 "a_5487_8411#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5234 8413 5235 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_3/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_5144_8632#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5146 8413 5147 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5144_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_4/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4847 8419 4848 8420 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_3/C" 60 0 "a_3651_8385#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4573 8426 4574 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3599_8411#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_4365_7930#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 5539 8731 5540 8732 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_5539_8385#" 60 0 "a_5487_8411#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 5234 8759 5235 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_3/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_5144_8632#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 5146 8759 5147 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_5144_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_4/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 4847 8739 4848 8740 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_3/C" 60 0 "a_3651_8385#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4353 8586 4354 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3651_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_2/IN" 200 0 "a_4367_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4257 8586 4258 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3599_8411#" 60 0 "a_3842_7685#" 200 0 "brbufhalf_32_1/unitcell2buf_32_2/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3927 8426 3928 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3651_8385#" 60 0 "a_3869_8426#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3651 8411 3652 8412 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3651_8385#" 60 0 "a_3599_8411#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3346 8413 3347 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_2/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_3256_8632#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3258 8413 3259 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3256_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_3/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2959 8419 2960 8420 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_2/C" 60 0 "a_1763_8385#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2685 8426 2686 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_1711_8411#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_2477_7930#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 3651 8731 3652 8732 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_3651_8385#" 60 0 "a_3599_8411#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3346 8759 3347 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_2/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_3256_8632#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 3258 8759 3259 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_3256_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_3/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 2959 8739 2960 8740 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_2/C" 60 0 "a_1763_8385#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2465 8586 2466 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_1763_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_1/IN" 200 0 "a_2479_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2369 8586 2370 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_1711_8411#" 60 0 "a_1954_7685#" 200 0 "brbufhalf_32_1/unitcell2buf_32_1/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2039 8426 2040 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_1763_8385#" 60 0 "a_1981_8426#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1763 8411 1764 8412 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_1763_8385#" 60 0 "a_1711_8411#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1458 8413 1459 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_1/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_1368_8632#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1370 8413 1371 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_1368_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_2/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1071 8419 1072 8420 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_1/C" 60 0 "a_n125_8385#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 797 8426 798 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n177_8411#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_589_7930#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 1763 8731 1764 8732 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_1763_8385#" 60 0 "a_1711_8411#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 1458 8759 1459 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_1/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_1368_8632#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 1370 8759 1371 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_1368_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_2/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 1071 8739 1072 8740 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_1/C" 60 0 "a_n125_8385#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 577 8586 578 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n125_8385#" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/IN" 200 0 "a_591_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 481 8586 482 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n177_8411#" 60 0 "a_66_7685#" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 151 8426 152 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n125_8385#" 60 0 "a_93_8426#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -125 8411 -124 8412 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n125_8385#" 60 0 "a_n177_8411#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -430 8413 -429 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_n520_8632#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -518 8413 -517 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n520_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_1/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -817 8419 -816 8420 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/C" 60 0 "a_n2013_8385#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -1091 8426 -1090 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n2065_8411#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_n1299_7930#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 -125 8731 -124 8732 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n125_8385#" 60 0 "a_n177_8411#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -430 8759 -429 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_n520_8632#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 -518 8759 -517 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n520_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_1/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 -817 8739 -816 8740 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/C" 60 0 "a_n2013_8385#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -1311 8586 -1310 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n2013_8385#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 200 0 "a_n1297_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -1407 8586 -1406 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n2065_8411#" 60 0 "a_n1822_7685#" 200 0 "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -1737 8426 -1736 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n2013_8385#" 60 0 "a_n1795_8426#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -2013 8411 -2012 8412 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n2013_8385#" 60 0 "a_n2065_8411#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -2318 8413 -2317 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_n2408_8632#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -2406 8413 -2405 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n2408_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -2705 8419 -2704 8420 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2bufcut_32_0/C" 60 0 "a_n3901_8385#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -2979 8426 -2978 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n3953_8411#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_n3187_7930#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 -2013 8731 -2012 8732 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n2013_8385#" 60 0 "a_n2065_8411#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -2318 8759 -2317 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_n2408_8632#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 -2406 8759 -2405 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n2408_8632#" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 -2705 8739 -2704 8740 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2bufcut_32_0/C" 60 0 "a_n3901_8385#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -3199 8586 -3198 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n3901_8385#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 200 0 "a_n3185_8986#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -3295 8586 -3294 8587 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n3953_8411#" 60 0 "a_n3710_7685#" 200 0 "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -3625 8426 -3624 8427 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n3901_8385#" 60 0 "a_n3683_8426#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -3901 8411 -3900 8412 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n3901_8385#" 60 0 "a_n3953_8411#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -4206 8413 -4205 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_n4296_8632#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt -4294 8413 -4293 8414 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_n4296_8632#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__nfet_01v8 -3901 8731 -3900 8732 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n3901_8385#" 60 0 "a_n3953_8411#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -4206 8759 -4205 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_n4296_8632#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 -4294 8759 -4293 8760 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n4296_8632#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 23211 8986 23212 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_22473_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_12/OUT" 130 0 "a_23241_8986#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23115 8986 23116 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_22525_8385#" 60 0 "a_22716_7685#" 130 0 "brbufhalf_32_1/unitcell2buf_32_12/OUT" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21323 8986 21324 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_20585_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_10/IN" 130 0 "a_21353_8986#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21227 8986 21228 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_20637_8385#" 60 0 "a_20828_7685#" 130 0 "brbufhalf_32_1/unitcell2buf_32_10/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19435 8986 19436 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_18697_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_9/IN" 130 0 "a_19465_8986#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19339 8986 19340 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_18749_8385#" 60 0 "a_18940_7685#" 130 0 "brbufhalf_32_1/unitcell2buf_32_9/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17547 8986 17548 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_16809_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_8/IN" 130 0 "a_17577_8986#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17451 8986 17452 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_16861_8385#" 60 0 "a_17052_7685#" 130 0 "brbufhalf_32_1/unitcell2buf_32_8/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15659 8986 15660 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_14921_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/IN" 130 0 "a_15689_8986#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15563 8986 15564 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_14973_8385#" 60 0 "a_15164_7685#" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 13771 8986 13772 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13033_8411#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 130 0 "a_13801_8986#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 13675 8986 13676 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13085_8385#" 60 0 "a_13276_7685#" 130 0 "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11883 8986 11884 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11145_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_6/IN" 130 0 "a_11913_8986#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11787 8986 11788 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11197_8385#" 60 0 "a_11388_7685#" 130 0 "brbufhalf_32_1/unitcell2buf_32_6/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10001 8986 10002 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9263_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_5/IN" 130 0 "a_10031_8986#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9905 8986 9906 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9315_8385#" 60 0 "a_9506_7685#" 130 0 "brbufhalf_32_1/unitcell2buf_32_5/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8113 8986 8114 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_7375_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_4/IN" 130 0 "a_8143_8986#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8017 8986 8018 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_7427_8385#" 60 0 "a_7618_7685#" 130 0 "brbufhalf_32_1/unitcell2buf_32_4/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6225 8986 6226 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_5487_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_3/IN" 130 0 "a_6255_8986#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6129 8986 6130 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_5539_8385#" 60 0 "a_5730_7685#" 130 0 "brbufhalf_32_1/unitcell2buf_32_3/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4337 8986 4338 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_3599_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_2/IN" 130 0 "a_4367_8986#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4241 8986 4242 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_3651_8385#" 60 0 "a_3842_7685#" 130 0 "brbufhalf_32_1/unitcell2buf_32_2/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2449 8986 2450 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_1711_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_1/IN" 130 0 "a_2479_8986#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2353 8986 2354 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_1763_8385#" 60 0 "a_1954_7685#" 130 0 "brbufhalf_32_1/unitcell2buf_32_1/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 561 8986 562 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n177_8411#" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/IN" 130 0 "a_591_8986#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 465 8986 466 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n125_8385#" 60 0 "a_66_7685#" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -1327 8986 -1326 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n2065_8411#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 130 0 "a_n1297_8986#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -1423 8986 -1422 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n2013_8385#" 60 0 "a_n1822_7685#" 130 0 "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -3215 8986 -3214 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n3953_8411#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 130 0 "a_n3185_8986#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 -3311 8986 -3310 8987 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_n3901_8385#" 60 0 "a_n3710_7685#" 130 0 "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 130 0
