// Seed: 2666412570
module module_0 (
    input wand id_0,
    input wand id_1,
    input uwire id_2,
    input tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wire id_6,
    output uwire id_7,
    input wire id_8,
    input wand id_9,
    output tri0 id_10,
    input supply1 id_11,
    input wor id_12,
    input tri0 id_13,
    input wand id_14,
    input uwire id_15,
    input uwire id_16
);
endmodule
module module_1 (
    input supply0 id_0
    , id_4,
    input tri0 id_1,
    input uwire id_2
);
  always_latch @(*) id_4 = 1;
  wire id_6 = id_0;
  module_0(
      id_0,
      id_2,
      id_6,
      id_6,
      id_0,
      id_1,
      id_0,
      id_6,
      id_1,
      id_6,
      id_6,
      id_1,
      id_6,
      id_0,
      id_0,
      id_6,
      id_1
  );
endmodule
