// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_93 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_394_p2;
reg   [0:0] icmp_ln86_reg_1382;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1382_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1382_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1382_pp0_iter3_reg;
wire   [0:0] icmp_ln86_159_fu_400_p2;
reg   [0:0] icmp_ln86_159_reg_1393;
wire   [0:0] icmp_ln86_160_fu_406_p2;
reg   [0:0] icmp_ln86_160_reg_1398;
reg   [0:0] icmp_ln86_160_reg_1398_pp0_iter1_reg;
reg   [0:0] icmp_ln86_160_reg_1398_pp0_iter2_reg;
wire   [0:0] icmp_ln86_161_fu_412_p2;
reg   [0:0] icmp_ln86_161_reg_1404;
wire   [0:0] icmp_ln86_162_fu_418_p2;
reg   [0:0] icmp_ln86_162_reg_1410;
reg   [0:0] icmp_ln86_162_reg_1410_pp0_iter1_reg;
wire   [0:0] icmp_ln86_163_fu_424_p2;
reg   [0:0] icmp_ln86_163_reg_1416;
reg   [0:0] icmp_ln86_163_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_163_reg_1416_pp0_iter2_reg;
reg   [0:0] icmp_ln86_163_reg_1416_pp0_iter3_reg;
wire   [0:0] icmp_ln86_164_fu_430_p2;
reg   [0:0] icmp_ln86_164_reg_1422;
reg   [0:0] icmp_ln86_164_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_164_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_164_reg_1422_pp0_iter3_reg;
wire   [0:0] icmp_ln86_165_fu_436_p2;
reg   [0:0] icmp_ln86_165_reg_1428;
wire   [0:0] icmp_ln86_166_fu_442_p2;
reg   [0:0] icmp_ln86_166_reg_1434;
reg   [0:0] icmp_ln86_166_reg_1434_pp0_iter1_reg;
wire   [0:0] icmp_ln86_167_fu_448_p2;
reg   [0:0] icmp_ln86_167_reg_1440;
reg   [0:0] icmp_ln86_167_reg_1440_pp0_iter1_reg;
reg   [0:0] icmp_ln86_167_reg_1440_pp0_iter2_reg;
wire   [0:0] icmp_ln86_168_fu_454_p2;
reg   [0:0] icmp_ln86_168_reg_1446;
reg   [0:0] icmp_ln86_168_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_168_reg_1446_pp0_iter2_reg;
reg   [0:0] icmp_ln86_168_reg_1446_pp0_iter3_reg;
wire   [0:0] icmp_ln86_169_fu_460_p2;
reg   [0:0] icmp_ln86_169_reg_1452;
reg   [0:0] icmp_ln86_169_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_169_reg_1452_pp0_iter2_reg;
reg   [0:0] icmp_ln86_169_reg_1452_pp0_iter3_reg;
wire   [0:0] icmp_ln86_170_fu_466_p2;
reg   [0:0] icmp_ln86_170_reg_1458;
reg   [0:0] icmp_ln86_170_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_170_reg_1458_pp0_iter2_reg;
reg   [0:0] icmp_ln86_170_reg_1458_pp0_iter3_reg;
reg   [0:0] icmp_ln86_170_reg_1458_pp0_iter4_reg;
wire   [0:0] icmp_ln86_171_fu_472_p2;
reg   [0:0] icmp_ln86_171_reg_1464;
reg   [0:0] icmp_ln86_171_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_171_reg_1464_pp0_iter2_reg;
reg   [0:0] icmp_ln86_171_reg_1464_pp0_iter3_reg;
reg   [0:0] icmp_ln86_171_reg_1464_pp0_iter4_reg;
reg   [0:0] icmp_ln86_171_reg_1464_pp0_iter5_reg;
wire   [0:0] icmp_ln86_172_fu_478_p2;
reg   [0:0] icmp_ln86_172_reg_1470;
reg   [0:0] icmp_ln86_172_reg_1470_pp0_iter1_reg;
reg   [0:0] icmp_ln86_172_reg_1470_pp0_iter2_reg;
reg   [0:0] icmp_ln86_172_reg_1470_pp0_iter3_reg;
reg   [0:0] icmp_ln86_172_reg_1470_pp0_iter4_reg;
reg   [0:0] icmp_ln86_172_reg_1470_pp0_iter5_reg;
reg   [0:0] icmp_ln86_172_reg_1470_pp0_iter6_reg;
wire   [0:0] icmp_ln86_173_fu_484_p2;
reg   [0:0] icmp_ln86_173_reg_1476;
reg   [0:0] icmp_ln86_173_reg_1476_pp0_iter1_reg;
wire   [0:0] icmp_ln86_174_fu_490_p2;
reg   [0:0] icmp_ln86_174_reg_1481;
wire   [0:0] icmp_ln86_175_fu_496_p2;
reg   [0:0] icmp_ln86_175_reg_1486;
reg   [0:0] icmp_ln86_175_reg_1486_pp0_iter1_reg;
wire   [0:0] icmp_ln86_176_fu_502_p2;
reg   [0:0] icmp_ln86_176_reg_1491;
reg   [0:0] icmp_ln86_176_reg_1491_pp0_iter1_reg;
wire   [0:0] icmp_ln86_177_fu_508_p2;
reg   [0:0] icmp_ln86_177_reg_1496;
reg   [0:0] icmp_ln86_177_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_177_reg_1496_pp0_iter2_reg;
wire   [0:0] icmp_ln86_178_fu_514_p2;
reg   [0:0] icmp_ln86_178_reg_1501;
reg   [0:0] icmp_ln86_178_reg_1501_pp0_iter1_reg;
reg   [0:0] icmp_ln86_178_reg_1501_pp0_iter2_reg;
wire   [0:0] icmp_ln86_179_fu_520_p2;
reg   [0:0] icmp_ln86_179_reg_1506;
reg   [0:0] icmp_ln86_179_reg_1506_pp0_iter1_reg;
reg   [0:0] icmp_ln86_179_reg_1506_pp0_iter2_reg;
wire   [0:0] icmp_ln86_180_fu_526_p2;
reg   [0:0] icmp_ln86_180_reg_1511;
reg   [0:0] icmp_ln86_180_reg_1511_pp0_iter1_reg;
reg   [0:0] icmp_ln86_180_reg_1511_pp0_iter2_reg;
reg   [0:0] icmp_ln86_180_reg_1511_pp0_iter3_reg;
wire   [0:0] icmp_ln86_181_fu_532_p2;
reg   [0:0] icmp_ln86_181_reg_1516;
reg   [0:0] icmp_ln86_181_reg_1516_pp0_iter1_reg;
reg   [0:0] icmp_ln86_181_reg_1516_pp0_iter2_reg;
reg   [0:0] icmp_ln86_181_reg_1516_pp0_iter3_reg;
wire   [0:0] icmp_ln86_182_fu_538_p2;
reg   [0:0] icmp_ln86_182_reg_1521;
reg   [0:0] icmp_ln86_182_reg_1521_pp0_iter1_reg;
reg   [0:0] icmp_ln86_182_reg_1521_pp0_iter2_reg;
reg   [0:0] icmp_ln86_182_reg_1521_pp0_iter3_reg;
wire   [0:0] icmp_ln86_183_fu_544_p2;
reg   [0:0] icmp_ln86_183_reg_1526;
reg   [0:0] icmp_ln86_183_reg_1526_pp0_iter1_reg;
reg   [0:0] icmp_ln86_183_reg_1526_pp0_iter2_reg;
reg   [0:0] icmp_ln86_183_reg_1526_pp0_iter3_reg;
reg   [0:0] icmp_ln86_183_reg_1526_pp0_iter4_reg;
wire   [0:0] icmp_ln86_184_fu_550_p2;
reg   [0:0] icmp_ln86_184_reg_1531;
reg   [0:0] icmp_ln86_184_reg_1531_pp0_iter1_reg;
reg   [0:0] icmp_ln86_184_reg_1531_pp0_iter2_reg;
reg   [0:0] icmp_ln86_184_reg_1531_pp0_iter3_reg;
reg   [0:0] icmp_ln86_184_reg_1531_pp0_iter4_reg;
wire   [0:0] icmp_ln86_185_fu_556_p2;
reg   [0:0] icmp_ln86_185_reg_1536;
reg   [0:0] icmp_ln86_185_reg_1536_pp0_iter1_reg;
reg   [0:0] icmp_ln86_185_reg_1536_pp0_iter2_reg;
reg   [0:0] icmp_ln86_185_reg_1536_pp0_iter3_reg;
reg   [0:0] icmp_ln86_185_reg_1536_pp0_iter4_reg;
wire   [0:0] icmp_ln86_186_fu_562_p2;
reg   [0:0] icmp_ln86_186_reg_1541;
reg   [0:0] icmp_ln86_186_reg_1541_pp0_iter1_reg;
reg   [0:0] icmp_ln86_186_reg_1541_pp0_iter2_reg;
reg   [0:0] icmp_ln86_186_reg_1541_pp0_iter3_reg;
reg   [0:0] icmp_ln86_186_reg_1541_pp0_iter4_reg;
reg   [0:0] icmp_ln86_186_reg_1541_pp0_iter5_reg;
wire   [0:0] icmp_ln86_187_fu_568_p2;
reg   [0:0] icmp_ln86_187_reg_1546;
reg   [0:0] icmp_ln86_187_reg_1546_pp0_iter1_reg;
reg   [0:0] icmp_ln86_187_reg_1546_pp0_iter2_reg;
reg   [0:0] icmp_ln86_187_reg_1546_pp0_iter3_reg;
reg   [0:0] icmp_ln86_187_reg_1546_pp0_iter4_reg;
reg   [0:0] icmp_ln86_187_reg_1546_pp0_iter5_reg;
wire   [0:0] icmp_ln86_188_fu_574_p2;
reg   [0:0] icmp_ln86_188_reg_1551;
reg   [0:0] icmp_ln86_188_reg_1551_pp0_iter1_reg;
reg   [0:0] icmp_ln86_188_reg_1551_pp0_iter2_reg;
reg   [0:0] icmp_ln86_188_reg_1551_pp0_iter3_reg;
reg   [0:0] icmp_ln86_188_reg_1551_pp0_iter4_reg;
reg   [0:0] icmp_ln86_188_reg_1551_pp0_iter5_reg;
reg   [0:0] icmp_ln86_188_reg_1551_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_580_p2;
reg   [0:0] and_ln102_reg_1556;
reg   [0:0] and_ln102_reg_1556_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1556_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_591_p2;
reg   [0:0] and_ln104_reg_1566;
wire   [0:0] and_ln102_195_fu_596_p2;
reg   [0:0] and_ln102_195_reg_1572;
wire   [0:0] and_ln104_32_fu_605_p2;
reg   [0:0] and_ln104_32_reg_1579;
wire   [0:0] and_ln102_199_fu_610_p2;
reg   [0:0] and_ln102_199_reg_1584;
wire   [0:0] and_ln102_200_fu_620_p2;
reg   [0:0] and_ln102_200_reg_1590;
wire   [0:0] or_ln117_fu_636_p2;
reg   [0:0] or_ln117_reg_1596;
wire   [0:0] xor_ln104_fu_642_p2;
reg   [0:0] xor_ln104_reg_1601;
wire   [0:0] and_ln102_196_fu_647_p2;
reg   [0:0] and_ln102_196_reg_1607;
wire   [0:0] and_ln104_33_fu_656_p2;
reg   [0:0] and_ln104_33_reg_1613;
reg   [0:0] and_ln104_33_reg_1613_pp0_iter3_reg;
wire   [0:0] and_ln102_201_fu_666_p2;
reg   [0:0] and_ln102_201_reg_1619;
wire   [3:0] select_ln117_160_fu_767_p3;
reg   [3:0] select_ln117_160_reg_1624;
wire   [0:0] or_ln117_152_fu_774_p2;
reg   [0:0] or_ln117_152_reg_1629;
wire   [0:0] and_ln102_194_fu_779_p2;
reg   [0:0] and_ln102_194_reg_1635;
wire   [0:0] and_ln104_31_fu_788_p2;
reg   [0:0] and_ln104_31_reg_1641;
wire   [0:0] and_ln102_197_fu_793_p2;
reg   [0:0] and_ln102_197_reg_1647;
wire   [0:0] and_ln102_203_fu_807_p2;
reg   [0:0] and_ln102_203_reg_1653;
wire   [0:0] or_ln117_156_fu_881_p2;
reg   [0:0] or_ln117_156_reg_1659;
wire   [3:0] select_ln117_166_fu_895_p3;
reg   [3:0] select_ln117_166_reg_1664;
wire   [0:0] and_ln104_34_fu_908_p2;
reg   [0:0] and_ln104_34_reg_1669;
wire   [0:0] and_ln102_198_fu_913_p2;
reg   [0:0] and_ln102_198_reg_1674;
reg   [0:0] and_ln102_198_reg_1674_pp0_iter5_reg;
wire   [0:0] and_ln104_35_fu_922_p2;
reg   [0:0] and_ln104_35_reg_1681;
reg   [0:0] and_ln104_35_reg_1681_pp0_iter5_reg;
reg   [0:0] and_ln104_35_reg_1681_pp0_iter6_reg;
wire   [0:0] and_ln102_204_fu_937_p2;
reg   [0:0] and_ln102_204_reg_1687;
wire   [0:0] or_ln117_161_fu_1020_p2;
reg   [0:0] or_ln117_161_reg_1692;
wire   [4:0] select_ln117_172_fu_1032_p3;
reg   [4:0] select_ln117_172_reg_1697;
wire   [0:0] or_ln117_163_fu_1040_p2;
reg   [0:0] or_ln117_163_reg_1702;
wire   [0:0] or_ln117_165_fu_1046_p2;
reg   [0:0] or_ln117_165_reg_1708;
reg   [0:0] or_ln117_165_reg_1708_pp0_iter5_reg;
wire   [0:0] or_ln117_167_fu_1122_p2;
reg   [0:0] or_ln117_167_reg_1716;
wire   [4:0] select_ln117_178_fu_1135_p3;
reg   [4:0] select_ln117_178_reg_1721;
wire   [0:0] or_ln117_171_fu_1197_p2;
reg   [0:0] or_ln117_171_reg_1726;
wire   [4:0] select_ln117_182_fu_1211_p3;
reg   [4:0] select_ln117_182_reg_1731;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_76_fu_586_p2;
wire   [0:0] xor_ln104_78_fu_600_p2;
wire   [0:0] xor_ln104_82_fu_615_p2;
wire   [0:0] and_ln102_208_fu_625_p2;
wire   [0:0] and_ln102_209_fu_630_p2;
wire   [0:0] xor_ln104_79_fu_651_p2;
wire   [0:0] xor_ln104_83_fu_661_p2;
wire   [0:0] and_ln102_211_fu_679_p2;
wire   [0:0] and_ln102_207_fu_671_p2;
wire   [0:0] xor_ln117_fu_689_p2;
wire   [1:0] zext_ln117_fu_695_p1;
wire   [1:0] select_ln117_fu_699_p3;
wire   [1:0] select_ln117_155_fu_706_p3;
wire   [0:0] and_ln102_210_fu_675_p2;
wire   [2:0] zext_ln117_19_fu_713_p1;
wire   [0:0] or_ln117_148_fu_717_p2;
wire   [2:0] select_ln117_156_fu_722_p3;
wire   [0:0] or_ln117_149_fu_729_p2;
wire   [0:0] and_ln102_212_fu_684_p2;
wire   [2:0] select_ln117_157_fu_733_p3;
wire   [0:0] or_ln117_150_fu_741_p2;
wire   [2:0] select_ln117_158_fu_747_p3;
wire   [2:0] select_ln117_159_fu_755_p3;
wire   [3:0] zext_ln117_20_fu_763_p1;
wire   [0:0] xor_ln104_77_fu_783_p2;
wire   [0:0] xor_ln104_84_fu_798_p2;
wire   [0:0] and_ln102_214_fu_816_p2;
wire   [0:0] and_ln102_202_fu_803_p2;
wire   [0:0] and_ln102_213_fu_812_p2;
wire   [0:0] or_ln117_151_fu_831_p2;
wire   [0:0] and_ln102_215_fu_821_p2;
wire   [3:0] select_ln117_161_fu_836_p3;
wire   [0:0] or_ln117_153_fu_843_p2;
wire   [3:0] select_ln117_162_fu_848_p3;
wire   [0:0] or_ln117_154_fu_855_p2;
wire   [0:0] and_ln102_216_fu_826_p2;
wire   [3:0] select_ln117_163_fu_859_p3;
wire   [0:0] or_ln117_155_fu_867_p2;
wire   [3:0] select_ln117_164_fu_873_p3;
wire   [3:0] select_ln117_165_fu_887_p3;
wire   [0:0] xor_ln104_80_fu_903_p2;
wire   [0:0] xor_ln104_81_fu_917_p2;
wire   [0:0] xor_ln104_85_fu_927_p2;
wire   [0:0] and_ln102_217_fu_942_p2;
wire   [0:0] xor_ln104_86_fu_932_p2;
wire   [0:0] and_ln102_220_fu_956_p2;
wire   [0:0] and_ln102_218_fu_947_p2;
wire   [0:0] or_ln117_157_fu_966_p2;
wire   [3:0] select_ln117_167_fu_971_p3;
wire   [0:0] and_ln102_219_fu_952_p2;
wire   [4:0] zext_ln117_21_fu_978_p1;
wire   [0:0] or_ln117_158_fu_982_p2;
wire   [4:0] select_ln117_168_fu_987_p3;
wire   [0:0] or_ln117_159_fu_994_p2;
wire   [0:0] and_ln102_221_fu_961_p2;
wire   [4:0] select_ln117_169_fu_998_p3;
wire   [0:0] or_ln117_160_fu_1006_p2;
wire   [4:0] select_ln117_170_fu_1012_p3;
wire   [4:0] select_ln117_171_fu_1024_p3;
wire   [0:0] xor_ln104_87_fu_1050_p2;
wire   [0:0] and_ln102_223_fu_1063_p2;
wire   [0:0] and_ln102_205_fu_1055_p2;
wire   [0:0] and_ln102_222_fu_1059_p2;
wire   [0:0] or_ln117_162_fu_1078_p2;
wire   [0:0] and_ln102_224_fu_1068_p2;
wire   [4:0] select_ln117_173_fu_1083_p3;
wire   [0:0] or_ln117_164_fu_1090_p2;
wire   [4:0] select_ln117_174_fu_1095_p3;
wire   [0:0] and_ln102_225_fu_1073_p2;
wire   [4:0] select_ln117_175_fu_1102_p3;
wire   [0:0] or_ln117_166_fu_1110_p2;
wire   [4:0] select_ln117_176_fu_1115_p3;
wire   [4:0] select_ln117_177_fu_1127_p3;
wire   [0:0] xor_ln104_88_fu_1143_p2;
wire   [0:0] and_ln102_226_fu_1152_p2;
wire   [0:0] and_ln102_206_fu_1148_p2;
wire   [0:0] and_ln102_227_fu_1157_p2;
wire   [0:0] or_ln117_168_fu_1167_p2;
wire   [0:0] or_ln117_169_fu_1172_p2;
wire   [0:0] and_ln102_228_fu_1162_p2;
wire   [4:0] select_ln117_179_fu_1176_p3;
wire   [0:0] or_ln117_170_fu_1183_p2;
wire   [4:0] select_ln117_180_fu_1189_p3;
wire   [4:0] select_ln117_181_fu_1203_p3;
wire   [0:0] xor_ln104_89_fu_1219_p2;
wire   [0:0] and_ln102_229_fu_1224_p2;
wire   [0:0] and_ln102_230_fu_1229_p2;
wire   [0:0] or_ln117_172_fu_1234_p2;
wire   [11:0] agg_result_fu_1246_p65;
wire   [4:0] agg_result_fu_1246_p66;
wire   [11:0] agg_result_fu_1246_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
wire   [4:0] agg_result_fu_1246_p1;
wire   [4:0] agg_result_fu_1246_p3;
wire   [4:0] agg_result_fu_1246_p5;
wire   [4:0] agg_result_fu_1246_p7;
wire   [4:0] agg_result_fu_1246_p9;
wire   [4:0] agg_result_fu_1246_p11;
wire   [4:0] agg_result_fu_1246_p13;
wire   [4:0] agg_result_fu_1246_p15;
wire   [4:0] agg_result_fu_1246_p17;
wire   [4:0] agg_result_fu_1246_p19;
wire   [4:0] agg_result_fu_1246_p21;
wire   [4:0] agg_result_fu_1246_p23;
wire   [4:0] agg_result_fu_1246_p25;
wire   [4:0] agg_result_fu_1246_p27;
wire   [4:0] agg_result_fu_1246_p29;
wire   [4:0] agg_result_fu_1246_p31;
wire  signed [4:0] agg_result_fu_1246_p33;
wire  signed [4:0] agg_result_fu_1246_p35;
wire  signed [4:0] agg_result_fu_1246_p37;
wire  signed [4:0] agg_result_fu_1246_p39;
wire  signed [4:0] agg_result_fu_1246_p41;
wire  signed [4:0] agg_result_fu_1246_p43;
wire  signed [4:0] agg_result_fu_1246_p45;
wire  signed [4:0] agg_result_fu_1246_p47;
wire  signed [4:0] agg_result_fu_1246_p49;
wire  signed [4:0] agg_result_fu_1246_p51;
wire  signed [4:0] agg_result_fu_1246_p53;
wire  signed [4:0] agg_result_fu_1246_p55;
wire  signed [4:0] agg_result_fu_1246_p57;
wire  signed [4:0] agg_result_fu_1246_p59;
wire  signed [4:0] agg_result_fu_1246_p61;
wire  signed [4:0] agg_result_fu_1246_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x3 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x3_U414(
    .din0(12'd3821),
    .din1(12'd117),
    .din2(12'd1035),
    .din3(12'd49),
    .din4(12'd3599),
    .din5(12'd3650),
    .din6(12'd1183),
    .din7(12'd3757),
    .din8(12'd3956),
    .din9(12'd131),
    .din10(12'd461),
    .din11(12'd3841),
    .din12(12'd3850),
    .din13(12'd3704),
    .din14(12'd4073),
    .din15(12'd3762),
    .din16(12'd4012),
    .din17(12'd3410),
    .din18(12'd416),
    .din19(12'd141),
    .din20(12'd3804),
    .din21(12'd91),
    .din22(12'd3826),
    .din23(12'd4094),
    .din24(12'd3296),
    .din25(12'd179),
    .din26(12'd443),
    .din27(12'd114),
    .din28(12'd4030),
    .din29(12'd3701),
    .din30(12'd281),
    .din31(12'd1207),
    .def(agg_result_fu_1246_p65),
    .sel(agg_result_fu_1246_p66),
    .dout(agg_result_fu_1246_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_194_reg_1635 <= and_ln102_194_fu_779_p2;
        and_ln102_195_reg_1572 <= and_ln102_195_fu_596_p2;
        and_ln102_196_reg_1607 <= and_ln102_196_fu_647_p2;
        and_ln102_197_reg_1647 <= and_ln102_197_fu_793_p2;
        and_ln102_198_reg_1674 <= and_ln102_198_fu_913_p2;
        and_ln102_198_reg_1674_pp0_iter5_reg <= and_ln102_198_reg_1674;
        and_ln102_199_reg_1584 <= and_ln102_199_fu_610_p2;
        and_ln102_200_reg_1590 <= and_ln102_200_fu_620_p2;
        and_ln102_201_reg_1619 <= and_ln102_201_fu_666_p2;
        and_ln102_203_reg_1653 <= and_ln102_203_fu_807_p2;
        and_ln102_204_reg_1687 <= and_ln102_204_fu_937_p2;
        and_ln102_reg_1556 <= and_ln102_fu_580_p2;
        and_ln102_reg_1556_pp0_iter1_reg <= and_ln102_reg_1556;
        and_ln102_reg_1556_pp0_iter2_reg <= and_ln102_reg_1556_pp0_iter1_reg;
        and_ln104_31_reg_1641 <= and_ln104_31_fu_788_p2;
        and_ln104_32_reg_1579 <= and_ln104_32_fu_605_p2;
        and_ln104_33_reg_1613 <= and_ln104_33_fu_656_p2;
        and_ln104_33_reg_1613_pp0_iter3_reg <= and_ln104_33_reg_1613;
        and_ln104_34_reg_1669 <= and_ln104_34_fu_908_p2;
        and_ln104_35_reg_1681 <= and_ln104_35_fu_922_p2;
        and_ln104_35_reg_1681_pp0_iter5_reg <= and_ln104_35_reg_1681;
        and_ln104_35_reg_1681_pp0_iter6_reg <= and_ln104_35_reg_1681_pp0_iter5_reg;
        and_ln104_reg_1566 <= and_ln104_fu_591_p2;
        icmp_ln86_159_reg_1393 <= icmp_ln86_159_fu_400_p2;
        icmp_ln86_160_reg_1398 <= icmp_ln86_160_fu_406_p2;
        icmp_ln86_160_reg_1398_pp0_iter1_reg <= icmp_ln86_160_reg_1398;
        icmp_ln86_160_reg_1398_pp0_iter2_reg <= icmp_ln86_160_reg_1398_pp0_iter1_reg;
        icmp_ln86_161_reg_1404 <= icmp_ln86_161_fu_412_p2;
        icmp_ln86_162_reg_1410 <= icmp_ln86_162_fu_418_p2;
        icmp_ln86_162_reg_1410_pp0_iter1_reg <= icmp_ln86_162_reg_1410;
        icmp_ln86_163_reg_1416 <= icmp_ln86_163_fu_424_p2;
        icmp_ln86_163_reg_1416_pp0_iter1_reg <= icmp_ln86_163_reg_1416;
        icmp_ln86_163_reg_1416_pp0_iter2_reg <= icmp_ln86_163_reg_1416_pp0_iter1_reg;
        icmp_ln86_163_reg_1416_pp0_iter3_reg <= icmp_ln86_163_reg_1416_pp0_iter2_reg;
        icmp_ln86_164_reg_1422 <= icmp_ln86_164_fu_430_p2;
        icmp_ln86_164_reg_1422_pp0_iter1_reg <= icmp_ln86_164_reg_1422;
        icmp_ln86_164_reg_1422_pp0_iter2_reg <= icmp_ln86_164_reg_1422_pp0_iter1_reg;
        icmp_ln86_164_reg_1422_pp0_iter3_reg <= icmp_ln86_164_reg_1422_pp0_iter2_reg;
        icmp_ln86_165_reg_1428 <= icmp_ln86_165_fu_436_p2;
        icmp_ln86_166_reg_1434 <= icmp_ln86_166_fu_442_p2;
        icmp_ln86_166_reg_1434_pp0_iter1_reg <= icmp_ln86_166_reg_1434;
        icmp_ln86_167_reg_1440 <= icmp_ln86_167_fu_448_p2;
        icmp_ln86_167_reg_1440_pp0_iter1_reg <= icmp_ln86_167_reg_1440;
        icmp_ln86_167_reg_1440_pp0_iter2_reg <= icmp_ln86_167_reg_1440_pp0_iter1_reg;
        icmp_ln86_168_reg_1446 <= icmp_ln86_168_fu_454_p2;
        icmp_ln86_168_reg_1446_pp0_iter1_reg <= icmp_ln86_168_reg_1446;
        icmp_ln86_168_reg_1446_pp0_iter2_reg <= icmp_ln86_168_reg_1446_pp0_iter1_reg;
        icmp_ln86_168_reg_1446_pp0_iter3_reg <= icmp_ln86_168_reg_1446_pp0_iter2_reg;
        icmp_ln86_169_reg_1452 <= icmp_ln86_169_fu_460_p2;
        icmp_ln86_169_reg_1452_pp0_iter1_reg <= icmp_ln86_169_reg_1452;
        icmp_ln86_169_reg_1452_pp0_iter2_reg <= icmp_ln86_169_reg_1452_pp0_iter1_reg;
        icmp_ln86_169_reg_1452_pp0_iter3_reg <= icmp_ln86_169_reg_1452_pp0_iter2_reg;
        icmp_ln86_170_reg_1458 <= icmp_ln86_170_fu_466_p2;
        icmp_ln86_170_reg_1458_pp0_iter1_reg <= icmp_ln86_170_reg_1458;
        icmp_ln86_170_reg_1458_pp0_iter2_reg <= icmp_ln86_170_reg_1458_pp0_iter1_reg;
        icmp_ln86_170_reg_1458_pp0_iter3_reg <= icmp_ln86_170_reg_1458_pp0_iter2_reg;
        icmp_ln86_170_reg_1458_pp0_iter4_reg <= icmp_ln86_170_reg_1458_pp0_iter3_reg;
        icmp_ln86_171_reg_1464 <= icmp_ln86_171_fu_472_p2;
        icmp_ln86_171_reg_1464_pp0_iter1_reg <= icmp_ln86_171_reg_1464;
        icmp_ln86_171_reg_1464_pp0_iter2_reg <= icmp_ln86_171_reg_1464_pp0_iter1_reg;
        icmp_ln86_171_reg_1464_pp0_iter3_reg <= icmp_ln86_171_reg_1464_pp0_iter2_reg;
        icmp_ln86_171_reg_1464_pp0_iter4_reg <= icmp_ln86_171_reg_1464_pp0_iter3_reg;
        icmp_ln86_171_reg_1464_pp0_iter5_reg <= icmp_ln86_171_reg_1464_pp0_iter4_reg;
        icmp_ln86_172_reg_1470 <= icmp_ln86_172_fu_478_p2;
        icmp_ln86_172_reg_1470_pp0_iter1_reg <= icmp_ln86_172_reg_1470;
        icmp_ln86_172_reg_1470_pp0_iter2_reg <= icmp_ln86_172_reg_1470_pp0_iter1_reg;
        icmp_ln86_172_reg_1470_pp0_iter3_reg <= icmp_ln86_172_reg_1470_pp0_iter2_reg;
        icmp_ln86_172_reg_1470_pp0_iter4_reg <= icmp_ln86_172_reg_1470_pp0_iter3_reg;
        icmp_ln86_172_reg_1470_pp0_iter5_reg <= icmp_ln86_172_reg_1470_pp0_iter4_reg;
        icmp_ln86_172_reg_1470_pp0_iter6_reg <= icmp_ln86_172_reg_1470_pp0_iter5_reg;
        icmp_ln86_173_reg_1476 <= icmp_ln86_173_fu_484_p2;
        icmp_ln86_173_reg_1476_pp0_iter1_reg <= icmp_ln86_173_reg_1476;
        icmp_ln86_174_reg_1481 <= icmp_ln86_174_fu_490_p2;
        icmp_ln86_175_reg_1486 <= icmp_ln86_175_fu_496_p2;
        icmp_ln86_175_reg_1486_pp0_iter1_reg <= icmp_ln86_175_reg_1486;
        icmp_ln86_176_reg_1491 <= icmp_ln86_176_fu_502_p2;
        icmp_ln86_176_reg_1491_pp0_iter1_reg <= icmp_ln86_176_reg_1491;
        icmp_ln86_177_reg_1496 <= icmp_ln86_177_fu_508_p2;
        icmp_ln86_177_reg_1496_pp0_iter1_reg <= icmp_ln86_177_reg_1496;
        icmp_ln86_177_reg_1496_pp0_iter2_reg <= icmp_ln86_177_reg_1496_pp0_iter1_reg;
        icmp_ln86_178_reg_1501 <= icmp_ln86_178_fu_514_p2;
        icmp_ln86_178_reg_1501_pp0_iter1_reg <= icmp_ln86_178_reg_1501;
        icmp_ln86_178_reg_1501_pp0_iter2_reg <= icmp_ln86_178_reg_1501_pp0_iter1_reg;
        icmp_ln86_179_reg_1506 <= icmp_ln86_179_fu_520_p2;
        icmp_ln86_179_reg_1506_pp0_iter1_reg <= icmp_ln86_179_reg_1506;
        icmp_ln86_179_reg_1506_pp0_iter2_reg <= icmp_ln86_179_reg_1506_pp0_iter1_reg;
        icmp_ln86_180_reg_1511 <= icmp_ln86_180_fu_526_p2;
        icmp_ln86_180_reg_1511_pp0_iter1_reg <= icmp_ln86_180_reg_1511;
        icmp_ln86_180_reg_1511_pp0_iter2_reg <= icmp_ln86_180_reg_1511_pp0_iter1_reg;
        icmp_ln86_180_reg_1511_pp0_iter3_reg <= icmp_ln86_180_reg_1511_pp0_iter2_reg;
        icmp_ln86_181_reg_1516 <= icmp_ln86_181_fu_532_p2;
        icmp_ln86_181_reg_1516_pp0_iter1_reg <= icmp_ln86_181_reg_1516;
        icmp_ln86_181_reg_1516_pp0_iter2_reg <= icmp_ln86_181_reg_1516_pp0_iter1_reg;
        icmp_ln86_181_reg_1516_pp0_iter3_reg <= icmp_ln86_181_reg_1516_pp0_iter2_reg;
        icmp_ln86_182_reg_1521 <= icmp_ln86_182_fu_538_p2;
        icmp_ln86_182_reg_1521_pp0_iter1_reg <= icmp_ln86_182_reg_1521;
        icmp_ln86_182_reg_1521_pp0_iter2_reg <= icmp_ln86_182_reg_1521_pp0_iter1_reg;
        icmp_ln86_182_reg_1521_pp0_iter3_reg <= icmp_ln86_182_reg_1521_pp0_iter2_reg;
        icmp_ln86_183_reg_1526 <= icmp_ln86_183_fu_544_p2;
        icmp_ln86_183_reg_1526_pp0_iter1_reg <= icmp_ln86_183_reg_1526;
        icmp_ln86_183_reg_1526_pp0_iter2_reg <= icmp_ln86_183_reg_1526_pp0_iter1_reg;
        icmp_ln86_183_reg_1526_pp0_iter3_reg <= icmp_ln86_183_reg_1526_pp0_iter2_reg;
        icmp_ln86_183_reg_1526_pp0_iter4_reg <= icmp_ln86_183_reg_1526_pp0_iter3_reg;
        icmp_ln86_184_reg_1531 <= icmp_ln86_184_fu_550_p2;
        icmp_ln86_184_reg_1531_pp0_iter1_reg <= icmp_ln86_184_reg_1531;
        icmp_ln86_184_reg_1531_pp0_iter2_reg <= icmp_ln86_184_reg_1531_pp0_iter1_reg;
        icmp_ln86_184_reg_1531_pp0_iter3_reg <= icmp_ln86_184_reg_1531_pp0_iter2_reg;
        icmp_ln86_184_reg_1531_pp0_iter4_reg <= icmp_ln86_184_reg_1531_pp0_iter3_reg;
        icmp_ln86_185_reg_1536 <= icmp_ln86_185_fu_556_p2;
        icmp_ln86_185_reg_1536_pp0_iter1_reg <= icmp_ln86_185_reg_1536;
        icmp_ln86_185_reg_1536_pp0_iter2_reg <= icmp_ln86_185_reg_1536_pp0_iter1_reg;
        icmp_ln86_185_reg_1536_pp0_iter3_reg <= icmp_ln86_185_reg_1536_pp0_iter2_reg;
        icmp_ln86_185_reg_1536_pp0_iter4_reg <= icmp_ln86_185_reg_1536_pp0_iter3_reg;
        icmp_ln86_186_reg_1541 <= icmp_ln86_186_fu_562_p2;
        icmp_ln86_186_reg_1541_pp0_iter1_reg <= icmp_ln86_186_reg_1541;
        icmp_ln86_186_reg_1541_pp0_iter2_reg <= icmp_ln86_186_reg_1541_pp0_iter1_reg;
        icmp_ln86_186_reg_1541_pp0_iter3_reg <= icmp_ln86_186_reg_1541_pp0_iter2_reg;
        icmp_ln86_186_reg_1541_pp0_iter4_reg <= icmp_ln86_186_reg_1541_pp0_iter3_reg;
        icmp_ln86_186_reg_1541_pp0_iter5_reg <= icmp_ln86_186_reg_1541_pp0_iter4_reg;
        icmp_ln86_187_reg_1546 <= icmp_ln86_187_fu_568_p2;
        icmp_ln86_187_reg_1546_pp0_iter1_reg <= icmp_ln86_187_reg_1546;
        icmp_ln86_187_reg_1546_pp0_iter2_reg <= icmp_ln86_187_reg_1546_pp0_iter1_reg;
        icmp_ln86_187_reg_1546_pp0_iter3_reg <= icmp_ln86_187_reg_1546_pp0_iter2_reg;
        icmp_ln86_187_reg_1546_pp0_iter4_reg <= icmp_ln86_187_reg_1546_pp0_iter3_reg;
        icmp_ln86_187_reg_1546_pp0_iter5_reg <= icmp_ln86_187_reg_1546_pp0_iter4_reg;
        icmp_ln86_188_reg_1551 <= icmp_ln86_188_fu_574_p2;
        icmp_ln86_188_reg_1551_pp0_iter1_reg <= icmp_ln86_188_reg_1551;
        icmp_ln86_188_reg_1551_pp0_iter2_reg <= icmp_ln86_188_reg_1551_pp0_iter1_reg;
        icmp_ln86_188_reg_1551_pp0_iter3_reg <= icmp_ln86_188_reg_1551_pp0_iter2_reg;
        icmp_ln86_188_reg_1551_pp0_iter4_reg <= icmp_ln86_188_reg_1551_pp0_iter3_reg;
        icmp_ln86_188_reg_1551_pp0_iter5_reg <= icmp_ln86_188_reg_1551_pp0_iter4_reg;
        icmp_ln86_188_reg_1551_pp0_iter6_reg <= icmp_ln86_188_reg_1551_pp0_iter5_reg;
        icmp_ln86_reg_1382 <= icmp_ln86_fu_394_p2;
        icmp_ln86_reg_1382_pp0_iter1_reg <= icmp_ln86_reg_1382;
        icmp_ln86_reg_1382_pp0_iter2_reg <= icmp_ln86_reg_1382_pp0_iter1_reg;
        icmp_ln86_reg_1382_pp0_iter3_reg <= icmp_ln86_reg_1382_pp0_iter2_reg;
        or_ln117_152_reg_1629 <= or_ln117_152_fu_774_p2;
        or_ln117_156_reg_1659 <= or_ln117_156_fu_881_p2;
        or_ln117_161_reg_1692 <= or_ln117_161_fu_1020_p2;
        or_ln117_163_reg_1702 <= or_ln117_163_fu_1040_p2;
        or_ln117_165_reg_1708 <= or_ln117_165_fu_1046_p2;
        or_ln117_165_reg_1708_pp0_iter5_reg <= or_ln117_165_reg_1708;
        or_ln117_167_reg_1716 <= or_ln117_167_fu_1122_p2;
        or_ln117_171_reg_1726 <= or_ln117_171_fu_1197_p2;
        or_ln117_reg_1596 <= or_ln117_fu_636_p2;
        select_ln117_160_reg_1624 <= select_ln117_160_fu_767_p3;
        select_ln117_166_reg_1664 <= select_ln117_166_fu_895_p3;
        select_ln117_172_reg_1697 <= select_ln117_172_fu_1032_p3;
        select_ln117_178_reg_1721 <= select_ln117_178_fu_1135_p3;
        select_ln117_182_reg_1731 <= select_ln117_182_fu_1211_p3;
        xor_ln104_reg_1601 <= xor_ln104_fu_642_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1246_p65 = 'bx;

assign agg_result_fu_1246_p66 = ((or_ln117_172_fu_1234_p2[0:0] == 1'b1) ? select_ln117_182_reg_1731 : 5'd31);

assign and_ln102_194_fu_779_p2 = (xor_ln104_reg_1601 & icmp_ln86_160_reg_1398_pp0_iter2_reg);

assign and_ln102_195_fu_596_p2 = (icmp_ln86_161_reg_1404 & and_ln102_reg_1556);

assign and_ln102_196_fu_647_p2 = (icmp_ln86_162_reg_1410_pp0_iter1_reg & and_ln104_reg_1566);

assign and_ln102_197_fu_793_p2 = (icmp_ln86_163_reg_1416_pp0_iter2_reg & and_ln102_194_fu_779_p2);

assign and_ln102_198_fu_913_p2 = (icmp_ln86_164_reg_1422_pp0_iter3_reg & and_ln104_31_reg_1641);

assign and_ln102_199_fu_610_p2 = (icmp_ln86_165_reg_1428 & and_ln102_195_fu_596_p2);

assign and_ln102_200_fu_620_p2 = (icmp_ln86_166_reg_1434 & and_ln104_32_fu_605_p2);

assign and_ln102_201_fu_666_p2 = (icmp_ln86_167_reg_1440_pp0_iter1_reg & and_ln102_196_fu_647_p2);

assign and_ln102_202_fu_803_p2 = (icmp_ln86_168_reg_1446_pp0_iter2_reg & and_ln104_33_reg_1613);

assign and_ln102_203_fu_807_p2 = (icmp_ln86_169_reg_1452_pp0_iter2_reg & and_ln102_197_fu_793_p2);

assign and_ln102_204_fu_937_p2 = (icmp_ln86_170_reg_1458_pp0_iter3_reg & and_ln104_34_fu_908_p2);

assign and_ln102_205_fu_1055_p2 = (icmp_ln86_171_reg_1464_pp0_iter4_reg & and_ln102_198_reg_1674);

assign and_ln102_206_fu_1148_p2 = (icmp_ln86_172_reg_1470_pp0_iter5_reg & and_ln104_35_reg_1681_pp0_iter5_reg);

assign and_ln102_207_fu_671_p2 = (icmp_ln86_173_reg_1476_pp0_iter1_reg & and_ln102_199_reg_1584);

assign and_ln102_208_fu_625_p2 = (xor_ln104_82_fu_615_p2 & icmp_ln86_174_reg_1481);

assign and_ln102_209_fu_630_p2 = (and_ln102_208_fu_625_p2 & and_ln102_195_fu_596_p2);

assign and_ln102_210_fu_675_p2 = (icmp_ln86_175_reg_1486_pp0_iter1_reg & and_ln102_200_reg_1590);

assign and_ln102_211_fu_679_p2 = (xor_ln104_83_fu_661_p2 & icmp_ln86_176_reg_1491_pp0_iter1_reg);

assign and_ln102_212_fu_684_p2 = (and_ln104_32_reg_1579 & and_ln102_211_fu_679_p2);

assign and_ln102_213_fu_812_p2 = (icmp_ln86_177_reg_1496_pp0_iter2_reg & and_ln102_201_reg_1619);

assign and_ln102_214_fu_816_p2 = (xor_ln104_84_fu_798_p2 & icmp_ln86_178_reg_1501_pp0_iter2_reg);

assign and_ln102_215_fu_821_p2 = (and_ln102_214_fu_816_p2 & and_ln102_196_reg_1607);

assign and_ln102_216_fu_826_p2 = (icmp_ln86_179_reg_1506_pp0_iter2_reg & and_ln102_202_fu_803_p2);

assign and_ln102_217_fu_942_p2 = (xor_ln104_85_fu_927_p2 & icmp_ln86_180_reg_1511_pp0_iter3_reg);

assign and_ln102_218_fu_947_p2 = (and_ln104_33_reg_1613_pp0_iter3_reg & and_ln102_217_fu_942_p2);

assign and_ln102_219_fu_952_p2 = (icmp_ln86_181_reg_1516_pp0_iter3_reg & and_ln102_203_reg_1653);

assign and_ln102_220_fu_956_p2 = (xor_ln104_86_fu_932_p2 & icmp_ln86_182_reg_1521_pp0_iter3_reg);

assign and_ln102_221_fu_961_p2 = (and_ln102_220_fu_956_p2 & and_ln102_197_reg_1647);

assign and_ln102_222_fu_1059_p2 = (icmp_ln86_183_reg_1526_pp0_iter4_reg & and_ln102_204_reg_1687);

assign and_ln102_223_fu_1063_p2 = (xor_ln104_87_fu_1050_p2 & icmp_ln86_184_reg_1531_pp0_iter4_reg);

assign and_ln102_224_fu_1068_p2 = (and_ln104_34_reg_1669 & and_ln102_223_fu_1063_p2);

assign and_ln102_225_fu_1073_p2 = (icmp_ln86_185_reg_1536_pp0_iter4_reg & and_ln102_205_fu_1055_p2);

assign and_ln102_226_fu_1152_p2 = (xor_ln104_88_fu_1143_p2 & icmp_ln86_186_reg_1541_pp0_iter5_reg);

assign and_ln102_227_fu_1157_p2 = (and_ln102_226_fu_1152_p2 & and_ln102_198_reg_1674_pp0_iter5_reg);

assign and_ln102_228_fu_1162_p2 = (icmp_ln86_187_reg_1546_pp0_iter5_reg & and_ln102_206_fu_1148_p2);

assign and_ln102_229_fu_1224_p2 = (xor_ln104_89_fu_1219_p2 & icmp_ln86_188_reg_1551_pp0_iter6_reg);

assign and_ln102_230_fu_1229_p2 = (and_ln104_35_reg_1681_pp0_iter6_reg & and_ln102_229_fu_1224_p2);

assign and_ln102_fu_580_p2 = (icmp_ln86_fu_394_p2 & icmp_ln86_159_fu_400_p2);

assign and_ln104_31_fu_788_p2 = (xor_ln104_reg_1601 & xor_ln104_77_fu_783_p2);

assign and_ln104_32_fu_605_p2 = (xor_ln104_78_fu_600_p2 & and_ln102_reg_1556);

assign and_ln104_33_fu_656_p2 = (xor_ln104_79_fu_651_p2 & and_ln104_reg_1566);

assign and_ln104_34_fu_908_p2 = (xor_ln104_80_fu_903_p2 & and_ln102_194_reg_1635);

assign and_ln104_35_fu_922_p2 = (xor_ln104_81_fu_917_p2 & and_ln104_31_reg_1641);

assign and_ln104_fu_591_p2 = (xor_ln104_76_fu_586_p2 & icmp_ln86_reg_1382);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1246_p67;

assign icmp_ln86_159_fu_400_p2 = (($signed(p_read13_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_160_fu_406_p2 = (($signed(p_read3_int_reg) < $signed(18'd6429)) ? 1'b1 : 1'b0);

assign icmp_ln86_161_fu_412_p2 = (($signed(p_read1_int_reg) < $signed(18'd212040)) ? 1'b1 : 1'b0);

assign icmp_ln86_162_fu_418_p2 = (($signed(p_read1_int_reg) < $signed(18'd238731)) ? 1'b1 : 1'b0);

assign icmp_ln86_163_fu_424_p2 = (($signed(p_read15_int_reg) < $signed(18'd1215)) ? 1'b1 : 1'b0);

assign icmp_ln86_164_fu_430_p2 = (($signed(p_read20_int_reg) < $signed(18'd113153)) ? 1'b1 : 1'b0);

assign icmp_ln86_165_fu_436_p2 = (($signed(p_read7_int_reg) < $signed(18'd129)) ? 1'b1 : 1'b0);

assign icmp_ln86_166_fu_442_p2 = (($signed(p_read2_int_reg) < $signed(18'd83395)) ? 1'b1 : 1'b0);

assign icmp_ln86_167_fu_448_p2 = (($signed(p_read5_int_reg) < $signed(18'd917)) ? 1'b1 : 1'b0);

assign icmp_ln86_168_fu_454_p2 = (($signed(p_read2_int_reg) < $signed(18'd84276)) ? 1'b1 : 1'b0);

assign icmp_ln86_169_fu_460_p2 = (($signed(p_read9_int_reg) < $signed(18'd500)) ? 1'b1 : 1'b0);

assign icmp_ln86_170_fu_466_p2 = (($signed(p_read1_int_reg) < $signed(18'd232381)) ? 1'b1 : 1'b0);

assign icmp_ln86_171_fu_472_p2 = (($signed(p_read19_int_reg) < $signed(18'd160324)) ? 1'b1 : 1'b0);

assign icmp_ln86_172_fu_478_p2 = (($signed(p_read10_int_reg) < $signed(18'd95)) ? 1'b1 : 1'b0);

assign icmp_ln86_173_fu_484_p2 = (($signed(p_read14_int_reg) < $signed(18'd20)) ? 1'b1 : 1'b0);

assign icmp_ln86_174_fu_490_p2 = (($signed(p_read4_int_reg) < $signed(18'd782)) ? 1'b1 : 1'b0);

assign icmp_ln86_175_fu_496_p2 = (($signed(p_read2_int_reg) < $signed(18'd60512)) ? 1'b1 : 1'b0);

assign icmp_ln86_176_fu_502_p2 = (($signed(p_read2_int_reg) < $signed(18'd83417)) ? 1'b1 : 1'b0);

assign icmp_ln86_177_fu_508_p2 = (($signed(p_read8_int_reg) < $signed(18'd34)) ? 1'b1 : 1'b0);

assign icmp_ln86_178_fu_514_p2 = (($signed(p_read10_int_reg) < $signed(18'd38)) ? 1'b1 : 1'b0);

assign icmp_ln86_179_fu_520_p2 = (($signed(p_read19_int_reg) < $signed(18'd80572)) ? 1'b1 : 1'b0);

assign icmp_ln86_180_fu_526_p2 = (($signed(p_read12_int_reg) < $signed(18'd6353)) ? 1'b1 : 1'b0);

assign icmp_ln86_181_fu_532_p2 = (($signed(p_read18_int_reg) < $signed(18'd181484)) ? 1'b1 : 1'b0);

assign icmp_ln86_182_fu_538_p2 = (($signed(p_read16_int_reg) < $signed(18'd21)) ? 1'b1 : 1'b0);

assign icmp_ln86_183_fu_544_p2 = (($signed(p_read9_int_reg) < $signed(18'd1046)) ? 1'b1 : 1'b0);

assign icmp_ln86_184_fu_550_p2 = (($signed(p_read8_int_reg) < $signed(18'd33)) ? 1'b1 : 1'b0);

assign icmp_ln86_185_fu_556_p2 = (($signed(p_read1_int_reg) < $signed(18'd242629)) ? 1'b1 : 1'b0);

assign icmp_ln86_186_fu_562_p2 = (($signed(p_read17_int_reg) < $signed(18'd188642)) ? 1'b1 : 1'b0);

assign icmp_ln86_187_fu_568_p2 = (($signed(p_read20_int_reg) < $signed(18'd126465)) ? 1'b1 : 1'b0);

assign icmp_ln86_188_fu_574_p2 = (($signed(p_read11_int_reg) < $signed(18'd77658)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_394_p2 = (($signed(p_read6_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign or_ln117_148_fu_717_p2 = (and_ln102_210_fu_675_p2 | and_ln102_195_reg_1572);

assign or_ln117_149_fu_729_p2 = (and_ln102_200_reg_1590 | and_ln102_195_reg_1572);

assign or_ln117_150_fu_741_p2 = (or_ln117_149_fu_729_p2 | and_ln102_212_fu_684_p2);

assign or_ln117_151_fu_831_p2 = (and_ln102_reg_1556_pp0_iter2_reg | and_ln102_213_fu_812_p2);

assign or_ln117_152_fu_774_p2 = (and_ln102_reg_1556_pp0_iter1_reg | and_ln102_201_fu_666_p2);

assign or_ln117_153_fu_843_p2 = (or_ln117_152_reg_1629 | and_ln102_215_fu_821_p2);

assign or_ln117_154_fu_855_p2 = (and_ln102_reg_1556_pp0_iter2_reg | and_ln102_196_reg_1607);

assign or_ln117_155_fu_867_p2 = (or_ln117_154_fu_855_p2 | and_ln102_216_fu_826_p2);

assign or_ln117_156_fu_881_p2 = (or_ln117_154_fu_855_p2 | and_ln102_202_fu_803_p2);

assign or_ln117_157_fu_966_p2 = (or_ln117_156_reg_1659 | and_ln102_218_fu_947_p2);

assign or_ln117_158_fu_982_p2 = (icmp_ln86_reg_1382_pp0_iter3_reg | and_ln102_219_fu_952_p2);

assign or_ln117_159_fu_994_p2 = (icmp_ln86_reg_1382_pp0_iter3_reg | and_ln102_203_reg_1653);

assign or_ln117_160_fu_1006_p2 = (or_ln117_159_fu_994_p2 | and_ln102_221_fu_961_p2);

assign or_ln117_161_fu_1020_p2 = (icmp_ln86_reg_1382_pp0_iter3_reg | and_ln102_197_reg_1647);

assign or_ln117_162_fu_1078_p2 = (or_ln117_161_reg_1692 | and_ln102_222_fu_1059_p2);

assign or_ln117_163_fu_1040_p2 = (or_ln117_161_fu_1020_p2 | and_ln102_204_fu_937_p2);

assign or_ln117_164_fu_1090_p2 = (or_ln117_163_reg_1702 | and_ln102_224_fu_1068_p2);

assign or_ln117_165_fu_1046_p2 = (icmp_ln86_reg_1382_pp0_iter3_reg | and_ln102_194_reg_1635);

assign or_ln117_166_fu_1110_p2 = (or_ln117_165_reg_1708 | and_ln102_225_fu_1073_p2);

assign or_ln117_167_fu_1122_p2 = (or_ln117_165_reg_1708 | and_ln102_205_fu_1055_p2);

assign or_ln117_168_fu_1167_p2 = (or_ln117_167_reg_1716 | and_ln102_227_fu_1157_p2);

assign or_ln117_169_fu_1172_p2 = (or_ln117_165_reg_1708_pp0_iter5_reg | and_ln102_198_reg_1674_pp0_iter5_reg);

assign or_ln117_170_fu_1183_p2 = (or_ln117_169_fu_1172_p2 | and_ln102_228_fu_1162_p2);

assign or_ln117_171_fu_1197_p2 = (or_ln117_169_fu_1172_p2 | and_ln102_206_fu_1148_p2);

assign or_ln117_172_fu_1234_p2 = (or_ln117_171_reg_1726 | and_ln102_230_fu_1229_p2);

assign or_ln117_fu_636_p2 = (and_ln102_209_fu_630_p2 | and_ln102_199_fu_610_p2);

assign select_ln117_155_fu_706_p3 = ((or_ln117_reg_1596[0:0] == 1'b1) ? select_ln117_fu_699_p3 : 2'd3);

assign select_ln117_156_fu_722_p3 = ((and_ln102_195_reg_1572[0:0] == 1'b1) ? zext_ln117_19_fu_713_p1 : 3'd4);

assign select_ln117_157_fu_733_p3 = ((or_ln117_148_fu_717_p2[0:0] == 1'b1) ? select_ln117_156_fu_722_p3 : 3'd5);

assign select_ln117_158_fu_747_p3 = ((or_ln117_149_fu_729_p2[0:0] == 1'b1) ? select_ln117_157_fu_733_p3 : 3'd6);

assign select_ln117_159_fu_755_p3 = ((or_ln117_150_fu_741_p2[0:0] == 1'b1) ? select_ln117_158_fu_747_p3 : 3'd7);

assign select_ln117_160_fu_767_p3 = ((and_ln102_reg_1556_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_20_fu_763_p1 : 4'd8);

assign select_ln117_161_fu_836_p3 = ((or_ln117_151_fu_831_p2[0:0] == 1'b1) ? select_ln117_160_reg_1624 : 4'd9);

assign select_ln117_162_fu_848_p3 = ((or_ln117_152_reg_1629[0:0] == 1'b1) ? select_ln117_161_fu_836_p3 : 4'd10);

assign select_ln117_163_fu_859_p3 = ((or_ln117_153_fu_843_p2[0:0] == 1'b1) ? select_ln117_162_fu_848_p3 : 4'd11);

assign select_ln117_164_fu_873_p3 = ((or_ln117_154_fu_855_p2[0:0] == 1'b1) ? select_ln117_163_fu_859_p3 : 4'd12);

assign select_ln117_165_fu_887_p3 = ((or_ln117_155_fu_867_p2[0:0] == 1'b1) ? select_ln117_164_fu_873_p3 : 4'd13);

assign select_ln117_166_fu_895_p3 = ((or_ln117_156_fu_881_p2[0:0] == 1'b1) ? select_ln117_165_fu_887_p3 : 4'd14);

assign select_ln117_167_fu_971_p3 = ((or_ln117_157_fu_966_p2[0:0] == 1'b1) ? select_ln117_166_reg_1664 : 4'd15);

assign select_ln117_168_fu_987_p3 = ((icmp_ln86_reg_1382_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_21_fu_978_p1 : 5'd16);

assign select_ln117_169_fu_998_p3 = ((or_ln117_158_fu_982_p2[0:0] == 1'b1) ? select_ln117_168_fu_987_p3 : 5'd17);

assign select_ln117_170_fu_1012_p3 = ((or_ln117_159_fu_994_p2[0:0] == 1'b1) ? select_ln117_169_fu_998_p3 : 5'd18);

assign select_ln117_171_fu_1024_p3 = ((or_ln117_160_fu_1006_p2[0:0] == 1'b1) ? select_ln117_170_fu_1012_p3 : 5'd19);

assign select_ln117_172_fu_1032_p3 = ((or_ln117_161_fu_1020_p2[0:0] == 1'b1) ? select_ln117_171_fu_1024_p3 : 5'd20);

assign select_ln117_173_fu_1083_p3 = ((or_ln117_162_fu_1078_p2[0:0] == 1'b1) ? select_ln117_172_reg_1697 : 5'd21);

assign select_ln117_174_fu_1095_p3 = ((or_ln117_163_reg_1702[0:0] == 1'b1) ? select_ln117_173_fu_1083_p3 : 5'd22);

assign select_ln117_175_fu_1102_p3 = ((or_ln117_164_fu_1090_p2[0:0] == 1'b1) ? select_ln117_174_fu_1095_p3 : 5'd23);

assign select_ln117_176_fu_1115_p3 = ((or_ln117_165_reg_1708[0:0] == 1'b1) ? select_ln117_175_fu_1102_p3 : 5'd24);

assign select_ln117_177_fu_1127_p3 = ((or_ln117_166_fu_1110_p2[0:0] == 1'b1) ? select_ln117_176_fu_1115_p3 : 5'd25);

assign select_ln117_178_fu_1135_p3 = ((or_ln117_167_fu_1122_p2[0:0] == 1'b1) ? select_ln117_177_fu_1127_p3 : 5'd26);

assign select_ln117_179_fu_1176_p3 = ((or_ln117_168_fu_1167_p2[0:0] == 1'b1) ? select_ln117_178_reg_1721 : 5'd27);

assign select_ln117_180_fu_1189_p3 = ((or_ln117_169_fu_1172_p2[0:0] == 1'b1) ? select_ln117_179_fu_1176_p3 : 5'd28);

assign select_ln117_181_fu_1203_p3 = ((or_ln117_170_fu_1183_p2[0:0] == 1'b1) ? select_ln117_180_fu_1189_p3 : 5'd29);

assign select_ln117_182_fu_1211_p3 = ((or_ln117_171_fu_1197_p2[0:0] == 1'b1) ? select_ln117_181_fu_1203_p3 : 5'd30);

assign select_ln117_fu_699_p3 = ((and_ln102_199_reg_1584[0:0] == 1'b1) ? zext_ln117_fu_695_p1 : 2'd2);

assign xor_ln104_76_fu_586_p2 = (icmp_ln86_159_reg_1393 ^ 1'd1);

assign xor_ln104_77_fu_783_p2 = (icmp_ln86_160_reg_1398_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_78_fu_600_p2 = (icmp_ln86_161_reg_1404 ^ 1'd1);

assign xor_ln104_79_fu_651_p2 = (icmp_ln86_162_reg_1410_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_80_fu_903_p2 = (icmp_ln86_163_reg_1416_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_81_fu_917_p2 = (icmp_ln86_164_reg_1422_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_82_fu_615_p2 = (icmp_ln86_165_reg_1428 ^ 1'd1);

assign xor_ln104_83_fu_661_p2 = (icmp_ln86_166_reg_1434_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_84_fu_798_p2 = (icmp_ln86_167_reg_1440_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_85_fu_927_p2 = (icmp_ln86_168_reg_1446_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_86_fu_932_p2 = (icmp_ln86_169_reg_1452_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_87_fu_1050_p2 = (icmp_ln86_170_reg_1458_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_88_fu_1143_p2 = (icmp_ln86_171_reg_1464_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_89_fu_1219_p2 = (icmp_ln86_172_reg_1470_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_642_p2 = (icmp_ln86_reg_1382_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_689_p2 = (1'd1 ^ and_ln102_207_fu_671_p2);

assign zext_ln117_19_fu_713_p1 = select_ln117_155_fu_706_p3;

assign zext_ln117_20_fu_763_p1 = select_ln117_159_fu_755_p3;

assign zext_ln117_21_fu_978_p1 = select_ln117_167_fu_971_p3;

assign zext_ln117_fu_695_p1 = xor_ln117_fu_689_p2;

endmodule //conifer_jettag_accelerator_decision_function_93
