{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1579572916178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579572916178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 23:15:15 2020 " "Processing started: Mon Jan 20 23:15:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579572916178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1579572916178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cofre_novo -c cofre_novo " "Command: quartus_map --read_settings_files=on --write_settings_files=off cofre_novo -c cofre_novo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1579572916178 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1579572917073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-RTL " "Found design unit 1: PWM-RTL" {  } { { "PWM.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/PWM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579572917894 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/PWM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579572917894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579572917894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycvector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaycvector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displaycvector-arquitetura " "Found design unit 1: displaycvector-arquitetura" {  } { { "displaycvector.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/displaycvector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579572917906 ""} { "Info" "ISGN_ENTITY_NAME" "1 displaycvector " "Found entity 1: displaycvector" {  } { { "displaycvector.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/displaycvector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579572917906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579572917906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arquitetura " "Found design unit 1: contador-arquitetura" {  } { { "contador.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/contador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579572917908 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579572917908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579572917908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta_decada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conta_decada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta_decada-arquitetura " "Found design unit 1: conta_decada-arquitetura" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/conta_decada.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579572917908 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta_decada " "Found entity 1: conta_decada" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/conta_decada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579572917908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579572917908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cofredigital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cofredigital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cofredigital-arquiteturacofre " "Found design unit 1: cofredigital-arquiteturacofre" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofredigital.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579572917918 ""} { "Info" "ISGN_ENTITY_NAME" "1 cofredigital " "Found entity 1: cofredigital" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofredigital.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579572917918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579572917918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_pwm-behavioral " "Found design unit 1: clock_pwm-behavioral" {  } { { "clock_pwm.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/clock_pwm.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579572917924 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_pwm " "Found entity 1: clock_pwm" {  } { { "clock_pwm.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/clock_pwm.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579572917924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579572917924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-behavioral " "Found design unit 1: clock-behavioral" {  } { { "clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/clock.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579572917924 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/clock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579572917924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579572917924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cofre_novo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cofre_novo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cofre_novo-arquiteturacofre " "Found design unit 1: cofre_novo-arquiteturacofre" {  } { { "cofre_novo.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofre_novo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579572917935 ""} { "Info" "ISGN_ENTITY_NAME" "1 cofre_novo " "Found entity 1: cofre_novo" {  } { { "cofre_novo.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofre_novo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579572917935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579572917935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cofre_novo " "Elaborating entity \"cofre_novo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1579572918009 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ch cofre_novo.vhd(71) " "VHDL Process Statement warning at cofre_novo.vhd(71): signal \"ch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cofre_novo.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofre_novo.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1579572918009 "|cofre_novo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:divisor " "Elaborating entity \"clock\" for hierarchy \"clock:divisor\"" {  } { { "cofre_novo.vhd" "divisor" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofre_novo.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579572918150 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a clock.vhd(10) " "VHDL Signal Declaration warning at clock.vhd(10): used implicit default value for signal \"a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/clock.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1579572918162 "|cofre_novo|clock:divisor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b clock.vhd(10) " "VHDL Signal Declaration warning at clock.vhd(10): used implicit default value for signal \"b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/clock.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1579572918162 "|cofre_novo|clock:divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:conta3 " "Elaborating entity \"contador\" for hierarchy \"contador:conta3\"" {  } { { "cofre_novo.vhd" "conta3" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofre_novo.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579572918164 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q contador.vhd(14) " "VHDL Process Statement warning at contador.vhd(14): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "contador.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/contador.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1579572918172 "|cofre_novo|contador:conta3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] contador.vhd(14) " "Inferred latch for \"q\[0\]\" at contador.vhd(14)" {  } { { "contador.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/contador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579572918172 "|cofre_novo|contador:conta3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] contador.vhd(14) " "Inferred latch for \"q\[1\]\" at contador.vhd(14)" {  } { { "contador.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/contador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579572918173 "|cofre_novo|contador:conta3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] contador.vhd(14) " "Inferred latch for \"q\[2\]\" at contador.vhd(14)" {  } { { "contador.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/contador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579572918173 "|cofre_novo|contador:conta3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] contador.vhd(14) " "Inferred latch for \"q\[3\]\" at contador.vhd(14)" {  } { { "contador.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/contador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579572918173 "|cofre_novo|contador:conta3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conta_decada conta_decada:contadec " "Elaborating entity \"conta_decada\" for hierarchy \"conta_decada:contadec\"" {  } { { "cofre_novo.vhd" "contadec" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofre_novo.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579572918174 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q conta_decada.vhd(14) " "VHDL Process Statement warning at conta_decada.vhd(14): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/conta_decada.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1579572918178 "|cofre_novo|conta_decada:contadec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blok conta_decada.vhd(14) " "VHDL Process Statement warning at conta_decada.vhd(14): inferring latch(es) for signal or variable \"blok\", which holds its previous value in one or more paths through the process" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/conta_decada.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1579572918178 "|cofre_novo|conta_decada:contadec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blok conta_decada.vhd(14) " "Inferred latch for \"blok\" at conta_decada.vhd(14)" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/conta_decada.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579572918179 "|cofre_novo|conta_decada:contadec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] conta_decada.vhd(14) " "Inferred latch for \"q\[0\]\" at conta_decada.vhd(14)" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/conta_decada.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579572918179 "|cofre_novo|conta_decada:contadec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] conta_decada.vhd(14) " "Inferred latch for \"q\[1\]\" at conta_decada.vhd(14)" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/conta_decada.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579572918179 "|cofre_novo|conta_decada:contadec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] conta_decada.vhd(14) " "Inferred latch for \"q\[2\]\" at conta_decada.vhd(14)" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/conta_decada.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579572918180 "|cofre_novo|conta_decada:contadec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] conta_decada.vhd(14) " "Inferred latch for \"q\[3\]\" at conta_decada.vhd(14)" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/conta_decada.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579572918180 "|cofre_novo|conta_decada:contadec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaycvector displaycvector:decod0 " "Elaborating entity \"displaycvector\" for hierarchy \"displaycvector:decod0\"" {  } { { "cofre_novo.vhd" "decod0" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofre_novo.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579572918181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:pwm0 " "Elaborating entity \"PWM\" for hierarchy \"PWM:pwm0\"" {  } { { "cofre_novo.vhd" "pwm0" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofre_novo.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579572918185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pwm PWM:pwm0\|clock_pwm:PRESCALER " "Elaborating entity \"clock_pwm\" for hierarchy \"PWM:pwm0\|clock_pwm:PRESCALER\"" {  } { { "PWM.vhd" "PRESCALER" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/PWM.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579572918195 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1579572918749 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "cofre_novo.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofre_novo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1579572918912 "|cofre_novo|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1579572918912 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1579572919299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579572919299 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "cofre_novo.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofre_novo.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579572919384 "|cofre_novo|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1579572919384 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "271 " "Implemented 271 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1579572919387 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1579572919387 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1579572919387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1579572919387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579572919451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 23:15:19 2020 " "Processing ended: Mon Jan 20 23:15:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579572919451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579572919451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579572919451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579572919451 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1579572921348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579572921348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 23:15:20 2020 " "Processing started: Mon Jan 20 23:15:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579572921348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1579572921348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cofre_novo -c cofre_novo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cofre_novo -c cofre_novo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1579572921351 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1579572921593 ""}
{ "Info" "0" "" "Project  = cofre_novo" {  } {  } 0 0 "Project  = cofre_novo" 0 0 "Fitter" 0 0 1579572921598 ""}
{ "Info" "0" "" "Revision = cofre_novo" {  } {  } 0 0 "Revision = cofre_novo" 0 0 "Fitter" 0 0 1579572921599 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1579572921785 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cofre_novo EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"cofre_novo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1579572921836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1579572921909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1579572921909 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1579572922043 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1579572922068 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1579572923077 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1579572923077 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1579572923077 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1579572923079 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1579572923079 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1579572923079 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1579572923079 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 55 " "No exact pin location assignment(s) for 8 pins of 55 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buz_verde\[7\] " "Pin buz_verde\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buz_verde[7] } } } { "cofre_novo.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofre_novo.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buz_verde[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579572923257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buz_verde\[6\] " "Pin buz_verde\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buz_verde[6] } } } { "cofre_novo.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofre_novo.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buz_verde[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579572923257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buz_verde\[5\] " "Pin buz_verde\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buz_verde[5] } } } { "cofre_novo.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofre_novo.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buz_verde[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579572923257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buz_verde\[4\] " "Pin buz_verde\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buz_verde[4] } } } { "cofre_novo.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofre_novo.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buz_verde[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579572923257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buz_verde\[3\] " "Pin buz_verde\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buz_verde[3] } } } { "cofre_novo.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofre_novo.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buz_verde[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579572923257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buz_verde\[2\] " "Pin buz_verde\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buz_verde[2] } } } { "cofre_novo.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofre_novo.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buz_verde[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579572923257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buz_verde\[1\] " "Pin buz_verde\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buz_verde[1] } } } { "cofre_novo.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofre_novo.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buz_verde[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579572923257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buz_verde\[0\] " "Pin buz_verde\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buz_verde[0] } } } { "cofre_novo.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofre_novo.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buz_verde[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579572923257 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1579572923257 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1579572923466 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cofre_novo.sdc " "Synopsys Design Constraints File file not found: 'cofre_novo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1579572923470 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1579572923470 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1579572923477 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50M (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_50M (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1579572923497 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_50M } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } } { "cofre_novo.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/cofre_novo.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579572923497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PWM:pwm0\|clock_pwm:PRESCALER\|clk_div  " "Automatically promoted node PWM:pwm0\|clock_pwm:PRESCALER\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1579572923497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PWM:pwm0\|clock_pwm:PRESCALER\|clk_div~0 " "Destination node PWM:pwm0\|clock_pwm:PRESCALER\|clk_div~0" {  } { { "clock_pwm.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/clock_pwm.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM:pwm0|clock_pwm:PRESCALER|clk_div~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1579572923497 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1579572923497 ""}  } { { "clock_pwm.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/clock_pwm.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM:pwm0|clock_pwm:PRESCALER|clk_div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579572923497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock:divisor\|clk_div  " "Automatically promoted node clock:divisor\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1579572923497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:divisor\|clk_div~0 " "Destination node clock:divisor\|clk_div~0" {  } { { "clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/clock.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock:divisor|clk_div~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1579572923497 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1579572923497 ""}  } { { "clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/clock.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock:divisor|clk_div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579572923497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "contador:conta3\|carry_out  " "Automatically promoted node contador:conta3\|carry_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1579572923497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:conta3\|carry_out~0 " "Destination node contador:conta3\|carry_out~0" {  } { { "contador.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/contador.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador:conta3|carry_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1579572923497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "conta_decada:contadec\|block_v~0 " "Destination node conta_decada:contadec\|block_v~0" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/conta_decada.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conta_decada:contadec|block_v~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1579572923497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "conta_decada:contadec\|blok " "Destination node conta_decada:contadec\|blok" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/conta_decada.vhd" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conta_decada:contadec|blok } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1579572923497 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1579572923497 ""}  } { { "contador.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/contador.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador:conta3|carry_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579572923497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1579572923499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:conta3\|carry_out~0 " "Destination node contador:conta3\|carry_out~0" {  } { { "contador.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/contador.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador:conta3|carry_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1579572923499 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1579572923499 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579572923499 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1579572923607 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1579572923607 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1579572923614 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1579572923615 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1579572923616 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1579572923616 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1579572923617 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1579572923617 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1579572923617 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1579572923619 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1579572923619 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1579572923625 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1579572923625 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1579572923625 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 4 60 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1579572923625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 7 52 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1579572923625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1579572923625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1579572923625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 4 61 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1579572923625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 9 50 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1579572923625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 15 43 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1579572923625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 11 45 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1579572923625 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1579572923625 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1579572923625 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579572923645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1579572927435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579572927627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1579572927647 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1579572929473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579572929473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1579572929587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X43_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11" {  } { { "loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} 33 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1579572932668 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1579572932668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579572933698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1579572933700 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1579572933700 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.64 " "Total time spent on timing analysis during the Fitter is 1.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1579572933713 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1579572933721 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "48 " "Found 48 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz\[17\] 0 " "Pin \"buz\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz\[16\] 0 " "Pin \"buz\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz\[15\] 0 " "Pin \"buz\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz\[14\] 0 " "Pin \"buz\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz\[13\] 0 " "Pin \"buz\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz\[12\] 0 " "Pin \"buz\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz\[11\] 0 " "Pin \"buz\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz\[10\] 0 " "Pin \"buz\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz\[9\] 0 " "Pin \"buz\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz\[8\] 0 " "Pin \"buz\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz\[7\] 0 " "Pin \"buz\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz\[6\] 0 " "Pin \"buz\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz\[5\] 0 " "Pin \"buz\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz\[4\] 0 " "Pin \"buz\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz\[3\] 0 " "Pin \"buz\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz\[2\] 0 " "Pin \"buz\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz\[1\] 0 " "Pin \"buz\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz\[0\] 0 " "Pin \"buz\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz_verde\[7\] 0 " "Pin \"buz_verde\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz_verde\[6\] 0 " "Pin \"buz_verde\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz_verde\[5\] 0 " "Pin \"buz_verde\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz_verde\[4\] 0 " "Pin \"buz_verde\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz_verde\[3\] 0 " "Pin \"buz_verde\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz_verde\[2\] 0 " "Pin \"buz_verde\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz_verde\[1\] 0 " "Pin \"buz_verde\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buz_verde\[0\] 0 " "Pin \"buz_verde\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm_pin 0 " "Pin \"pwm_pin\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1579572933729 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1579572933729 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1579572933945 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1579572933984 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1579572934175 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579572934709 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/output_files/cofre_novo.fit.smsg " "Generated suppressed messages file C:/Users/nicol/Documents/codigos/VHDL/teste do cofre/output_files/cofre_novo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1579572935032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579572935255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 23:15:35 2020 " "Processing ended: Mon Jan 20 23:15:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579572935255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579572935255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579572935255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1579572935255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1579572936498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579572936498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 23:15:36 2020 " "Processing started: Mon Jan 20 23:15:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579572936498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1579572936498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cofre_novo -c cofre_novo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cofre_novo -c cofre_novo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1579572936499 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1579572938797 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1579572938911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579572939833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 23:15:39 2020 " "Processing ended: Mon Jan 20 23:15:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579572939833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579572939833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579572939833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1579572939833 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1579572940494 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1579572941520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579572941525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 23:15:40 2020 " "Processing started: Mon Jan 20 23:15:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579572941525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1579572941525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cofre_novo -c cofre_novo " "Command: quartus_sta cofre_novo -c cofre_novo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1579572941526 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1579572941772 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1579572942104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1579572942161 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1579572942161 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1579572942303 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cofre_novo.sdc " "Synopsys Design Constraints File file not found: 'cofre_novo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1579572942320 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1579572942321 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:pwm0\|clock_pwm:PRESCALER\|clk_div PWM:pwm0\|clock_pwm:PRESCALER\|clk_div " "create_clock -period 1.000 -name PWM:pwm0\|clock_pwm:PRESCALER\|clk_div PWM:pwm0\|clock_pwm:PRESCALER\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942323 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50M clk_50M " "create_clock -period 1.000 -name clk_50M clk_50M" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942323 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador:conta3\|carry_out contador:conta3\|carry_out " "create_clock -period 1.000 -name contador:conta3\|carry_out contador:conta3\|carry_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942323 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name enter enter " "create_clock -period 1.000 -name enter enter" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942323 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:divisor\|clk_div clock:divisor\|clk_div " "create_clock -period 1.000 -name clock:divisor\|clk_div clock:divisor\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942323 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942323 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1579572942326 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1579572942361 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1579572942394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.045 " "Worst-case setup slack is -5.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.045      -185.234 clk_50M  " "   -5.045      -185.234 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.861        -7.389 contador:conta3\|carry_out  " "   -2.861        -7.389 contador:conta3\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.073       -16.406 PWM:pwm0\|clock_pwm:PRESCALER\|clk_div  " "   -2.073       -16.406 PWM:pwm0\|clock_pwm:PRESCALER\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.638        -2.360 clock:divisor\|clk_div  " "   -0.638        -2.360 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042        -0.042 enter  " "   -0.042        -0.042 enter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579572942425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.171 " "Worst-case hold slack is -4.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.171        -7.092 enter  " "   -4.171        -7.092 enter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.546        -5.052 clk_50M  " "   -2.546        -5.052 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.266        -2.266 clock:divisor\|clk_div  " "   -2.266        -2.266 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 PWM:pwm0\|clock_pwm:PRESCALER\|clk_div  " "    0.391         0.000 PWM:pwm0\|clock_pwm:PRESCALER\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.026         0.000 contador:conta3\|carry_out  " "    1.026         0.000 contador:conta3\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579572942430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.116 " "Worst-case recovery slack is -2.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.116        -4.232 enter  " "   -2.116        -4.232 enter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360         0.000 clock:divisor\|clk_div  " "    0.360         0.000 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579572942435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.090 " "Worst-case removal slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090        -0.360 clock:divisor\|clk_div  " "   -0.090        -0.360 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069        -0.138 enter  " "   -0.069        -0.138 enter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579572942440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -67.380 clk_50M  " "   -1.380       -67.380 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -4.222 enter  " "   -1.222        -4.222 enter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -11.000 PWM:pwm0\|clock_pwm:PRESCALER\|clk_div  " "   -0.500       -11.000 PWM:pwm0\|clock_pwm:PRESCALER\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 clock:divisor\|clk_div  " "   -0.500        -5.000 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 contador:conta3\|carry_out  " "    0.500         0.000 contador:conta3\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579572942482 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1579572942684 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1579572942686 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1579572942703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.802 " "Worst-case setup slack is -1.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.802       -53.582 clk_50M  " "   -1.802       -53.582 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.135        -1.325 contador:conta3\|carry_out  " "   -1.135        -1.325 contador:conta3\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.367        -2.255 PWM:pwm0\|clock_pwm:PRESCALER\|clk_div  " "   -0.367        -2.255 PWM:pwm0\|clock_pwm:PRESCALER\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264         0.000 clock:divisor\|clk_div  " "    0.264         0.000 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411         0.000 enter  " "    0.411         0.000 enter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579572942716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.232 " "Worst-case hold slack is -2.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.232        -3.809 enter  " "   -2.232        -3.809 enter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.589        -3.142 clk_50M  " "   -1.589        -3.142 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.430        -1.430 clock:divisor\|clk_div  " "   -1.430        -1.430 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.121        -0.478 PWM:pwm0\|clock_pwm:PRESCALER\|clk_div  " "   -0.121        -0.478 PWM:pwm0\|clock_pwm:PRESCALER\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575         0.000 contador:conta3\|carry_out  " "    0.575         0.000 contador:conta3\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579572942725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.948 " "Worst-case recovery slack is -0.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.948        -1.896 enter  " "   -0.948        -1.896 enter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423         0.000 clock:divisor\|clk_div  " "    0.423         0.000 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579572942732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.055 " "Worst-case removal slack is -0.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.055        -0.110 enter  " "   -0.055        -0.110 enter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043        -0.172 clock:divisor\|clk_div  " "   -0.043        -0.172 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579572942741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -67.380 clk_50M  " "   -1.380       -67.380 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -4.222 enter  " "   -1.222        -4.222 enter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -11.000 PWM:pwm0\|clock_pwm:PRESCALER\|clk_div  " "   -0.500       -11.000 PWM:pwm0\|clock_pwm:PRESCALER\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 clock:divisor\|clk_div  " "   -0.500        -5.000 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 contador:conta3\|carry_out  " "    0.500         0.000 contador:conta3\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579572942748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579572942748 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1579572943198 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1579572943291 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1579572943292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4530 " "Peak virtual memory: 4530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579572943449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 23:15:43 2020 " "Processing ended: Mon Jan 20 23:15:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579572943449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579572943449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579572943449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579572943449 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus II Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579572944192 ""}
