

================================================================
== Vitis HLS Report for 'lzBooster_255_16384_64_Pipeline_lz_booster'
================================================================
* Date:           Sun Oct 26 16:53:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lz4CompressEngineRun
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  9.517 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz_booster  |        ?|        ?|         4|          3|          3|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 8 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_39 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outValue = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:592]   --->   Operation 10 'alloca' 'outValue' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%new_match_len = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 11 'alloca' 'new_match_len' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%new_matchFlag_1_0_0_07 = alloca i32 1"   --->   Operation 12 'alloca' 'new_matchFlag_1_0_0_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%new_match_loc = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:625]   --->   Operation 13 'alloca' 'new_match_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %local_mem, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bestMatchStream, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 18 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%skip_len_reg_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %skip_len_reg_load"   --->   Operation 19 'read' 'skip_len_reg_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%match_len_reg_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %match_len_reg_load"   --->   Operation 20 'read' 'match_len_reg_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%matchFlag_reg_load_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %matchFlag_reg_load"   --->   Operation 21 'read' 'matchFlag_reg_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%nextMatchCh_loc_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %nextMatchCh_loc_0"   --->   Operation 22 'read' 'nextMatchCh_loc_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%match_loc_reg_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %match_loc_reg_load"   --->   Operation 23 'read' 'match_loc_reg_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.70ns)   --->   "%store_ln625 = store i32 %match_loc_reg_load_read, i32 %new_match_loc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:625]   --->   Operation 24 'store' 'store_ln625' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 25 [1/1] (1.70ns)   --->   "%store_ln0 = store i1 %matchFlag_reg_load_read, i1 %new_matchFlag_1_0_0_07"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 26 [1/1] (1.70ns)   --->   "%store_ln624 = store i32 %match_len_reg_load_read, i32 %new_match_len" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 26 'store' 'store_ln624' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %nextMatchCh_loc_0_read, i8 %empty_39"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.82ns)   --->   "%store_ln0 = store i16 %skip_len_reg_load_read, i16 %empty"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln603 = store i32 0, i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 29 'store' 'store_ln603' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln603 = br void %for.body" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 30 'br' 'br_ln603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_4 = load i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 31 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.55ns)   --->   "%icmp_ln603 = icmp_eq  i32 %i_4, i32 %sub_read" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 32 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln603 = br i1 %icmp_ln603, void %for.body.split, void %for.cond.for.cond.cleanup_crit_edge.exitStub" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 33 'br' 'br_ln603' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 9.51>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_load16 = load i16 %empty" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:630]   --->   Operation 34 'load' 'p_load16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%outValue_1 = load i32 %outValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 35 'load' 'outValue_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%new_match_len_2 = load i32 %new_match_len" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:632]   --->   Operation 36 'load' 'new_match_len_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%new_match_loc_1 = load i32 %new_match_loc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 37 'load' 'new_match_loc_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.55ns)   --->   "%i_5 = add i32 %i_4, i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 38 'add' 'i_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_load15 = load i8 %empty_39" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 39 'load' 'p_load15' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%new_matchFlag_1_0_0_07_load = load i1 %new_matchFlag_1_0_0_07" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 40 'load' 'new_matchFlag_1_0_0_07_load' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln603_1 = trunc i32 %i_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 41 'trunc' 'trunc_ln603_1' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] ( I:3.54ns O:3.54ns )   --->   "%outValue_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %bestMatchStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:607]   --->   Operation 42 'read' 'outValue_3' <Predicate = (!icmp_ln603)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tCh = trunc i32 %outValue_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:608]   --->   Operation 43 'trunc' 'tCh' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tLen = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %outValue_3, i32 8" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:609]   --->   Operation 44 'partselect' 'tLen' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tOffset = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32, i32 %outValue_3, i32 16" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:610]   --->   Operation 45 'partselect' 'tOffset' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln613 = zext i14 %trunc_ln603_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:613]   --->   Operation 46 'zext' 'zext_ln613' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%local_mem_addr = getelementptr i8 %local_mem, i64 0, i64 %zext_ln613" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:613]   --->   Operation 47 'getelementptr' 'local_mem_addr' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln613 = store i8 %tCh, i14 %local_mem_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:613]   --->   Operation 48 'store' 'store_ln613' <Predicate = (!icmp_ln603)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %outValue_3, i32 30, i32 31" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:616]   --->   Operation 49 'partselect' 'tmp' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.56ns)   --->   "%boostFlag = icmp_eq  i2 %tmp, i2 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:616]   --->   Operation 50 'icmp' 'boostFlag' <Predicate = (!icmp_ln603)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (2.07ns)   --->   "%skip_condition = icmp_eq  i16 %p_load16, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:620]   --->   Operation 51 'icmp' 'skip_condition' <Predicate = (!icmp_ln603)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (2.55ns)   --->   "%icmp_ln621 = icmp_ult  i32 %new_match_len_2, i32 255" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 52 'icmp' 'icmp_ln621' <Predicate = (!icmp_ln603)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.91ns)   --->   "%icmp_ln621_1 = icmp_eq  i8 %tCh, i8 %p_load15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 53 'icmp' 'icmp_ln621_1' <Predicate = (!icmp_ln603)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node match_condition)   --->   "%and_ln621 = and i1 %icmp_ln621_1, i1 %icmp_ln621" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 54 'and' 'and_ln621' <Predicate = (!icmp_ln603)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%match_condition = and i1 %and_ln621, i1 %new_matchFlag_1_0_0_07_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 55 'and' 'match_condition' <Predicate = (!icmp_ln603)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln629 = br i1 %skip_condition, void %if.then33, void %if.else" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:629]   --->   Operation 56 'br' 'br_ln629' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln631 = br i1 %match_condition, void %if.end62, void %if.then38" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:631]   --->   Operation 57 'br' 'br_ln631' <Predicate = (!icmp_ln603 & skip_condition)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln637 = zext i16 %tOffset" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:637]   --->   Operation 58 'zext' 'zext_ln637' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.55ns)   --->   "%new_match_loc_5 = sub i32 %i_4, i32 %zext_ln637" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:637]   --->   Operation 59 'sub' 'new_match_loc_5' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln625_1 = trunc i32 %new_match_loc_5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:625]   --->   Operation 60 'trunc' 'trunc_ln625_1' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.55ns)   --->   "%outFlag = icmp_eq  i32 %i_4, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:638]   --->   Operation 61 'icmp' 'outFlag' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.91ns)   --->   "%has_tLen = icmp_ne  i8 %tLen, i8 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:643]   --->   Operation 62 'icmp' 'has_tLen' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns)   --->   "%use_boost = and i1 %boostFlag, i1 %has_tLen" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:644]   --->   Operation 63 'and' 'use_boost' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln647)   --->   "%xor_ln647 = xor i1 %use_boost, i1 %has_tLen" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:647]   --->   Operation 64 'xor' 'xor_ln647' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.91ns)   --->   "%add_ln647 = add i8 %tLen, i8 255" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:647]   --->   Operation 65 'add' 'add_ln647' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln647 = select i1 %xor_ln647, i8 %add_ln647, i8 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:647]   --->   Operation 66 'select' 'select_ln647' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln659_3 = zext i8 %select_ln647" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:659]   --->   Operation 67 'zext' 'zext_ln659_3' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.70ns)   --->   "%store_ln625 = store i32 %new_match_loc_5, i32 %new_match_loc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:625]   --->   Operation 68 'store' 'store_ln625' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 1.70>
ST_2 : Operation 69 [1/1] (1.70ns)   --->   "%store_ln644 = store i1 %use_boost, i1 %new_matchFlag_1_0_0_07" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:644]   --->   Operation 69 'store' 'store_ln644' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 1.70>
ST_2 : Operation 70 [1/1] (1.70ns)   --->   "%store_ln624 = store i32 1, i32 %new_match_len" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 70 'store' 'store_ln624' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 1.70>
ST_2 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln592 = store i32 %outValue_3, i32 %outValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:592]   --->   Operation 71 'store' 'store_ln592' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 1.58>
ST_2 : Operation 72 [1/1] (1.82ns)   --->   "%store_ln659 = store i16 %zext_ln659_3, i16 %empty" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:659]   --->   Operation 72 'store' 'store_ln659' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 1.82>
ST_2 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln603 = store i32 %i_5, i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 73 'store' 'store_ln603' <Predicate = (!icmp_ln603)> <Delay = 1.58>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_load = load i8 %empty_39"   --->   Operation 109 'load' 'p_load' <Predicate = (icmp_ln603)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%new_matchFlag_1_0_0_07_load_1 = load i1 %new_matchFlag_1_0_0_07"   --->   Operation 110 'load' 'new_matchFlag_1_0_0_07_load_1' <Predicate = (icmp_ln603)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln603 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %new_match_loc_out, i32 %new_match_loc_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 111 'write' 'write_ln603' <Predicate = (icmp_ln603)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out, i8 %p_load"   --->   Operation 112 'write' 'write_ln0' <Predicate = (icmp_ln603)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %new_matchFlag_1_0_0_07_out, i1 %new_matchFlag_1_0_0_07_load_1"   --->   Operation 113 'write' 'write_ln0' <Predicate = (icmp_ln603)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln632 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %new_match_len_out, i32 %new_match_len_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:632]   --->   Operation 114 'write' 'write_ln632' <Predicate = (icmp_ln603)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln630 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out1, i16 %p_load16" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:630]   --->   Operation 115 'write' 'write_ln630' <Predicate = (icmp_ln603)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln662 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outValue_out, i32 %outValue_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 116 'write' 'write_ln662' <Predicate = (icmp_ln603)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 117 'ret' 'ret_ln0' <Predicate = (icmp_ln603)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln603 = trunc i32 %new_match_loc_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 74 'trunc' 'trunc_ln603' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln604 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_9" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:604]   --->   Operation 75 'specpipeline' 'specpipeline_ln604' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln603 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 76 'specloopname' 'specloopname_ln603' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.07ns)   --->   "%add_ln630 = add i16 %p_load16, i16 65535" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:630]   --->   Operation 77 'add' 'add_ln630' <Predicate = (!icmp_ln603 & !skip_condition)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln659 = zext i14 %trunc_ln603" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:659]   --->   Operation 78 'zext' 'zext_ln659' <Predicate = (!icmp_ln603 & !skip_condition)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%local_mem_addr_1 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln659" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:659]   --->   Operation 79 'getelementptr' 'local_mem_addr_1' <Predicate = (!icmp_ln603 & !skip_condition)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (3.25ns)   --->   "%local_mem_load = load i14 %local_mem_addr_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:659]   --->   Operation 80 'load' 'local_mem_load' <Predicate = (!icmp_ln603 & !skip_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 81 [1/1] (1.82ns)   --->   "%store_ln630 = store i16 %add_ln630, i16 %empty" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:630]   --->   Operation 81 'store' 'store_ln630' <Predicate = (!icmp_ln603 & !skip_condition)> <Delay = 1.82>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln659_2 = zext i14 %trunc_ln625_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:659]   --->   Operation 82 'zext' 'zext_ln659_2' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%local_mem_addr_3 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln659_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:659]   --->   Operation 83 'getelementptr' 'local_mem_addr_3' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (3.25ns)   --->   "%local_mem_load_2 = load i14 %local_mem_addr_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:659]   --->   Operation 84 'load' 'local_mem_load_2' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 85 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln662 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %boosterStream, i32 %outValue_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 85 'write' 'write_ln662' <Predicate = (!icmp_ln603 & skip_condition & !match_condition & !outFlag)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_3 : Operation 86 [1/1] (2.55ns)   --->   "%new_match_len_3 = add i32 %new_match_len_2, i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:632]   --->   Operation 86 'add' 'new_match_len_3' <Predicate = (!icmp_ln603 & skip_condition & match_condition)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (2.55ns)   --->   "%new_match_loc_4 = add i32 %new_match_loc_1, i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:633]   --->   Operation 87 'add' 'new_match_loc_4' <Predicate = (!icmp_ln603 & skip_condition & match_condition)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln625 = trunc i32 %new_match_loc_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:625]   --->   Operation 88 'trunc' 'trunc_ln625' <Predicate = (!icmp_ln603 & skip_condition & match_condition)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln634 = trunc i32 %new_match_len_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:634]   --->   Operation 89 'trunc' 'trunc_ln634' <Predicate = (!icmp_ln603 & skip_condition & match_condition)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%outValue_2 = partset i32 @_ssdm_op_PartSet.i32.i32.i8.i32, i32 %outValue_1, i8 %trunc_ln634, i32 8" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:634]   --->   Operation 90 'partset' 'outValue_2' <Predicate = (!icmp_ln603 & skip_condition & match_condition)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln659_1 = zext i14 %trunc_ln625" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:659]   --->   Operation 91 'zext' 'zext_ln659_1' <Predicate = (!icmp_ln603 & skip_condition & match_condition)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%local_mem_addr_2 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln659_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:659]   --->   Operation 92 'getelementptr' 'local_mem_addr_2' <Predicate = (!icmp_ln603 & skip_condition & match_condition)> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (3.25ns)   --->   "%local_mem_load_1 = load i14 %local_mem_addr_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:659]   --->   Operation 93 'load' 'local_mem_load_1' <Predicate = (!icmp_ln603 & skip_condition & match_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 94 [1/1] (1.70ns)   --->   "%store_ln625 = store i32 %new_match_loc_4, i32 %new_match_loc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:625]   --->   Operation 94 'store' 'store_ln625' <Predicate = (!icmp_ln603 & skip_condition & match_condition)> <Delay = 1.70>
ST_3 : Operation 95 [1/1] (1.70ns)   --->   "%store_ln0 = store i1 1, i1 %new_matchFlag_1_0_0_07"   --->   Operation 95 'store' 'store_ln0' <Predicate = (!icmp_ln603 & skip_condition & match_condition)> <Delay = 1.70>
ST_3 : Operation 96 [1/1] (1.70ns)   --->   "%store_ln624 = store i32 %new_match_len_3, i32 %new_match_len" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 96 'store' 'store_ln624' <Predicate = (!icmp_ln603 & skip_condition & match_condition)> <Delay = 1.70>
ST_3 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln592 = store i32 %outValue_2, i32 %outValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:592]   --->   Operation 97 'store' 'store_ln592' <Predicate = (!icmp_ln603 & skip_condition & match_condition)> <Delay = 1.58>
ST_3 : Operation 98 [1/1] (1.82ns)   --->   "%store_ln0 = store i16 0, i16 %empty"   --->   Operation 98 'store' 'store_ln0' <Predicate = (!icmp_ln603 & skip_condition & match_condition)> <Delay = 1.82>

State 4 <SV = 3> <Delay = 6.54>
ST_4 : Operation 99 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load = load i14 %local_mem_addr_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:659]   --->   Operation 99 'load' 'local_mem_load' <Predicate = (!icmp_ln603 & !skip_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 100 [1/1] (1.70ns)   --->   "%br_ln662 = br void %for.inc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 100 'br' 'br_ln662' <Predicate = (!icmp_ln603 & !skip_condition)> <Delay = 1.70>
ST_4 : Operation 101 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load_2 = load i14 %local_mem_addr_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:659]   --->   Operation 101 'load' 'local_mem_load_2' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 102 [1/1] (1.70ns)   --->   "%br_ln662 = br i1 %outFlag, void %if.then68, void %for.inc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 102 'br' 'br_ln662' <Predicate = (!icmp_ln603 & skip_condition & !match_condition)> <Delay = 1.70>
ST_4 : Operation 103 [1/1] (1.70ns)   --->   "%br_ln662 = br void %for.inc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 103 'br' 'br_ln662' <Predicate = (!icmp_ln603 & skip_condition & !match_condition & !outFlag)> <Delay = 1.70>
ST_4 : Operation 104 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load_1 = load i14 %local_mem_addr_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:659]   --->   Operation 104 'load' 'local_mem_load_1' <Predicate = (!icmp_ln603 & skip_condition & match_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 105 [1/1] (1.70ns)   --->   "%br_ln662 = br void %for.inc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 105 'br' 'br_ln662' <Predicate = (!icmp_ln603 & skip_condition & match_condition)> <Delay = 1.70>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%empty_40 = phi i8 %local_mem_load, void %if.then33, i8 %local_mem_load_2, void %if.then68, i8 %local_mem_load_1, void %if.then38, i8 %local_mem_load_2, void %if.end62" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:659]   --->   Operation 106 'phi' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln659 = store i8 %empty_40, i8 %empty_39" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:659]   --->   Operation 107 'store' 'store_ln659' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln603 = br void %for.body" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 108 'br' 'br_ln603' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ match_loc_reg_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nextMatchCh_loc_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ matchFlag_reg_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ match_len_reg_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ skip_len_reg_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ bestMatchStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boosterStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ new_match_loc_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ new_matchFlag_1_0_0_07_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ new_match_len_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outValue_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                             (alloca       ) [ 01100]
empty                         (alloca       ) [ 01110]
empty_39                      (alloca       ) [ 01111]
outValue                      (alloca       ) [ 00110]
new_match_len                 (alloca       ) [ 01110]
new_matchFlag_1_0_0_07        (alloca       ) [ 01110]
new_match_loc                 (alloca       ) [ 01110]
specmemcore_ln0               (specmemcore  ) [ 00000]
specmemcore_ln0               (specmemcore  ) [ 00000]
specinterface_ln0             (specinterface) [ 00000]
specinterface_ln0             (specinterface) [ 00000]
sub_read                      (read         ) [ 00000]
skip_len_reg_load_read        (read         ) [ 00000]
match_len_reg_load_read       (read         ) [ 00000]
matchFlag_reg_load_read       (read         ) [ 00000]
nextMatchCh_loc_0_read        (read         ) [ 00000]
match_loc_reg_load_read       (read         ) [ 00000]
store_ln625                   (store        ) [ 00000]
store_ln0                     (store        ) [ 00000]
store_ln624                   (store        ) [ 00000]
store_ln0                     (store        ) [ 00000]
store_ln0                     (store        ) [ 00000]
store_ln603                   (store        ) [ 00000]
br_ln603                      (br           ) [ 00000]
i_4                           (load         ) [ 00100]
icmp_ln603                    (icmp         ) [ 01111]
br_ln603                      (br           ) [ 00000]
p_load16                      (load         ) [ 00010]
outValue_1                    (load         ) [ 00010]
new_match_len_2               (load         ) [ 00010]
new_match_loc_1               (load         ) [ 00010]
i_5                           (add          ) [ 00000]
p_load15                      (load         ) [ 00000]
new_matchFlag_1_0_0_07_load   (load         ) [ 00000]
trunc_ln603_1                 (trunc        ) [ 00000]
outValue_3                    (read         ) [ 00000]
tCh                           (trunc        ) [ 00000]
tLen                          (partselect   ) [ 00000]
tOffset                       (partselect   ) [ 00000]
zext_ln613                    (zext         ) [ 00000]
local_mem_addr                (getelementptr) [ 00000]
store_ln613                   (store        ) [ 00000]
tmp                           (partselect   ) [ 00000]
boostFlag                     (icmp         ) [ 00000]
skip_condition                (icmp         ) [ 01111]
icmp_ln621                    (icmp         ) [ 00000]
icmp_ln621_1                  (icmp         ) [ 00000]
and_ln621                     (and          ) [ 00000]
match_condition               (and          ) [ 01111]
br_ln629                      (br           ) [ 00000]
br_ln631                      (br           ) [ 00000]
zext_ln637                    (zext         ) [ 00000]
new_match_loc_5               (sub          ) [ 00000]
trunc_ln625_1                 (trunc        ) [ 00010]
outFlag                       (icmp         ) [ 01011]
has_tLen                      (icmp         ) [ 00000]
use_boost                     (and          ) [ 00000]
xor_ln647                     (xor          ) [ 00000]
add_ln647                     (add          ) [ 00000]
select_ln647                  (select       ) [ 00000]
zext_ln659_3                  (zext         ) [ 00000]
store_ln625                   (store        ) [ 00000]
store_ln644                   (store        ) [ 00000]
store_ln624                   (store        ) [ 00000]
store_ln592                   (store        ) [ 00000]
store_ln659                   (store        ) [ 00000]
store_ln603                   (store        ) [ 00000]
trunc_ln603                   (trunc        ) [ 00000]
specpipeline_ln604            (specpipeline ) [ 00000]
specloopname_ln603            (specloopname ) [ 00000]
add_ln630                     (add          ) [ 00000]
zext_ln659                    (zext         ) [ 00000]
local_mem_addr_1              (getelementptr) [ 01001]
store_ln630                   (store        ) [ 00000]
zext_ln659_2                  (zext         ) [ 00000]
local_mem_addr_3              (getelementptr) [ 01001]
write_ln662                   (write        ) [ 00000]
new_match_len_3               (add          ) [ 00000]
new_match_loc_4               (add          ) [ 00000]
trunc_ln625                   (trunc        ) [ 00000]
trunc_ln634                   (trunc        ) [ 00000]
outValue_2                    (partset      ) [ 00000]
zext_ln659_1                  (zext         ) [ 00000]
local_mem_addr_2              (getelementptr) [ 01001]
store_ln625                   (store        ) [ 00000]
store_ln0                     (store        ) [ 00000]
store_ln624                   (store        ) [ 00000]
store_ln592                   (store        ) [ 00000]
store_ln0                     (store        ) [ 00000]
local_mem_load                (load         ) [ 00000]
br_ln662                      (br           ) [ 00000]
local_mem_load_2              (load         ) [ 00000]
br_ln662                      (br           ) [ 00000]
br_ln662                      (br           ) [ 00000]
local_mem_load_1              (load         ) [ 00000]
br_ln662                      (br           ) [ 00000]
empty_40                      (phi          ) [ 00000]
store_ln659                   (store        ) [ 00000]
br_ln603                      (br           ) [ 00000]
p_load                        (load         ) [ 00000]
new_matchFlag_1_0_0_07_load_1 (load         ) [ 00000]
write_ln603                   (write        ) [ 00000]
write_ln0                     (write        ) [ 00000]
write_ln0                     (write        ) [ 00000]
write_ln632                   (write        ) [ 00000]
write_ln630                   (write        ) [ 00000]
write_ln662                   (write        ) [ 00000]
ret_ln0                       (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="match_loc_reg_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match_loc_reg_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nextMatchCh_loc_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextMatchCh_loc_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matchFlag_reg_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matchFlag_reg_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="match_len_reg_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match_len_reg_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="skip_len_reg_load">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_len_reg_load"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sub">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="local_mem">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_mem"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bestMatchStream">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bestMatchStream"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="boosterStream">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boosterStream"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="new_match_loc_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="new_match_loc_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="new_matchFlag_1_0_0_07_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="new_matchFlag_1_0_0_07_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="new_match_len_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="new_match_len_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_out1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="outValue_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="empty_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="empty_39_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_39/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="outValue_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outValue/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="new_match_len_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="new_match_len/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="new_matchFlag_1_0_0_07_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="new_matchFlag_1_0_0_07/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="new_match_loc_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="new_match_loc/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sub_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="skip_len_reg_load_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="skip_len_reg_load_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="match_len_reg_load_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="match_len_reg_load_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="matchFlag_reg_load_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matchFlag_reg_load_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="nextMatchCh_loc_0_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nextMatchCh_loc_0_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="match_loc_reg_load_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="match_loc_reg_load_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="outValue_3_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue_3/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln662_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="1"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln662/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="write_ln603_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln603/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln0_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="write_ln0_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="write_ln632_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln632/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="write_ln630_write_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="0" index="2" bw="16" slack="0"/>
<pin id="221" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln630/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="write_ln662_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln662/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="local_mem_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="14" slack="0"/>
<pin id="235" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_mem_addr/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="14" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="0"/>
<pin id="243" dir="0" index="4" bw="14" slack="0"/>
<pin id="244" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="245" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
<pin id="246" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln613/2 local_mem_load/3 local_mem_load_2/3 local_mem_load_1/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="local_mem_addr_1_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="14" slack="0"/>
<pin id="252" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_mem_addr_1/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="local_mem_addr_3_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="14" slack="0"/>
<pin id="260" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_mem_addr_3/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="local_mem_addr_2_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="14" slack="0"/>
<pin id="268" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_mem_addr_2/3 "/>
</bind>
</comp>

<comp id="272" class="1005" name="empty_40_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="274" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_40 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="empty_40_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="8" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="4" bw="8" slack="0"/>
<pin id="281" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="6" bw="8" slack="0"/>
<pin id="283" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_40/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln625_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln625/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln0_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln624_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln624/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln0_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln0_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln603_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln603/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="i_4_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln603_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_load16_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="1"/>
<pin id="330" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load16/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="outValue_1_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outValue_1/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="new_match_len_2_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_match_len_2/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="new_match_loc_1_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_match_loc_1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="i_5_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_load15_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="1"/>
<pin id="351" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load15/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="new_matchFlag_1_0_0_07_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_matchFlag_1_0_0_07_load/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln603_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln603_1/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tCh_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tCh/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tLen_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="0" index="2" bw="5" slack="0"/>
<pin id="367" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tLen/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tOffset_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tOffset/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln613_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="14" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln613/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="6" slack="0"/>
<pin id="388" dir="0" index="3" bw="6" slack="0"/>
<pin id="389" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="boostFlag_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="boostFlag/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="skip_condition_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="skip_condition/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln621_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="9" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln621/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln621_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="8" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln621_1/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="and_ln621_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln621/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="match_condition_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="match_condition/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln637_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln637/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="new_match_loc_5_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="0" index="1" bw="16" slack="0"/>
<pin id="437" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_match_loc_5/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln625_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln625_1/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="outFlag_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="outFlag/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="has_tLen_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="has_tLen/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="use_boost_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="use_boost/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="xor_ln647_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln647/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln647_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln647/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="select_ln647_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="8" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln647/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln659_3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln659_3/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln625_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="1"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln625/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln644_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="1"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln644/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln624_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="1"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln624/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln592_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="1"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln659_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="16" slack="1"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln659/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="store_ln603_store_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="1"/>
<pin id="512" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln603/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="trunc_ln603_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln603/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln630_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="1"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln630/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln659_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="14" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln659/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="store_ln630_store_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="0" index="1" bw="16" slack="2"/>
<pin id="530" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln630/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln659_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="14" slack="1"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln659_2/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="new_match_len_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="new_match_len_3/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="new_match_loc_4_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="new_match_loc_4/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln625_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln625/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="trunc_ln634_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln634/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="outValue_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="1"/>
<pin id="557" dir="0" index="2" bw="8" slack="0"/>
<pin id="558" dir="0" index="3" bw="5" slack="0"/>
<pin id="559" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="outValue_2/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln659_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="14" slack="0"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln659_1/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="store_ln625_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="2"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln625/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln0_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="2"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="store_ln624_store_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="2"/>
<pin id="581" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln624/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="store_ln592_store_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="2"/>
<pin id="586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln0_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="16" slack="2"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="store_ln659_store_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="0"/>
<pin id="595" dir="0" index="1" bw="8" slack="3"/>
<pin id="596" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln659/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="p_load_load_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="1"/>
<pin id="600" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="new_matchFlag_1_0_0_07_load_1_load_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_matchFlag_1_0_0_07_load_1/2 "/>
</bind>
</comp>

<comp id="606" class="1005" name="i_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="613" class="1005" name="empty_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="16" slack="0"/>
<pin id="615" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="622" class="1005" name="empty_39_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_39 "/>
</bind>
</comp>

<comp id="630" class="1005" name="outValue_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outValue "/>
</bind>
</comp>

<comp id="637" class="1005" name="new_match_len_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="new_match_len "/>
</bind>
</comp>

<comp id="645" class="1005" name="new_matchFlag_1_0_0_07_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="new_matchFlag_1_0_0_07 "/>
</bind>
</comp>

<comp id="654" class="1005" name="new_match_loc_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="new_match_loc "/>
</bind>
</comp>

<comp id="662" class="1005" name="i_4_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="670" class="1005" name="icmp_ln603_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="1"/>
<pin id="672" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln603 "/>
</bind>
</comp>

<comp id="674" class="1005" name="p_load16_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="1"/>
<pin id="676" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_load16 "/>
</bind>
</comp>

<comp id="679" class="1005" name="outValue_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outValue_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="new_match_len_2_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="new_match_len_2 "/>
</bind>
</comp>

<comp id="690" class="1005" name="new_match_loc_1_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="new_match_loc_1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="skip_condition_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="1"/>
<pin id="698" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="skip_condition "/>
</bind>
</comp>

<comp id="700" class="1005" name="match_condition_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="1"/>
<pin id="702" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="match_condition "/>
</bind>
</comp>

<comp id="704" class="1005" name="trunc_ln625_1_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="14" slack="1"/>
<pin id="706" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln625_1 "/>
</bind>
</comp>

<comp id="709" class="1005" name="outFlag_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="1"/>
<pin id="711" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="outFlag "/>
</bind>
</comp>

<comp id="713" class="1005" name="local_mem_addr_1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="14" slack="1"/>
<pin id="715" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_addr_1 "/>
</bind>
</comp>

<comp id="718" class="1005" name="local_mem_addr_3_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="14" slack="1"/>
<pin id="720" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_addr_3 "/>
</bind>
</comp>

<comp id="723" class="1005" name="local_mem_addr_2_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="14" slack="1"/>
<pin id="725" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="52" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="54" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="52" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="56" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="98" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="104" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="106" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="108" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="104" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="110" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="104" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="70" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="247"><net_src comp="231" pin="3"/><net_sink comp="238" pin=2"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="70" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="248" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="261"><net_src comp="12" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="70" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="70" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="264" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="285"><net_src comp="238" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="238" pin="3"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="238" pin="3"/><net_sink comp="275" pin=4"/></net>

<net id="288"><net_src comp="238" pin="3"/><net_sink comp="275" pin=6"/></net>

<net id="293"><net_src comp="170" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="158" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="152" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="164" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="146" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="46" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="326"><net_src comp="319" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="140" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="328" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="335"><net_src comp="332" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="339"><net_src comp="336" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="343"><net_src comp="340" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="348"><net_src comp="30" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="361"><net_src comp="176" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="238" pin=4"/></net>

<net id="368"><net_src comp="62" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="176" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="64" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="66" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="176" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="68" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="355" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="390"><net_src comp="72" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="176" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="74" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="76" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="398"><net_src comp="384" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="78" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="328" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="80" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="336" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="82" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="358" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="349" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="406" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="352" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="371" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="434" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="46" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="363" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="84" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="394" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="448" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="448" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="363" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="86" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="460" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="84" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="472" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="434" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="454" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="30" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="176" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="480" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="344" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="521"><net_src comp="96" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="514" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="531"><net_src comp="517" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="532" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="540"><net_src comp="30" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="30" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="541" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="536" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="100" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="550" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="562"><net_src comp="64" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="566"><net_src comp="546" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="572"><net_src comp="541" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="102" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="536" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="554" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="80" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="597"><net_src comp="275" pin="8"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="598" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="605"><net_src comp="602" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="609"><net_src comp="112" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="616"><net_src comp="116" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="620"><net_src comp="613" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="621"><net_src comp="613" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="625"><net_src comp="120" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="629"><net_src comp="622" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="633"><net_src comp="124" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="636"><net_src comp="630" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="640"><net_src comp="128" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="643"><net_src comp="637" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="644"><net_src comp="637" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="648"><net_src comp="132" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="651"><net_src comp="645" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="652"><net_src comp="645" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="653"><net_src comp="645" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="657"><net_src comp="136" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="660"><net_src comp="654" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="661"><net_src comp="654" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="665"><net_src comp="319" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="668"><net_src comp="662" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="669"><net_src comp="662" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="673"><net_src comp="322" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="328" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="682"><net_src comp="332" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="688"><net_src comp="336" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="693"><net_src comp="340" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="699"><net_src comp="400" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="424" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="439" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="712"><net_src comp="443" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="248" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="721"><net_src comp="256" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="726"><net_src comp="264" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="238" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_mem | {2 }
	Port: boosterStream | {3 }
	Port: new_match_loc_out | {2 }
	Port: p_out | {2 }
	Port: new_matchFlag_1_0_0_07_out | {2 }
	Port: new_match_len_out | {2 }
	Port: p_out1 | {2 }
	Port: outValue_out | {2 }
 - Input state : 
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : match_loc_reg_load | {1 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : nextMatchCh_loc_0 | {1 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : matchFlag_reg_load | {1 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : match_len_reg_load | {1 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : skip_len_reg_load | {1 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : sub | {1 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : local_mem | {3 4 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : bestMatchStream | {2 }
  - Chain level:
	State 1
		store_ln603 : 1
		i_4 : 1
		icmp_ln603 : 2
		br_ln603 : 3
	State 2
		zext_ln613 : 1
		local_mem_addr : 2
		store_ln613 : 3
		boostFlag : 1
		skip_condition : 1
		icmp_ln621 : 1
		icmp_ln621_1 : 1
		and_ln621 : 2
		match_condition : 2
		br_ln629 : 2
		br_ln631 : 2
		zext_ln637 : 1
		new_match_loc_5 : 2
		trunc_ln625_1 : 3
		has_tLen : 1
		use_boost : 2
		xor_ln647 : 2
		add_ln647 : 1
		select_ln647 : 2
		zext_ln659_3 : 3
		store_ln625 : 3
		store_ln644 : 2
		store_ln659 : 4
		store_ln603 : 1
		write_ln603 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln632 : 1
		write_ln630 : 1
		write_ln662 : 1
	State 3
		zext_ln659 : 1
		local_mem_addr_1 : 2
		local_mem_load : 3
		store_ln630 : 1
		local_mem_addr_3 : 1
		local_mem_load_2 : 2
		trunc_ln625 : 1
		trunc_ln634 : 1
		outValue_2 : 2
		zext_ln659_1 : 2
		local_mem_addr_2 : 3
		local_mem_load_1 : 4
		store_ln625 : 1
		store_ln624 : 1
		store_ln592 : 3
	State 4
		empty_40 : 1
		store_ln659 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |          icmp_ln603_fu_322          |    0    |    39   |
|          |           boostFlag_fu_394          |    0    |    10   |
|          |        skip_condition_fu_400        |    0    |    23   |
|   icmp   |          icmp_ln621_fu_406          |    0    |    39   |
|          |         icmp_ln621_1_fu_412         |    0    |    15   |
|          |            outFlag_fu_443           |    0    |    39   |
|          |           has_tLen_fu_448           |    0    |    15   |
|----------|-------------------------------------|---------|---------|
|          |              i_5_fu_344             |    0    |    39   |
|          |           add_ln647_fu_466          |    0    |    15   |
|    add   |           add_ln630_fu_517          |    0    |    23   |
|          |        new_match_len_3_fu_536       |    0    |    39   |
|          |        new_match_loc_4_fu_541       |    0    |    39   |
|----------|-------------------------------------|---------|---------|
|    sub   |        new_match_loc_5_fu_434       |    0    |    39   |
|----------|-------------------------------------|---------|---------|
|  select  |         select_ln647_fu_472         |    0    |    8    |
|----------|-------------------------------------|---------|---------|
|          |           and_ln621_fu_418          |    0    |    2    |
|    and   |        match_condition_fu_424       |    0    |    2    |
|          |           use_boost_fu_454          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|    xor   |           xor_ln647_fu_460          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|          |         sub_read_read_fu_140        |    0    |    0    |
|          |  skip_len_reg_load_read_read_fu_146 |    0    |    0    |
|          | match_len_reg_load_read_read_fu_152 |    0    |    0    |
|   read   | matchFlag_reg_load_read_read_fu_158 |    0    |    0    |
|          |  nextMatchCh_loc_0_read_read_fu_164 |    0    |    0    |
|          | match_loc_reg_load_read_read_fu_170 |    0    |    0    |
|          |        outValue_3_read_fu_176       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |       write_ln662_write_fu_182      |    0    |    0    |
|          |       write_ln603_write_fu_189      |    0    |    0    |
|          |        write_ln0_write_fu_196       |    0    |    0    |
|   write  |        write_ln0_write_fu_203       |    0    |    0    |
|          |       write_ln632_write_fu_210      |    0    |    0    |
|          |       write_ln630_write_fu_217      |    0    |    0    |
|          |       write_ln662_write_fu_224      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |         trunc_ln603_1_fu_355        |    0    |    0    |
|          |              tCh_fu_358             |    0    |    0    |
|   trunc  |         trunc_ln625_1_fu_439        |    0    |    0    |
|          |          trunc_ln603_fu_514         |    0    |    0    |
|          |          trunc_ln625_fu_546         |    0    |    0    |
|          |          trunc_ln634_fu_550         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |             tLen_fu_363             |    0    |    0    |
|partselect|            tOffset_fu_371           |    0    |    0    |
|          |              tmp_fu_384             |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |          zext_ln613_fu_379          |    0    |    0    |
|          |          zext_ln637_fu_430          |    0    |    0    |
|   zext   |         zext_ln659_3_fu_480         |    0    |    0    |
|          |          zext_ln659_fu_522          |    0    |    0    |
|          |         zext_ln659_2_fu_532         |    0    |    0    |
|          |         zext_ln659_1_fu_563         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|  partset |          outValue_2_fu_554          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   390   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       empty_39_reg_622       |    8   |
|       empty_40_reg_272       |    8   |
|         empty_reg_613        |   16   |
|          i_4_reg_662         |   32   |
|           i_reg_606          |   32   |
|      icmp_ln603_reg_670      |    1   |
|   local_mem_addr_1_reg_713   |   14   |
|   local_mem_addr_2_reg_723   |   14   |
|   local_mem_addr_3_reg_718   |   14   |
|    match_condition_reg_700   |    1   |
|new_matchFlag_1_0_0_07_reg_645|    1   |
|    new_match_len_2_reg_685   |   32   |
|     new_match_len_reg_637    |   32   |
|    new_match_loc_1_reg_690   |   32   |
|     new_match_loc_reg_654    |   32   |
|        outFlag_reg_709       |    1   |
|      outValue_1_reg_679      |   32   |
|       outValue_reg_630       |   32   |
|       p_load16_reg_674       |   16   |
|    skip_condition_reg_696    |    1   |
|     trunc_ln625_1_reg_704    |   14   |
+------------------------------+--------+
|             Total            |   365  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_238 |  p0  |   6  |  14  |   84   ||    0    ||    31   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   84   ||  2.0652 ||    0    ||    31   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   390  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   31   |
|  Register |    -   |   365  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   365  |   421  |
+-----------+--------+--------+--------+
