* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Dec 22 2023 21:20:00

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : A_c_0
T_0_11_wire_io_cluster/io_0/D_IN_0
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_1/in_3

T_0_11_wire_io_cluster/io_0/D_IN_0
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_3/in_3

T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span4_horz_40
T_1_7_sp4_v_t_46
T_1_9_lc_trk_g3_3
T_1_9_wire_logic_cluster/lc_2/in_0

T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span4_horz_24
T_2_11_sp4_v_t_40
T_2_12_lc_trk_g2_0
T_2_12_input_2_0
T_2_12_wire_logic_cluster/lc_0/in_2

End 

Net : A_c_1
T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_24
T_2_3_sp4_v_t_40
T_2_7_sp4_v_t_40
T_1_8_lc_trk_g3_0
T_1_8_wire_logic_cluster/lc_0/in_3

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_24
T_2_3_sp4_v_t_40
T_2_7_sp4_v_t_40
T_2_9_lc_trk_g3_5
T_2_9_wire_logic_cluster/lc_5/in_3

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_24
T_2_3_sp4_v_t_40
T_2_7_sp4_v_t_40
T_1_11_lc_trk_g1_5
T_1_11_wire_logic_cluster/lc_0/in_0

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_24
T_2_3_sp4_v_t_40
T_2_7_sp4_v_t_40
T_1_11_lc_trk_g1_5
T_1_11_wire_logic_cluster/lc_5/in_1

End 

Net : A_c_2
T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_28
T_2_2_sp4_v_t_41
T_2_6_sp4_v_t_37
T_1_9_lc_trk_g2_5
T_1_9_wire_logic_cluster/lc_2/in_1

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_28
T_2_2_sp4_v_t_41
T_2_6_sp4_v_t_37
T_1_9_lc_trk_g2_5
T_1_9_wire_logic_cluster/lc_6/in_3

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_28
T_2_2_sp4_v_t_41
T_2_6_sp4_v_t_37
T_2_9_lc_trk_g1_5
T_2_9_wire_logic_cluster/lc_3/in_3

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_28
T_2_2_sp4_v_t_41
T_2_6_sp4_v_t_37
T_2_9_lc_trk_g1_5
T_2_9_input_2_4
T_2_9_wire_logic_cluster/lc_4/in_2

End 

Net : A_c_3
T_0_14_wire_io_cluster/io_1/D_IN_0
T_0_14_span4_horz_36
T_1_10_sp4_v_t_36
T_1_12_lc_trk_g2_1
T_1_12_wire_logic_cluster/lc_1/in_0

T_0_14_wire_io_cluster/io_1/D_IN_0
T_0_14_span4_horz_28
T_2_10_sp4_v_t_47
T_2_12_lc_trk_g2_2
T_2_12_input_2_4
T_2_12_wire_logic_cluster/lc_4/in_2

T_0_14_wire_io_cluster/io_1/D_IN_0
T_0_14_span4_horz_28
T_2_10_sp4_v_t_47
T_2_6_sp4_v_t_47
T_2_9_lc_trk_g0_7
T_2_9_wire_logic_cluster/lc_0/in_3

T_0_14_wire_io_cluster/io_1/D_IN_0
T_0_14_span4_horz_28
T_2_10_sp4_v_t_47
T_2_6_sp4_v_t_47
T_2_9_lc_trk_g0_7
T_2_9_input_2_5
T_2_9_wire_logic_cluster/lc_5/in_2

End 

Net : A_c_4
T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_14_span4_horz_40
T_1_10_sp4_v_t_40
T_1_12_lc_trk_g2_5
T_1_12_wire_logic_cluster/lc_2/in_3

T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_14_span4_horz_40
T_1_10_sp4_v_t_40
T_1_12_lc_trk_g2_5
T_1_12_wire_logic_cluster/lc_4/in_3

T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_14_span4_horz_40
T_1_10_sp4_v_t_40
T_2_10_sp4_h_l_5
T_1_10_lc_trk_g1_5
T_1_10_wire_logic_cluster/lc_1/in_3

T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_14_span4_horz_40
T_1_10_sp4_v_t_40
T_1_6_sp4_v_t_36
T_1_9_lc_trk_g0_4
T_1_9_wire_logic_cluster/lc_6/in_0

End 

Net : A_c_5
T_0_13_wire_io_cluster/io_0/D_IN_0
T_1_12_lc_trk_g3_4
T_1_12_input_2_5
T_1_12_wire_logic_cluster/lc_5/in_2

T_0_13_wire_io_cluster/io_0/D_IN_0
T_1_12_lc_trk_g3_4
T_1_12_wire_logic_cluster/lc_6/in_3

T_0_13_wire_io_cluster/io_0/D_IN_0
T_1_12_lc_trk_g2_4
T_1_12_wire_logic_cluster/lc_1/in_3

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span4_horz_24
T_2_9_sp4_v_t_43
T_2_12_lc_trk_g1_3
T_2_12_wire_logic_cluster/lc_1/in_3

End 

Net : A_c_6
T_0_12_wire_io_cluster/io_1/D_IN_0
T_1_12_lc_trk_g1_2
T_1_12_wire_logic_cluster/lc_4/in_1

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_2_12_lc_trk_g1_0
T_2_12_input_2_5
T_2_12_wire_logic_cluster/lc_5/in_2

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_2_12_lc_trk_g1_0
T_2_12_wire_logic_cluster/lc_2/in_3

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_2_12_lc_trk_g1_0
T_2_12_wire_logic_cluster/lc_0/in_3

End 

Net : A_c_7
T_1_17_wire_io_cluster/io_1/D_IN_0
T_1_7_sp12_v_t_23
T_1_11_lc_trk_g3_0
T_1_11_wire_logic_cluster/lc_5/in_0

T_1_17_wire_io_cluster/io_1/D_IN_0
T_1_16_sp4_v_t_36
T_1_12_sp4_v_t_36
T_2_12_sp4_h_l_1
T_2_12_lc_trk_g0_4
T_2_12_wire_logic_cluster/lc_1/in_1

T_1_17_wire_io_cluster/io_1/D_IN_0
T_1_16_sp4_v_t_36
T_1_12_sp4_v_t_36
T_2_12_sp4_h_l_1
T_2_12_lc_trk_g0_4
T_2_12_wire_logic_cluster/lc_6/in_0

T_1_17_wire_io_cluster/io_1/D_IN_0
T_1_11_sp12_v_t_23
T_2_11_sp12_h_l_0
T_2_11_lc_trk_g1_3
T_2_11_input_2_2
T_2_11_wire_logic_cluster/lc_2/in_2

End 

Net : B_c_0
T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_9_sp12_v_t_23
T_1_11_lc_trk_g3_4
T_1_11_wire_logic_cluster/lc_2/in_3

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_9_sp12_v_t_23
T_1_11_lc_trk_g3_4
T_1_11_input_2_1
T_1_11_wire_logic_cluster/lc_1/in_2

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_9_sp12_v_t_23
T_1_11_lc_trk_g3_4
T_1_11_input_2_3
T_1_11_wire_logic_cluster/lc_3/in_2

End 

Net : B_c_1
T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_45
T_2_6_sp4_v_t_46
T_1_8_lc_trk_g0_0
T_1_8_input_2_0
T_1_8_wire_logic_cluster/lc_0/in_2

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_45
T_2_6_sp4_v_t_46
T_2_10_sp4_v_t_46
T_1_11_lc_trk_g3_6
T_1_11_wire_logic_cluster/lc_0/in_3

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_45
T_2_6_sp4_v_t_46
T_2_10_sp4_v_t_46
T_1_11_lc_trk_g3_6
T_1_11_wire_logic_cluster/lc_6/in_3

End 

Net : B_c_2
T_3_17_wire_io_cluster/io_0/D_IN_0
T_3_14_sp4_v_t_40
T_3_10_sp4_v_t_45
T_2_11_lc_trk_g3_5
T_2_11_wire_logic_cluster/lc_5/in_3

T_3_17_wire_io_cluster/io_0/D_IN_0
T_3_14_sp4_v_t_40
T_3_10_sp4_v_t_45
T_3_6_sp4_v_t_46
T_2_9_lc_trk_g3_6
T_2_9_input_2_3
T_2_9_wire_logic_cluster/lc_3/in_2

T_3_17_wire_io_cluster/io_0/D_IN_0
T_3_14_sp4_v_t_40
T_3_10_sp4_v_t_45
T_3_6_sp4_v_t_46
T_2_9_lc_trk_g3_6
T_2_9_wire_logic_cluster/lc_4/in_3

End 

Net : B_c_3
T_2_17_wire_io_cluster/io_0/D_IN_0
T_2_9_sp12_v_t_23
T_2_12_lc_trk_g3_3
T_2_12_wire_logic_cluster/lc_4/in_0

T_2_17_wire_io_cluster/io_0/D_IN_0
T_2_5_sp12_v_t_23
T_2_9_lc_trk_g2_0
T_2_9_input_2_0
T_2_9_wire_logic_cluster/lc_0/in_2

T_2_17_wire_io_cluster/io_0/D_IN_0
T_2_9_sp12_v_t_23
T_0_9_span12_horz_20
T_1_9_lc_trk_g0_7
T_1_9_wire_logic_cluster/lc_4/in_1

End 

Net : B_c_4
T_0_13_wire_io_cluster/io_1/D_IN_0
T_1_12_lc_trk_g2_6
T_1_12_input_2_2
T_1_12_wire_logic_cluster/lc_2/in_2

T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span4_horz_28
T_2_9_sp4_v_t_41
T_1_10_lc_trk_g3_1
T_1_10_wire_logic_cluster/lc_1/in_1

T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span4_horz_28
T_2_9_sp4_v_t_41
T_1_10_lc_trk_g3_1
T_1_10_wire_logic_cluster/lc_2/in_0

End 

Net : B_c_5
T_0_12_wire_io_cluster/io_0/D_IN_0
T_1_12_lc_trk_g0_0
T_1_12_wire_logic_cluster/lc_5/in_1

T_0_12_wire_io_cluster/io_0/D_IN_0
T_1_12_lc_trk_g0_0
T_1_12_input_2_6
T_1_12_wire_logic_cluster/lc_6/in_2

T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span4_horz_32
T_2_8_sp4_v_t_45
T_2_11_lc_trk_g1_5
T_2_11_wire_logic_cluster/lc_6/in_0

End 

Net : B_c_6
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_20
T_2_11_sp12_v_t_23
T_2_12_lc_trk_g3_7
T_2_12_wire_logic_cluster/lc_5/in_3

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span4_horz_44
T_1_7_sp4_v_t_44
T_1_9_lc_trk_g2_1
T_1_9_wire_logic_cluster/lc_0/in_3

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_20
T_2_11_sp12_v_t_23
T_2_12_lc_trk_g3_7
T_2_12_wire_logic_cluster/lc_2/in_0

End 

Net : B_c_7
T_2_17_wire_io_cluster/io_1/D_IN_0
T_2_15_sp4_v_t_41
T_2_11_sp4_v_t_37
T_2_12_lc_trk_g2_5
T_2_12_wire_logic_cluster/lc_6/in_3

T_2_17_wire_io_cluster/io_1/D_IN_0
T_2_7_sp12_v_t_23
T_2_11_lc_trk_g2_0
T_2_11_wire_logic_cluster/lc_3/in_3

T_2_17_wire_io_cluster/io_1/D_IN_0
T_2_7_sp12_v_t_23
T_2_11_lc_trk_g3_0
T_2_11_wire_logic_cluster/lc_2/in_3

End 

Net : B_ibuf_RNI08QF1Z0Z_1
T_1_11_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g2_0
T_2_10_input_2_2
T_2_10_wire_logic_cluster/lc_2/in_2

End 

Net : B_ibuf_RNI2AQF1Z0Z_2
T_2_9_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g0_3
T_2_10_input_2_3
T_2_10_wire_logic_cluster/lc_3/in_2

End 

Net : B_ibuf_RNI4CQF1Z0Z_3
T_2_12_wire_logic_cluster/lc_4/out
T_3_8_sp4_v_t_44
T_2_10_lc_trk_g0_2
T_2_10_input_2_4
T_2_10_wire_logic_cluster/lc_4/in_2

End 

Net : B_ibuf_RNI6EQF1Z0Z_4
T_1_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g0_1
T_2_10_input_2_5
T_2_10_wire_logic_cluster/lc_5/in_2

End 

Net : B_ibuf_RNI8GQF1Z0Z_5
T_1_12_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_46
T_2_10_lc_trk_g3_3
T_2_10_input_2_6
T_2_10_wire_logic_cluster/lc_6/in_2

End 

Net : B_ibuf_RNIAIQF1Z0Z_6
T_2_12_wire_logic_cluster/lc_5/out
T_3_8_sp4_v_t_46
T_2_10_lc_trk_g2_3
T_2_10_input_2_7
T_2_10_wire_logic_cluster/lc_7/in_2

End 

Net : B_ibuf_RNIE5VR2Z0Z_0
T_1_11_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g3_2
T_2_10_input_2_1
T_2_10_wire_logic_cluster/lc_1/in_2

End 

Net : B_ibuf_RNIH05C1Z0Z_1
T_1_11_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g2_7
T_2_10_wire_logic_cluster/lc_2/in_1

End 

Net : B_ibuf_RNII15C1Z0Z_2
T_2_11_wire_logic_cluster/lc_4/out
T_2_9_sp4_v_t_37
T_2_10_lc_trk_g3_5
T_2_10_wire_logic_cluster/lc_3/in_1

End 

Net : B_ibuf_RNIJ25C1Z0Z_3
T_1_9_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g2_5
T_2_10_wire_logic_cluster/lc_4/in_1

End 

Net : B_ibuf_RNIK35C1Z0Z_4
T_1_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g1_7
T_2_10_wire_logic_cluster/lc_5/in_1

End 

Net : B_ibuf_RNIL45C1Z0Z_5
T_2_11_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g0_7
T_2_10_wire_logic_cluster/lc_6/in_1

End 

Net : B_ibuf_RNIM55C1Z0Z_6
T_1_9_wire_logic_cluster/lc_1/out
T_2_7_sp4_v_t_46
T_2_10_lc_trk_g0_6
T_2_10_wire_logic_cluster/lc_7/in_1

End 

Net : N_142
T_1_11_wire_logic_cluster/lc_4/out
T_1_10_lc_trk_g0_4
T_1_10_wire_logic_cluster/lc_3/in_3

End 

Net : N_143_cascade_
T_1_8_wire_logic_cluster/lc_1/ltout
T_1_8_wire_logic_cluster/lc_2/in_2

End 

Net : N_144_cascade_
T_2_9_wire_logic_cluster/lc_6/ltout
T_2_9_wire_logic_cluster/lc_7/in_2

End 

Net : N_145_cascade_
T_2_9_wire_logic_cluster/lc_1/ltout
T_2_9_wire_logic_cluster/lc_2/in_2

End 

Net : N_146
T_1_12_wire_logic_cluster/lc_3/out
T_1_9_sp4_v_t_46
T_1_10_lc_trk_g3_6
T_1_10_wire_logic_cluster/lc_0/in_3

End 

Net : N_147
T_1_12_wire_logic_cluster/lc_7/out
T_1_7_sp12_v_t_22
T_1_9_lc_trk_g3_5
T_1_9_wire_logic_cluster/lc_3/in_3

End 

Net : N_148
T_2_12_wire_logic_cluster/lc_3/out
T_2_8_sp4_v_t_43
T_1_10_lc_trk_g0_6
T_1_10_wire_logic_cluster/lc_5/in_3

End 

Net : N_149
T_2_12_wire_logic_cluster/lc_7/out
T_2_11_lc_trk_g1_7
T_2_11_wire_logic_cluster/lc_0/in_0

End 

Net : N_85_cascade_
T_1_11_wire_logic_cluster/lc_6/ltout
T_1_11_wire_logic_cluster/lc_7/in_2

End 

Net : N_86
T_2_11_wire_logic_cluster/lc_5/out
T_2_11_lc_trk_g2_5
T_2_11_wire_logic_cluster/lc_4/in_3

End 

Net : N_87_cascade_
T_1_9_wire_logic_cluster/lc_4/ltout
T_1_9_wire_logic_cluster/lc_5/in_2

End 

Net : N_88
T_1_10_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g2_2
T_1_10_wire_logic_cluster/lc_7/in_3

End 

Net : N_89_cascade_
T_2_11_wire_logic_cluster/lc_6/ltout
T_2_11_wire_logic_cluster/lc_7/in_2

End 

Net : N_90_cascade_
T_1_9_wire_logic_cluster/lc_0/ltout
T_1_9_wire_logic_cluster/lc_1/in_2

End 

Net : N_91
T_2_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g0_3
T_2_11_wire_logic_cluster/lc_1/in_0

End 

Net : alu_out38_cascade_
T_1_8_wire_logic_cluster/lc_3/ltout
T_1_8_wire_logic_cluster/lc_4/in_2

End 

Net : alu_out40_0
T_1_8_wire_logic_cluster/lc_7/out
T_1_8_lc_trk_g1_7
T_1_8_wire_logic_cluster/lc_4/in_0

End 

Net : alu_out_13_0
T_1_10_wire_logic_cluster/lc_3/out
T_1_6_sp4_v_t_43
T_0_6_span4_horz_37
T_0_2_span4_vert_t_14
T_0_4_lc_trk_g0_2
T_0_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : alu_out_13_1
T_1_8_wire_logic_cluster/lc_2/out
T_1_7_sp4_v_t_36
T_1_3_sp4_v_t_41
T_0_3_span4_horz_41
T_0_3_lc_trk_g0_1
T_0_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : alu_out_13_2
T_2_9_wire_logic_cluster/lc_7/out
T_2_4_sp12_v_t_22
T_0_4_span12_horz_21
T_0_4_lc_trk_g0_5
T_0_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : alu_out_13_3
T_2_9_wire_logic_cluster/lc_2/out
T_3_6_sp4_v_t_45
T_0_6_span4_horz_15
T_0_6_lc_trk_g0_7
T_0_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : alu_out_13_4
T_1_10_wire_logic_cluster/lc_0/out
T_1_6_sp4_v_t_37
T_0_6_span4_horz_43
T_0_2_span4_vert_t_15
T_0_5_lc_trk_g1_7
T_0_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : alu_out_13_5
T_1_9_wire_logic_cluster/lc_3/out
T_0_8_lc_trk_g1_3
T_0_8_wire_io_cluster/io_0/D_OUT_0

End 

Net : alu_out_13_6
T_1_10_wire_logic_cluster/lc_5/out
T_1_9_sp4_v_t_42
T_1_5_sp4_v_t_42
T_0_5_span4_horz_36
T_0_5_lc_trk_g1_4
T_0_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : alu_out_13_7
T_2_11_wire_logic_cluster/lc_0/out
T_2_9_sp4_v_t_45
T_3_9_sp4_h_l_1
T_0_9_span4_horz_25
T_0_5_span4_vert_t_12
T_0_6_lc_trk_g0_4
T_0_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : alu_out_RNO_1Z0Z_0
T_2_10_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g2_1
T_1_10_wire_logic_cluster/lc_3/in_0

End 

Net : alu_out_RNO_1Z0Z_1
T_2_10_wire_logic_cluster/lc_2/out
T_2_7_sp4_v_t_44
T_1_8_lc_trk_g3_4
T_1_8_wire_logic_cluster/lc_2/in_3

End 

Net : alu_out_RNO_1Z0Z_2
T_2_10_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_7/in_3

End 

Net : alu_out_RNO_1Z0Z_3
T_2_10_wire_logic_cluster/lc_4/out
T_2_9_lc_trk_g0_4
T_2_9_wire_logic_cluster/lc_2/in_0

End 

Net : alu_out_RNO_1Z0Z_4
T_2_10_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g2_5
T_1_10_wire_logic_cluster/lc_0/in_1

End 

Net : alu_out_RNO_1Z0Z_5
T_2_10_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g2_6
T_1_9_wire_logic_cluster/lc_3/in_1

End 

Net : alu_out_RNO_1Z0Z_6
T_2_10_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g2_7
T_1_10_wire_logic_cluster/lc_5/in_0

End 

Net : alu_out_RNO_2Z0Z_0_cascade_
T_1_11_wire_logic_cluster/lc_3/ltout
T_1_11_wire_logic_cluster/lc_4/in_2

End 

Net : alu_out_RNO_2Z0Z_1_cascade_
T_1_8_wire_logic_cluster/lc_0/ltout
T_1_8_wire_logic_cluster/lc_1/in_2

End 

Net : alu_out_RNO_2Z0Z_2
T_2_9_wire_logic_cluster/lc_4/out
T_2_9_lc_trk_g3_4
T_2_9_wire_logic_cluster/lc_6/in_3

End 

Net : alu_out_RNO_2Z0Z_3_cascade_
T_2_9_wire_logic_cluster/lc_0/ltout
T_2_9_wire_logic_cluster/lc_1/in_2

End 

Net : alu_out_RNO_2Z0Z_4_cascade_
T_1_12_wire_logic_cluster/lc_2/ltout
T_1_12_wire_logic_cluster/lc_3/in_2

End 

Net : alu_out_RNO_2Z0Z_5_cascade_
T_1_12_wire_logic_cluster/lc_6/ltout
T_1_12_wire_logic_cluster/lc_7/in_2

End 

Net : alu_out_RNO_2Z0Z_6_cascade_
T_2_12_wire_logic_cluster/lc_2/ltout
T_2_12_wire_logic_cluster/lc_3/in_2

End 

Net : alu_out_RNO_3Z0Z_0
T_1_11_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g0_5
T_1_11_wire_logic_cluster/lc_4/in_3

End 

Net : alu_out_RNO_3Z0Z_1
T_1_9_wire_logic_cluster/lc_2/out
T_1_8_lc_trk_g0_2
T_1_8_wire_logic_cluster/lc_1/in_3

End 

Net : alu_out_RNO_3Z0Z_2_cascade_
T_2_9_wire_logic_cluster/lc_5/ltout
T_2_9_wire_logic_cluster/lc_6/in_2

End 

Net : alu_out_RNO_3Z0Z_3
T_1_9_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g0_6
T_2_9_wire_logic_cluster/lc_1/in_3

End 

Net : alu_out_RNO_3Z0Z_4
T_1_12_wire_logic_cluster/lc_1/out
T_1_12_lc_trk_g0_1
T_1_12_wire_logic_cluster/lc_3/in_0

End 

Net : alu_out_RNO_3Z0Z_5
T_1_12_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g0_4
T_1_12_wire_logic_cluster/lc_7/in_3

End 

Net : alu_out_RNO_3Z0Z_6
T_2_12_wire_logic_cluster/lc_1/out
T_2_12_lc_trk_g3_1
T_2_12_wire_logic_cluster/lc_3/in_3

End 

Net : alu_out_RNO_3Z0Z_7
T_2_11_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g2_2
T_2_11_wire_logic_cluster/lc_1/in_3

End 

Net : alu_out_RNO_4Z0Z_7_cascade_
T_2_12_wire_logic_cluster/lc_6/ltout
T_2_12_wire_logic_cluster/lc_7/in_2

End 

Net : alu_out_RNO_5Z0Z_7
T_2_12_wire_logic_cluster/lc_0/out
T_2_12_lc_trk_g0_0
T_2_12_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_2_11_0_
T_2_11_wire_logic_cluster/carry_in_mux/cout
T_2_11_wire_logic_cluster/lc_0/in_3

End 

Net : clk_c_g
T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_8_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_6_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_6_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_5_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_5_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_4_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_4_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_3_wire_io_cluster/io_0/outclk

End 

Net : s_c_0
T_0_10_wire_io_cluster/io_1/D_IN_0
T_1_10_lc_trk_g1_2
T_1_10_input_2_1
T_1_10_wire_logic_cluster/lc_1/in_2

T_0_10_wire_io_cluster/io_1/D_IN_0
T_1_10_lc_trk_g1_2
T_1_10_wire_logic_cluster/lc_2/in_3

T_0_10_wire_io_cluster/io_1/D_IN_0
T_1_10_lc_trk_g1_2
T_1_10_wire_logic_cluster/lc_4/in_3

T_0_10_wire_io_cluster/io_1/D_IN_0
T_1_11_lc_trk_g2_2
T_1_11_input_2_0
T_1_11_wire_logic_cluster/lc_0/in_2

T_0_10_wire_io_cluster/io_1/D_IN_0
T_1_11_lc_trk_g2_2
T_1_11_wire_logic_cluster/lc_2/in_0

T_0_10_wire_io_cluster/io_1/D_IN_0
T_1_11_lc_trk_g2_2
T_1_11_wire_logic_cluster/lc_6/in_0

T_0_10_wire_io_cluster/io_1/D_IN_0
T_1_9_lc_trk_g3_6
T_1_9_wire_logic_cluster/lc_4/in_3

T_0_10_wire_io_cluster/io_1/D_IN_0
T_1_9_lc_trk_g3_6
T_1_9_wire_logic_cluster/lc_0/in_1

T_0_10_wire_io_cluster/io_1/D_IN_0
T_1_11_lc_trk_g2_2
T_1_11_wire_logic_cluster/lc_1/in_1

T_0_10_wire_io_cluster/io_1/D_IN_0
T_1_11_lc_trk_g2_2
T_1_11_wire_logic_cluster/lc_3/in_1

T_0_10_wire_io_cluster/io_1/D_IN_0
T_1_11_lc_trk_g2_2
T_1_11_wire_logic_cluster/lc_5/in_3

T_0_10_wire_io_cluster/io_1/D_IN_0
T_1_9_lc_trk_g3_6
T_1_9_wire_logic_cluster/lc_2/in_3

T_0_10_wire_io_cluster/io_1/D_IN_0
T_1_9_lc_trk_g3_6
T_1_9_wire_logic_cluster/lc_6/in_1

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_6_sp4_v_t_41
T_2_9_lc_trk_g0_1
T_2_9_wire_logic_cluster/lc_3/in_0

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_10_sp4_v_t_44
T_1_12_lc_trk_g0_2
T_1_12_wire_logic_cluster/lc_5/in_3

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_10_sp4_v_t_44
T_2_11_lc_trk_g3_4
T_2_11_wire_logic_cluster/lc_5/in_0

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_10_sp4_v_t_44
T_2_11_lc_trk_g3_4
T_2_11_wire_logic_cluster/lc_6/in_3

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_6_sp4_v_t_41
T_1_8_lc_trk_g0_4
T_1_8_wire_logic_cluster/lc_0/in_0

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_6_sp4_v_t_41
T_2_9_lc_trk_g0_1
T_2_9_wire_logic_cluster/lc_4/in_1

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_6_sp4_v_t_41
T_2_9_lc_trk_g0_1
T_2_9_wire_logic_cluster/lc_0/in_1

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_10_sp4_v_t_44
T_1_12_lc_trk_g0_2
T_1_12_wire_logic_cluster/lc_2/in_0

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_10_sp4_v_t_44
T_1_12_lc_trk_g0_2
T_1_12_wire_logic_cluster/lc_6/in_0

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_10_sp4_v_t_44
T_2_11_lc_trk_g3_4
T_2_11_wire_logic_cluster/lc_3/in_0

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_6_sp4_v_t_41
T_2_9_lc_trk_g0_1
T_2_9_wire_logic_cluster/lc_5/in_0

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_10_sp4_v_t_44
T_1_12_lc_trk_g0_2
T_1_12_wire_logic_cluster/lc_1/in_1

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_10_sp4_v_t_44
T_1_12_lc_trk_g0_2
T_1_12_wire_logic_cluster/lc_4/in_0

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_10_sp4_v_t_44
T_2_11_lc_trk_g3_4
T_2_11_wire_logic_cluster/lc_2/in_1

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_6_sp4_v_t_41
T_1_8_lc_trk_g0_4
T_1_8_wire_logic_cluster/lc_7/in_3

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_6_sp4_v_t_41
T_1_8_lc_trk_g0_4
T_1_8_wire_logic_cluster/lc_3/in_3

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_6_sp4_v_t_41
T_1_8_lc_trk_g0_4
T_1_8_input_2_6
T_1_8_wire_logic_cluster/lc_6/in_2

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_10_sp4_v_t_44
T_2_12_lc_trk_g2_1
T_2_12_wire_logic_cluster/lc_4/in_3

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_10_sp4_v_t_41
T_2_12_lc_trk_g2_4
T_2_12_wire_logic_cluster/lc_5/in_1

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_10_sp4_v_t_41
T_2_12_lc_trk_g2_4
T_2_12_input_2_2
T_2_12_wire_logic_cluster/lc_2/in_2

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_10_sp4_v_t_44
T_2_12_lc_trk_g2_1
T_2_12_wire_logic_cluster/lc_1/in_0

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_10_sp4_v_t_41
T_2_12_lc_trk_g2_4
T_2_12_input_2_6
T_2_12_wire_logic_cluster/lc_6/in_2

T_0_10_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_horz_28
T_2_10_sp4_v_t_41
T_2_12_lc_trk_g2_4
T_2_12_wire_logic_cluster/lc_0/in_0

End 

Net : s_c_1
T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span12_horz_12
T_2_9_lc_trk_g0_0
T_2_9_wire_logic_cluster/lc_3/in_1

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span12_horz_12
T_2_9_lc_trk_g0_0
T_2_9_wire_logic_cluster/lc_4/in_0

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span12_horz_12
T_2_9_lc_trk_g0_0
T_2_9_wire_logic_cluster/lc_0/in_0

T_0_9_wire_io_cluster/io_1/D_IN_0
T_1_10_lc_trk_g3_2
T_1_10_wire_logic_cluster/lc_1/in_0

T_0_9_wire_io_cluster/io_1/D_IN_0
T_1_8_lc_trk_g3_2
T_1_8_wire_logic_cluster/lc_0/in_1

T_0_9_wire_io_cluster/io_1/D_IN_0
T_1_10_lc_trk_g3_2
T_1_10_wire_logic_cluster/lc_6/in_3

T_0_9_wire_io_cluster/io_1/D_IN_0
T_1_8_lc_trk_g3_2
T_1_8_input_2_3
T_1_8_wire_logic_cluster/lc_3/in_2

T_0_9_wire_io_cluster/io_1/D_IN_0
T_1_8_lc_trk_g3_2
T_1_8_wire_logic_cluster/lc_6/in_3

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span12_horz_12
T_2_9_sp4_h_l_9
T_1_9_sp4_v_t_44
T_1_11_lc_trk_g2_1
T_1_11_wire_logic_cluster/lc_0/in_1

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span12_horz_12
T_2_9_sp4_h_l_9
T_1_9_sp4_v_t_44
T_1_11_lc_trk_g2_1
T_1_11_wire_logic_cluster/lc_1/in_0

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span12_horz_12
T_2_9_sp4_h_l_9
T_1_9_sp4_v_t_44
T_1_11_lc_trk_g2_1
T_1_11_wire_logic_cluster/lc_3/in_0

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span12_horz_12
T_2_9_sp4_h_l_9
T_1_9_sp4_v_t_44
T_1_12_lc_trk_g1_4
T_1_12_wire_logic_cluster/lc_5/in_0

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span12_horz_12
T_2_9_sp4_h_l_9
T_1_9_sp4_v_t_44
T_1_12_lc_trk_g1_4
T_1_12_wire_logic_cluster/lc_2/in_1

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span12_horz_12
T_2_9_sp4_h_l_9
T_1_9_sp4_v_t_44
T_1_12_lc_trk_g1_4
T_1_12_wire_logic_cluster/lc_6/in_1

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span12_horz_12
T_4_9_sp4_h_l_11
T_3_9_sp4_v_t_46
T_2_11_lc_trk_g0_0
T_2_11_wire_logic_cluster/lc_2/in_0

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span12_horz_12
T_4_9_sp4_h_l_11
T_3_9_sp4_v_t_46
T_2_12_lc_trk_g3_6
T_2_12_wire_logic_cluster/lc_4/in_1

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span12_horz_12
T_4_9_sp4_h_l_11
T_3_9_sp4_v_t_46
T_2_12_lc_trk_g3_6
T_2_12_wire_logic_cluster/lc_5/in_0

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span12_horz_12
T_4_9_sp4_h_l_11
T_3_9_sp4_v_t_46
T_2_12_lc_trk_g3_6
T_2_12_wire_logic_cluster/lc_2/in_1

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span12_horz_12
T_4_9_sp4_h_l_11
T_3_9_sp4_v_t_46
T_2_12_lc_trk_g3_6
T_2_12_wire_logic_cluster/lc_6/in_1

End 

Net : s_c_2
T_0_8_wire_io_cluster/io_1/D_IN_0
T_1_8_lc_trk_g1_2
T_1_8_wire_logic_cluster/lc_1/in_0

T_0_8_wire_io_cluster/io_1/D_IN_0
T_1_8_lc_trk_g1_2
T_1_8_wire_logic_cluster/lc_3/in_0

T_0_8_wire_io_cluster/io_1/D_IN_0
T_1_8_lc_trk_g1_2
T_1_8_wire_logic_cluster/lc_6/in_1

T_0_8_wire_io_cluster/io_1/D_IN_0
T_1_8_lc_trk_g1_2
T_1_8_wire_logic_cluster/lc_4/in_3

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_20
T_3_8_sp4_v_t_39
T_2_9_lc_trk_g2_7
T_2_9_wire_logic_cluster/lc_6/in_1

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_20
T_3_8_sp4_v_t_39
T_2_9_lc_trk_g2_7
T_2_9_wire_logic_cluster/lc_1/in_0

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_44
T_1_8_sp4_v_t_44
T_1_11_lc_trk_g1_4
T_1_11_wire_logic_cluster/lc_4/in_1

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_44
T_1_8_sp4_v_t_44
T_1_12_lc_trk_g1_1
T_1_12_wire_logic_cluster/lc_3/in_3

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_44
T_1_8_sp4_v_t_44
T_1_12_lc_trk_g1_1
T_1_12_wire_logic_cluster/lc_7/in_1

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_20
T_3_8_sp4_v_t_39
T_2_12_lc_trk_g1_2
T_2_12_wire_logic_cluster/lc_3/in_0

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_20
T_3_8_sp4_v_t_39
T_2_12_lc_trk_g1_2
T_2_12_wire_logic_cluster/lc_7/in_0

End 

Net : s_c_3
T_0_10_wire_io_cluster/io_0/D_IN_0
T_1_10_lc_trk_g0_0
T_1_10_wire_logic_cluster/lc_3/in_1

T_0_10_wire_io_cluster/io_0/D_IN_0
T_1_10_lc_trk_g0_0
T_1_10_wire_logic_cluster/lc_0/in_0

T_0_10_wire_io_cluster/io_0/D_IN_0
T_1_10_lc_trk_g0_0
T_1_10_wire_logic_cluster/lc_5/in_1

T_0_10_wire_io_cluster/io_0/D_IN_0
T_1_9_lc_trk_g3_0
T_1_9_wire_logic_cluster/lc_3/in_0

T_0_10_wire_io_cluster/io_0/D_IN_0
T_0_10_span4_horz_40
T_1_6_sp4_v_t_46
T_1_8_lc_trk_g3_3
T_1_8_wire_logic_cluster/lc_2/in_0

T_0_10_wire_io_cluster/io_0/D_IN_0
T_0_10_span4_horz_24
T_2_6_sp4_v_t_43
T_2_9_lc_trk_g0_3
T_2_9_wire_logic_cluster/lc_7/in_0

T_0_10_wire_io_cluster/io_0/D_IN_0
T_0_10_span4_horz_24
T_2_6_sp4_v_t_43
T_2_9_lc_trk_g0_3
T_2_9_wire_logic_cluster/lc_2/in_3

T_0_10_wire_io_cluster/io_0/D_IN_0
T_0_10_span4_horz_24
T_2_6_sp4_v_t_43
T_2_10_sp4_v_t_39
T_2_11_lc_trk_g3_7
T_2_11_input_2_0
T_2_11_wire_logic_cluster/lc_0/in_2

T_0_10_wire_io_cluster/io_0/D_IN_0
T_0_10_span4_horz_40
T_1_6_sp4_v_t_46
T_1_8_lc_trk_g3_3
T_1_8_wire_logic_cluster/lc_7/in_1

T_0_10_wire_io_cluster/io_0/D_IN_0
T_0_10_span4_horz_40
T_1_6_sp4_v_t_46
T_1_8_lc_trk_g3_3
T_1_8_wire_logic_cluster/lc_3/in_1

T_0_10_wire_io_cluster/io_0/D_IN_0
T_0_10_span4_horz_40
T_1_6_sp4_v_t_46
T_1_8_lc_trk_g3_3
T_1_8_wire_logic_cluster/lc_6/in_0

End 

Net : s_c_i_1
T_1_10_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g2_6
T_1_10_wire_logic_cluster/lc_4/in_0

T_1_10_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g1_6
T_1_11_wire_logic_cluster/lc_2/in_1

T_1_10_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g1_6
T_1_11_wire_logic_cluster/lc_7/in_0

T_1_10_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g0_6
T_1_9_wire_logic_cluster/lc_5/in_3

T_1_10_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g0_6
T_1_9_wire_logic_cluster/lc_1/in_3

T_1_10_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g1_6
T_1_11_input_2_5
T_1_11_wire_logic_cluster/lc_5/in_2

T_1_10_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_37
T_1_8_lc_trk_g2_5
T_1_8_wire_logic_cluster/lc_7/in_0

T_1_10_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_37
T_1_8_lc_trk_g2_5
T_1_8_wire_logic_cluster/lc_4/in_1

T_1_10_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g2_6
T_2_11_wire_logic_cluster/lc_4/in_0

T_1_10_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g2_6
T_2_11_wire_logic_cluster/lc_7/in_3

T_1_10_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g2_6
T_2_11_wire_logic_cluster/lc_1/in_1

T_1_10_wire_logic_cluster/lc_6/out
T_2_8_sp4_v_t_40
T_2_12_lc_trk_g0_5
T_2_12_wire_logic_cluster/lc_0/in_1

End 

Net : s_c_i_1_cascade_
T_1_10_wire_logic_cluster/lc_6/ltout
T_1_10_wire_logic_cluster/lc_7/in_2

End 

Net : s_ibuf_RNI1HJVZ0Z_0
T_1_10_wire_logic_cluster/lc_4/out
T_2_10_lc_trk_g1_4
T_2_10_wire_logic_cluster/lc_0/in_1

T_1_10_wire_logic_cluster/lc_4/out
T_2_10_lc_trk_g0_4
T_2_10_input_2_0
T_2_10_wire_logic_cluster/lc_0/in_2

End 

Net : un1_A_1
T_1_11_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g3_1
T_2_10_wire_logic_cluster/lc_1/in_1

End 

Net : un1_A_1_axb_7
T_2_11_wire_logic_cluster/lc_1/out
T_2_11_lc_trk_g0_1
T_2_11_wire_logic_cluster/lc_0/in_1

End 

Net : un1_A_1_cascade_
T_1_11_wire_logic_cluster/lc_1/ltout
T_1_11_wire_logic_cluster/lc_2/in_2

End 

Net : un1_A_1_cry_0
Net : un1_A_1_cry_0_c_THRU_CO
Net : un1_A_1_cry_1
Net : un1_A_1_cry_2
Net : un1_A_1_cry_3
Net : un1_A_1_cry_4
Net : un1_A_1_cry_5
Net : un1_alu_out43_1_2
T_1_8_wire_logic_cluster/lc_6/out
T_1_8_lc_trk_g2_6
T_1_8_wire_logic_cluster/lc_5/in_3

End 

Net : un1_alu_out43_1_3_cascade_
T_1_8_wire_logic_cluster/lc_4/ltout
T_1_8_wire_logic_cluster/lc_5/in_2

End 

Net : un1_alu_out43_1_i
T_1_8_wire_logic_cluster/lc_5/out
T_0_8_lc_trk_g0_5
T_0_8_wire_io_cluster/io_1/cen

T_1_8_wire_logic_cluster/lc_5/out
T_1_6_sp4_v_t_39
T_0_6_span4_horz_45
T_0_6_lc_trk_g0_5
T_0_6_wire_io_cluster/io_1/cen

T_1_8_wire_logic_cluster/lc_5/out
T_1_6_sp4_v_t_39
T_0_6_span4_horz_45
T_0_6_lc_trk_g0_5
T_0_6_wire_io_cluster/io_1/cen

T_1_8_wire_logic_cluster/lc_5/out
T_0_8_span4_horz_31
T_0_4_span4_vert_t_13
T_0_5_lc_trk_g0_5
T_0_5_wire_io_cluster/io_1/cen

T_1_8_wire_logic_cluster/lc_5/out
T_0_8_span4_horz_31
T_0_4_span4_vert_t_13
T_0_5_lc_trk_g0_5
T_0_5_wire_io_cluster/io_1/cen

T_1_8_wire_logic_cluster/lc_5/out
T_2_4_sp4_v_t_46
T_0_4_span4_horz_29
T_0_4_lc_trk_g1_5
T_0_4_wire_io_cluster/io_1/cen

T_1_8_wire_logic_cluster/lc_5/out
T_2_4_sp4_v_t_46
T_0_4_span4_horz_29
T_0_4_lc_trk_g1_5
T_0_4_wire_io_cluster/io_1/cen

T_1_8_wire_logic_cluster/lc_5/out
T_0_8_span4_horz_31
T_0_4_span4_vert_t_13
T_0_1_span4_vert_t_9
T_0_3_lc_trk_g0_5
T_0_3_wire_io_cluster/io_1/cen

End 

