
TESTSEND.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000037f4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e8  0800397c  0800397c  0000497c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d64  08003d64  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003d64  08003d64  00004d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d6c  08003d6c  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d6c  08003d6c  00004d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003d70  08003d70  00004d70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003d74  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000500c  2**0
                  CONTENTS
 10 .bss          000010cc  2000000c  2000000c  0000500c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200010d8  200010d8  0000500c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007a5d  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001cce  00000000  00000000  0000ca99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000708  00000000  00000000  0000e768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000523  00000000  00000000  0000ee70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000207f8  00000000  00000000  0000f393  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a80a  00000000  00000000  0002fb8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c237c  00000000  00000000  0003a395  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fc711  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001b50  00000000  00000000  000fc754  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  000fe2a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003964 	.word	0x08003964

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08003964 	.word	0x08003964

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80004fa:	2300      	movs	r3, #0
 80004fc:	607b      	str	r3, [r7, #4]
 80004fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000530 <MX_DMA_Init+0x3c>)
 8000500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000502:	4a0b      	ldr	r2, [pc, #44]	@ (8000530 <MX_DMA_Init+0x3c>)
 8000504:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000508:	6313      	str	r3, [r2, #48]	@ 0x30
 800050a:	4b09      	ldr	r3, [pc, #36]	@ (8000530 <MX_DMA_Init+0x3c>)
 800050c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800050e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000512:	607b      	str	r3, [r7, #4]
 8000514:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000516:	2200      	movs	r2, #0
 8000518:	2100      	movs	r1, #0
 800051a:	200f      	movs	r0, #15
 800051c:	f000 fc43 	bl	8000da6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000520:	200f      	movs	r0, #15
 8000522:	f000 fc5c 	bl	8000dde <HAL_NVIC_EnableIRQ>

}
 8000526:	bf00      	nop
 8000528:	3708      	adds	r7, #8
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	40023800 	.word	0x40023800

08000534 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000534:	b480      	push	{r7}
 8000536:	b085      	sub	sp, #20
 8000538:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800053a:	2300      	movs	r3, #0
 800053c:	60fb      	str	r3, [r7, #12]
 800053e:	4b17      	ldr	r3, [pc, #92]	@ (800059c <MX_GPIO_Init+0x68>)
 8000540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000542:	4a16      	ldr	r2, [pc, #88]	@ (800059c <MX_GPIO_Init+0x68>)
 8000544:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000548:	6313      	str	r3, [r2, #48]	@ 0x30
 800054a:	4b14      	ldr	r3, [pc, #80]	@ (800059c <MX_GPIO_Init+0x68>)
 800054c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800054e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000552:	60fb      	str	r3, [r7, #12]
 8000554:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000556:	2300      	movs	r3, #0
 8000558:	60bb      	str	r3, [r7, #8]
 800055a:	4b10      	ldr	r3, [pc, #64]	@ (800059c <MX_GPIO_Init+0x68>)
 800055c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800055e:	4a0f      	ldr	r2, [pc, #60]	@ (800059c <MX_GPIO_Init+0x68>)
 8000560:	f043 0304 	orr.w	r3, r3, #4
 8000564:	6313      	str	r3, [r2, #48]	@ 0x30
 8000566:	4b0d      	ldr	r3, [pc, #52]	@ (800059c <MX_GPIO_Init+0x68>)
 8000568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056a:	f003 0304 	and.w	r3, r3, #4
 800056e:	60bb      	str	r3, [r7, #8]
 8000570:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000572:	2300      	movs	r3, #0
 8000574:	607b      	str	r3, [r7, #4]
 8000576:	4b09      	ldr	r3, [pc, #36]	@ (800059c <MX_GPIO_Init+0x68>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800057a:	4a08      	ldr	r2, [pc, #32]	@ (800059c <MX_GPIO_Init+0x68>)
 800057c:	f043 0302 	orr.w	r3, r3, #2
 8000580:	6313      	str	r3, [r2, #48]	@ 0x30
 8000582:	4b06      	ldr	r3, [pc, #24]	@ (800059c <MX_GPIO_Init+0x68>)
 8000584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000586:	f003 0302 	and.w	r3, r3, #2
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	687b      	ldr	r3, [r7, #4]

}
 800058e:	bf00      	nop
 8000590:	3714      	adds	r7, #20
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	40023800 	.word	0x40023800

080005a0 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
DMA_HandleTypeDef hdma_spi2_tx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80005a4:	4b12      	ldr	r3, [pc, #72]	@ (80005f0 <MX_I2S2_Init+0x50>)
 80005a6:	4a13      	ldr	r2, [pc, #76]	@ (80005f4 <MX_I2S2_Init+0x54>)
 80005a8:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_SLAVE_TX;
 80005aa:	4b11      	ldr	r3, [pc, #68]	@ (80005f0 <MX_I2S2_Init+0x50>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_MSB;
 80005b0:	4b0f      	ldr	r3, [pc, #60]	@ (80005f0 <MX_I2S2_Init+0x50>)
 80005b2:	2210      	movs	r2, #16
 80005b4:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 80005b6:	4b0e      	ldr	r3, [pc, #56]	@ (80005f0 <MX_I2S2_Init+0x50>)
 80005b8:	2203      	movs	r2, #3
 80005ba:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80005bc:	4b0c      	ldr	r3, [pc, #48]	@ (80005f0 <MX_I2S2_Init+0x50>)
 80005be:	2200      	movs	r2, #0
 80005c0:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80005c2:	4b0b      	ldr	r3, [pc, #44]	@ (80005f0 <MX_I2S2_Init+0x50>)
 80005c4:	4a0c      	ldr	r2, [pc, #48]	@ (80005f8 <MX_I2S2_Init+0x58>)
 80005c6:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80005c8:	4b09      	ldr	r3, [pc, #36]	@ (80005f0 <MX_I2S2_Init+0x50>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80005ce:	4b08      	ldr	r3, [pc, #32]	@ (80005f0 <MX_I2S2_Init+0x50>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80005d4:	4b06      	ldr	r3, [pc, #24]	@ (80005f0 <MX_I2S2_Init+0x50>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80005da:	4805      	ldr	r0, [pc, #20]	@ (80005f0 <MX_I2S2_Init+0x50>)
 80005dc:	f001 f926 	bl	800182c <HAL_I2S_Init>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <MX_I2S2_Init+0x4a>
  {
    Error_Handler();
 80005e6:	f000 f9e3 	bl	80009b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80005ea:	bf00      	nop
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	20000028 	.word	0x20000028
 80005f4:	40003800 	.word	0x40003800
 80005f8:	00017700 	.word	0x00017700

080005fc <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b08e      	sub	sp, #56	@ 0x38
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000604:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000608:	2200      	movs	r2, #0
 800060a:	601a      	str	r2, [r3, #0]
 800060c:	605a      	str	r2, [r3, #4]
 800060e:	609a      	str	r2, [r3, #8]
 8000610:	60da      	str	r2, [r3, #12]
 8000612:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000614:	f107 0314 	add.w	r3, r7, #20
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
 800061c:	605a      	str	r2, [r3, #4]
 800061e:	609a      	str	r2, [r3, #8]
 8000620:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI2)
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4a4d      	ldr	r2, [pc, #308]	@ (800075c <HAL_I2S_MspInit+0x160>)
 8000628:	4293      	cmp	r3, r2
 800062a:	f040 8093 	bne.w	8000754 <HAL_I2S_MspInit+0x158>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800062e:	2301      	movs	r3, #1
 8000630:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000632:	23c0      	movs	r3, #192	@ 0xc0
 8000634:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000636:	2302      	movs	r3, #2
 8000638:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800063a:	f107 0314 	add.w	r3, r7, #20
 800063e:	4618      	mov	r0, r3
 8000640:	f002 faf2 	bl	8002c28 <HAL_RCCEx_PeriphCLKConfig>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 800064a:	f000 f9b1 	bl	80009b0 <Error_Handler>
    }

    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800064e:	2300      	movs	r3, #0
 8000650:	613b      	str	r3, [r7, #16]
 8000652:	4b43      	ldr	r3, [pc, #268]	@ (8000760 <HAL_I2S_MspInit+0x164>)
 8000654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000656:	4a42      	ldr	r2, [pc, #264]	@ (8000760 <HAL_I2S_MspInit+0x164>)
 8000658:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800065c:	6413      	str	r3, [r2, #64]	@ 0x40
 800065e:	4b40      	ldr	r3, [pc, #256]	@ (8000760 <HAL_I2S_MspInit+0x164>)
 8000660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000662:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000666:	613b      	str	r3, [r7, #16]
 8000668:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800066a:	2300      	movs	r3, #0
 800066c:	60fb      	str	r3, [r7, #12]
 800066e:	4b3c      	ldr	r3, [pc, #240]	@ (8000760 <HAL_I2S_MspInit+0x164>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000672:	4a3b      	ldr	r2, [pc, #236]	@ (8000760 <HAL_I2S_MspInit+0x164>)
 8000674:	f043 0304 	orr.w	r3, r3, #4
 8000678:	6313      	str	r3, [r2, #48]	@ 0x30
 800067a:	4b39      	ldr	r3, [pc, #228]	@ (8000760 <HAL_I2S_MspInit+0x164>)
 800067c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067e:	f003 0304 	and.w	r3, r3, #4
 8000682:	60fb      	str	r3, [r7, #12]
 8000684:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000686:	2300      	movs	r3, #0
 8000688:	60bb      	str	r3, [r7, #8]
 800068a:	4b35      	ldr	r3, [pc, #212]	@ (8000760 <HAL_I2S_MspInit+0x164>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068e:	4a34      	ldr	r2, [pc, #208]	@ (8000760 <HAL_I2S_MspInit+0x164>)
 8000690:	f043 0302 	orr.w	r3, r3, #2
 8000694:	6313      	str	r3, [r2, #48]	@ 0x30
 8000696:	4b32      	ldr	r3, [pc, #200]	@ (8000760 <HAL_I2S_MspInit+0x164>)
 8000698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800069a:	f003 0302 	and.w	r3, r3, #2
 800069e:	60bb      	str	r3, [r7, #8]
 80006a0:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006a2:	2308      	movs	r3, #8
 80006a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006a6:	2302      	movs	r3, #2
 80006a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	2300      	movs	r3, #0
 80006ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ae:	2300      	movs	r3, #0
 80006b0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006b2:	2305      	movs	r3, #5
 80006b4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006ba:	4619      	mov	r1, r3
 80006bc:	4829      	ldr	r0, [pc, #164]	@ (8000764 <HAL_I2S_MspInit+0x168>)
 80006be:	f000 ff19 	bl	80014f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80006c2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006c8:	2302      	movs	r3, #2
 80006ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006cc:	2300      	movs	r3, #0
 80006ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d0:	2300      	movs	r3, #0
 80006d2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006d4:	2305      	movs	r3, #5
 80006d6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006dc:	4619      	mov	r1, r3
 80006de:	4822      	ldr	r0, [pc, #136]	@ (8000768 <HAL_I2S_MspInit+0x16c>)
 80006e0:	f000 ff08 	bl	80014f4 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 80006e4:	4b21      	ldr	r3, [pc, #132]	@ (800076c <HAL_I2S_MspInit+0x170>)
 80006e6:	4a22      	ldr	r2, [pc, #136]	@ (8000770 <HAL_I2S_MspInit+0x174>)
 80006e8:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 80006ea:	4b20      	ldr	r3, [pc, #128]	@ (800076c <HAL_I2S_MspInit+0x170>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80006f0:	4b1e      	ldr	r3, [pc, #120]	@ (800076c <HAL_I2S_MspInit+0x170>)
 80006f2:	2240      	movs	r2, #64	@ 0x40
 80006f4:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80006f6:	4b1d      	ldr	r3, [pc, #116]	@ (800076c <HAL_I2S_MspInit+0x170>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80006fc:	4b1b      	ldr	r3, [pc, #108]	@ (800076c <HAL_I2S_MspInit+0x170>)
 80006fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000702:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000704:	4b19      	ldr	r3, [pc, #100]	@ (800076c <HAL_I2S_MspInit+0x170>)
 8000706:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800070a:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800070c:	4b17      	ldr	r3, [pc, #92]	@ (800076c <HAL_I2S_MspInit+0x170>)
 800070e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000712:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8000714:	4b15      	ldr	r3, [pc, #84]	@ (800076c <HAL_I2S_MspInit+0x170>)
 8000716:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800071a:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800071c:	4b13      	ldr	r3, [pc, #76]	@ (800076c <HAL_I2S_MspInit+0x170>)
 800071e:	2200      	movs	r2, #0
 8000720:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000722:	4b12      	ldr	r3, [pc, #72]	@ (800076c <HAL_I2S_MspInit+0x170>)
 8000724:	2200      	movs	r2, #0
 8000726:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000728:	4810      	ldr	r0, [pc, #64]	@ (800076c <HAL_I2S_MspInit+0x170>)
 800072a:	f000 fb73 	bl	8000e14 <HAL_DMA_Init>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <HAL_I2S_MspInit+0x13c>
    {
      Error_Handler();
 8000734:	f000 f93c 	bl	80009b0 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi2_tx);
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	4a0c      	ldr	r2, [pc, #48]	@ (800076c <HAL_I2S_MspInit+0x170>)
 800073c:	639a      	str	r2, [r3, #56]	@ 0x38
 800073e:	4a0b      	ldr	r2, [pc, #44]	@ (800076c <HAL_I2S_MspInit+0x170>)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8000744:	2200      	movs	r2, #0
 8000746:	2100      	movs	r1, #0
 8000748:	2024      	movs	r0, #36	@ 0x24
 800074a:	f000 fb2c 	bl	8000da6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800074e:	2024      	movs	r0, #36	@ 0x24
 8000750:	f000 fb45 	bl	8000dde <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000754:	bf00      	nop
 8000756:	3738      	adds	r7, #56	@ 0x38
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	40003800 	.word	0x40003800
 8000760:	40023800 	.word	0x40023800
 8000764:	40020800 	.word	0x40020800
 8000768:	40020400 	.word	0x40020400
 800076c:	20000070 	.word	0x20000070
 8000770:	40026070 	.word	0x40026070

08000774 <Fill_Sine_Buffer_Half>:
 * @param buf: Pointer to the buffer
 * @param offset: Starting offset in the buffer (0 or DMA_SAMPLES*2)
 * @note Optimized for MCU: uses local variables, minimizes function calls
 */
void Fill_Sine_Buffer_Half(int32_t *buf, uint32_t offset)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b088      	sub	sp, #32
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
 800077c:	6039      	str	r1, [r7, #0]
    // Local copy for faster access (avoid volatile reads in loop)
    float local_phase = phase;
 800077e:	4b29      	ldr	r3, [pc, #164]	@ (8000824 <Fill_Sine_Buffer_Half+0xb0>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	61fb      	str	r3, [r7, #28]
    
    // Generate samples for one half of the buffer
    for (uint32_t i = 0; i < DMA_SAMPLES; i++)
 8000784:	2300      	movs	r3, #0
 8000786:	61bb      	str	r3, [r7, #24]
 8000788:	e041      	b.n	800080e <Fill_Sine_Buffer_Half+0x9a>
    {
        // Generate sine sample
        float sine_val = sinf(local_phase);
 800078a:	ed97 0a07 	vldr	s0, [r7, #28]
 800078e:	f002 fbb9 	bl	8002f04 <sinf>
 8000792:	ed87 0a05 	vstr	s0, [r7, #20]
        
        // Update phase with wraparound
        local_phase += PHASE_INC;
 8000796:	edd7 7a07 	vldr	s15, [r7, #28]
 800079a:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8000828 <Fill_Sine_Buffer_Half+0xb4>
 800079e:	ee77 7a87 	vadd.f32	s15, s15, s14
 80007a2:	edc7 7a07 	vstr	s15, [r7, #28]
        if (local_phase >= TWO_PI)
 80007a6:	edd7 7a07 	vldr	s15, [r7, #28]
 80007aa:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800082c <Fill_Sine_Buffer_Half+0xb8>
 80007ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80007b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007b6:	db07      	blt.n	80007c8 <Fill_Sine_Buffer_Half+0x54>
            local_phase -= TWO_PI;
 80007b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80007bc:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800082c <Fill_Sine_Buffer_Half+0xb8>
 80007c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80007c4:	edc7 7a07 	vstr	s15, [r7, #28]
        
        // Convert to 24-bit integer, then shift to MSB of 32-bit word
        int32_t sample24 = (int32_t)(sine_val * AMPLITUDE_24);
 80007c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80007cc:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8000830 <Fill_Sine_Buffer_Half+0xbc>
 80007d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80007d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80007d8:	ee17 3a90 	vmov	r3, s15
 80007dc:	613b      	str	r3, [r7, #16]
        int32_t sample32 = sample24 << 8;  // I2S expects 24-bit in upper bits
 80007de:	693b      	ldr	r3, [r7, #16]
 80007e0:	021b      	lsls	r3, r3, #8
 80007e2:	60fb      	str	r3, [r7, #12]
        
        // Write stereo samples (same value for L and R)
        uint32_t idx = offset + (i << 1);  // Faster than i*2
 80007e4:	69bb      	ldr	r3, [r7, #24]
 80007e6:	005b      	lsls	r3, r3, #1
 80007e8:	683a      	ldr	r2, [r7, #0]
 80007ea:	4413      	add	r3, r2
 80007ec:	60bb      	str	r3, [r7, #8]
        buf[idx]     = sample32;  // Left channel
 80007ee:	68bb      	ldr	r3, [r7, #8]
 80007f0:	009b      	lsls	r3, r3, #2
 80007f2:	687a      	ldr	r2, [r7, #4]
 80007f4:	4413      	add	r3, r2
 80007f6:	68fa      	ldr	r2, [r7, #12]
 80007f8:	601a      	str	r2, [r3, #0]
        buf[idx + 1] = sample32;  // Right channel
 80007fa:	68bb      	ldr	r3, [r7, #8]
 80007fc:	3301      	adds	r3, #1
 80007fe:	009b      	lsls	r3, r3, #2
 8000800:	687a      	ldr	r2, [r7, #4]
 8000802:	4413      	add	r3, r2
 8000804:	68fa      	ldr	r2, [r7, #12]
 8000806:	601a      	str	r2, [r3, #0]
    for (uint32_t i = 0; i < DMA_SAMPLES; i++)
 8000808:	69bb      	ldr	r3, [r7, #24]
 800080a:	3301      	adds	r3, #1
 800080c:	61bb      	str	r3, [r7, #24]
 800080e:	69bb      	ldr	r3, [r7, #24]
 8000810:	2bff      	cmp	r3, #255	@ 0xff
 8000812:	d9ba      	bls.n	800078a <Fill_Sine_Buffer_Half+0x16>
    }
    
    // Update global phase for continuity
    phase = local_phase;
 8000814:	4a03      	ldr	r2, [pc, #12]	@ (8000824 <Fill_Sine_Buffer_Half+0xb0>)
 8000816:	69fb      	ldr	r3, [r7, #28]
 8000818:	6013      	str	r3, [r2, #0]
}
 800081a:	bf00      	nop
 800081c:	3720      	adds	r7, #32
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	200010d0 	.word	0x200010d0
 8000828:	3ea78d37 	.word	0x3ea78d37
 800082c:	40c90fdb 	.word	0x40c90fdb
 8000830:	4afffffe 	.word	0x4afffffe

08000834 <HAL_I2S_TxHalfCpltCallback>:
 * @brief DMA Half Transfer Complete Callback
 * @note Called when DMA finishes transmitting FIRST HALF of buffer
 *       We must refill the first half while DMA transmits second half
 */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
    if (hi2s->Instance == SPI2)  // Ensure it's our I2S instance
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4a05      	ldr	r2, [pc, #20]	@ (8000858 <HAL_I2S_TxHalfCpltCallback+0x24>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d103      	bne.n	800084e <HAL_I2S_TxHalfCpltCallback+0x1a>
    {
        Fill_Sine_Buffer_Half(i2s_tx_buf, 0);  // Refill first half
 8000846:	2100      	movs	r1, #0
 8000848:	4804      	ldr	r0, [pc, #16]	@ (800085c <HAL_I2S_TxHalfCpltCallback+0x28>)
 800084a:	f7ff ff93 	bl	8000774 <Fill_Sine_Buffer_Half>
    }
}
 800084e:	bf00      	nop
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	40003800 	.word	0x40003800
 800085c:	200000d0 	.word	0x200000d0

08000860 <HAL_I2S_TxCpltCallback>:
 * @brief DMA Transfer Complete Callback
 * @note Called when DMA finishes transmitting SECOND HALF of buffer
 *       We must refill the second half while DMA wraps to first half
 */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
    if (hi2s->Instance == SPI2)  // Ensure it's our I2S instance
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a05      	ldr	r2, [pc, #20]	@ (8000884 <HAL_I2S_TxCpltCallback+0x24>)
 800086e:	4293      	cmp	r3, r2
 8000870:	d104      	bne.n	800087c <HAL_I2S_TxCpltCallback+0x1c>
    {
        Fill_Sine_Buffer_Half(i2s_tx_buf, DMA_SAMPLES * 2);  // Refill second half
 8000872:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000876:	4804      	ldr	r0, [pc, #16]	@ (8000888 <HAL_I2S_TxCpltCallback+0x28>)
 8000878:	f7ff ff7c 	bl	8000774 <Fill_Sine_Buffer_Half>
    }
}
 800087c:	bf00      	nop
 800087e:	3708      	adds	r7, #8
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	40003800 	.word	0x40003800
 8000888:	200000d0 	.word	0x200000d0

0800088c <I2S_Start_TX>:

void I2S_Start_TX(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
    // Fill cả buffer ban đầu
    Fill_Sine_Buffer_Half(i2s_tx_buf, 0);
 8000890:	2100      	movs	r1, #0
 8000892:	4808      	ldr	r0, [pc, #32]	@ (80008b4 <I2S_Start_TX+0x28>)
 8000894:	f7ff ff6e 	bl	8000774 <Fill_Sine_Buffer_Half>
    Fill_Sine_Buffer_Half(i2s_tx_buf, DMA_SAMPLES * 2);
 8000898:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800089c:	4805      	ldr	r0, [pc, #20]	@ (80008b4 <I2S_Start_TX+0x28>)
 800089e:	f7ff ff69 	bl	8000774 <Fill_Sine_Buffer_Half>

    // Start với CIRCULAR mode
    HAL_I2S_Transmit_DMA(
 80008a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80008a6:	4903      	ldr	r1, [pc, #12]	@ (80008b4 <I2S_Start_TX+0x28>)
 80008a8:	4803      	ldr	r0, [pc, #12]	@ (80008b8 <I2S_Start_TX+0x2c>)
 80008aa:	f001 f8ff 	bl	8001aac <HAL_I2S_Transmit_DMA>
        &hi2s2,
        (uint16_t *)i2s_tx_buf,
        DMA_SAMPLES * 2 * 2 // Total samples (L+R) for both halves
    );
}
 80008ae:	bf00      	nop
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	200000d0 	.word	0x200000d0
 80008b8:	20000028 	.word	0x20000028

080008bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008c0:	f000 f924 	bl	8000b0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008c4:	f000 f80a 	bl	80008dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008c8:	f7ff fe34 	bl	8000534 <MX_GPIO_Init>
  MX_DMA_Init();
 80008cc:	f7ff fe12 	bl	80004f4 <MX_DMA_Init>
  MX_I2S2_Init();
 80008d0:	f7ff fe66 	bl	80005a0 <MX_I2S2_Init>
  /* USER CODE BEGIN 2 */
  I2S_Start_TX();
 80008d4:	f7ff ffda 	bl	800088c <I2S_Start_TX>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008d8:	bf00      	nop
 80008da:	e7fd      	b.n	80008d8 <main+0x1c>

080008dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b094      	sub	sp, #80	@ 0x50
 80008e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008e2:	f107 0320 	add.w	r3, r7, #32
 80008e6:	2230      	movs	r2, #48	@ 0x30
 80008e8:	2100      	movs	r1, #0
 80008ea:	4618      	mov	r0, r3
 80008ec:	f002 fade 	bl	8002eac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008f0:	f107 030c 	add.w	r3, r7, #12
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
 80008f8:	605a      	str	r2, [r3, #4]
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	60da      	str	r2, [r3, #12]
 80008fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000900:	2300      	movs	r3, #0
 8000902:	60bb      	str	r3, [r7, #8]
 8000904:	4b28      	ldr	r3, [pc, #160]	@ (80009a8 <SystemClock_Config+0xcc>)
 8000906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000908:	4a27      	ldr	r2, [pc, #156]	@ (80009a8 <SystemClock_Config+0xcc>)
 800090a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800090e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000910:	4b25      	ldr	r3, [pc, #148]	@ (80009a8 <SystemClock_Config+0xcc>)
 8000912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000914:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000918:	60bb      	str	r3, [r7, #8]
 800091a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800091c:	2300      	movs	r3, #0
 800091e:	607b      	str	r3, [r7, #4]
 8000920:	4b22      	ldr	r3, [pc, #136]	@ (80009ac <SystemClock_Config+0xd0>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a21      	ldr	r2, [pc, #132]	@ (80009ac <SystemClock_Config+0xd0>)
 8000926:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800092a:	6013      	str	r3, [r2, #0]
 800092c:	4b1f      	ldr	r3, [pc, #124]	@ (80009ac <SystemClock_Config+0xd0>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000934:	607b      	str	r3, [r7, #4]
 8000936:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000938:	2301      	movs	r3, #1
 800093a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800093c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000940:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000942:	2302      	movs	r3, #2
 8000944:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000946:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800094a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800094c:	2308      	movs	r3, #8
 800094e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000950:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000954:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000956:	2302      	movs	r3, #2
 8000958:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800095a:	2307      	movs	r3, #7
 800095c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800095e:	f107 0320 	add.w	r3, r7, #32
 8000962:	4618      	mov	r0, r3
 8000964:	f001 fcfc 	bl	8002360 <HAL_RCC_OscConfig>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800096e:	f000 f81f 	bl	80009b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000972:	230f      	movs	r3, #15
 8000974:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000976:	2302      	movs	r3, #2
 8000978:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800097a:	2300      	movs	r3, #0
 800097c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800097e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000982:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000984:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000988:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800098a:	f107 030c 	add.w	r3, r7, #12
 800098e:	2105      	movs	r1, #5
 8000990:	4618      	mov	r0, r3
 8000992:	f001 ff5d 	bl	8002850 <HAL_RCC_ClockConfig>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800099c:	f000 f808 	bl	80009b0 <Error_Handler>
  }
}
 80009a0:	bf00      	nop
 80009a2:	3750      	adds	r7, #80	@ 0x50
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40023800 	.word	0x40023800
 80009ac:	40007000 	.word	0x40007000

080009b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009b4:	b672      	cpsid	i
}
 80009b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009b8:	bf00      	nop
 80009ba:	e7fd      	b.n	80009b8 <Error_Handler+0x8>

080009bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009c2:	2300      	movs	r3, #0
 80009c4:	607b      	str	r3, [r7, #4]
 80009c6:	4b10      	ldr	r3, [pc, #64]	@ (8000a08 <HAL_MspInit+0x4c>)
 80009c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009ca:	4a0f      	ldr	r2, [pc, #60]	@ (8000a08 <HAL_MspInit+0x4c>)
 80009cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80009d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a08 <HAL_MspInit+0x4c>)
 80009d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009da:	607b      	str	r3, [r7, #4]
 80009dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009de:	2300      	movs	r3, #0
 80009e0:	603b      	str	r3, [r7, #0]
 80009e2:	4b09      	ldr	r3, [pc, #36]	@ (8000a08 <HAL_MspInit+0x4c>)
 80009e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009e6:	4a08      	ldr	r2, [pc, #32]	@ (8000a08 <HAL_MspInit+0x4c>)
 80009e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80009ee:	4b06      	ldr	r3, [pc, #24]	@ (8000a08 <HAL_MspInit+0x4c>)
 80009f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009f6:	603b      	str	r3, [r7, #0]
 80009f8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009fa:	2007      	movs	r0, #7
 80009fc:	f000 f9c8 	bl	8000d90 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a00:	bf00      	nop
 8000a02:	3708      	adds	r7, #8
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	40023800 	.word	0x40023800

08000a0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a10:	bf00      	nop
 8000a12:	e7fd      	b.n	8000a10 <NMI_Handler+0x4>

08000a14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a18:	bf00      	nop
 8000a1a:	e7fd      	b.n	8000a18 <HardFault_Handler+0x4>

08000a1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a20:	bf00      	nop
 8000a22:	e7fd      	b.n	8000a20 <MemManage_Handler+0x4>

08000a24 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a28:	bf00      	nop
 8000a2a:	e7fd      	b.n	8000a28 <BusFault_Handler+0x4>

08000a2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a30:	bf00      	nop
 8000a32:	e7fd      	b.n	8000a30 <UsageFault_Handler+0x4>

08000a34 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a38:	bf00      	nop
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr

08000a42 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a42:	b480      	push	{r7}
 8000a44:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a46:	bf00      	nop
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr

08000a50 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a54:	bf00      	nop
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr

08000a5e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a5e:	b580      	push	{r7, lr}
 8000a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a62:	f000 f8a5 	bl	8000bb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}
	...

08000a6c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8000a70:	4802      	ldr	r0, [pc, #8]	@ (8000a7c <DMA1_Stream4_IRQHandler+0x10>)
 8000a72:	f000 fad5 	bl	8001020 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8000a76:	bf00      	nop
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	20000070 	.word	0x20000070

08000a80 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s2);
 8000a84:	4802      	ldr	r0, [pc, #8]	@ (8000a90 <SPI2_IRQHandler+0x10>)
 8000a86:	f001 f8b5 	bl	8001bf4 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000a8a:	bf00      	nop
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	20000028 	.word	0x20000028

08000a94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a98:	4b06      	ldr	r3, [pc, #24]	@ (8000ab4 <SystemInit+0x20>)
 8000a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a9e:	4a05      	ldr	r2, [pc, #20]	@ (8000ab4 <SystemInit+0x20>)
 8000aa0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000aa4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000aa8:	bf00      	nop
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	e000ed00 	.word	0xe000ed00

08000ab8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ab8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000af0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000abc:	f7ff ffea 	bl	8000a94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ac0:	480c      	ldr	r0, [pc, #48]	@ (8000af4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ac2:	490d      	ldr	r1, [pc, #52]	@ (8000af8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ac4:	4a0d      	ldr	r2, [pc, #52]	@ (8000afc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ac6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ac8:	e002      	b.n	8000ad0 <LoopCopyDataInit>

08000aca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000acc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ace:	3304      	adds	r3, #4

08000ad0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ad0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ad2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ad4:	d3f9      	bcc.n	8000aca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ad6:	4a0a      	ldr	r2, [pc, #40]	@ (8000b00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ad8:	4c0a      	ldr	r4, [pc, #40]	@ (8000b04 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ada:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000adc:	e001      	b.n	8000ae2 <LoopFillZerobss>

08000ade <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ade:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ae0:	3204      	adds	r2, #4

08000ae2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ae2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ae4:	d3fb      	bcc.n	8000ade <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ae6:	f002 f9e9 	bl	8002ebc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000aea:	f7ff fee7 	bl	80008bc <main>
  bx  lr    
 8000aee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000af0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000af4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000af8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000afc:	08003d74 	.word	0x08003d74
  ldr r2, =_sbss
 8000b00:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b04:	200010d8 	.word	0x200010d8

08000b08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b08:	e7fe      	b.n	8000b08 <ADC_IRQHandler>
	...

08000b0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b10:	4b0e      	ldr	r3, [pc, #56]	@ (8000b4c <HAL_Init+0x40>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a0d      	ldr	r2, [pc, #52]	@ (8000b4c <HAL_Init+0x40>)
 8000b16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b4c <HAL_Init+0x40>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a0a      	ldr	r2, [pc, #40]	@ (8000b4c <HAL_Init+0x40>)
 8000b22:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b28:	4b08      	ldr	r3, [pc, #32]	@ (8000b4c <HAL_Init+0x40>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a07      	ldr	r2, [pc, #28]	@ (8000b4c <HAL_Init+0x40>)
 8000b2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b34:	2003      	movs	r0, #3
 8000b36:	f000 f92b 	bl	8000d90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b3a:	2000      	movs	r0, #0
 8000b3c:	f000 f808 	bl	8000b50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b40:	f7ff ff3c 	bl	80009bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b44:	2300      	movs	r3, #0
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	40023c00 	.word	0x40023c00

08000b50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b58:	4b12      	ldr	r3, [pc, #72]	@ (8000ba4 <HAL_InitTick+0x54>)
 8000b5a:	681a      	ldr	r2, [r3, #0]
 8000b5c:	4b12      	ldr	r3, [pc, #72]	@ (8000ba8 <HAL_InitTick+0x58>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	4619      	mov	r1, r3
 8000b62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b66:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f000 f943 	bl	8000dfa <HAL_SYSTICK_Config>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	e00e      	b.n	8000b9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2b0f      	cmp	r3, #15
 8000b82:	d80a      	bhi.n	8000b9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b84:	2200      	movs	r2, #0
 8000b86:	6879      	ldr	r1, [r7, #4]
 8000b88:	f04f 30ff 	mov.w	r0, #4294967295
 8000b8c:	f000 f90b 	bl	8000da6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b90:	4a06      	ldr	r2, [pc, #24]	@ (8000bac <HAL_InitTick+0x5c>)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b96:	2300      	movs	r3, #0
 8000b98:	e000      	b.n	8000b9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b9a:	2301      	movs	r3, #1
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3708      	adds	r7, #8
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	20000000 	.word	0x20000000
 8000ba8:	20000008 	.word	0x20000008
 8000bac:	20000004 	.word	0x20000004

08000bb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bb4:	4b06      	ldr	r3, [pc, #24]	@ (8000bd0 <HAL_IncTick+0x20>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	461a      	mov	r2, r3
 8000bba:	4b06      	ldr	r3, [pc, #24]	@ (8000bd4 <HAL_IncTick+0x24>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4413      	add	r3, r2
 8000bc0:	4a04      	ldr	r2, [pc, #16]	@ (8000bd4 <HAL_IncTick+0x24>)
 8000bc2:	6013      	str	r3, [r2, #0]
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	20000008 	.word	0x20000008
 8000bd4:	200010d4 	.word	0x200010d4

08000bd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  return uwTick;
 8000bdc:	4b03      	ldr	r3, [pc, #12]	@ (8000bec <HAL_GetTick+0x14>)
 8000bde:	681b      	ldr	r3, [r3, #0]
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	200010d4 	.word	0x200010d4

08000bf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b085      	sub	sp, #20
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	f003 0307 	and.w	r3, r3, #7
 8000bfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c00:	4b0c      	ldr	r3, [pc, #48]	@ (8000c34 <__NVIC_SetPriorityGrouping+0x44>)
 8000c02:	68db      	ldr	r3, [r3, #12]
 8000c04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c06:	68ba      	ldr	r2, [r7, #8]
 8000c08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c22:	4a04      	ldr	r2, [pc, #16]	@ (8000c34 <__NVIC_SetPriorityGrouping+0x44>)
 8000c24:	68bb      	ldr	r3, [r7, #8]
 8000c26:	60d3      	str	r3, [r2, #12]
}
 8000c28:	bf00      	nop
 8000c2a:	3714      	adds	r7, #20
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c32:	4770      	bx	lr
 8000c34:	e000ed00 	.word	0xe000ed00

08000c38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c3c:	4b04      	ldr	r3, [pc, #16]	@ (8000c50 <__NVIC_GetPriorityGrouping+0x18>)
 8000c3e:	68db      	ldr	r3, [r3, #12]
 8000c40:	0a1b      	lsrs	r3, r3, #8
 8000c42:	f003 0307 	and.w	r3, r3, #7
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr
 8000c50:	e000ed00 	.word	0xe000ed00

08000c54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	db0b      	blt.n	8000c7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c66:	79fb      	ldrb	r3, [r7, #7]
 8000c68:	f003 021f 	and.w	r2, r3, #31
 8000c6c:	4907      	ldr	r1, [pc, #28]	@ (8000c8c <__NVIC_EnableIRQ+0x38>)
 8000c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c72:	095b      	lsrs	r3, r3, #5
 8000c74:	2001      	movs	r0, #1
 8000c76:	fa00 f202 	lsl.w	r2, r0, r2
 8000c7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c7e:	bf00      	nop
 8000c80:	370c      	adds	r7, #12
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	e000e100 	.word	0xe000e100

08000c90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b083      	sub	sp, #12
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	4603      	mov	r3, r0
 8000c98:	6039      	str	r1, [r7, #0]
 8000c9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	db0a      	blt.n	8000cba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	b2da      	uxtb	r2, r3
 8000ca8:	490c      	ldr	r1, [pc, #48]	@ (8000cdc <__NVIC_SetPriority+0x4c>)
 8000caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cae:	0112      	lsls	r2, r2, #4
 8000cb0:	b2d2      	uxtb	r2, r2
 8000cb2:	440b      	add	r3, r1
 8000cb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cb8:	e00a      	b.n	8000cd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	b2da      	uxtb	r2, r3
 8000cbe:	4908      	ldr	r1, [pc, #32]	@ (8000ce0 <__NVIC_SetPriority+0x50>)
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
 8000cc2:	f003 030f 	and.w	r3, r3, #15
 8000cc6:	3b04      	subs	r3, #4
 8000cc8:	0112      	lsls	r2, r2, #4
 8000cca:	b2d2      	uxtb	r2, r2
 8000ccc:	440b      	add	r3, r1
 8000cce:	761a      	strb	r2, [r3, #24]
}
 8000cd0:	bf00      	nop
 8000cd2:	370c      	adds	r7, #12
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cda:	4770      	bx	lr
 8000cdc:	e000e100 	.word	0xe000e100
 8000ce0:	e000ed00 	.word	0xe000ed00

08000ce4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b089      	sub	sp, #36	@ 0x24
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	60f8      	str	r0, [r7, #12]
 8000cec:	60b9      	str	r1, [r7, #8]
 8000cee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	f003 0307 	and.w	r3, r3, #7
 8000cf6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cf8:	69fb      	ldr	r3, [r7, #28]
 8000cfa:	f1c3 0307 	rsb	r3, r3, #7
 8000cfe:	2b04      	cmp	r3, #4
 8000d00:	bf28      	it	cs
 8000d02:	2304      	movcs	r3, #4
 8000d04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d06:	69fb      	ldr	r3, [r7, #28]
 8000d08:	3304      	adds	r3, #4
 8000d0a:	2b06      	cmp	r3, #6
 8000d0c:	d902      	bls.n	8000d14 <NVIC_EncodePriority+0x30>
 8000d0e:	69fb      	ldr	r3, [r7, #28]
 8000d10:	3b03      	subs	r3, #3
 8000d12:	e000      	b.n	8000d16 <NVIC_EncodePriority+0x32>
 8000d14:	2300      	movs	r3, #0
 8000d16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d18:	f04f 32ff 	mov.w	r2, #4294967295
 8000d1c:	69bb      	ldr	r3, [r7, #24]
 8000d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d22:	43da      	mvns	r2, r3
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	401a      	ands	r2, r3
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d2c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	fa01 f303 	lsl.w	r3, r1, r3
 8000d36:	43d9      	mvns	r1, r3
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d3c:	4313      	orrs	r3, r2
         );
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3724      	adds	r7, #36	@ 0x24
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr
	...

08000d4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	3b01      	subs	r3, #1
 8000d58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d5c:	d301      	bcc.n	8000d62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d5e:	2301      	movs	r3, #1
 8000d60:	e00f      	b.n	8000d82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d62:	4a0a      	ldr	r2, [pc, #40]	@ (8000d8c <SysTick_Config+0x40>)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	3b01      	subs	r3, #1
 8000d68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d6a:	210f      	movs	r1, #15
 8000d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d70:	f7ff ff8e 	bl	8000c90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d74:	4b05      	ldr	r3, [pc, #20]	@ (8000d8c <SysTick_Config+0x40>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d7a:	4b04      	ldr	r3, [pc, #16]	@ (8000d8c <SysTick_Config+0x40>)
 8000d7c:	2207      	movs	r2, #7
 8000d7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d80:	2300      	movs	r3, #0
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	e000e010 	.word	0xe000e010

08000d90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d98:	6878      	ldr	r0, [r7, #4]
 8000d9a:	f7ff ff29 	bl	8000bf0 <__NVIC_SetPriorityGrouping>
}
 8000d9e:	bf00      	nop
 8000da0:	3708      	adds	r7, #8
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}

08000da6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000da6:	b580      	push	{r7, lr}
 8000da8:	b086      	sub	sp, #24
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	4603      	mov	r3, r0
 8000dae:	60b9      	str	r1, [r7, #8]
 8000db0:	607a      	str	r2, [r7, #4]
 8000db2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000db4:	2300      	movs	r3, #0
 8000db6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000db8:	f7ff ff3e 	bl	8000c38 <__NVIC_GetPriorityGrouping>
 8000dbc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dbe:	687a      	ldr	r2, [r7, #4]
 8000dc0:	68b9      	ldr	r1, [r7, #8]
 8000dc2:	6978      	ldr	r0, [r7, #20]
 8000dc4:	f7ff ff8e 	bl	8000ce4 <NVIC_EncodePriority>
 8000dc8:	4602      	mov	r2, r0
 8000dca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dce:	4611      	mov	r1, r2
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f7ff ff5d 	bl	8000c90 <__NVIC_SetPriority>
}
 8000dd6:	bf00      	nop
 8000dd8:	3718      	adds	r7, #24
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}

08000dde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dde:	b580      	push	{r7, lr}
 8000de0:	b082      	sub	sp, #8
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	4603      	mov	r3, r0
 8000de6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000de8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dec:	4618      	mov	r0, r3
 8000dee:	f7ff ff31 	bl	8000c54 <__NVIC_EnableIRQ>
}
 8000df2:	bf00      	nop
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	b082      	sub	sp, #8
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e02:	6878      	ldr	r0, [r7, #4]
 8000e04:	f7ff ffa2 	bl	8000d4c <SysTick_Config>
 8000e08:	4603      	mov	r3, r0
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
	...

08000e14 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b086      	sub	sp, #24
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8000e20:	f7ff feda 	bl	8000bd8 <HAL_GetTick>
 8000e24:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d101      	bne.n	8000e30 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	e099      	b.n	8000f64 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2202      	movs	r2, #2
 8000e34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f022 0201 	bic.w	r2, r2, #1
 8000e4e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000e50:	e00f      	b.n	8000e72 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000e52:	f7ff fec1 	bl	8000bd8 <HAL_GetTick>
 8000e56:	4602      	mov	r2, r0
 8000e58:	693b      	ldr	r3, [r7, #16]
 8000e5a:	1ad3      	subs	r3, r2, r3
 8000e5c:	2b05      	cmp	r3, #5
 8000e5e:	d908      	bls.n	8000e72 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2220      	movs	r2, #32
 8000e64:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	2203      	movs	r2, #3
 8000e6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8000e6e:	2303      	movs	r3, #3
 8000e70:	e078      	b.n	8000f64 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f003 0301 	and.w	r3, r3, #1
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d1e8      	bne.n	8000e52 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000e88:	697a      	ldr	r2, [r7, #20]
 8000e8a:	4b38      	ldr	r3, [pc, #224]	@ (8000f6c <HAL_DMA_Init+0x158>)
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	685a      	ldr	r2, [r3, #4]
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	689b      	ldr	r3, [r3, #8]
 8000e98:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000e9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	691b      	ldr	r3, [r3, #16]
 8000ea4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000eaa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	699b      	ldr	r3, [r3, #24]
 8000eb0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000eb6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	6a1b      	ldr	r3, [r3, #32]
 8000ebc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000ebe:	697a      	ldr	r2, [r7, #20]
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ec8:	2b04      	cmp	r3, #4
 8000eca:	d107      	bne.n	8000edc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	697a      	ldr	r2, [r7, #20]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	697a      	ldr	r2, [r7, #20]
 8000ee2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	695b      	ldr	r3, [r3, #20]
 8000eea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	f023 0307 	bic.w	r3, r3, #7
 8000ef2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ef8:	697a      	ldr	r2, [r7, #20]
 8000efa:	4313      	orrs	r3, r2
 8000efc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f02:	2b04      	cmp	r3, #4
 8000f04:	d117      	bne.n	8000f36 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f0a:	697a      	ldr	r2, [r7, #20]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d00e      	beq.n	8000f36 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000f18:	6878      	ldr	r0, [r7, #4]
 8000f1a:	f000 fa6f 	bl	80013fc <DMA_CheckFifoParam>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d008      	beq.n	8000f36 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2240      	movs	r2, #64	@ 0x40
 8000f28:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8000f32:	2301      	movs	r3, #1
 8000f34:	e016      	b.n	8000f64 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	697a      	ldr	r2, [r7, #20]
 8000f3c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f000 fa26 	bl	8001390 <DMA_CalcBaseAndBitshift>
 8000f44:	4603      	mov	r3, r0
 8000f46:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f4c:	223f      	movs	r2, #63	@ 0x3f
 8000f4e:	409a      	lsls	r2, r3
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2200      	movs	r2, #0
 8000f58:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8000f62:	2300      	movs	r3, #0
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3718      	adds	r7, #24
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	f010803f 	.word	0xf010803f

08000f70 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b086      	sub	sp, #24
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	60f8      	str	r0, [r7, #12]
 8000f78:	60b9      	str	r1, [r7, #8]
 8000f7a:	607a      	str	r2, [r7, #4]
 8000f7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f86:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d101      	bne.n	8000f96 <HAL_DMA_Start_IT+0x26>
 8000f92:	2302      	movs	r3, #2
 8000f94:	e040      	b.n	8001018 <HAL_DMA_Start_IT+0xa8>
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	2201      	movs	r2, #1
 8000f9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d12f      	bne.n	800100a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	2202      	movs	r2, #2
 8000fae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	68b9      	ldr	r1, [r7, #8]
 8000fbe:	68f8      	ldr	r0, [r7, #12]
 8000fc0:	f000 f9b8 	bl	8001334 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fc8:	223f      	movs	r2, #63	@ 0x3f
 8000fca:	409a      	lsls	r2, r3
 8000fcc:	693b      	ldr	r3, [r7, #16]
 8000fce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f042 0216 	orr.w	r2, r2, #22
 8000fde:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d007      	beq.n	8000ff8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f042 0208 	orr.w	r2, r2, #8
 8000ff6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f042 0201 	orr.w	r2, r2, #1
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	e005      	b.n	8001016 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	2200      	movs	r2, #0
 800100e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001012:	2302      	movs	r3, #2
 8001014:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001016:	7dfb      	ldrb	r3, [r7, #23]
}
 8001018:	4618      	mov	r0, r3
 800101a:	3718      	adds	r7, #24
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}

08001020 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b086      	sub	sp, #24
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001028:	2300      	movs	r3, #0
 800102a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800102c:	4b8e      	ldr	r3, [pc, #568]	@ (8001268 <HAL_DMA_IRQHandler+0x248>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a8e      	ldr	r2, [pc, #568]	@ (800126c <HAL_DMA_IRQHandler+0x24c>)
 8001032:	fba2 2303 	umull	r2, r3, r2, r3
 8001036:	0a9b      	lsrs	r3, r3, #10
 8001038:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800103e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800104a:	2208      	movs	r2, #8
 800104c:	409a      	lsls	r2, r3
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	4013      	ands	r3, r2
 8001052:	2b00      	cmp	r3, #0
 8001054:	d01a      	beq.n	800108c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f003 0304 	and.w	r3, r3, #4
 8001060:	2b00      	cmp	r3, #0
 8001062:	d013      	beq.n	800108c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f022 0204 	bic.w	r2, r2, #4
 8001072:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001078:	2208      	movs	r2, #8
 800107a:	409a      	lsls	r2, r3
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001084:	f043 0201 	orr.w	r2, r3, #1
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001090:	2201      	movs	r2, #1
 8001092:	409a      	lsls	r2, r3
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	4013      	ands	r3, r2
 8001098:	2b00      	cmp	r3, #0
 800109a:	d012      	beq.n	80010c2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	695b      	ldr	r3, [r3, #20]
 80010a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d00b      	beq.n	80010c2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010ae:	2201      	movs	r2, #1
 80010b0:	409a      	lsls	r2, r3
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80010ba:	f043 0202 	orr.w	r2, r3, #2
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010c6:	2204      	movs	r2, #4
 80010c8:	409a      	lsls	r2, r3
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	4013      	ands	r3, r2
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d012      	beq.n	80010f8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f003 0302 	and.w	r3, r3, #2
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d00b      	beq.n	80010f8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010e4:	2204      	movs	r2, #4
 80010e6:	409a      	lsls	r2, r3
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80010f0:	f043 0204 	orr.w	r2, r3, #4
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010fc:	2210      	movs	r2, #16
 80010fe:	409a      	lsls	r2, r3
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	4013      	ands	r3, r2
 8001104:	2b00      	cmp	r3, #0
 8001106:	d043      	beq.n	8001190 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f003 0308 	and.w	r3, r3, #8
 8001112:	2b00      	cmp	r3, #0
 8001114:	d03c      	beq.n	8001190 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800111a:	2210      	movs	r2, #16
 800111c:	409a      	lsls	r2, r3
 800111e:	693b      	ldr	r3, [r7, #16]
 8001120:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800112c:	2b00      	cmp	r3, #0
 800112e:	d018      	beq.n	8001162 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800113a:	2b00      	cmp	r3, #0
 800113c:	d108      	bne.n	8001150 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001142:	2b00      	cmp	r3, #0
 8001144:	d024      	beq.n	8001190 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	4798      	blx	r3
 800114e:	e01f      	b.n	8001190 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001154:	2b00      	cmp	r3, #0
 8001156:	d01b      	beq.n	8001190 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	4798      	blx	r3
 8001160:	e016      	b.n	8001190 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800116c:	2b00      	cmp	r3, #0
 800116e:	d107      	bne.n	8001180 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f022 0208 	bic.w	r2, r2, #8
 800117e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001184:	2b00      	cmp	r3, #0
 8001186:	d003      	beq.n	8001190 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001194:	2220      	movs	r2, #32
 8001196:	409a      	lsls	r2, r3
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	4013      	ands	r3, r2
 800119c:	2b00      	cmp	r3, #0
 800119e:	f000 808f 	beq.w	80012c0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f003 0310 	and.w	r3, r3, #16
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	f000 8087 	beq.w	80012c0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011b6:	2220      	movs	r2, #32
 80011b8:	409a      	lsls	r2, r3
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	2b05      	cmp	r3, #5
 80011c8:	d136      	bne.n	8001238 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f022 0216 	bic.w	r2, r2, #22
 80011d8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	695a      	ldr	r2, [r3, #20]
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80011e8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d103      	bne.n	80011fa <HAL_DMA_IRQHandler+0x1da>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d007      	beq.n	800120a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f022 0208 	bic.w	r2, r2, #8
 8001208:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800120e:	223f      	movs	r2, #63	@ 0x3f
 8001210:	409a      	lsls	r2, r3
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	2201      	movs	r2, #1
 800121a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2200      	movs	r2, #0
 8001222:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800122a:	2b00      	cmp	r3, #0
 800122c:	d07e      	beq.n	800132c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	4798      	blx	r3
        }
        return;
 8001236:	e079      	b.n	800132c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001242:	2b00      	cmp	r3, #0
 8001244:	d01d      	beq.n	8001282 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001250:	2b00      	cmp	r3, #0
 8001252:	d10d      	bne.n	8001270 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001258:	2b00      	cmp	r3, #0
 800125a:	d031      	beq.n	80012c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	4798      	blx	r3
 8001264:	e02c      	b.n	80012c0 <HAL_DMA_IRQHandler+0x2a0>
 8001266:	bf00      	nop
 8001268:	20000000 	.word	0x20000000
 800126c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001274:	2b00      	cmp	r3, #0
 8001276:	d023      	beq.n	80012c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	4798      	blx	r3
 8001280:	e01e      	b.n	80012c0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800128c:	2b00      	cmp	r3, #0
 800128e:	d10f      	bne.n	80012b0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f022 0210 	bic.w	r2, r2, #16
 800129e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2201      	movs	r2, #1
 80012a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2200      	movs	r2, #0
 80012ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d003      	beq.n	80012c0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d032      	beq.n	800132e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012cc:	f003 0301 	and.w	r3, r3, #1
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d022      	beq.n	800131a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2205      	movs	r2, #5
 80012d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f022 0201 	bic.w	r2, r2, #1
 80012ea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	3301      	adds	r3, #1
 80012f0:	60bb      	str	r3, [r7, #8]
 80012f2:	697a      	ldr	r2, [r7, #20]
 80012f4:	429a      	cmp	r2, r3
 80012f6:	d307      	bcc.n	8001308 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f003 0301 	and.w	r3, r3, #1
 8001302:	2b00      	cmp	r3, #0
 8001304:	d1f2      	bne.n	80012ec <HAL_DMA_IRQHandler+0x2cc>
 8001306:	e000      	b.n	800130a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001308:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2201      	movs	r2, #1
 800130e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2200      	movs	r2, #0
 8001316:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131e:	2b00      	cmp	r3, #0
 8001320:	d005      	beq.n	800132e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	4798      	blx	r3
 800132a:	e000      	b.n	800132e <HAL_DMA_IRQHandler+0x30e>
        return;
 800132c:	bf00      	nop
    }
  }
}
 800132e:	3718      	adds	r7, #24
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}

08001334 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001334:	b480      	push	{r7}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
 800133a:	60f8      	str	r0, [r7, #12]
 800133c:	60b9      	str	r1, [r7, #8]
 800133e:	607a      	str	r2, [r7, #4]
 8001340:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001350:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	683a      	ldr	r2, [r7, #0]
 8001358:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	689b      	ldr	r3, [r3, #8]
 800135e:	2b40      	cmp	r3, #64	@ 0x40
 8001360:	d108      	bne.n	8001374 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	687a      	ldr	r2, [r7, #4]
 8001368:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	68ba      	ldr	r2, [r7, #8]
 8001370:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001372:	e007      	b.n	8001384 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	68ba      	ldr	r2, [r7, #8]
 800137a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	687a      	ldr	r2, [r7, #4]
 8001382:	60da      	str	r2, [r3, #12]
}
 8001384:	bf00      	nop
 8001386:	3714      	adds	r7, #20
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr

08001390 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001390:	b480      	push	{r7}
 8001392:	b085      	sub	sp, #20
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	b2db      	uxtb	r3, r3
 800139e:	3b10      	subs	r3, #16
 80013a0:	4a14      	ldr	r2, [pc, #80]	@ (80013f4 <DMA_CalcBaseAndBitshift+0x64>)
 80013a2:	fba2 2303 	umull	r2, r3, r2, r3
 80013a6:	091b      	lsrs	r3, r3, #4
 80013a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80013aa:	4a13      	ldr	r2, [pc, #76]	@ (80013f8 <DMA_CalcBaseAndBitshift+0x68>)
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	4413      	add	r3, r2
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	461a      	mov	r2, r3
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	2b03      	cmp	r3, #3
 80013bc:	d909      	bls.n	80013d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80013c6:	f023 0303 	bic.w	r3, r3, #3
 80013ca:	1d1a      	adds	r2, r3, #4
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	659a      	str	r2, [r3, #88]	@ 0x58
 80013d0:	e007      	b.n	80013e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80013da:	f023 0303 	bic.w	r3, r3, #3
 80013de:	687a      	ldr	r2, [r7, #4]
 80013e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3714      	adds	r7, #20
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	aaaaaaab 	.word	0xaaaaaaab
 80013f8:	0800398c 	.word	0x0800398c

080013fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b085      	sub	sp, #20
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001404:	2300      	movs	r3, #0
 8001406:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800140c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	699b      	ldr	r3, [r3, #24]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d11f      	bne.n	8001456 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001416:	68bb      	ldr	r3, [r7, #8]
 8001418:	2b03      	cmp	r3, #3
 800141a:	d856      	bhi.n	80014ca <DMA_CheckFifoParam+0xce>
 800141c:	a201      	add	r2, pc, #4	@ (adr r2, 8001424 <DMA_CheckFifoParam+0x28>)
 800141e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001422:	bf00      	nop
 8001424:	08001435 	.word	0x08001435
 8001428:	08001447 	.word	0x08001447
 800142c:	08001435 	.word	0x08001435
 8001430:	080014cb 	.word	0x080014cb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001438:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800143c:	2b00      	cmp	r3, #0
 800143e:	d046      	beq.n	80014ce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001440:	2301      	movs	r3, #1
 8001442:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001444:	e043      	b.n	80014ce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800144a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800144e:	d140      	bne.n	80014d2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001450:	2301      	movs	r3, #1
 8001452:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001454:	e03d      	b.n	80014d2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	699b      	ldr	r3, [r3, #24]
 800145a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800145e:	d121      	bne.n	80014a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	2b03      	cmp	r3, #3
 8001464:	d837      	bhi.n	80014d6 <DMA_CheckFifoParam+0xda>
 8001466:	a201      	add	r2, pc, #4	@ (adr r2, 800146c <DMA_CheckFifoParam+0x70>)
 8001468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800146c:	0800147d 	.word	0x0800147d
 8001470:	08001483 	.word	0x08001483
 8001474:	0800147d 	.word	0x0800147d
 8001478:	08001495 	.word	0x08001495
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800147c:	2301      	movs	r3, #1
 800147e:	73fb      	strb	r3, [r7, #15]
      break;
 8001480:	e030      	b.n	80014e4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001486:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800148a:	2b00      	cmp	r3, #0
 800148c:	d025      	beq.n	80014da <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001492:	e022      	b.n	80014da <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001498:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800149c:	d11f      	bne.n	80014de <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80014a2:	e01c      	b.n	80014de <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d903      	bls.n	80014b2 <DMA_CheckFifoParam+0xb6>
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	2b03      	cmp	r3, #3
 80014ae:	d003      	beq.n	80014b8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80014b0:	e018      	b.n	80014e4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	73fb      	strb	r3, [r7, #15]
      break;
 80014b6:	e015      	b.n	80014e4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d00e      	beq.n	80014e2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	73fb      	strb	r3, [r7, #15]
      break;
 80014c8:	e00b      	b.n	80014e2 <DMA_CheckFifoParam+0xe6>
      break;
 80014ca:	bf00      	nop
 80014cc:	e00a      	b.n	80014e4 <DMA_CheckFifoParam+0xe8>
      break;
 80014ce:	bf00      	nop
 80014d0:	e008      	b.n	80014e4 <DMA_CheckFifoParam+0xe8>
      break;
 80014d2:	bf00      	nop
 80014d4:	e006      	b.n	80014e4 <DMA_CheckFifoParam+0xe8>
      break;
 80014d6:	bf00      	nop
 80014d8:	e004      	b.n	80014e4 <DMA_CheckFifoParam+0xe8>
      break;
 80014da:	bf00      	nop
 80014dc:	e002      	b.n	80014e4 <DMA_CheckFifoParam+0xe8>
      break;   
 80014de:	bf00      	nop
 80014e0:	e000      	b.n	80014e4 <DMA_CheckFifoParam+0xe8>
      break;
 80014e2:	bf00      	nop
    }
  } 
  
  return status; 
 80014e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3714      	adds	r7, #20
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop

080014f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b089      	sub	sp, #36	@ 0x24
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80014fe:	2300      	movs	r3, #0
 8001500:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001502:	2300      	movs	r3, #0
 8001504:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001506:	2300      	movs	r3, #0
 8001508:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800150a:	2300      	movs	r3, #0
 800150c:	61fb      	str	r3, [r7, #28]
 800150e:	e16b      	b.n	80017e8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001510:	2201      	movs	r2, #1
 8001512:	69fb      	ldr	r3, [r7, #28]
 8001514:	fa02 f303 	lsl.w	r3, r2, r3
 8001518:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	697a      	ldr	r2, [r7, #20]
 8001520:	4013      	ands	r3, r2
 8001522:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001524:	693a      	ldr	r2, [r7, #16]
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	429a      	cmp	r2, r3
 800152a:	f040 815a 	bne.w	80017e2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	f003 0303 	and.w	r3, r3, #3
 8001536:	2b01      	cmp	r3, #1
 8001538:	d005      	beq.n	8001546 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001542:	2b02      	cmp	r3, #2
 8001544:	d130      	bne.n	80015a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800154c:	69fb      	ldr	r3, [r7, #28]
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	2203      	movs	r2, #3
 8001552:	fa02 f303 	lsl.w	r3, r2, r3
 8001556:	43db      	mvns	r3, r3
 8001558:	69ba      	ldr	r2, [r7, #24]
 800155a:	4013      	ands	r3, r2
 800155c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	68da      	ldr	r2, [r3, #12]
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	005b      	lsls	r3, r3, #1
 8001566:	fa02 f303 	lsl.w	r3, r2, r3
 800156a:	69ba      	ldr	r2, [r7, #24]
 800156c:	4313      	orrs	r3, r2
 800156e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	69ba      	ldr	r2, [r7, #24]
 8001574:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800157c:	2201      	movs	r2, #1
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	fa02 f303 	lsl.w	r3, r2, r3
 8001584:	43db      	mvns	r3, r3
 8001586:	69ba      	ldr	r2, [r7, #24]
 8001588:	4013      	ands	r3, r2
 800158a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	091b      	lsrs	r3, r3, #4
 8001592:	f003 0201 	and.w	r2, r3, #1
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	fa02 f303 	lsl.w	r3, r2, r3
 800159c:	69ba      	ldr	r2, [r7, #24]
 800159e:	4313      	orrs	r3, r2
 80015a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	69ba      	ldr	r2, [r7, #24]
 80015a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	f003 0303 	and.w	r3, r3, #3
 80015b0:	2b03      	cmp	r3, #3
 80015b2:	d017      	beq.n	80015e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	005b      	lsls	r3, r3, #1
 80015be:	2203      	movs	r2, #3
 80015c0:	fa02 f303 	lsl.w	r3, r2, r3
 80015c4:	43db      	mvns	r3, r3
 80015c6:	69ba      	ldr	r2, [r7, #24]
 80015c8:	4013      	ands	r3, r2
 80015ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	689a      	ldr	r2, [r3, #8]
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	005b      	lsls	r3, r3, #1
 80015d4:	fa02 f303 	lsl.w	r3, r2, r3
 80015d8:	69ba      	ldr	r2, [r7, #24]
 80015da:	4313      	orrs	r3, r2
 80015dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	69ba      	ldr	r2, [r7, #24]
 80015e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	f003 0303 	and.w	r3, r3, #3
 80015ec:	2b02      	cmp	r3, #2
 80015ee:	d123      	bne.n	8001638 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015f0:	69fb      	ldr	r3, [r7, #28]
 80015f2:	08da      	lsrs	r2, r3, #3
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	3208      	adds	r2, #8
 80015f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	f003 0307 	and.w	r3, r3, #7
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	220f      	movs	r2, #15
 8001608:	fa02 f303 	lsl.w	r3, r2, r3
 800160c:	43db      	mvns	r3, r3
 800160e:	69ba      	ldr	r2, [r7, #24]
 8001610:	4013      	ands	r3, r2
 8001612:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	691a      	ldr	r2, [r3, #16]
 8001618:	69fb      	ldr	r3, [r7, #28]
 800161a:	f003 0307 	and.w	r3, r3, #7
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	fa02 f303 	lsl.w	r3, r2, r3
 8001624:	69ba      	ldr	r2, [r7, #24]
 8001626:	4313      	orrs	r3, r2
 8001628:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	08da      	lsrs	r2, r3, #3
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	3208      	adds	r2, #8
 8001632:	69b9      	ldr	r1, [r7, #24]
 8001634:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	2203      	movs	r2, #3
 8001644:	fa02 f303 	lsl.w	r3, r2, r3
 8001648:	43db      	mvns	r3, r3
 800164a:	69ba      	ldr	r2, [r7, #24]
 800164c:	4013      	ands	r3, r2
 800164e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f003 0203 	and.w	r2, r3, #3
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	005b      	lsls	r3, r3, #1
 800165c:	fa02 f303 	lsl.w	r3, r2, r3
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	4313      	orrs	r3, r2
 8001664:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	69ba      	ldr	r2, [r7, #24]
 800166a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001674:	2b00      	cmp	r3, #0
 8001676:	f000 80b4 	beq.w	80017e2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800167a:	2300      	movs	r3, #0
 800167c:	60fb      	str	r3, [r7, #12]
 800167e:	4b60      	ldr	r3, [pc, #384]	@ (8001800 <HAL_GPIO_Init+0x30c>)
 8001680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001682:	4a5f      	ldr	r2, [pc, #380]	@ (8001800 <HAL_GPIO_Init+0x30c>)
 8001684:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001688:	6453      	str	r3, [r2, #68]	@ 0x44
 800168a:	4b5d      	ldr	r3, [pc, #372]	@ (8001800 <HAL_GPIO_Init+0x30c>)
 800168c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800168e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001696:	4a5b      	ldr	r2, [pc, #364]	@ (8001804 <HAL_GPIO_Init+0x310>)
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	089b      	lsrs	r3, r3, #2
 800169c:	3302      	adds	r3, #2
 800169e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	f003 0303 	and.w	r3, r3, #3
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	220f      	movs	r2, #15
 80016ae:	fa02 f303 	lsl.w	r3, r2, r3
 80016b2:	43db      	mvns	r3, r3
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	4013      	ands	r3, r2
 80016b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4a52      	ldr	r2, [pc, #328]	@ (8001808 <HAL_GPIO_Init+0x314>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d02b      	beq.n	800171a <HAL_GPIO_Init+0x226>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4a51      	ldr	r2, [pc, #324]	@ (800180c <HAL_GPIO_Init+0x318>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d025      	beq.n	8001716 <HAL_GPIO_Init+0x222>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4a50      	ldr	r2, [pc, #320]	@ (8001810 <HAL_GPIO_Init+0x31c>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d01f      	beq.n	8001712 <HAL_GPIO_Init+0x21e>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4a4f      	ldr	r2, [pc, #316]	@ (8001814 <HAL_GPIO_Init+0x320>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d019      	beq.n	800170e <HAL_GPIO_Init+0x21a>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4a4e      	ldr	r2, [pc, #312]	@ (8001818 <HAL_GPIO_Init+0x324>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d013      	beq.n	800170a <HAL_GPIO_Init+0x216>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a4d      	ldr	r2, [pc, #308]	@ (800181c <HAL_GPIO_Init+0x328>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d00d      	beq.n	8001706 <HAL_GPIO_Init+0x212>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a4c      	ldr	r2, [pc, #304]	@ (8001820 <HAL_GPIO_Init+0x32c>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d007      	beq.n	8001702 <HAL_GPIO_Init+0x20e>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4a4b      	ldr	r2, [pc, #300]	@ (8001824 <HAL_GPIO_Init+0x330>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d101      	bne.n	80016fe <HAL_GPIO_Init+0x20a>
 80016fa:	2307      	movs	r3, #7
 80016fc:	e00e      	b.n	800171c <HAL_GPIO_Init+0x228>
 80016fe:	2308      	movs	r3, #8
 8001700:	e00c      	b.n	800171c <HAL_GPIO_Init+0x228>
 8001702:	2306      	movs	r3, #6
 8001704:	e00a      	b.n	800171c <HAL_GPIO_Init+0x228>
 8001706:	2305      	movs	r3, #5
 8001708:	e008      	b.n	800171c <HAL_GPIO_Init+0x228>
 800170a:	2304      	movs	r3, #4
 800170c:	e006      	b.n	800171c <HAL_GPIO_Init+0x228>
 800170e:	2303      	movs	r3, #3
 8001710:	e004      	b.n	800171c <HAL_GPIO_Init+0x228>
 8001712:	2302      	movs	r3, #2
 8001714:	e002      	b.n	800171c <HAL_GPIO_Init+0x228>
 8001716:	2301      	movs	r3, #1
 8001718:	e000      	b.n	800171c <HAL_GPIO_Init+0x228>
 800171a:	2300      	movs	r3, #0
 800171c:	69fa      	ldr	r2, [r7, #28]
 800171e:	f002 0203 	and.w	r2, r2, #3
 8001722:	0092      	lsls	r2, r2, #2
 8001724:	4093      	lsls	r3, r2
 8001726:	69ba      	ldr	r2, [r7, #24]
 8001728:	4313      	orrs	r3, r2
 800172a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800172c:	4935      	ldr	r1, [pc, #212]	@ (8001804 <HAL_GPIO_Init+0x310>)
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	089b      	lsrs	r3, r3, #2
 8001732:	3302      	adds	r3, #2
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800173a:	4b3b      	ldr	r3, [pc, #236]	@ (8001828 <HAL_GPIO_Init+0x334>)
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001740:	693b      	ldr	r3, [r7, #16]
 8001742:	43db      	mvns	r3, r3
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	4013      	ands	r3, r2
 8001748:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001752:	2b00      	cmp	r3, #0
 8001754:	d003      	beq.n	800175e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001756:	69ba      	ldr	r2, [r7, #24]
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	4313      	orrs	r3, r2
 800175c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800175e:	4a32      	ldr	r2, [pc, #200]	@ (8001828 <HAL_GPIO_Init+0x334>)
 8001760:	69bb      	ldr	r3, [r7, #24]
 8001762:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001764:	4b30      	ldr	r3, [pc, #192]	@ (8001828 <HAL_GPIO_Init+0x334>)
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	43db      	mvns	r3, r3
 800176e:	69ba      	ldr	r2, [r7, #24]
 8001770:	4013      	ands	r3, r2
 8001772:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800177c:	2b00      	cmp	r3, #0
 800177e:	d003      	beq.n	8001788 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001780:	69ba      	ldr	r2, [r7, #24]
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	4313      	orrs	r3, r2
 8001786:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001788:	4a27      	ldr	r2, [pc, #156]	@ (8001828 <HAL_GPIO_Init+0x334>)
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800178e:	4b26      	ldr	r3, [pc, #152]	@ (8001828 <HAL_GPIO_Init+0x334>)
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	43db      	mvns	r3, r3
 8001798:	69ba      	ldr	r2, [r7, #24]
 800179a:	4013      	ands	r3, r2
 800179c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d003      	beq.n	80017b2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80017aa:	69ba      	ldr	r2, [r7, #24]
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017b2:	4a1d      	ldr	r2, [pc, #116]	@ (8001828 <HAL_GPIO_Init+0x334>)
 80017b4:	69bb      	ldr	r3, [r7, #24]
 80017b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001828 <HAL_GPIO_Init+0x334>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	43db      	mvns	r3, r3
 80017c2:	69ba      	ldr	r2, [r7, #24]
 80017c4:	4013      	ands	r3, r2
 80017c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d003      	beq.n	80017dc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80017d4:	69ba      	ldr	r2, [r7, #24]
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	4313      	orrs	r3, r2
 80017da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017dc:	4a12      	ldr	r2, [pc, #72]	@ (8001828 <HAL_GPIO_Init+0x334>)
 80017de:	69bb      	ldr	r3, [r7, #24]
 80017e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	3301      	adds	r3, #1
 80017e6:	61fb      	str	r3, [r7, #28]
 80017e8:	69fb      	ldr	r3, [r7, #28]
 80017ea:	2b0f      	cmp	r3, #15
 80017ec:	f67f ae90 	bls.w	8001510 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80017f0:	bf00      	nop
 80017f2:	bf00      	nop
 80017f4:	3724      	adds	r7, #36	@ 0x24
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	40023800 	.word	0x40023800
 8001804:	40013800 	.word	0x40013800
 8001808:	40020000 	.word	0x40020000
 800180c:	40020400 	.word	0x40020400
 8001810:	40020800 	.word	0x40020800
 8001814:	40020c00 	.word	0x40020c00
 8001818:	40021000 	.word	0x40021000
 800181c:	40021400 	.word	0x40021400
 8001820:	40021800 	.word	0x40021800
 8001824:	40021c00 	.word	0x40021c00
 8001828:	40013c00 	.word	0x40013c00

0800182c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b088      	sub	sp, #32
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d101      	bne.n	800183e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e128      	b.n	8001a90 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001844:	b2db      	uxtb	r3, r3
 8001846:	2b00      	cmp	r3, #0
 8001848:	d109      	bne.n	800185e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2200      	movs	r2, #0
 800184e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a90      	ldr	r2, [pc, #576]	@ (8001a98 <HAL_I2S_Init+0x26c>)
 8001856:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8001858:	6878      	ldr	r0, [r7, #4]
 800185a:	f7fe fecf 	bl	80005fc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2202      	movs	r2, #2
 8001862:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	69db      	ldr	r3, [r3, #28]
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	6812      	ldr	r2, [r2, #0]
 8001870:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001874:	f023 030f 	bic.w	r3, r3, #15
 8001878:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2202      	movs	r2, #2
 8001880:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	695b      	ldr	r3, [r3, #20]
 8001886:	2b02      	cmp	r3, #2
 8001888:	d060      	beq.n	800194c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	68db      	ldr	r3, [r3, #12]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d102      	bne.n	8001898 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8001892:	2310      	movs	r3, #16
 8001894:	617b      	str	r3, [r7, #20]
 8001896:	e001      	b.n	800189c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8001898:	2320      	movs	r3, #32
 800189a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	2b20      	cmp	r3, #32
 80018a2:	d802      	bhi.n	80018aa <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	005b      	lsls	r3, r3, #1
 80018a8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80018aa:	2001      	movs	r0, #1
 80018ac:	f001 fa9e 	bl	8002dec <HAL_RCCEx_GetPeriphCLKFreq>
 80018b0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	691b      	ldr	r3, [r3, #16]
 80018b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018ba:	d125      	bne.n	8001908 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d010      	beq.n	80018e6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	68fa      	ldr	r2, [r7, #12]
 80018ca:	fbb2 f2f3 	udiv	r2, r2, r3
 80018ce:	4613      	mov	r3, r2
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	4413      	add	r3, r2
 80018d4:	005b      	lsls	r3, r3, #1
 80018d6:	461a      	mov	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	695b      	ldr	r3, [r3, #20]
 80018dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80018e0:	3305      	adds	r3, #5
 80018e2:	613b      	str	r3, [r7, #16]
 80018e4:	e01f      	b.n	8001926 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	00db      	lsls	r3, r3, #3
 80018ea:	68fa      	ldr	r2, [r7, #12]
 80018ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80018f0:	4613      	mov	r3, r2
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	4413      	add	r3, r2
 80018f6:	005b      	lsls	r3, r3, #1
 80018f8:	461a      	mov	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	695b      	ldr	r3, [r3, #20]
 80018fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001902:	3305      	adds	r3, #5
 8001904:	613b      	str	r3, [r7, #16]
 8001906:	e00e      	b.n	8001926 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001908:	68fa      	ldr	r2, [r7, #12]
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001910:	4613      	mov	r3, r2
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	4413      	add	r3, r2
 8001916:	005b      	lsls	r3, r3, #1
 8001918:	461a      	mov	r2, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	695b      	ldr	r3, [r3, #20]
 800191e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001922:	3305      	adds	r3, #5
 8001924:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	4a5c      	ldr	r2, [pc, #368]	@ (8001a9c <HAL_I2S_Init+0x270>)
 800192a:	fba2 2303 	umull	r2, r3, r2, r3
 800192e:	08db      	lsrs	r3, r3, #3
 8001930:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	f003 0301 	and.w	r3, r3, #1
 8001938:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800193a:	693a      	ldr	r2, [r7, #16]
 800193c:	69bb      	ldr	r3, [r7, #24]
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	085b      	lsrs	r3, r3, #1
 8001942:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8001944:	69bb      	ldr	r3, [r7, #24]
 8001946:	021b      	lsls	r3, r3, #8
 8001948:	61bb      	str	r3, [r7, #24]
 800194a:	e003      	b.n	8001954 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800194c:	2302      	movs	r3, #2
 800194e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8001950:	2300      	movs	r3, #0
 8001952:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001954:	69fb      	ldr	r3, [r7, #28]
 8001956:	2b01      	cmp	r3, #1
 8001958:	d902      	bls.n	8001960 <HAL_I2S_Init+0x134>
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	2bff      	cmp	r3, #255	@ 0xff
 800195e:	d907      	bls.n	8001970 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001964:	f043 0210 	orr.w	r2, r3, #16
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 800196c:	2301      	movs	r3, #1
 800196e:	e08f      	b.n	8001a90 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	691a      	ldr	r2, [r3, #16]
 8001974:	69bb      	ldr	r3, [r7, #24]
 8001976:	ea42 0103 	orr.w	r1, r2, r3
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	69fa      	ldr	r2, [r7, #28]
 8001980:	430a      	orrs	r2, r1
 8001982:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	69db      	ldr	r3, [r3, #28]
 800198a:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800198e:	f023 030f 	bic.w	r3, r3, #15
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	6851      	ldr	r1, [r2, #4]
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	6892      	ldr	r2, [r2, #8]
 800199a:	4311      	orrs	r1, r2
 800199c:	687a      	ldr	r2, [r7, #4]
 800199e:	68d2      	ldr	r2, [r2, #12]
 80019a0:	4311      	orrs	r1, r2
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	6992      	ldr	r2, [r2, #24]
 80019a6:	430a      	orrs	r2, r1
 80019a8:	431a      	orrs	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80019b2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6a1b      	ldr	r3, [r3, #32]
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	d161      	bne.n	8001a80 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	4a38      	ldr	r2, [pc, #224]	@ (8001aa0 <HAL_I2S_Init+0x274>)
 80019c0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a37      	ldr	r2, [pc, #220]	@ (8001aa4 <HAL_I2S_Init+0x278>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d101      	bne.n	80019d0 <HAL_I2S_Init+0x1a4>
 80019cc:	4b36      	ldr	r3, [pc, #216]	@ (8001aa8 <HAL_I2S_Init+0x27c>)
 80019ce:	e001      	b.n	80019d4 <HAL_I2S_Init+0x1a8>
 80019d0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80019d4:	69db      	ldr	r3, [r3, #28]
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	6812      	ldr	r2, [r2, #0]
 80019da:	4932      	ldr	r1, [pc, #200]	@ (8001aa4 <HAL_I2S_Init+0x278>)
 80019dc:	428a      	cmp	r2, r1
 80019de:	d101      	bne.n	80019e4 <HAL_I2S_Init+0x1b8>
 80019e0:	4a31      	ldr	r2, [pc, #196]	@ (8001aa8 <HAL_I2S_Init+0x27c>)
 80019e2:	e001      	b.n	80019e8 <HAL_I2S_Init+0x1bc>
 80019e4:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80019e8:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80019ec:	f023 030f 	bic.w	r3, r3, #15
 80019f0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a2b      	ldr	r2, [pc, #172]	@ (8001aa4 <HAL_I2S_Init+0x278>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d101      	bne.n	8001a00 <HAL_I2S_Init+0x1d4>
 80019fc:	4b2a      	ldr	r3, [pc, #168]	@ (8001aa8 <HAL_I2S_Init+0x27c>)
 80019fe:	e001      	b.n	8001a04 <HAL_I2S_Init+0x1d8>
 8001a00:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001a04:	2202      	movs	r2, #2
 8001a06:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a25      	ldr	r2, [pc, #148]	@ (8001aa4 <HAL_I2S_Init+0x278>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d101      	bne.n	8001a16 <HAL_I2S_Init+0x1ea>
 8001a12:	4b25      	ldr	r3, [pc, #148]	@ (8001aa8 <HAL_I2S_Init+0x27c>)
 8001a14:	e001      	b.n	8001a1a <HAL_I2S_Init+0x1ee>
 8001a16:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001a1a:	69db      	ldr	r3, [r3, #28]
 8001a1c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a26:	d003      	beq.n	8001a30 <HAL_I2S_Init+0x204>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d103      	bne.n	8001a38 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8001a30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a34:	613b      	str	r3, [r7, #16]
 8001a36:	e001      	b.n	8001a3c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001a46:	4313      	orrs	r3, r2
 8001a48:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	68db      	ldr	r3, [r3, #12]
 8001a4e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001a50:	4313      	orrs	r3, r2
 8001a52:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	699b      	ldr	r3, [r3, #24]
 8001a58:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	b29a      	uxth	r2, r3
 8001a5e:	897b      	ldrh	r3, [r7, #10]
 8001a60:	4313      	orrs	r3, r2
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a68:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a0d      	ldr	r2, [pc, #52]	@ (8001aa4 <HAL_I2S_Init+0x278>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d101      	bne.n	8001a78 <HAL_I2S_Init+0x24c>
 8001a74:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa8 <HAL_I2S_Init+0x27c>)
 8001a76:	e001      	b.n	8001a7c <HAL_I2S_Init+0x250>
 8001a78:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001a7c:	897a      	ldrh	r2, [r7, #10]
 8001a7e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2200      	movs	r2, #0
 8001a84:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2201      	movs	r2, #1
 8001a8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8001a8e:	2300      	movs	r3, #0
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3720      	adds	r7, #32
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	08001d99 	.word	0x08001d99
 8001a9c:	cccccccd 	.word	0xcccccccd
 8001aa0:	08001ead 	.word	0x08001ead
 8001aa4:	40003800 	.word	0x40003800
 8001aa8:	40003400 	.word	0x40003400

08001aac <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b086      	sub	sp, #24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	60f8      	str	r0, [r7, #12]
 8001ab4:	60b9      	str	r1, [r7, #8]
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d002      	beq.n	8001ac6 <HAL_I2S_Transmit_DMA+0x1a>
 8001ac0:	88fb      	ldrh	r3, [r7, #6]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d101      	bne.n	8001aca <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e08a      	b.n	8001be0 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d001      	beq.n	8001ada <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	e082      	b.n	8001be0 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d101      	bne.n	8001aea <HAL_I2S_Transmit_DMA+0x3e>
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	e07a      	b.n	8001be0 <HAL_I2S_Transmit_DMA+0x134>
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	2201      	movs	r2, #1
 8001aee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	2203      	movs	r2, #3
 8001af6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	2200      	movs	r2, #0
 8001afe:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	68ba      	ldr	r2, [r7, #8]
 8001b04:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	69db      	ldr	r3, [r3, #28]
 8001b0c:	f003 0307 	and.w	r3, r3, #7
 8001b10:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	2b03      	cmp	r3, #3
 8001b16:	d002      	beq.n	8001b1e <HAL_I2S_Transmit_DMA+0x72>
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	2b05      	cmp	r3, #5
 8001b1c:	d10a      	bne.n	8001b34 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8001b1e:	88fb      	ldrh	r3, [r7, #6]
 8001b20:	005b      	lsls	r3, r3, #1
 8001b22:	b29a      	uxth	r2, r3
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8001b28:	88fb      	ldrh	r3, [r7, #6]
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	b29a      	uxth	r2, r3
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001b32:	e005      	b.n	8001b40 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	88fa      	ldrh	r2, [r7, #6]
 8001b38:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	88fa      	ldrh	r2, [r7, #6]
 8001b3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b44:	4a28      	ldr	r2, [pc, #160]	@ (8001be8 <HAL_I2S_Transmit_DMA+0x13c>)
 8001b46:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b4c:	4a27      	ldr	r2, [pc, #156]	@ (8001bec <HAL_I2S_Transmit_DMA+0x140>)
 8001b4e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b54:	4a26      	ldr	r2, [pc, #152]	@ (8001bf0 <HAL_I2S_Transmit_DMA+0x144>)
 8001b56:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8001b60:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8001b68:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b6e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8001b70:	f7ff f9fe 	bl	8000f70 <HAL_DMA_Start_IT>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d00f      	beq.n	8001b9a <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b7e:	f043 0208 	orr.w	r2, r3, #8
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	2201      	movs	r2, #1
 8001b8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	2200      	movs	r2, #0
 8001b92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e022      	b.n	8001be0 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f003 0302 	and.w	r3, r3, #2
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d107      	bne.n	8001bc0 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	685a      	ldr	r2, [r3, #4]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f042 0202 	orr.w	r2, r2, #2
 8001bbe:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	69db      	ldr	r3, [r3, #28]
 8001bc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d107      	bne.n	8001bde <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	69da      	ldr	r2, [r3, #28]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001bdc:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8001bde:	2300      	movs	r3, #0
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3718      	adds	r7, #24
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	08001c77 	.word	0x08001c77
 8001bec:	08001c35 	.word	0x08001c35
 8001bf0:	08001c93 	.word	0x08001c93

08001bf4 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	4798      	blx	r3
}
 8001c04:	bf00      	nop
 8001c06:	3708      	adds	r7, #8
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8001c14:	bf00      	nop
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8001c28:	bf00      	nop
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c40:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	69db      	ldr	r3, [r3, #28]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d10e      	bne.n	8001c68 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	685a      	ldr	r2, [r3, #4]
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f022 0202 	bic.w	r2, r2, #2
 8001c58:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	2201      	movs	r2, #1
 8001c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8001c68:	68f8      	ldr	r0, [r7, #12]
 8001c6a:	f7fe fdf9 	bl	8000860 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8001c6e:	bf00      	nop
 8001c70:	3710      	adds	r7, #16
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b084      	sub	sp, #16
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c82:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8001c84:	68f8      	ldr	r0, [r7, #12]
 8001c86:	f7fe fdd5 	bl	8000834 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8001c8a:	bf00      	nop
 8001c8c:	3710      	adds	r7, #16
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b084      	sub	sp, #16
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c9e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	685a      	ldr	r2, [r3, #4]
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f022 0203 	bic.w	r2, r2, #3
 8001cae:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc8:	f043 0208 	orr.w	r2, r3, #8
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8001cd0:	68f8      	ldr	r0, [r7, #12]
 8001cd2:	f7ff ffa5 	bl	8001c20 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8001cd6:	bf00      	nop
 8001cd8:	3710      	adds	r7, #16
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}

08001cde <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8001cde:	b580      	push	{r7, lr}
 8001ce0:	b082      	sub	sp, #8
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cea:	881a      	ldrh	r2, [r3, #0]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cf6:	1c9a      	adds	r2, r3, #2
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d00:	b29b      	uxth	r3, r3
 8001d02:	3b01      	subs	r3, #1
 8001d04:	b29a      	uxth	r2, r3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d0e:	b29b      	uxth	r3, r3
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d10e      	bne.n	8001d32 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	685a      	ldr	r2, [r3, #4]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001d22:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2201      	movs	r2, #1
 8001d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f7fe fd97 	bl	8000860 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001d32:	bf00      	nop
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	b082      	sub	sp, #8
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	68da      	ldr	r2, [r3, #12]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d4c:	b292      	uxth	r2, r2
 8001d4e:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d54:	1c9a      	adds	r2, r3, #2
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	3b01      	subs	r3, #1
 8001d62:	b29a      	uxth	r2, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001d6c:	b29b      	uxth	r3, r3
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d10e      	bne.n	8001d90 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	685a      	ldr	r2, [r3, #4]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001d80:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2201      	movs	r2, #1
 8001d86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	f7ff ff3e 	bl	8001c0c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001d90:	bf00      	nop
 8001d92:	3708      	adds	r7, #8
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b086      	sub	sp, #24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	2b04      	cmp	r3, #4
 8001db2:	d13a      	bne.n	8001e2a <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	f003 0301 	and.w	r3, r3, #1
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d109      	bne.n	8001dd2 <I2S_IRQHandler+0x3a>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dc8:	2b40      	cmp	r3, #64	@ 0x40
 8001dca:	d102      	bne.n	8001dd2 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f7ff ffb4 	bl	8001d3a <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dd8:	2b40      	cmp	r3, #64	@ 0x40
 8001dda:	d126      	bne.n	8001e2a <I2S_IRQHandler+0x92>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f003 0320 	and.w	r3, r3, #32
 8001de6:	2b20      	cmp	r3, #32
 8001de8:	d11f      	bne.n	8001e2a <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	685a      	ldr	r2, [r3, #4]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001df8:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	613b      	str	r3, [r7, #16]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	68db      	ldr	r3, [r3, #12]
 8001e04:	613b      	str	r3, [r7, #16]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	613b      	str	r3, [r7, #16]
 8001e0e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e1c:	f043 0202 	orr.w	r2, r3, #2
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f7ff fefb 	bl	8001c20 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	2b03      	cmp	r3, #3
 8001e34:	d136      	bne.n	8001ea4 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	f003 0302 	and.w	r3, r3, #2
 8001e3c:	2b02      	cmp	r3, #2
 8001e3e:	d109      	bne.n	8001e54 <I2S_IRQHandler+0xbc>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e4a:	2b80      	cmp	r3, #128	@ 0x80
 8001e4c:	d102      	bne.n	8001e54 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f7ff ff45 	bl	8001cde <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	f003 0308 	and.w	r3, r3, #8
 8001e5a:	2b08      	cmp	r3, #8
 8001e5c:	d122      	bne.n	8001ea4 <I2S_IRQHandler+0x10c>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f003 0320 	and.w	r3, r3, #32
 8001e68:	2b20      	cmp	r3, #32
 8001e6a:	d11b      	bne.n	8001ea4 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	685a      	ldr	r2, [r3, #4]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001e7a:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60fb      	str	r3, [r7, #12]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	60fb      	str	r3, [r7, #12]
 8001e88:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e96:	f043 0204 	orr.w	r2, r3, #4
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f7ff febe 	bl	8001c20 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001ea4:	bf00      	nop
 8001ea6:	3718      	adds	r7, #24
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b088      	sub	sp, #32
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a92      	ldr	r2, [pc, #584]	@ (800210c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d101      	bne.n	8001eca <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8001ec6:	4b92      	ldr	r3, [pc, #584]	@ (8002110 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001ec8:	e001      	b.n	8001ece <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8001eca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a8b      	ldr	r2, [pc, #556]	@ (800210c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d101      	bne.n	8001ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8001ee4:	4b8a      	ldr	r3, [pc, #552]	@ (8002110 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001ee6:	e001      	b.n	8001eec <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8001ee8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ef8:	d004      	beq.n	8001f04 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	f040 8099 	bne.w	8002036 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	f003 0302 	and.w	r3, r3, #2
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d107      	bne.n	8001f1e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d002      	beq.n	8001f1e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f000 f925 	bl	8002168 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8001f1e:	69bb      	ldr	r3, [r7, #24]
 8001f20:	f003 0301 	and.w	r3, r3, #1
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d107      	bne.n	8001f38 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d002      	beq.n	8001f38 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f000 f9c8 	bl	80022c8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001f38:	69bb      	ldr	r3, [r7, #24]
 8001f3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f3e:	2b40      	cmp	r3, #64	@ 0x40
 8001f40:	d13a      	bne.n	8001fb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	f003 0320 	and.w	r3, r3, #32
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d035      	beq.n	8001fb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a6e      	ldr	r2, [pc, #440]	@ (800210c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d101      	bne.n	8001f5a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8001f56:	4b6e      	ldr	r3, [pc, #440]	@ (8002110 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001f58:	e001      	b.n	8001f5e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8001f5a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001f5e:	685a      	ldr	r2, [r3, #4]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4969      	ldr	r1, [pc, #420]	@ (800210c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001f66:	428b      	cmp	r3, r1
 8001f68:	d101      	bne.n	8001f6e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8001f6a:	4b69      	ldr	r3, [pc, #420]	@ (8002110 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001f6c:	e001      	b.n	8001f72 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8001f6e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001f72:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001f76:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	685a      	ldr	r2, [r3, #4]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001f86:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001f88:	2300      	movs	r3, #0
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	60fb      	str	r3, [r7, #12]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	60fb      	str	r3, [r7, #12]
 8001f9c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001faa:	f043 0202 	orr.w	r2, r3, #2
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f7ff fe34 	bl	8001c20 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	f003 0308 	and.w	r3, r3, #8
 8001fbe:	2b08      	cmp	r3, #8
 8001fc0:	f040 80c3 	bne.w	800214a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	f003 0320 	and.w	r3, r3, #32
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	f000 80bd 	beq.w	800214a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	685a      	ldr	r2, [r3, #4]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001fde:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a49      	ldr	r2, [pc, #292]	@ (800210c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d101      	bne.n	8001fee <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8001fea:	4b49      	ldr	r3, [pc, #292]	@ (8002110 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001fec:	e001      	b.n	8001ff2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8001fee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001ff2:	685a      	ldr	r2, [r3, #4]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4944      	ldr	r1, [pc, #272]	@ (800210c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001ffa:	428b      	cmp	r3, r1
 8001ffc:	d101      	bne.n	8002002 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8001ffe:	4b44      	ldr	r3, [pc, #272]	@ (8002110 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002000:	e001      	b.n	8002006 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002002:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002006:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800200a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800200c:	2300      	movs	r3, #0
 800200e:	60bb      	str	r3, [r7, #8]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	60bb      	str	r3, [r7, #8]
 8002018:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2201      	movs	r2, #1
 800201e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002026:	f043 0204 	orr.w	r2, r3, #4
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f7ff fdf6 	bl	8001c20 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002034:	e089      	b.n	800214a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002036:	69bb      	ldr	r3, [r7, #24]
 8002038:	f003 0302 	and.w	r3, r3, #2
 800203c:	2b02      	cmp	r3, #2
 800203e:	d107      	bne.n	8002050 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002046:	2b00      	cmp	r3, #0
 8002048:	d002      	beq.n	8002050 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 f8be 	bl	80021cc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b01      	cmp	r3, #1
 8002058:	d107      	bne.n	800206a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002060:	2b00      	cmp	r3, #0
 8002062:	d002      	beq.n	800206a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	f000 f8fd 	bl	8002264 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800206a:	69fb      	ldr	r3, [r7, #28]
 800206c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002070:	2b40      	cmp	r3, #64	@ 0x40
 8002072:	d12f      	bne.n	80020d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	f003 0320 	and.w	r3, r3, #32
 800207a:	2b00      	cmp	r3, #0
 800207c:	d02a      	beq.n	80020d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	685a      	ldr	r2, [r3, #4]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800208c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a1e      	ldr	r2, [pc, #120]	@ (800210c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d101      	bne.n	800209c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002098:	4b1d      	ldr	r3, [pc, #116]	@ (8002110 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800209a:	e001      	b.n	80020a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800209c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80020a0:	685a      	ldr	r2, [r3, #4]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4919      	ldr	r1, [pc, #100]	@ (800210c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80020a8:	428b      	cmp	r3, r1
 80020aa:	d101      	bne.n	80020b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80020ac:	4b18      	ldr	r3, [pc, #96]	@ (8002110 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80020ae:	e001      	b.n	80020b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80020b0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80020b4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80020b8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2201      	movs	r2, #1
 80020be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c6:	f043 0202 	orr.w	r2, r3, #2
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f7ff fda6 	bl	8001c20 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80020d4:	69bb      	ldr	r3, [r7, #24]
 80020d6:	f003 0308 	and.w	r3, r3, #8
 80020da:	2b08      	cmp	r3, #8
 80020dc:	d136      	bne.n	800214c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	f003 0320 	and.w	r3, r3, #32
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d031      	beq.n	800214c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a07      	ldr	r2, [pc, #28]	@ (800210c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d101      	bne.n	80020f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80020f2:	4b07      	ldr	r3, [pc, #28]	@ (8002110 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80020f4:	e001      	b.n	80020fa <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80020f6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80020fa:	685a      	ldr	r2, [r3, #4]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4902      	ldr	r1, [pc, #8]	@ (800210c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002102:	428b      	cmp	r3, r1
 8002104:	d106      	bne.n	8002114 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8002106:	4b02      	ldr	r3, [pc, #8]	@ (8002110 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002108:	e006      	b.n	8002118 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800210a:	bf00      	nop
 800210c:	40003800 	.word	0x40003800
 8002110:	40003400 	.word	0x40003400
 8002114:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002118:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800211c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	685a      	ldr	r2, [r3, #4]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800212c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2201      	movs	r2, #1
 8002132:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800213a:	f043 0204 	orr.w	r2, r3, #4
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f7ff fd6c 	bl	8001c20 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002148:	e000      	b.n	800214c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800214a:	bf00      	nop
}
 800214c:	bf00      	nop
 800214e:	3720      	adds	r7, #32
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}

08002154 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800215c:	bf00      	nop
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002174:	1c99      	adds	r1, r3, #2
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	6251      	str	r1, [r2, #36]	@ 0x24
 800217a:	881a      	ldrh	r2, [r3, #0]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002186:	b29b      	uxth	r3, r3
 8002188:	3b01      	subs	r3, #1
 800218a:	b29a      	uxth	r2, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002194:	b29b      	uxth	r3, r3
 8002196:	2b00      	cmp	r3, #0
 8002198:	d113      	bne.n	80021c2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	685a      	ldr	r2, [r3, #4]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80021a8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d106      	bne.n	80021c2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2201      	movs	r2, #1
 80021b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f7ff ffc9 	bl	8002154 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80021c2:	bf00      	nop
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
	...

080021cc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021d8:	1c99      	adds	r1, r3, #2
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	6251      	str	r1, [r2, #36]	@ 0x24
 80021de:	8819      	ldrh	r1, [r3, #0]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a1d      	ldr	r2, [pc, #116]	@ (800225c <I2SEx_TxISR_I2SExt+0x90>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d101      	bne.n	80021ee <I2SEx_TxISR_I2SExt+0x22>
 80021ea:	4b1d      	ldr	r3, [pc, #116]	@ (8002260 <I2SEx_TxISR_I2SExt+0x94>)
 80021ec:	e001      	b.n	80021f2 <I2SEx_TxISR_I2SExt+0x26>
 80021ee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80021f2:	460a      	mov	r2, r1
 80021f4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021fa:	b29b      	uxth	r3, r3
 80021fc:	3b01      	subs	r3, #1
 80021fe:	b29a      	uxth	r2, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002208:	b29b      	uxth	r3, r3
 800220a:	2b00      	cmp	r3, #0
 800220c:	d121      	bne.n	8002252 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a12      	ldr	r2, [pc, #72]	@ (800225c <I2SEx_TxISR_I2SExt+0x90>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d101      	bne.n	800221c <I2SEx_TxISR_I2SExt+0x50>
 8002218:	4b11      	ldr	r3, [pc, #68]	@ (8002260 <I2SEx_TxISR_I2SExt+0x94>)
 800221a:	e001      	b.n	8002220 <I2SEx_TxISR_I2SExt+0x54>
 800221c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002220:	685a      	ldr	r2, [r3, #4]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	490d      	ldr	r1, [pc, #52]	@ (800225c <I2SEx_TxISR_I2SExt+0x90>)
 8002228:	428b      	cmp	r3, r1
 800222a:	d101      	bne.n	8002230 <I2SEx_TxISR_I2SExt+0x64>
 800222c:	4b0c      	ldr	r3, [pc, #48]	@ (8002260 <I2SEx_TxISR_I2SExt+0x94>)
 800222e:	e001      	b.n	8002234 <I2SEx_TxISR_I2SExt+0x68>
 8002230:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002234:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002238:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800223e:	b29b      	uxth	r3, r3
 8002240:	2b00      	cmp	r3, #0
 8002242:	d106      	bne.n	8002252 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2201      	movs	r2, #1
 8002248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f7ff ff81 	bl	8002154 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002252:	bf00      	nop
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	40003800 	.word	0x40003800
 8002260:	40003400 	.word	0x40003400

08002264 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	68d8      	ldr	r0, [r3, #12]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002276:	1c99      	adds	r1, r3, #2
 8002278:	687a      	ldr	r2, [r7, #4]
 800227a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800227c:	b282      	uxth	r2, r0
 800227e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002284:	b29b      	uxth	r3, r3
 8002286:	3b01      	subs	r3, #1
 8002288:	b29a      	uxth	r2, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002292:	b29b      	uxth	r3, r3
 8002294:	2b00      	cmp	r3, #0
 8002296:	d113      	bne.n	80022c0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	685a      	ldr	r2, [r3, #4]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80022a6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d106      	bne.n	80022c0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2201      	movs	r2, #1
 80022b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f7ff ff4a 	bl	8002154 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80022c0:	bf00      	nop
 80022c2:	3708      	adds	r7, #8
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a20      	ldr	r2, [pc, #128]	@ (8002358 <I2SEx_RxISR_I2SExt+0x90>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d101      	bne.n	80022de <I2SEx_RxISR_I2SExt+0x16>
 80022da:	4b20      	ldr	r3, [pc, #128]	@ (800235c <I2SEx_RxISR_I2SExt+0x94>)
 80022dc:	e001      	b.n	80022e2 <I2SEx_RxISR_I2SExt+0x1a>
 80022de:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80022e2:	68d8      	ldr	r0, [r3, #12]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022e8:	1c99      	adds	r1, r3, #2
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80022ee:	b282      	uxth	r2, r0
 80022f0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	3b01      	subs	r3, #1
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002304:	b29b      	uxth	r3, r3
 8002306:	2b00      	cmp	r3, #0
 8002308:	d121      	bne.n	800234e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a12      	ldr	r2, [pc, #72]	@ (8002358 <I2SEx_RxISR_I2SExt+0x90>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d101      	bne.n	8002318 <I2SEx_RxISR_I2SExt+0x50>
 8002314:	4b11      	ldr	r3, [pc, #68]	@ (800235c <I2SEx_RxISR_I2SExt+0x94>)
 8002316:	e001      	b.n	800231c <I2SEx_RxISR_I2SExt+0x54>
 8002318:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800231c:	685a      	ldr	r2, [r3, #4]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	490d      	ldr	r1, [pc, #52]	@ (8002358 <I2SEx_RxISR_I2SExt+0x90>)
 8002324:	428b      	cmp	r3, r1
 8002326:	d101      	bne.n	800232c <I2SEx_RxISR_I2SExt+0x64>
 8002328:	4b0c      	ldr	r3, [pc, #48]	@ (800235c <I2SEx_RxISR_I2SExt+0x94>)
 800232a:	e001      	b.n	8002330 <I2SEx_RxISR_I2SExt+0x68>
 800232c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002330:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002334:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800233a:	b29b      	uxth	r3, r3
 800233c:	2b00      	cmp	r3, #0
 800233e:	d106      	bne.n	800234e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2201      	movs	r2, #1
 8002344:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f7ff ff03 	bl	8002154 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800234e:	bf00      	nop
 8002350:	3708      	adds	r7, #8
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	40003800 	.word	0x40003800
 800235c:	40003400 	.word	0x40003400

08002360 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d101      	bne.n	8002372 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e267      	b.n	8002842 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 0301 	and.w	r3, r3, #1
 800237a:	2b00      	cmp	r3, #0
 800237c:	d075      	beq.n	800246a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800237e:	4b88      	ldr	r3, [pc, #544]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f003 030c 	and.w	r3, r3, #12
 8002386:	2b04      	cmp	r3, #4
 8002388:	d00c      	beq.n	80023a4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800238a:	4b85      	ldr	r3, [pc, #532]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002392:	2b08      	cmp	r3, #8
 8002394:	d112      	bne.n	80023bc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002396:	4b82      	ldr	r3, [pc, #520]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800239e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80023a2:	d10b      	bne.n	80023bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023a4:	4b7e      	ldr	r3, [pc, #504]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d05b      	beq.n	8002468 <HAL_RCC_OscConfig+0x108>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d157      	bne.n	8002468 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e242      	b.n	8002842 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023c4:	d106      	bne.n	80023d4 <HAL_RCC_OscConfig+0x74>
 80023c6:	4b76      	ldr	r3, [pc, #472]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a75      	ldr	r2, [pc, #468]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 80023cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023d0:	6013      	str	r3, [r2, #0]
 80023d2:	e01d      	b.n	8002410 <HAL_RCC_OscConfig+0xb0>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023dc:	d10c      	bne.n	80023f8 <HAL_RCC_OscConfig+0x98>
 80023de:	4b70      	ldr	r3, [pc, #448]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a6f      	ldr	r2, [pc, #444]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 80023e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023e8:	6013      	str	r3, [r2, #0]
 80023ea:	4b6d      	ldr	r3, [pc, #436]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a6c      	ldr	r2, [pc, #432]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 80023f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023f4:	6013      	str	r3, [r2, #0]
 80023f6:	e00b      	b.n	8002410 <HAL_RCC_OscConfig+0xb0>
 80023f8:	4b69      	ldr	r3, [pc, #420]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a68      	ldr	r2, [pc, #416]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 80023fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002402:	6013      	str	r3, [r2, #0]
 8002404:	4b66      	ldr	r3, [pc, #408]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a65      	ldr	r2, [pc, #404]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 800240a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800240e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d013      	beq.n	8002440 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002418:	f7fe fbde 	bl	8000bd8 <HAL_GetTick>
 800241c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800241e:	e008      	b.n	8002432 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002420:	f7fe fbda 	bl	8000bd8 <HAL_GetTick>
 8002424:	4602      	mov	r2, r0
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	2b64      	cmp	r3, #100	@ 0x64
 800242c:	d901      	bls.n	8002432 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e207      	b.n	8002842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002432:	4b5b      	ldr	r3, [pc, #364]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d0f0      	beq.n	8002420 <HAL_RCC_OscConfig+0xc0>
 800243e:	e014      	b.n	800246a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002440:	f7fe fbca 	bl	8000bd8 <HAL_GetTick>
 8002444:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002446:	e008      	b.n	800245a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002448:	f7fe fbc6 	bl	8000bd8 <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	2b64      	cmp	r3, #100	@ 0x64
 8002454:	d901      	bls.n	800245a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e1f3      	b.n	8002842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800245a:	4b51      	ldr	r3, [pc, #324]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d1f0      	bne.n	8002448 <HAL_RCC_OscConfig+0xe8>
 8002466:	e000      	b.n	800246a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002468:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0302 	and.w	r3, r3, #2
 8002472:	2b00      	cmp	r3, #0
 8002474:	d063      	beq.n	800253e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002476:	4b4a      	ldr	r3, [pc, #296]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	f003 030c 	and.w	r3, r3, #12
 800247e:	2b00      	cmp	r3, #0
 8002480:	d00b      	beq.n	800249a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002482:	4b47      	ldr	r3, [pc, #284]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800248a:	2b08      	cmp	r3, #8
 800248c:	d11c      	bne.n	80024c8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800248e:	4b44      	ldr	r3, [pc, #272]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d116      	bne.n	80024c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800249a:	4b41      	ldr	r3, [pc, #260]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0302 	and.w	r3, r3, #2
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d005      	beq.n	80024b2 <HAL_RCC_OscConfig+0x152>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d001      	beq.n	80024b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e1c7      	b.n	8002842 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024b2:	4b3b      	ldr	r3, [pc, #236]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	691b      	ldr	r3, [r3, #16]
 80024be:	00db      	lsls	r3, r3, #3
 80024c0:	4937      	ldr	r1, [pc, #220]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 80024c2:	4313      	orrs	r3, r2
 80024c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024c6:	e03a      	b.n	800253e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d020      	beq.n	8002512 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024d0:	4b34      	ldr	r3, [pc, #208]	@ (80025a4 <HAL_RCC_OscConfig+0x244>)
 80024d2:	2201      	movs	r2, #1
 80024d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024d6:	f7fe fb7f 	bl	8000bd8 <HAL_GetTick>
 80024da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024dc:	e008      	b.n	80024f0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024de:	f7fe fb7b 	bl	8000bd8 <HAL_GetTick>
 80024e2:	4602      	mov	r2, r0
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d901      	bls.n	80024f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80024ec:	2303      	movs	r3, #3
 80024ee:	e1a8      	b.n	8002842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024f0:	4b2b      	ldr	r3, [pc, #172]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0302 	and.w	r3, r3, #2
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d0f0      	beq.n	80024de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024fc:	4b28      	ldr	r3, [pc, #160]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	691b      	ldr	r3, [r3, #16]
 8002508:	00db      	lsls	r3, r3, #3
 800250a:	4925      	ldr	r1, [pc, #148]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 800250c:	4313      	orrs	r3, r2
 800250e:	600b      	str	r3, [r1, #0]
 8002510:	e015      	b.n	800253e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002512:	4b24      	ldr	r3, [pc, #144]	@ (80025a4 <HAL_RCC_OscConfig+0x244>)
 8002514:	2200      	movs	r2, #0
 8002516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002518:	f7fe fb5e 	bl	8000bd8 <HAL_GetTick>
 800251c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800251e:	e008      	b.n	8002532 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002520:	f7fe fb5a 	bl	8000bd8 <HAL_GetTick>
 8002524:	4602      	mov	r2, r0
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	2b02      	cmp	r3, #2
 800252c:	d901      	bls.n	8002532 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800252e:	2303      	movs	r3, #3
 8002530:	e187      	b.n	8002842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002532:	4b1b      	ldr	r3, [pc, #108]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0302 	and.w	r3, r3, #2
 800253a:	2b00      	cmp	r3, #0
 800253c:	d1f0      	bne.n	8002520 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0308 	and.w	r3, r3, #8
 8002546:	2b00      	cmp	r3, #0
 8002548:	d036      	beq.n	80025b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d016      	beq.n	8002580 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002552:	4b15      	ldr	r3, [pc, #84]	@ (80025a8 <HAL_RCC_OscConfig+0x248>)
 8002554:	2201      	movs	r2, #1
 8002556:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002558:	f7fe fb3e 	bl	8000bd8 <HAL_GetTick>
 800255c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800255e:	e008      	b.n	8002572 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002560:	f7fe fb3a 	bl	8000bd8 <HAL_GetTick>
 8002564:	4602      	mov	r2, r0
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	2b02      	cmp	r3, #2
 800256c:	d901      	bls.n	8002572 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e167      	b.n	8002842 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002572:	4b0b      	ldr	r3, [pc, #44]	@ (80025a0 <HAL_RCC_OscConfig+0x240>)
 8002574:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d0f0      	beq.n	8002560 <HAL_RCC_OscConfig+0x200>
 800257e:	e01b      	b.n	80025b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002580:	4b09      	ldr	r3, [pc, #36]	@ (80025a8 <HAL_RCC_OscConfig+0x248>)
 8002582:	2200      	movs	r2, #0
 8002584:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002586:	f7fe fb27 	bl	8000bd8 <HAL_GetTick>
 800258a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800258c:	e00e      	b.n	80025ac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800258e:	f7fe fb23 	bl	8000bd8 <HAL_GetTick>
 8002592:	4602      	mov	r2, r0
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	2b02      	cmp	r3, #2
 800259a:	d907      	bls.n	80025ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e150      	b.n	8002842 <HAL_RCC_OscConfig+0x4e2>
 80025a0:	40023800 	.word	0x40023800
 80025a4:	42470000 	.word	0x42470000
 80025a8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025ac:	4b88      	ldr	r3, [pc, #544]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 80025ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025b0:	f003 0302 	and.w	r3, r3, #2
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d1ea      	bne.n	800258e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0304 	and.w	r3, r3, #4
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	f000 8097 	beq.w	80026f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025c6:	2300      	movs	r3, #0
 80025c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025ca:	4b81      	ldr	r3, [pc, #516]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 80025cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d10f      	bne.n	80025f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025d6:	2300      	movs	r3, #0
 80025d8:	60bb      	str	r3, [r7, #8]
 80025da:	4b7d      	ldr	r3, [pc, #500]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 80025dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025de:	4a7c      	ldr	r2, [pc, #496]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 80025e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80025e6:	4b7a      	ldr	r3, [pc, #488]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 80025e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025ee:	60bb      	str	r3, [r7, #8]
 80025f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025f2:	2301      	movs	r3, #1
 80025f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025f6:	4b77      	ldr	r3, [pc, #476]	@ (80027d4 <HAL_RCC_OscConfig+0x474>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d118      	bne.n	8002634 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002602:	4b74      	ldr	r3, [pc, #464]	@ (80027d4 <HAL_RCC_OscConfig+0x474>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a73      	ldr	r2, [pc, #460]	@ (80027d4 <HAL_RCC_OscConfig+0x474>)
 8002608:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800260c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800260e:	f7fe fae3 	bl	8000bd8 <HAL_GetTick>
 8002612:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002614:	e008      	b.n	8002628 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002616:	f7fe fadf 	bl	8000bd8 <HAL_GetTick>
 800261a:	4602      	mov	r2, r0
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	2b02      	cmp	r3, #2
 8002622:	d901      	bls.n	8002628 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e10c      	b.n	8002842 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002628:	4b6a      	ldr	r3, [pc, #424]	@ (80027d4 <HAL_RCC_OscConfig+0x474>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002630:	2b00      	cmp	r3, #0
 8002632:	d0f0      	beq.n	8002616 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	2b01      	cmp	r3, #1
 800263a:	d106      	bne.n	800264a <HAL_RCC_OscConfig+0x2ea>
 800263c:	4b64      	ldr	r3, [pc, #400]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 800263e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002640:	4a63      	ldr	r2, [pc, #396]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 8002642:	f043 0301 	orr.w	r3, r3, #1
 8002646:	6713      	str	r3, [r2, #112]	@ 0x70
 8002648:	e01c      	b.n	8002684 <HAL_RCC_OscConfig+0x324>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	2b05      	cmp	r3, #5
 8002650:	d10c      	bne.n	800266c <HAL_RCC_OscConfig+0x30c>
 8002652:	4b5f      	ldr	r3, [pc, #380]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 8002654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002656:	4a5e      	ldr	r2, [pc, #376]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 8002658:	f043 0304 	orr.w	r3, r3, #4
 800265c:	6713      	str	r3, [r2, #112]	@ 0x70
 800265e:	4b5c      	ldr	r3, [pc, #368]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 8002660:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002662:	4a5b      	ldr	r2, [pc, #364]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 8002664:	f043 0301 	orr.w	r3, r3, #1
 8002668:	6713      	str	r3, [r2, #112]	@ 0x70
 800266a:	e00b      	b.n	8002684 <HAL_RCC_OscConfig+0x324>
 800266c:	4b58      	ldr	r3, [pc, #352]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 800266e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002670:	4a57      	ldr	r2, [pc, #348]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 8002672:	f023 0301 	bic.w	r3, r3, #1
 8002676:	6713      	str	r3, [r2, #112]	@ 0x70
 8002678:	4b55      	ldr	r3, [pc, #340]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 800267a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800267c:	4a54      	ldr	r2, [pc, #336]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 800267e:	f023 0304 	bic.w	r3, r3, #4
 8002682:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d015      	beq.n	80026b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800268c:	f7fe faa4 	bl	8000bd8 <HAL_GetTick>
 8002690:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002692:	e00a      	b.n	80026aa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002694:	f7fe faa0 	bl	8000bd8 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e0cb      	b.n	8002842 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026aa:	4b49      	ldr	r3, [pc, #292]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 80026ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026ae:	f003 0302 	and.w	r3, r3, #2
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d0ee      	beq.n	8002694 <HAL_RCC_OscConfig+0x334>
 80026b6:	e014      	b.n	80026e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026b8:	f7fe fa8e 	bl	8000bd8 <HAL_GetTick>
 80026bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026be:	e00a      	b.n	80026d6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026c0:	f7fe fa8a 	bl	8000bd8 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d901      	bls.n	80026d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e0b5      	b.n	8002842 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026d6:	4b3e      	ldr	r3, [pc, #248]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 80026d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026da:	f003 0302 	and.w	r3, r3, #2
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d1ee      	bne.n	80026c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80026e2:	7dfb      	ldrb	r3, [r7, #23]
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d105      	bne.n	80026f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026e8:	4b39      	ldr	r3, [pc, #228]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 80026ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ec:	4a38      	ldr	r2, [pc, #224]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 80026ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	699b      	ldr	r3, [r3, #24]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	f000 80a1 	beq.w	8002840 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80026fe:	4b34      	ldr	r3, [pc, #208]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f003 030c 	and.w	r3, r3, #12
 8002706:	2b08      	cmp	r3, #8
 8002708:	d05c      	beq.n	80027c4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	699b      	ldr	r3, [r3, #24]
 800270e:	2b02      	cmp	r3, #2
 8002710:	d141      	bne.n	8002796 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002712:	4b31      	ldr	r3, [pc, #196]	@ (80027d8 <HAL_RCC_OscConfig+0x478>)
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002718:	f7fe fa5e 	bl	8000bd8 <HAL_GetTick>
 800271c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800271e:	e008      	b.n	8002732 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002720:	f7fe fa5a 	bl	8000bd8 <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b02      	cmp	r3, #2
 800272c:	d901      	bls.n	8002732 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e087      	b.n	8002842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002732:	4b27      	ldr	r3, [pc, #156]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d1f0      	bne.n	8002720 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	69da      	ldr	r2, [r3, #28]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a1b      	ldr	r3, [r3, #32]
 8002746:	431a      	orrs	r2, r3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800274c:	019b      	lsls	r3, r3, #6
 800274e:	431a      	orrs	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002754:	085b      	lsrs	r3, r3, #1
 8002756:	3b01      	subs	r3, #1
 8002758:	041b      	lsls	r3, r3, #16
 800275a:	431a      	orrs	r2, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002760:	061b      	lsls	r3, r3, #24
 8002762:	491b      	ldr	r1, [pc, #108]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 8002764:	4313      	orrs	r3, r2
 8002766:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002768:	4b1b      	ldr	r3, [pc, #108]	@ (80027d8 <HAL_RCC_OscConfig+0x478>)
 800276a:	2201      	movs	r2, #1
 800276c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800276e:	f7fe fa33 	bl	8000bd8 <HAL_GetTick>
 8002772:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002774:	e008      	b.n	8002788 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002776:	f7fe fa2f 	bl	8000bd8 <HAL_GetTick>
 800277a:	4602      	mov	r2, r0
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b02      	cmp	r3, #2
 8002782:	d901      	bls.n	8002788 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	e05c      	b.n	8002842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002788:	4b11      	ldr	r3, [pc, #68]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002790:	2b00      	cmp	r3, #0
 8002792:	d0f0      	beq.n	8002776 <HAL_RCC_OscConfig+0x416>
 8002794:	e054      	b.n	8002840 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002796:	4b10      	ldr	r3, [pc, #64]	@ (80027d8 <HAL_RCC_OscConfig+0x478>)
 8002798:	2200      	movs	r2, #0
 800279a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800279c:	f7fe fa1c 	bl	8000bd8 <HAL_GetTick>
 80027a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027a2:	e008      	b.n	80027b6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027a4:	f7fe fa18 	bl	8000bd8 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d901      	bls.n	80027b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	e045      	b.n	8002842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027b6:	4b06      	ldr	r3, [pc, #24]	@ (80027d0 <HAL_RCC_OscConfig+0x470>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d1f0      	bne.n	80027a4 <HAL_RCC_OscConfig+0x444>
 80027c2:	e03d      	b.n	8002840 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	699b      	ldr	r3, [r3, #24]
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d107      	bne.n	80027dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e038      	b.n	8002842 <HAL_RCC_OscConfig+0x4e2>
 80027d0:	40023800 	.word	0x40023800
 80027d4:	40007000 	.word	0x40007000
 80027d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80027dc:	4b1b      	ldr	r3, [pc, #108]	@ (800284c <HAL_RCC_OscConfig+0x4ec>)
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	699b      	ldr	r3, [r3, #24]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d028      	beq.n	800283c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d121      	bne.n	800283c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002802:	429a      	cmp	r2, r3
 8002804:	d11a      	bne.n	800283c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002806:	68fa      	ldr	r2, [r7, #12]
 8002808:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800280c:	4013      	ands	r3, r2
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002812:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002814:	4293      	cmp	r3, r2
 8002816:	d111      	bne.n	800283c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002822:	085b      	lsrs	r3, r3, #1
 8002824:	3b01      	subs	r3, #1
 8002826:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002828:	429a      	cmp	r2, r3
 800282a:	d107      	bne.n	800283c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002836:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002838:	429a      	cmp	r2, r3
 800283a:	d001      	beq.n	8002840 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	e000      	b.n	8002842 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002840:	2300      	movs	r3, #0
}
 8002842:	4618      	mov	r0, r3
 8002844:	3718      	adds	r7, #24
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	40023800 	.word	0x40023800

08002850 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d101      	bne.n	8002864 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e0cc      	b.n	80029fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002864:	4b68      	ldr	r3, [pc, #416]	@ (8002a08 <HAL_RCC_ClockConfig+0x1b8>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 0307 	and.w	r3, r3, #7
 800286c:	683a      	ldr	r2, [r7, #0]
 800286e:	429a      	cmp	r2, r3
 8002870:	d90c      	bls.n	800288c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002872:	4b65      	ldr	r3, [pc, #404]	@ (8002a08 <HAL_RCC_ClockConfig+0x1b8>)
 8002874:	683a      	ldr	r2, [r7, #0]
 8002876:	b2d2      	uxtb	r2, r2
 8002878:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800287a:	4b63      	ldr	r3, [pc, #396]	@ (8002a08 <HAL_RCC_ClockConfig+0x1b8>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 0307 	and.w	r3, r3, #7
 8002882:	683a      	ldr	r2, [r7, #0]
 8002884:	429a      	cmp	r2, r3
 8002886:	d001      	beq.n	800288c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e0b8      	b.n	80029fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0302 	and.w	r3, r3, #2
 8002894:	2b00      	cmp	r3, #0
 8002896:	d020      	beq.n	80028da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0304 	and.w	r3, r3, #4
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d005      	beq.n	80028b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028a4:	4b59      	ldr	r3, [pc, #356]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	4a58      	ldr	r2, [pc, #352]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80028aa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80028ae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0308 	and.w	r3, r3, #8
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d005      	beq.n	80028c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028bc:	4b53      	ldr	r3, [pc, #332]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	4a52      	ldr	r2, [pc, #328]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80028c2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80028c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028c8:	4b50      	ldr	r3, [pc, #320]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	494d      	ldr	r1, [pc, #308]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80028d6:	4313      	orrs	r3, r2
 80028d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d044      	beq.n	8002970 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d107      	bne.n	80028fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ee:	4b47      	ldr	r3, [pc, #284]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d119      	bne.n	800292e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e07f      	b.n	80029fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	2b02      	cmp	r3, #2
 8002904:	d003      	beq.n	800290e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800290a:	2b03      	cmp	r3, #3
 800290c:	d107      	bne.n	800291e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800290e:	4b3f      	ldr	r3, [pc, #252]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d109      	bne.n	800292e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e06f      	b.n	80029fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800291e:	4b3b      	ldr	r3, [pc, #236]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d101      	bne.n	800292e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e067      	b.n	80029fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800292e:	4b37      	ldr	r3, [pc, #220]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f023 0203 	bic.w	r2, r3, #3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	4934      	ldr	r1, [pc, #208]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 800293c:	4313      	orrs	r3, r2
 800293e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002940:	f7fe f94a 	bl	8000bd8 <HAL_GetTick>
 8002944:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002946:	e00a      	b.n	800295e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002948:	f7fe f946 	bl	8000bd8 <HAL_GetTick>
 800294c:	4602      	mov	r2, r0
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002956:	4293      	cmp	r3, r2
 8002958:	d901      	bls.n	800295e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e04f      	b.n	80029fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800295e:	4b2b      	ldr	r3, [pc, #172]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f003 020c 	and.w	r2, r3, #12
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	429a      	cmp	r2, r3
 800296e:	d1eb      	bne.n	8002948 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002970:	4b25      	ldr	r3, [pc, #148]	@ (8002a08 <HAL_RCC_ClockConfig+0x1b8>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0307 	and.w	r3, r3, #7
 8002978:	683a      	ldr	r2, [r7, #0]
 800297a:	429a      	cmp	r2, r3
 800297c:	d20c      	bcs.n	8002998 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800297e:	4b22      	ldr	r3, [pc, #136]	@ (8002a08 <HAL_RCC_ClockConfig+0x1b8>)
 8002980:	683a      	ldr	r2, [r7, #0]
 8002982:	b2d2      	uxtb	r2, r2
 8002984:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002986:	4b20      	ldr	r3, [pc, #128]	@ (8002a08 <HAL_RCC_ClockConfig+0x1b8>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0307 	and.w	r3, r3, #7
 800298e:	683a      	ldr	r2, [r7, #0]
 8002990:	429a      	cmp	r2, r3
 8002992:	d001      	beq.n	8002998 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e032      	b.n	80029fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0304 	and.w	r3, r3, #4
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d008      	beq.n	80029b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029a4:	4b19      	ldr	r3, [pc, #100]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	4916      	ldr	r1, [pc, #88]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80029b2:	4313      	orrs	r3, r2
 80029b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0308 	and.w	r3, r3, #8
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d009      	beq.n	80029d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029c2:	4b12      	ldr	r3, [pc, #72]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	691b      	ldr	r3, [r3, #16]
 80029ce:	00db      	lsls	r3, r3, #3
 80029d0:	490e      	ldr	r1, [pc, #56]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80029d2:	4313      	orrs	r3, r2
 80029d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029d6:	f000 f821 	bl	8002a1c <HAL_RCC_GetSysClockFreq>
 80029da:	4602      	mov	r2, r0
 80029dc:	4b0b      	ldr	r3, [pc, #44]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	091b      	lsrs	r3, r3, #4
 80029e2:	f003 030f 	and.w	r3, r3, #15
 80029e6:	490a      	ldr	r1, [pc, #40]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c0>)
 80029e8:	5ccb      	ldrb	r3, [r1, r3]
 80029ea:	fa22 f303 	lsr.w	r3, r2, r3
 80029ee:	4a09      	ldr	r2, [pc, #36]	@ (8002a14 <HAL_RCC_ClockConfig+0x1c4>)
 80029f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80029f2:	4b09      	ldr	r3, [pc, #36]	@ (8002a18 <HAL_RCC_ClockConfig+0x1c8>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7fe f8aa 	bl	8000b50 <HAL_InitTick>

  return HAL_OK;
 80029fc:	2300      	movs	r3, #0
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3710      	adds	r7, #16
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	40023c00 	.word	0x40023c00
 8002a0c:	40023800 	.word	0x40023800
 8002a10:	0800397c 	.word	0x0800397c
 8002a14:	20000000 	.word	0x20000000
 8002a18:	20000004 	.word	0x20000004

08002a1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a20:	b094      	sub	sp, #80	@ 0x50
 8002a22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002a24:	2300      	movs	r3, #0
 8002a26:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002a30:	2300      	movs	r3, #0
 8002a32:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a34:	4b79      	ldr	r3, [pc, #484]	@ (8002c1c <HAL_RCC_GetSysClockFreq+0x200>)
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	f003 030c 	and.w	r3, r3, #12
 8002a3c:	2b08      	cmp	r3, #8
 8002a3e:	d00d      	beq.n	8002a5c <HAL_RCC_GetSysClockFreq+0x40>
 8002a40:	2b08      	cmp	r3, #8
 8002a42:	f200 80e1 	bhi.w	8002c08 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d002      	beq.n	8002a50 <HAL_RCC_GetSysClockFreq+0x34>
 8002a4a:	2b04      	cmp	r3, #4
 8002a4c:	d003      	beq.n	8002a56 <HAL_RCC_GetSysClockFreq+0x3a>
 8002a4e:	e0db      	b.n	8002c08 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a50:	4b73      	ldr	r3, [pc, #460]	@ (8002c20 <HAL_RCC_GetSysClockFreq+0x204>)
 8002a52:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a54:	e0db      	b.n	8002c0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a56:	4b73      	ldr	r3, [pc, #460]	@ (8002c24 <HAL_RCC_GetSysClockFreq+0x208>)
 8002a58:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a5a:	e0d8      	b.n	8002c0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a5c:	4b6f      	ldr	r3, [pc, #444]	@ (8002c1c <HAL_RCC_GetSysClockFreq+0x200>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a64:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a66:	4b6d      	ldr	r3, [pc, #436]	@ (8002c1c <HAL_RCC_GetSysClockFreq+0x200>)
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d063      	beq.n	8002b3a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a72:	4b6a      	ldr	r3, [pc, #424]	@ (8002c1c <HAL_RCC_GetSysClockFreq+0x200>)
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	099b      	lsrs	r3, r3, #6
 8002a78:	2200      	movs	r2, #0
 8002a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002a7c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002a7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a84:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a86:	2300      	movs	r3, #0
 8002a88:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a8a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002a8e:	4622      	mov	r2, r4
 8002a90:	462b      	mov	r3, r5
 8002a92:	f04f 0000 	mov.w	r0, #0
 8002a96:	f04f 0100 	mov.w	r1, #0
 8002a9a:	0159      	lsls	r1, r3, #5
 8002a9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002aa0:	0150      	lsls	r0, r2, #5
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	4621      	mov	r1, r4
 8002aa8:	1a51      	subs	r1, r2, r1
 8002aaa:	6139      	str	r1, [r7, #16]
 8002aac:	4629      	mov	r1, r5
 8002aae:	eb63 0301 	sbc.w	r3, r3, r1
 8002ab2:	617b      	str	r3, [r7, #20]
 8002ab4:	f04f 0200 	mov.w	r2, #0
 8002ab8:	f04f 0300 	mov.w	r3, #0
 8002abc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ac0:	4659      	mov	r1, fp
 8002ac2:	018b      	lsls	r3, r1, #6
 8002ac4:	4651      	mov	r1, sl
 8002ac6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002aca:	4651      	mov	r1, sl
 8002acc:	018a      	lsls	r2, r1, #6
 8002ace:	4651      	mov	r1, sl
 8002ad0:	ebb2 0801 	subs.w	r8, r2, r1
 8002ad4:	4659      	mov	r1, fp
 8002ad6:	eb63 0901 	sbc.w	r9, r3, r1
 8002ada:	f04f 0200 	mov.w	r2, #0
 8002ade:	f04f 0300 	mov.w	r3, #0
 8002ae2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ae6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002aea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002aee:	4690      	mov	r8, r2
 8002af0:	4699      	mov	r9, r3
 8002af2:	4623      	mov	r3, r4
 8002af4:	eb18 0303 	adds.w	r3, r8, r3
 8002af8:	60bb      	str	r3, [r7, #8]
 8002afa:	462b      	mov	r3, r5
 8002afc:	eb49 0303 	adc.w	r3, r9, r3
 8002b00:	60fb      	str	r3, [r7, #12]
 8002b02:	f04f 0200 	mov.w	r2, #0
 8002b06:	f04f 0300 	mov.w	r3, #0
 8002b0a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002b0e:	4629      	mov	r1, r5
 8002b10:	024b      	lsls	r3, r1, #9
 8002b12:	4621      	mov	r1, r4
 8002b14:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002b18:	4621      	mov	r1, r4
 8002b1a:	024a      	lsls	r2, r1, #9
 8002b1c:	4610      	mov	r0, r2
 8002b1e:	4619      	mov	r1, r3
 8002b20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b22:	2200      	movs	r2, #0
 8002b24:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b28:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002b2c:	f7fd fb4c 	bl	80001c8 <__aeabi_uldivmod>
 8002b30:	4602      	mov	r2, r0
 8002b32:	460b      	mov	r3, r1
 8002b34:	4613      	mov	r3, r2
 8002b36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b38:	e058      	b.n	8002bec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b3a:	4b38      	ldr	r3, [pc, #224]	@ (8002c1c <HAL_RCC_GetSysClockFreq+0x200>)
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	099b      	lsrs	r3, r3, #6
 8002b40:	2200      	movs	r2, #0
 8002b42:	4618      	mov	r0, r3
 8002b44:	4611      	mov	r1, r2
 8002b46:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002b4a:	623b      	str	r3, [r7, #32]
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b50:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002b54:	4642      	mov	r2, r8
 8002b56:	464b      	mov	r3, r9
 8002b58:	f04f 0000 	mov.w	r0, #0
 8002b5c:	f04f 0100 	mov.w	r1, #0
 8002b60:	0159      	lsls	r1, r3, #5
 8002b62:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b66:	0150      	lsls	r0, r2, #5
 8002b68:	4602      	mov	r2, r0
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	4641      	mov	r1, r8
 8002b6e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002b72:	4649      	mov	r1, r9
 8002b74:	eb63 0b01 	sbc.w	fp, r3, r1
 8002b78:	f04f 0200 	mov.w	r2, #0
 8002b7c:	f04f 0300 	mov.w	r3, #0
 8002b80:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002b84:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002b88:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002b8c:	ebb2 040a 	subs.w	r4, r2, sl
 8002b90:	eb63 050b 	sbc.w	r5, r3, fp
 8002b94:	f04f 0200 	mov.w	r2, #0
 8002b98:	f04f 0300 	mov.w	r3, #0
 8002b9c:	00eb      	lsls	r3, r5, #3
 8002b9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ba2:	00e2      	lsls	r2, r4, #3
 8002ba4:	4614      	mov	r4, r2
 8002ba6:	461d      	mov	r5, r3
 8002ba8:	4643      	mov	r3, r8
 8002baa:	18e3      	adds	r3, r4, r3
 8002bac:	603b      	str	r3, [r7, #0]
 8002bae:	464b      	mov	r3, r9
 8002bb0:	eb45 0303 	adc.w	r3, r5, r3
 8002bb4:	607b      	str	r3, [r7, #4]
 8002bb6:	f04f 0200 	mov.w	r2, #0
 8002bba:	f04f 0300 	mov.w	r3, #0
 8002bbe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002bc2:	4629      	mov	r1, r5
 8002bc4:	028b      	lsls	r3, r1, #10
 8002bc6:	4621      	mov	r1, r4
 8002bc8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002bcc:	4621      	mov	r1, r4
 8002bce:	028a      	lsls	r2, r1, #10
 8002bd0:	4610      	mov	r0, r2
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	61bb      	str	r3, [r7, #24]
 8002bda:	61fa      	str	r2, [r7, #28]
 8002bdc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002be0:	f7fd faf2 	bl	80001c8 <__aeabi_uldivmod>
 8002be4:	4602      	mov	r2, r0
 8002be6:	460b      	mov	r3, r1
 8002be8:	4613      	mov	r3, r2
 8002bea:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002bec:	4b0b      	ldr	r3, [pc, #44]	@ (8002c1c <HAL_RCC_GetSysClockFreq+0x200>)
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	0c1b      	lsrs	r3, r3, #16
 8002bf2:	f003 0303 	and.w	r3, r3, #3
 8002bf6:	3301      	adds	r3, #1
 8002bf8:	005b      	lsls	r3, r3, #1
 8002bfa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002bfc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002bfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c04:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c06:	e002      	b.n	8002c0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c08:	4b05      	ldr	r3, [pc, #20]	@ (8002c20 <HAL_RCC_GetSysClockFreq+0x204>)
 8002c0a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3750      	adds	r7, #80	@ 0x50
 8002c14:	46bd      	mov	sp, r7
 8002c16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c1a:	bf00      	nop
 8002c1c:	40023800 	.word	0x40023800
 8002c20:	00f42400 	.word	0x00f42400
 8002c24:	007a1200 	.word	0x007a1200

08002c28 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b086      	sub	sp, #24
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c30:	2300      	movs	r3, #0
 8002c32:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8002c34:	2300      	movs	r3, #0
 8002c36:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 0301 	and.w	r3, r3, #1
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d105      	bne.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d035      	beq.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002c50:	4b62      	ldr	r3, [pc, #392]	@ (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002c56:	f7fd ffbf 	bl	8000bd8 <HAL_GetTick>
 8002c5a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002c5c:	e008      	b.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002c5e:	f7fd ffbb 	bl	8000bd8 <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d901      	bls.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e0b0      	b.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002c70:	4b5b      	ldr	r3, [pc, #364]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d1f0      	bne.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	019a      	lsls	r2, r3, #6
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	071b      	lsls	r3, r3, #28
 8002c88:	4955      	ldr	r1, [pc, #340]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002c90:	4b52      	ldr	r3, [pc, #328]	@ (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002c92:	2201      	movs	r2, #1
 8002c94:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002c96:	f7fd ff9f 	bl	8000bd8 <HAL_GetTick>
 8002c9a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002c9c:	e008      	b.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002c9e:	f7fd ff9b 	bl	8000bd8 <HAL_GetTick>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	2b02      	cmp	r3, #2
 8002caa:	d901      	bls.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002cac:	2303      	movs	r3, #3
 8002cae:	e090      	b.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002cb0:	4b4b      	ldr	r3, [pc, #300]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d0f0      	beq.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0302 	and.w	r3, r3, #2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	f000 8083 	beq.w	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002cca:	2300      	movs	r3, #0
 8002ccc:	60fb      	str	r3, [r7, #12]
 8002cce:	4b44      	ldr	r3, [pc, #272]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd2:	4a43      	ldr	r2, [pc, #268]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002cd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cda:	4b41      	ldr	r3, [pc, #260]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ce2:	60fb      	str	r3, [r7, #12]
 8002ce4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002ce6:	4b3f      	ldr	r3, [pc, #252]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a3e      	ldr	r2, [pc, #248]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002cec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cf0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002cf2:	f7fd ff71 	bl	8000bd8 <HAL_GetTick>
 8002cf6:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002cf8:	e008      	b.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cfa:	f7fd ff6d 	bl	8000bd8 <HAL_GetTick>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	2b02      	cmp	r3, #2
 8002d06:	d901      	bls.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	e062      	b.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002d0c:	4b35      	ldr	r3, [pc, #212]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d0f0      	beq.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d18:	4b31      	ldr	r3, [pc, #196]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d20:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d02f      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d30:	693a      	ldr	r2, [r7, #16]
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d028      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d36:	4b2a      	ldr	r3, [pc, #168]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d3e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d40:	4b29      	ldr	r3, [pc, #164]	@ (8002de8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002d42:	2201      	movs	r2, #1
 8002d44:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d46:	4b28      	ldr	r3, [pc, #160]	@ (8002de8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002d4c:	4a24      	ldr	r2, [pc, #144]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002d52:	4b23      	ldr	r3, [pc, #140]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d56:	f003 0301 	and.w	r3, r3, #1
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d114      	bne.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002d5e:	f7fd ff3b 	bl	8000bd8 <HAL_GetTick>
 8002d62:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d64:	e00a      	b.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d66:	f7fd ff37 	bl	8000bd8 <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d901      	bls.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	e02a      	b.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d7c:	4b18      	ldr	r3, [pc, #96]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d80:	f003 0302 	and.w	r3, r3, #2
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d0ee      	beq.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002d94:	d10d      	bne.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8002d96:	4b12      	ldr	r3, [pc, #72]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8002da6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002daa:	490d      	ldr	r1, [pc, #52]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002dac:	4313      	orrs	r3, r2
 8002dae:	608b      	str	r3, [r1, #8]
 8002db0:	e005      	b.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x196>
 8002db2:	4b0b      	ldr	r3, [pc, #44]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	4a0a      	ldr	r2, [pc, #40]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002db8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002dbc:	6093      	str	r3, [r2, #8]
 8002dbe:	4b08      	ldr	r3, [pc, #32]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002dc0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dca:	4905      	ldr	r1, [pc, #20]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8002dd0:	2300      	movs	r3, #0
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3718      	adds	r7, #24
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	42470068 	.word	0x42470068
 8002de0:	40023800 	.word	0x40023800
 8002de4:	40007000 	.word	0x40007000
 8002de8:	42470e40 	.word	0x42470e40

08002dec <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b087      	sub	sp, #28
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8002df4:	2300      	movs	r3, #0
 8002df6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8002e00:	2300      	movs	r3, #0
 8002e02:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d13f      	bne.n	8002e8a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8002e0a:	4b24      	ldr	r3, [pc, #144]	@ (8002e9c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e12:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d006      	beq.n	8002e28 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e20:	d12f      	bne.n	8002e82 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8002e22:	4b1f      	ldr	r3, [pc, #124]	@ (8002ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8002e24:	617b      	str	r3, [r7, #20]
          break;
 8002e26:	e02f      	b.n	8002e88 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002e28:	4b1c      	ldr	r3, [pc, #112]	@ (8002e9c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e34:	d108      	bne.n	8002e48 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8002e36:	4b19      	ldr	r3, [pc, #100]	@ (8002e9c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e3e:	4a19      	ldr	r2, [pc, #100]	@ (8002ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8002e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e44:	613b      	str	r3, [r7, #16]
 8002e46:	e007      	b.n	8002e58 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8002e48:	4b14      	ldr	r3, [pc, #80]	@ (8002e9c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e50:	4a15      	ldr	r2, [pc, #84]	@ (8002ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8002e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e56:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8002e58:	4b10      	ldr	r3, [pc, #64]	@ (8002e9c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8002e5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e5e:	099b      	lsrs	r3, r3, #6
 8002e60:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	fb02 f303 	mul.w	r3, r2, r3
 8002e6a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8002e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e9c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8002e6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e72:	0f1b      	lsrs	r3, r3, #28
 8002e74:	f003 0307 	and.w	r3, r3, #7
 8002e78:	68ba      	ldr	r2, [r7, #8]
 8002e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e7e:	617b      	str	r3, [r7, #20]
          break;
 8002e80:	e002      	b.n	8002e88 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8002e82:	2300      	movs	r3, #0
 8002e84:	617b      	str	r3, [r7, #20]
          break;
 8002e86:	bf00      	nop
        }
      }
      break;
 8002e88:	e000      	b.n	8002e8c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8002e8a:	bf00      	nop
    }
  }
  return frequency;
 8002e8c:	697b      	ldr	r3, [r7, #20]
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	371c      	adds	r7, #28
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	40023800 	.word	0x40023800
 8002ea0:	00bb8000 	.word	0x00bb8000
 8002ea4:	007a1200 	.word	0x007a1200
 8002ea8:	00f42400 	.word	0x00f42400

08002eac <memset>:
 8002eac:	4402      	add	r2, r0
 8002eae:	4603      	mov	r3, r0
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d100      	bne.n	8002eb6 <memset+0xa>
 8002eb4:	4770      	bx	lr
 8002eb6:	f803 1b01 	strb.w	r1, [r3], #1
 8002eba:	e7f9      	b.n	8002eb0 <memset+0x4>

08002ebc <__libc_init_array>:
 8002ebc:	b570      	push	{r4, r5, r6, lr}
 8002ebe:	4d0d      	ldr	r5, [pc, #52]	@ (8002ef4 <__libc_init_array+0x38>)
 8002ec0:	4c0d      	ldr	r4, [pc, #52]	@ (8002ef8 <__libc_init_array+0x3c>)
 8002ec2:	1b64      	subs	r4, r4, r5
 8002ec4:	10a4      	asrs	r4, r4, #2
 8002ec6:	2600      	movs	r6, #0
 8002ec8:	42a6      	cmp	r6, r4
 8002eca:	d109      	bne.n	8002ee0 <__libc_init_array+0x24>
 8002ecc:	4d0b      	ldr	r5, [pc, #44]	@ (8002efc <__libc_init_array+0x40>)
 8002ece:	4c0c      	ldr	r4, [pc, #48]	@ (8002f00 <__libc_init_array+0x44>)
 8002ed0:	f000 fd48 	bl	8003964 <_init>
 8002ed4:	1b64      	subs	r4, r4, r5
 8002ed6:	10a4      	asrs	r4, r4, #2
 8002ed8:	2600      	movs	r6, #0
 8002eda:	42a6      	cmp	r6, r4
 8002edc:	d105      	bne.n	8002eea <__libc_init_array+0x2e>
 8002ede:	bd70      	pop	{r4, r5, r6, pc}
 8002ee0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ee4:	4798      	blx	r3
 8002ee6:	3601      	adds	r6, #1
 8002ee8:	e7ee      	b.n	8002ec8 <__libc_init_array+0xc>
 8002eea:	f855 3b04 	ldr.w	r3, [r5], #4
 8002eee:	4798      	blx	r3
 8002ef0:	3601      	adds	r6, #1
 8002ef2:	e7f2      	b.n	8002eda <__libc_init_array+0x1e>
 8002ef4:	08003d6c 	.word	0x08003d6c
 8002ef8:	08003d6c 	.word	0x08003d6c
 8002efc:	08003d6c 	.word	0x08003d6c
 8002f00:	08003d70 	.word	0x08003d70

08002f04 <sinf>:
 8002f04:	ee10 3a10 	vmov	r3, s0
 8002f08:	b507      	push	{r0, r1, r2, lr}
 8002f0a:	4a1f      	ldr	r2, [pc, #124]	@ (8002f88 <sinf+0x84>)
 8002f0c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d807      	bhi.n	8002f24 <sinf+0x20>
 8002f14:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8002f8c <sinf+0x88>
 8002f18:	2000      	movs	r0, #0
 8002f1a:	b003      	add	sp, #12
 8002f1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002f20:	f000 b88e 	b.w	8003040 <__kernel_sinf>
 8002f24:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8002f28:	d304      	bcc.n	8002f34 <sinf+0x30>
 8002f2a:	ee30 0a40 	vsub.f32	s0, s0, s0
 8002f2e:	b003      	add	sp, #12
 8002f30:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f34:	4668      	mov	r0, sp
 8002f36:	f000 f8cb 	bl	80030d0 <__ieee754_rem_pio2f>
 8002f3a:	f000 0003 	and.w	r0, r0, #3
 8002f3e:	2801      	cmp	r0, #1
 8002f40:	d00a      	beq.n	8002f58 <sinf+0x54>
 8002f42:	2802      	cmp	r0, #2
 8002f44:	d00f      	beq.n	8002f66 <sinf+0x62>
 8002f46:	b9c0      	cbnz	r0, 8002f7a <sinf+0x76>
 8002f48:	eddd 0a01 	vldr	s1, [sp, #4]
 8002f4c:	ed9d 0a00 	vldr	s0, [sp]
 8002f50:	2001      	movs	r0, #1
 8002f52:	f000 f875 	bl	8003040 <__kernel_sinf>
 8002f56:	e7ea      	b.n	8002f2e <sinf+0x2a>
 8002f58:	eddd 0a01 	vldr	s1, [sp, #4]
 8002f5c:	ed9d 0a00 	vldr	s0, [sp]
 8002f60:	f000 f816 	bl	8002f90 <__kernel_cosf>
 8002f64:	e7e3      	b.n	8002f2e <sinf+0x2a>
 8002f66:	eddd 0a01 	vldr	s1, [sp, #4]
 8002f6a:	ed9d 0a00 	vldr	s0, [sp]
 8002f6e:	2001      	movs	r0, #1
 8002f70:	f000 f866 	bl	8003040 <__kernel_sinf>
 8002f74:	eeb1 0a40 	vneg.f32	s0, s0
 8002f78:	e7d9      	b.n	8002f2e <sinf+0x2a>
 8002f7a:	eddd 0a01 	vldr	s1, [sp, #4]
 8002f7e:	ed9d 0a00 	vldr	s0, [sp]
 8002f82:	f000 f805 	bl	8002f90 <__kernel_cosf>
 8002f86:	e7f5      	b.n	8002f74 <sinf+0x70>
 8002f88:	3f490fd8 	.word	0x3f490fd8
 8002f8c:	00000000 	.word	0x00000000

08002f90 <__kernel_cosf>:
 8002f90:	ee10 3a10 	vmov	r3, s0
 8002f94:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f98:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8002f9c:	eef0 6a40 	vmov.f32	s13, s0
 8002fa0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8002fa4:	d204      	bcs.n	8002fb0 <__kernel_cosf+0x20>
 8002fa6:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8002faa:	ee17 2a90 	vmov	r2, s15
 8002fae:	b342      	cbz	r2, 8003002 <__kernel_cosf+0x72>
 8002fb0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8002fb4:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8003020 <__kernel_cosf+0x90>
 8002fb8:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8003024 <__kernel_cosf+0x94>
 8002fbc:	4a1a      	ldr	r2, [pc, #104]	@ (8003028 <__kernel_cosf+0x98>)
 8002fbe:	eea7 6a27 	vfma.f32	s12, s14, s15
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800302c <__kernel_cosf+0x9c>
 8002fc8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8002fcc:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8003030 <__kernel_cosf+0xa0>
 8002fd0:	eea7 6a87 	vfma.f32	s12, s15, s14
 8002fd4:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8003034 <__kernel_cosf+0xa4>
 8002fd8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8002fdc:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8003038 <__kernel_cosf+0xa8>
 8002fe0:	eea7 6a87 	vfma.f32	s12, s15, s14
 8002fe4:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8002fe8:	ee26 6a07 	vmul.f32	s12, s12, s14
 8002fec:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8002ff0:	eee7 0a06 	vfma.f32	s1, s14, s12
 8002ff4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ff8:	d804      	bhi.n	8003004 <__kernel_cosf+0x74>
 8002ffa:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8002ffe:	ee30 0a67 	vsub.f32	s0, s0, s15
 8003002:	4770      	bx	lr
 8003004:	4a0d      	ldr	r2, [pc, #52]	@ (800303c <__kernel_cosf+0xac>)
 8003006:	4293      	cmp	r3, r2
 8003008:	bf9a      	itte	ls
 800300a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800300e:	ee07 3a10 	vmovls	s14, r3
 8003012:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8003016:	ee30 0a47 	vsub.f32	s0, s0, s14
 800301a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800301e:	e7ec      	b.n	8002ffa <__kernel_cosf+0x6a>
 8003020:	ad47d74e 	.word	0xad47d74e
 8003024:	310f74f6 	.word	0x310f74f6
 8003028:	3e999999 	.word	0x3e999999
 800302c:	b493f27c 	.word	0xb493f27c
 8003030:	37d00d01 	.word	0x37d00d01
 8003034:	bab60b61 	.word	0xbab60b61
 8003038:	3d2aaaab 	.word	0x3d2aaaab
 800303c:	3f480000 	.word	0x3f480000

08003040 <__kernel_sinf>:
 8003040:	ee10 3a10 	vmov	r3, s0
 8003044:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003048:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800304c:	d204      	bcs.n	8003058 <__kernel_sinf+0x18>
 800304e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8003052:	ee17 3a90 	vmov	r3, s15
 8003056:	b35b      	cbz	r3, 80030b0 <__kernel_sinf+0x70>
 8003058:	ee20 7a00 	vmul.f32	s14, s0, s0
 800305c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80030b4 <__kernel_sinf+0x74>
 8003060:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80030b8 <__kernel_sinf+0x78>
 8003064:	eea7 6a27 	vfma.f32	s12, s14, s15
 8003068:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80030bc <__kernel_sinf+0x7c>
 800306c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8003070:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80030c0 <__kernel_sinf+0x80>
 8003074:	eea7 6a87 	vfma.f32	s12, s15, s14
 8003078:	eddf 7a12 	vldr	s15, [pc, #72]	@ 80030c4 <__kernel_sinf+0x84>
 800307c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8003080:	eee6 7a07 	vfma.f32	s15, s12, s14
 8003084:	b930      	cbnz	r0, 8003094 <__kernel_sinf+0x54>
 8003086:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80030c8 <__kernel_sinf+0x88>
 800308a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800308e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8003092:	4770      	bx	lr
 8003094:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8003098:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800309c:	eee0 7a86 	vfma.f32	s15, s1, s12
 80030a0:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80030a4:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80030cc <__kernel_sinf+0x8c>
 80030a8:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80030ac:	ee30 0a60 	vsub.f32	s0, s0, s1
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	2f2ec9d3 	.word	0x2f2ec9d3
 80030b8:	b2d72f34 	.word	0xb2d72f34
 80030bc:	3638ef1b 	.word	0x3638ef1b
 80030c0:	b9500d01 	.word	0xb9500d01
 80030c4:	3c088889 	.word	0x3c088889
 80030c8:	be2aaaab 	.word	0xbe2aaaab
 80030cc:	3e2aaaab 	.word	0x3e2aaaab

080030d0 <__ieee754_rem_pio2f>:
 80030d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030d2:	ee10 6a10 	vmov	r6, s0
 80030d6:	4b88      	ldr	r3, [pc, #544]	@ (80032f8 <__ieee754_rem_pio2f+0x228>)
 80030d8:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80030dc:	429d      	cmp	r5, r3
 80030de:	b087      	sub	sp, #28
 80030e0:	4604      	mov	r4, r0
 80030e2:	d805      	bhi.n	80030f0 <__ieee754_rem_pio2f+0x20>
 80030e4:	2300      	movs	r3, #0
 80030e6:	ed80 0a00 	vstr	s0, [r0]
 80030ea:	6043      	str	r3, [r0, #4]
 80030ec:	2000      	movs	r0, #0
 80030ee:	e022      	b.n	8003136 <__ieee754_rem_pio2f+0x66>
 80030f0:	4b82      	ldr	r3, [pc, #520]	@ (80032fc <__ieee754_rem_pio2f+0x22c>)
 80030f2:	429d      	cmp	r5, r3
 80030f4:	d83a      	bhi.n	800316c <__ieee754_rem_pio2f+0x9c>
 80030f6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80030fa:	2e00      	cmp	r6, #0
 80030fc:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8003300 <__ieee754_rem_pio2f+0x230>
 8003100:	4a80      	ldr	r2, [pc, #512]	@ (8003304 <__ieee754_rem_pio2f+0x234>)
 8003102:	f023 030f 	bic.w	r3, r3, #15
 8003106:	dd18      	ble.n	800313a <__ieee754_rem_pio2f+0x6a>
 8003108:	4293      	cmp	r3, r2
 800310a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800310e:	bf09      	itett	eq
 8003110:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8003308 <__ieee754_rem_pio2f+0x238>
 8003114:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800330c <__ieee754_rem_pio2f+0x23c>
 8003118:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8003310 <__ieee754_rem_pio2f+0x240>
 800311c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8003120:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8003124:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003128:	ed80 7a00 	vstr	s14, [r0]
 800312c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003130:	edc0 7a01 	vstr	s15, [r0, #4]
 8003134:	2001      	movs	r0, #1
 8003136:	b007      	add	sp, #28
 8003138:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800313a:	4293      	cmp	r3, r2
 800313c:	ee70 7a07 	vadd.f32	s15, s0, s14
 8003140:	bf09      	itett	eq
 8003142:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8003308 <__ieee754_rem_pio2f+0x238>
 8003146:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800330c <__ieee754_rem_pio2f+0x23c>
 800314a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8003310 <__ieee754_rem_pio2f+0x240>
 800314e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8003152:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8003156:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800315a:	ed80 7a00 	vstr	s14, [r0]
 800315e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003162:	edc0 7a01 	vstr	s15, [r0, #4]
 8003166:	f04f 30ff 	mov.w	r0, #4294967295
 800316a:	e7e4      	b.n	8003136 <__ieee754_rem_pio2f+0x66>
 800316c:	4b69      	ldr	r3, [pc, #420]	@ (8003314 <__ieee754_rem_pio2f+0x244>)
 800316e:	429d      	cmp	r5, r3
 8003170:	d873      	bhi.n	800325a <__ieee754_rem_pio2f+0x18a>
 8003172:	f000 f8dd 	bl	8003330 <fabsf>
 8003176:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8003318 <__ieee754_rem_pio2f+0x248>
 800317a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800317e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8003182:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003186:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800318a:	ee17 0a90 	vmov	r0, s15
 800318e:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8003300 <__ieee754_rem_pio2f+0x230>
 8003192:	eea7 0a67 	vfms.f32	s0, s14, s15
 8003196:	281f      	cmp	r0, #31
 8003198:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800330c <__ieee754_rem_pio2f+0x23c>
 800319c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031a0:	eeb1 6a47 	vneg.f32	s12, s14
 80031a4:	ee70 6a67 	vsub.f32	s13, s0, s15
 80031a8:	ee16 1a90 	vmov	r1, s13
 80031ac:	dc09      	bgt.n	80031c2 <__ieee754_rem_pio2f+0xf2>
 80031ae:	4a5b      	ldr	r2, [pc, #364]	@ (800331c <__ieee754_rem_pio2f+0x24c>)
 80031b0:	1e47      	subs	r7, r0, #1
 80031b2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80031b6:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80031ba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80031be:	4293      	cmp	r3, r2
 80031c0:	d107      	bne.n	80031d2 <__ieee754_rem_pio2f+0x102>
 80031c2:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 80031c6:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80031ca:	2a08      	cmp	r2, #8
 80031cc:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80031d0:	dc14      	bgt.n	80031fc <__ieee754_rem_pio2f+0x12c>
 80031d2:	6021      	str	r1, [r4, #0]
 80031d4:	ed94 7a00 	vldr	s14, [r4]
 80031d8:	ee30 0a47 	vsub.f32	s0, s0, s14
 80031dc:	2e00      	cmp	r6, #0
 80031de:	ee30 0a67 	vsub.f32	s0, s0, s15
 80031e2:	ed84 0a01 	vstr	s0, [r4, #4]
 80031e6:	daa6      	bge.n	8003136 <__ieee754_rem_pio2f+0x66>
 80031e8:	eeb1 7a47 	vneg.f32	s14, s14
 80031ec:	eeb1 0a40 	vneg.f32	s0, s0
 80031f0:	ed84 7a00 	vstr	s14, [r4]
 80031f4:	ed84 0a01 	vstr	s0, [r4, #4]
 80031f8:	4240      	negs	r0, r0
 80031fa:	e79c      	b.n	8003136 <__ieee754_rem_pio2f+0x66>
 80031fc:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8003308 <__ieee754_rem_pio2f+0x238>
 8003200:	eef0 6a40 	vmov.f32	s13, s0
 8003204:	eee6 6a25 	vfma.f32	s13, s12, s11
 8003208:	ee70 7a66 	vsub.f32	s15, s0, s13
 800320c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8003210:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003310 <__ieee754_rem_pio2f+0x240>
 8003214:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8003218:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800321c:	ee15 2a90 	vmov	r2, s11
 8003220:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8003224:	1a5b      	subs	r3, r3, r1
 8003226:	2b19      	cmp	r3, #25
 8003228:	dc04      	bgt.n	8003234 <__ieee754_rem_pio2f+0x164>
 800322a:	edc4 5a00 	vstr	s11, [r4]
 800322e:	eeb0 0a66 	vmov.f32	s0, s13
 8003232:	e7cf      	b.n	80031d4 <__ieee754_rem_pio2f+0x104>
 8003234:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8003320 <__ieee754_rem_pio2f+0x250>
 8003238:	eeb0 0a66 	vmov.f32	s0, s13
 800323c:	eea6 0a25 	vfma.f32	s0, s12, s11
 8003240:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8003244:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8003324 <__ieee754_rem_pio2f+0x254>
 8003248:	eee6 7a25 	vfma.f32	s15, s12, s11
 800324c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8003250:	ee30 7a67 	vsub.f32	s14, s0, s15
 8003254:	ed84 7a00 	vstr	s14, [r4]
 8003258:	e7bc      	b.n	80031d4 <__ieee754_rem_pio2f+0x104>
 800325a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800325e:	d306      	bcc.n	800326e <__ieee754_rem_pio2f+0x19e>
 8003260:	ee70 7a40 	vsub.f32	s15, s0, s0
 8003264:	edc0 7a01 	vstr	s15, [r0, #4]
 8003268:	edc0 7a00 	vstr	s15, [r0]
 800326c:	e73e      	b.n	80030ec <__ieee754_rem_pio2f+0x1c>
 800326e:	15ea      	asrs	r2, r5, #23
 8003270:	3a86      	subs	r2, #134	@ 0x86
 8003272:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8003276:	ee07 3a90 	vmov	s15, r3
 800327a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800327e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8003328 <__ieee754_rem_pio2f+0x258>
 8003282:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003286:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800328a:	ed8d 7a03 	vstr	s14, [sp, #12]
 800328e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003292:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8003296:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800329a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800329e:	ed8d 7a04 	vstr	s14, [sp, #16]
 80032a2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80032a6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80032aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ae:	edcd 7a05 	vstr	s15, [sp, #20]
 80032b2:	d11e      	bne.n	80032f2 <__ieee754_rem_pio2f+0x222>
 80032b4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80032b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032bc:	bf0c      	ite	eq
 80032be:	2301      	moveq	r3, #1
 80032c0:	2302      	movne	r3, #2
 80032c2:	491a      	ldr	r1, [pc, #104]	@ (800332c <__ieee754_rem_pio2f+0x25c>)
 80032c4:	9101      	str	r1, [sp, #4]
 80032c6:	2102      	movs	r1, #2
 80032c8:	9100      	str	r1, [sp, #0]
 80032ca:	a803      	add	r0, sp, #12
 80032cc:	4621      	mov	r1, r4
 80032ce:	f000 f837 	bl	8003340 <__kernel_rem_pio2f>
 80032d2:	2e00      	cmp	r6, #0
 80032d4:	f6bf af2f 	bge.w	8003136 <__ieee754_rem_pio2f+0x66>
 80032d8:	edd4 7a00 	vldr	s15, [r4]
 80032dc:	eef1 7a67 	vneg.f32	s15, s15
 80032e0:	edc4 7a00 	vstr	s15, [r4]
 80032e4:	edd4 7a01 	vldr	s15, [r4, #4]
 80032e8:	eef1 7a67 	vneg.f32	s15, s15
 80032ec:	edc4 7a01 	vstr	s15, [r4, #4]
 80032f0:	e782      	b.n	80031f8 <__ieee754_rem_pio2f+0x128>
 80032f2:	2303      	movs	r3, #3
 80032f4:	e7e5      	b.n	80032c2 <__ieee754_rem_pio2f+0x1f2>
 80032f6:	bf00      	nop
 80032f8:	3f490fd8 	.word	0x3f490fd8
 80032fc:	4016cbe3 	.word	0x4016cbe3
 8003300:	3fc90f80 	.word	0x3fc90f80
 8003304:	3fc90fd0 	.word	0x3fc90fd0
 8003308:	37354400 	.word	0x37354400
 800330c:	37354443 	.word	0x37354443
 8003310:	2e85a308 	.word	0x2e85a308
 8003314:	43490f80 	.word	0x43490f80
 8003318:	3f22f984 	.word	0x3f22f984
 800331c:	08003994 	.word	0x08003994
 8003320:	2e85a300 	.word	0x2e85a300
 8003324:	248d3132 	.word	0x248d3132
 8003328:	43800000 	.word	0x43800000
 800332c:	08003a14 	.word	0x08003a14

08003330 <fabsf>:
 8003330:	ee10 3a10 	vmov	r3, s0
 8003334:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003338:	ee00 3a10 	vmov	s0, r3
 800333c:	4770      	bx	lr
	...

08003340 <__kernel_rem_pio2f>:
 8003340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003344:	ed2d 8b04 	vpush	{d8-d9}
 8003348:	b0d9      	sub	sp, #356	@ 0x164
 800334a:	4690      	mov	r8, r2
 800334c:	9001      	str	r0, [sp, #4]
 800334e:	4ab6      	ldr	r2, [pc, #728]	@ (8003628 <__kernel_rem_pio2f+0x2e8>)
 8003350:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8003352:	f118 0f04 	cmn.w	r8, #4
 8003356:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800335a:	460f      	mov	r7, r1
 800335c:	f103 3bff 	add.w	fp, r3, #4294967295
 8003360:	db26      	blt.n	80033b0 <__kernel_rem_pio2f+0x70>
 8003362:	f1b8 0203 	subs.w	r2, r8, #3
 8003366:	bf48      	it	mi
 8003368:	f108 0204 	addmi.w	r2, r8, #4
 800336c:	10d2      	asrs	r2, r2, #3
 800336e:	1c55      	adds	r5, r2, #1
 8003370:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8003372:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8003638 <__kernel_rem_pio2f+0x2f8>
 8003376:	00e8      	lsls	r0, r5, #3
 8003378:	eba2 060b 	sub.w	r6, r2, fp
 800337c:	9002      	str	r0, [sp, #8]
 800337e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8003382:	eb0a 0c0b 	add.w	ip, sl, fp
 8003386:	ac1c      	add	r4, sp, #112	@ 0x70
 8003388:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800338c:	2000      	movs	r0, #0
 800338e:	4560      	cmp	r0, ip
 8003390:	dd10      	ble.n	80033b4 <__kernel_rem_pio2f+0x74>
 8003392:	a91c      	add	r1, sp, #112	@ 0x70
 8003394:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8003398:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800339c:	2600      	movs	r6, #0
 800339e:	4556      	cmp	r6, sl
 80033a0:	dc24      	bgt.n	80033ec <__kernel_rem_pio2f+0xac>
 80033a2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80033a6:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8003638 <__kernel_rem_pio2f+0x2f8>
 80033aa:	4684      	mov	ip, r0
 80033ac:	2400      	movs	r4, #0
 80033ae:	e016      	b.n	80033de <__kernel_rem_pio2f+0x9e>
 80033b0:	2200      	movs	r2, #0
 80033b2:	e7dc      	b.n	800336e <__kernel_rem_pio2f+0x2e>
 80033b4:	42c6      	cmn	r6, r0
 80033b6:	bf5d      	ittte	pl
 80033b8:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80033bc:	ee07 1a90 	vmovpl	s15, r1
 80033c0:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80033c4:	eef0 7a47 	vmovmi.f32	s15, s14
 80033c8:	ece4 7a01 	vstmia	r4!, {s15}
 80033cc:	3001      	adds	r0, #1
 80033ce:	e7de      	b.n	800338e <__kernel_rem_pio2f+0x4e>
 80033d0:	ecfe 6a01 	vldmia	lr!, {s13}
 80033d4:	ed3c 7a01 	vldmdb	ip!, {s14}
 80033d8:	eee6 7a87 	vfma.f32	s15, s13, s14
 80033dc:	3401      	adds	r4, #1
 80033de:	455c      	cmp	r4, fp
 80033e0:	ddf6      	ble.n	80033d0 <__kernel_rem_pio2f+0x90>
 80033e2:	ece9 7a01 	vstmia	r9!, {s15}
 80033e6:	3601      	adds	r6, #1
 80033e8:	3004      	adds	r0, #4
 80033ea:	e7d8      	b.n	800339e <__kernel_rem_pio2f+0x5e>
 80033ec:	a908      	add	r1, sp, #32
 80033ee:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80033f2:	9104      	str	r1, [sp, #16]
 80033f4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80033f6:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8003634 <__kernel_rem_pio2f+0x2f4>
 80033fa:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8003630 <__kernel_rem_pio2f+0x2f0>
 80033fe:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8003402:	9203      	str	r2, [sp, #12]
 8003404:	4654      	mov	r4, sl
 8003406:	00a2      	lsls	r2, r4, #2
 8003408:	9205      	str	r2, [sp, #20]
 800340a:	aa58      	add	r2, sp, #352	@ 0x160
 800340c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8003410:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8003414:	a944      	add	r1, sp, #272	@ 0x110
 8003416:	aa08      	add	r2, sp, #32
 8003418:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800341c:	4694      	mov	ip, r2
 800341e:	4626      	mov	r6, r4
 8003420:	2e00      	cmp	r6, #0
 8003422:	dc4c      	bgt.n	80034be <__kernel_rem_pio2f+0x17e>
 8003424:	4628      	mov	r0, r5
 8003426:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800342a:	f000 f9f1 	bl	8003810 <scalbnf>
 800342e:	eeb0 8a40 	vmov.f32	s16, s0
 8003432:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8003436:	ee28 0a00 	vmul.f32	s0, s16, s0
 800343a:	f000 fa4f 	bl	80038dc <floorf>
 800343e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8003442:	eea0 8a67 	vfms.f32	s16, s0, s15
 8003446:	2d00      	cmp	r5, #0
 8003448:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800344c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8003450:	ee17 9a90 	vmov	r9, s15
 8003454:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003458:	ee38 8a67 	vsub.f32	s16, s16, s15
 800345c:	dd41      	ble.n	80034e2 <__kernel_rem_pio2f+0x1a2>
 800345e:	f104 3cff 	add.w	ip, r4, #4294967295
 8003462:	a908      	add	r1, sp, #32
 8003464:	f1c5 0e08 	rsb	lr, r5, #8
 8003468:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800346c:	fa46 f00e 	asr.w	r0, r6, lr
 8003470:	4481      	add	r9, r0
 8003472:	fa00 f00e 	lsl.w	r0, r0, lr
 8003476:	1a36      	subs	r6, r6, r0
 8003478:	f1c5 0007 	rsb	r0, r5, #7
 800347c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8003480:	4106      	asrs	r6, r0
 8003482:	2e00      	cmp	r6, #0
 8003484:	dd3c      	ble.n	8003500 <__kernel_rem_pio2f+0x1c0>
 8003486:	f04f 0e00 	mov.w	lr, #0
 800348a:	f109 0901 	add.w	r9, r9, #1
 800348e:	4670      	mov	r0, lr
 8003490:	4574      	cmp	r4, lr
 8003492:	dc68      	bgt.n	8003566 <__kernel_rem_pio2f+0x226>
 8003494:	2d00      	cmp	r5, #0
 8003496:	dd03      	ble.n	80034a0 <__kernel_rem_pio2f+0x160>
 8003498:	2d01      	cmp	r5, #1
 800349a:	d074      	beq.n	8003586 <__kernel_rem_pio2f+0x246>
 800349c:	2d02      	cmp	r5, #2
 800349e:	d07d      	beq.n	800359c <__kernel_rem_pio2f+0x25c>
 80034a0:	2e02      	cmp	r6, #2
 80034a2:	d12d      	bne.n	8003500 <__kernel_rem_pio2f+0x1c0>
 80034a4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80034a8:	ee30 8a48 	vsub.f32	s16, s0, s16
 80034ac:	b340      	cbz	r0, 8003500 <__kernel_rem_pio2f+0x1c0>
 80034ae:	4628      	mov	r0, r5
 80034b0:	9306      	str	r3, [sp, #24]
 80034b2:	f000 f9ad 	bl	8003810 <scalbnf>
 80034b6:	9b06      	ldr	r3, [sp, #24]
 80034b8:	ee38 8a40 	vsub.f32	s16, s16, s0
 80034bc:	e020      	b.n	8003500 <__kernel_rem_pio2f+0x1c0>
 80034be:	ee60 7a28 	vmul.f32	s15, s0, s17
 80034c2:	3e01      	subs	r6, #1
 80034c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80034c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034cc:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80034d0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80034d4:	ecac 0a01 	vstmia	ip!, {s0}
 80034d8:	ed30 0a01 	vldmdb	r0!, {s0}
 80034dc:	ee37 0a80 	vadd.f32	s0, s15, s0
 80034e0:	e79e      	b.n	8003420 <__kernel_rem_pio2f+0xe0>
 80034e2:	d105      	bne.n	80034f0 <__kernel_rem_pio2f+0x1b0>
 80034e4:	1e60      	subs	r0, r4, #1
 80034e6:	a908      	add	r1, sp, #32
 80034e8:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 80034ec:	11f6      	asrs	r6, r6, #7
 80034ee:	e7c8      	b.n	8003482 <__kernel_rem_pio2f+0x142>
 80034f0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80034f4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80034f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034fc:	da31      	bge.n	8003562 <__kernel_rem_pio2f+0x222>
 80034fe:	2600      	movs	r6, #0
 8003500:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8003504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003508:	f040 8098 	bne.w	800363c <__kernel_rem_pio2f+0x2fc>
 800350c:	1e60      	subs	r0, r4, #1
 800350e:	2200      	movs	r2, #0
 8003510:	4550      	cmp	r0, sl
 8003512:	da4b      	bge.n	80035ac <__kernel_rem_pio2f+0x26c>
 8003514:	2a00      	cmp	r2, #0
 8003516:	d065      	beq.n	80035e4 <__kernel_rem_pio2f+0x2a4>
 8003518:	3c01      	subs	r4, #1
 800351a:	ab08      	add	r3, sp, #32
 800351c:	3d08      	subs	r5, #8
 800351e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d0f8      	beq.n	8003518 <__kernel_rem_pio2f+0x1d8>
 8003526:	4628      	mov	r0, r5
 8003528:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800352c:	f000 f970 	bl	8003810 <scalbnf>
 8003530:	1c63      	adds	r3, r4, #1
 8003532:	aa44      	add	r2, sp, #272	@ 0x110
 8003534:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8003634 <__kernel_rem_pio2f+0x2f4>
 8003538:	0099      	lsls	r1, r3, #2
 800353a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800353e:	4623      	mov	r3, r4
 8003540:	2b00      	cmp	r3, #0
 8003542:	f280 80a9 	bge.w	8003698 <__kernel_rem_pio2f+0x358>
 8003546:	4623      	mov	r3, r4
 8003548:	2b00      	cmp	r3, #0
 800354a:	f2c0 80c7 	blt.w	80036dc <__kernel_rem_pio2f+0x39c>
 800354e:	aa44      	add	r2, sp, #272	@ 0x110
 8003550:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8003554:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800362c <__kernel_rem_pio2f+0x2ec>
 8003558:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8003638 <__kernel_rem_pio2f+0x2f8>
 800355c:	2000      	movs	r0, #0
 800355e:	1ae2      	subs	r2, r4, r3
 8003560:	e0b1      	b.n	80036c6 <__kernel_rem_pio2f+0x386>
 8003562:	2602      	movs	r6, #2
 8003564:	e78f      	b.n	8003486 <__kernel_rem_pio2f+0x146>
 8003566:	f852 1b04 	ldr.w	r1, [r2], #4
 800356a:	b948      	cbnz	r0, 8003580 <__kernel_rem_pio2f+0x240>
 800356c:	b121      	cbz	r1, 8003578 <__kernel_rem_pio2f+0x238>
 800356e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8003572:	f842 1c04 	str.w	r1, [r2, #-4]
 8003576:	2101      	movs	r1, #1
 8003578:	f10e 0e01 	add.w	lr, lr, #1
 800357c:	4608      	mov	r0, r1
 800357e:	e787      	b.n	8003490 <__kernel_rem_pio2f+0x150>
 8003580:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8003584:	e7f5      	b.n	8003572 <__kernel_rem_pio2f+0x232>
 8003586:	f104 3cff 	add.w	ip, r4, #4294967295
 800358a:	aa08      	add	r2, sp, #32
 800358c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8003590:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003594:	a908      	add	r1, sp, #32
 8003596:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800359a:	e781      	b.n	80034a0 <__kernel_rem_pio2f+0x160>
 800359c:	f104 3cff 	add.w	ip, r4, #4294967295
 80035a0:	aa08      	add	r2, sp, #32
 80035a2:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80035a6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80035aa:	e7f3      	b.n	8003594 <__kernel_rem_pio2f+0x254>
 80035ac:	a908      	add	r1, sp, #32
 80035ae:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80035b2:	3801      	subs	r0, #1
 80035b4:	430a      	orrs	r2, r1
 80035b6:	e7ab      	b.n	8003510 <__kernel_rem_pio2f+0x1d0>
 80035b8:	3201      	adds	r2, #1
 80035ba:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80035be:	2e00      	cmp	r6, #0
 80035c0:	d0fa      	beq.n	80035b8 <__kernel_rem_pio2f+0x278>
 80035c2:	9905      	ldr	r1, [sp, #20]
 80035c4:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 80035c8:	eb0d 0001 	add.w	r0, sp, r1
 80035cc:	18e6      	adds	r6, r4, r3
 80035ce:	a91c      	add	r1, sp, #112	@ 0x70
 80035d0:	f104 0c01 	add.w	ip, r4, #1
 80035d4:	384c      	subs	r0, #76	@ 0x4c
 80035d6:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 80035da:	4422      	add	r2, r4
 80035dc:	4562      	cmp	r2, ip
 80035de:	da04      	bge.n	80035ea <__kernel_rem_pio2f+0x2aa>
 80035e0:	4614      	mov	r4, r2
 80035e2:	e710      	b.n	8003406 <__kernel_rem_pio2f+0xc6>
 80035e4:	9804      	ldr	r0, [sp, #16]
 80035e6:	2201      	movs	r2, #1
 80035e8:	e7e7      	b.n	80035ba <__kernel_rem_pio2f+0x27a>
 80035ea:	9903      	ldr	r1, [sp, #12]
 80035ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80035f0:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 80035f4:	9105      	str	r1, [sp, #20]
 80035f6:	ee07 1a90 	vmov	s15, r1
 80035fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035fe:	2400      	movs	r4, #0
 8003600:	ece6 7a01 	vstmia	r6!, {s15}
 8003604:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8003638 <__kernel_rem_pio2f+0x2f8>
 8003608:	46b1      	mov	r9, r6
 800360a:	455c      	cmp	r4, fp
 800360c:	dd04      	ble.n	8003618 <__kernel_rem_pio2f+0x2d8>
 800360e:	ece0 7a01 	vstmia	r0!, {s15}
 8003612:	f10c 0c01 	add.w	ip, ip, #1
 8003616:	e7e1      	b.n	80035dc <__kernel_rem_pio2f+0x29c>
 8003618:	ecfe 6a01 	vldmia	lr!, {s13}
 800361c:	ed39 7a01 	vldmdb	r9!, {s14}
 8003620:	3401      	adds	r4, #1
 8003622:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003626:	e7f0      	b.n	800360a <__kernel_rem_pio2f+0x2ca>
 8003628:	08003d58 	.word	0x08003d58
 800362c:	08003d2c 	.word	0x08003d2c
 8003630:	43800000 	.word	0x43800000
 8003634:	3b800000 	.word	0x3b800000
 8003638:	00000000 	.word	0x00000000
 800363c:	9b02      	ldr	r3, [sp, #8]
 800363e:	eeb0 0a48 	vmov.f32	s0, s16
 8003642:	eba3 0008 	sub.w	r0, r3, r8
 8003646:	f000 f8e3 	bl	8003810 <scalbnf>
 800364a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8003630 <__kernel_rem_pio2f+0x2f0>
 800364e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8003652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003656:	db19      	blt.n	800368c <__kernel_rem_pio2f+0x34c>
 8003658:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8003634 <__kernel_rem_pio2f+0x2f4>
 800365c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8003660:	aa08      	add	r2, sp, #32
 8003662:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003666:	3508      	adds	r5, #8
 8003668:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800366c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8003670:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003674:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8003678:	ee10 3a10 	vmov	r3, s0
 800367c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8003680:	ee17 3a90 	vmov	r3, s15
 8003684:	3401      	adds	r4, #1
 8003686:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800368a:	e74c      	b.n	8003526 <__kernel_rem_pio2f+0x1e6>
 800368c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8003690:	aa08      	add	r2, sp, #32
 8003692:	ee10 3a10 	vmov	r3, s0
 8003696:	e7f6      	b.n	8003686 <__kernel_rem_pio2f+0x346>
 8003698:	a808      	add	r0, sp, #32
 800369a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800369e:	9001      	str	r0, [sp, #4]
 80036a0:	ee07 0a90 	vmov	s15, r0
 80036a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036a8:	3b01      	subs	r3, #1
 80036aa:	ee67 7a80 	vmul.f32	s15, s15, s0
 80036ae:	ee20 0a07 	vmul.f32	s0, s0, s14
 80036b2:	ed62 7a01 	vstmdb	r2!, {s15}
 80036b6:	e743      	b.n	8003540 <__kernel_rem_pio2f+0x200>
 80036b8:	ecfc 6a01 	vldmia	ip!, {s13}
 80036bc:	ecb5 7a01 	vldmia	r5!, {s14}
 80036c0:	eee6 7a87 	vfma.f32	s15, s13, s14
 80036c4:	3001      	adds	r0, #1
 80036c6:	4550      	cmp	r0, sl
 80036c8:	dc01      	bgt.n	80036ce <__kernel_rem_pio2f+0x38e>
 80036ca:	4290      	cmp	r0, r2
 80036cc:	ddf4      	ble.n	80036b8 <__kernel_rem_pio2f+0x378>
 80036ce:	a858      	add	r0, sp, #352	@ 0x160
 80036d0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80036d4:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 80036d8:	3b01      	subs	r3, #1
 80036da:	e735      	b.n	8003548 <__kernel_rem_pio2f+0x208>
 80036dc:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80036de:	2b02      	cmp	r3, #2
 80036e0:	dc09      	bgt.n	80036f6 <__kernel_rem_pio2f+0x3b6>
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	dc27      	bgt.n	8003736 <__kernel_rem_pio2f+0x3f6>
 80036e6:	d040      	beq.n	800376a <__kernel_rem_pio2f+0x42a>
 80036e8:	f009 0007 	and.w	r0, r9, #7
 80036ec:	b059      	add	sp, #356	@ 0x164
 80036ee:	ecbd 8b04 	vpop	{d8-d9}
 80036f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036f6:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80036f8:	2b03      	cmp	r3, #3
 80036fa:	d1f5      	bne.n	80036e8 <__kernel_rem_pio2f+0x3a8>
 80036fc:	aa30      	add	r2, sp, #192	@ 0xc0
 80036fe:	1f0b      	subs	r3, r1, #4
 8003700:	4413      	add	r3, r2
 8003702:	461a      	mov	r2, r3
 8003704:	4620      	mov	r0, r4
 8003706:	2800      	cmp	r0, #0
 8003708:	dc50      	bgt.n	80037ac <__kernel_rem_pio2f+0x46c>
 800370a:	4622      	mov	r2, r4
 800370c:	2a01      	cmp	r2, #1
 800370e:	dc5d      	bgt.n	80037cc <__kernel_rem_pio2f+0x48c>
 8003710:	ab30      	add	r3, sp, #192	@ 0xc0
 8003712:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8003638 <__kernel_rem_pio2f+0x2f8>
 8003716:	440b      	add	r3, r1
 8003718:	2c01      	cmp	r4, #1
 800371a:	dc67      	bgt.n	80037ec <__kernel_rem_pio2f+0x4ac>
 800371c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8003720:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8003724:	2e00      	cmp	r6, #0
 8003726:	d167      	bne.n	80037f8 <__kernel_rem_pio2f+0x4b8>
 8003728:	edc7 6a00 	vstr	s13, [r7]
 800372c:	ed87 7a01 	vstr	s14, [r7, #4]
 8003730:	edc7 7a02 	vstr	s15, [r7, #8]
 8003734:	e7d8      	b.n	80036e8 <__kernel_rem_pio2f+0x3a8>
 8003736:	ab30      	add	r3, sp, #192	@ 0xc0
 8003738:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8003638 <__kernel_rem_pio2f+0x2f8>
 800373c:	440b      	add	r3, r1
 800373e:	4622      	mov	r2, r4
 8003740:	2a00      	cmp	r2, #0
 8003742:	da24      	bge.n	800378e <__kernel_rem_pio2f+0x44e>
 8003744:	b34e      	cbz	r6, 800379a <__kernel_rem_pio2f+0x45a>
 8003746:	eef1 7a47 	vneg.f32	s15, s14
 800374a:	edc7 7a00 	vstr	s15, [r7]
 800374e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8003752:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003756:	aa31      	add	r2, sp, #196	@ 0xc4
 8003758:	2301      	movs	r3, #1
 800375a:	429c      	cmp	r4, r3
 800375c:	da20      	bge.n	80037a0 <__kernel_rem_pio2f+0x460>
 800375e:	b10e      	cbz	r6, 8003764 <__kernel_rem_pio2f+0x424>
 8003760:	eef1 7a67 	vneg.f32	s15, s15
 8003764:	edc7 7a01 	vstr	s15, [r7, #4]
 8003768:	e7be      	b.n	80036e8 <__kernel_rem_pio2f+0x3a8>
 800376a:	ab30      	add	r3, sp, #192	@ 0xc0
 800376c:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8003638 <__kernel_rem_pio2f+0x2f8>
 8003770:	440b      	add	r3, r1
 8003772:	2c00      	cmp	r4, #0
 8003774:	da05      	bge.n	8003782 <__kernel_rem_pio2f+0x442>
 8003776:	b10e      	cbz	r6, 800377c <__kernel_rem_pio2f+0x43c>
 8003778:	eef1 7a67 	vneg.f32	s15, s15
 800377c:	edc7 7a00 	vstr	s15, [r7]
 8003780:	e7b2      	b.n	80036e8 <__kernel_rem_pio2f+0x3a8>
 8003782:	ed33 7a01 	vldmdb	r3!, {s14}
 8003786:	3c01      	subs	r4, #1
 8003788:	ee77 7a87 	vadd.f32	s15, s15, s14
 800378c:	e7f1      	b.n	8003772 <__kernel_rem_pio2f+0x432>
 800378e:	ed73 7a01 	vldmdb	r3!, {s15}
 8003792:	3a01      	subs	r2, #1
 8003794:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003798:	e7d2      	b.n	8003740 <__kernel_rem_pio2f+0x400>
 800379a:	eef0 7a47 	vmov.f32	s15, s14
 800379e:	e7d4      	b.n	800374a <__kernel_rem_pio2f+0x40a>
 80037a0:	ecb2 7a01 	vldmia	r2!, {s14}
 80037a4:	3301      	adds	r3, #1
 80037a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80037aa:	e7d6      	b.n	800375a <__kernel_rem_pio2f+0x41a>
 80037ac:	ed72 7a01 	vldmdb	r2!, {s15}
 80037b0:	edd2 6a01 	vldr	s13, [r2, #4]
 80037b4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80037b8:	3801      	subs	r0, #1
 80037ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80037be:	ed82 7a00 	vstr	s14, [r2]
 80037c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80037c6:	edc2 7a01 	vstr	s15, [r2, #4]
 80037ca:	e79c      	b.n	8003706 <__kernel_rem_pio2f+0x3c6>
 80037cc:	ed73 7a01 	vldmdb	r3!, {s15}
 80037d0:	edd3 6a01 	vldr	s13, [r3, #4]
 80037d4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80037d8:	3a01      	subs	r2, #1
 80037da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80037de:	ed83 7a00 	vstr	s14, [r3]
 80037e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80037e6:	edc3 7a01 	vstr	s15, [r3, #4]
 80037ea:	e78f      	b.n	800370c <__kernel_rem_pio2f+0x3cc>
 80037ec:	ed33 7a01 	vldmdb	r3!, {s14}
 80037f0:	3c01      	subs	r4, #1
 80037f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80037f6:	e78f      	b.n	8003718 <__kernel_rem_pio2f+0x3d8>
 80037f8:	eef1 6a66 	vneg.f32	s13, s13
 80037fc:	eeb1 7a47 	vneg.f32	s14, s14
 8003800:	edc7 6a00 	vstr	s13, [r7]
 8003804:	ed87 7a01 	vstr	s14, [r7, #4]
 8003808:	eef1 7a67 	vneg.f32	s15, s15
 800380c:	e790      	b.n	8003730 <__kernel_rem_pio2f+0x3f0>
 800380e:	bf00      	nop

08003810 <scalbnf>:
 8003810:	ee10 3a10 	vmov	r3, s0
 8003814:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8003818:	d02b      	beq.n	8003872 <scalbnf+0x62>
 800381a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800381e:	d302      	bcc.n	8003826 <scalbnf+0x16>
 8003820:	ee30 0a00 	vadd.f32	s0, s0, s0
 8003824:	4770      	bx	lr
 8003826:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800382a:	d123      	bne.n	8003874 <scalbnf+0x64>
 800382c:	4b24      	ldr	r3, [pc, #144]	@ (80038c0 <scalbnf+0xb0>)
 800382e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80038c4 <scalbnf+0xb4>
 8003832:	4298      	cmp	r0, r3
 8003834:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003838:	db17      	blt.n	800386a <scalbnf+0x5a>
 800383a:	ee10 3a10 	vmov	r3, s0
 800383e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8003842:	3a19      	subs	r2, #25
 8003844:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8003848:	4288      	cmp	r0, r1
 800384a:	dd15      	ble.n	8003878 <scalbnf+0x68>
 800384c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80038c8 <scalbnf+0xb8>
 8003850:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80038cc <scalbnf+0xbc>
 8003854:	ee10 3a10 	vmov	r3, s0
 8003858:	eeb0 7a67 	vmov.f32	s14, s15
 800385c:	2b00      	cmp	r3, #0
 800385e:	bfb8      	it	lt
 8003860:	eef0 7a66 	vmovlt.f32	s15, s13
 8003864:	ee27 0a87 	vmul.f32	s0, s15, s14
 8003868:	4770      	bx	lr
 800386a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80038d0 <scalbnf+0xc0>
 800386e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8003872:	4770      	bx	lr
 8003874:	0dd2      	lsrs	r2, r2, #23
 8003876:	e7e5      	b.n	8003844 <scalbnf+0x34>
 8003878:	4410      	add	r0, r2
 800387a:	28fe      	cmp	r0, #254	@ 0xfe
 800387c:	dce6      	bgt.n	800384c <scalbnf+0x3c>
 800387e:	2800      	cmp	r0, #0
 8003880:	dd06      	ble.n	8003890 <scalbnf+0x80>
 8003882:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8003886:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800388a:	ee00 3a10 	vmov	s0, r3
 800388e:	4770      	bx	lr
 8003890:	f110 0f16 	cmn.w	r0, #22
 8003894:	da09      	bge.n	80038aa <scalbnf+0x9a>
 8003896:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80038d0 <scalbnf+0xc0>
 800389a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80038d4 <scalbnf+0xc4>
 800389e:	ee10 3a10 	vmov	r3, s0
 80038a2:	eeb0 7a67 	vmov.f32	s14, s15
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	e7d9      	b.n	800385e <scalbnf+0x4e>
 80038aa:	3019      	adds	r0, #25
 80038ac:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80038b0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80038b4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80038d8 <scalbnf+0xc8>
 80038b8:	ee07 3a90 	vmov	s15, r3
 80038bc:	e7d7      	b.n	800386e <scalbnf+0x5e>
 80038be:	bf00      	nop
 80038c0:	ffff3cb0 	.word	0xffff3cb0
 80038c4:	4c000000 	.word	0x4c000000
 80038c8:	7149f2ca 	.word	0x7149f2ca
 80038cc:	f149f2ca 	.word	0xf149f2ca
 80038d0:	0da24260 	.word	0x0da24260
 80038d4:	8da24260 	.word	0x8da24260
 80038d8:	33000000 	.word	0x33000000

080038dc <floorf>:
 80038dc:	ee10 3a10 	vmov	r3, s0
 80038e0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80038e4:	3a7f      	subs	r2, #127	@ 0x7f
 80038e6:	2a16      	cmp	r2, #22
 80038e8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80038ec:	dc2b      	bgt.n	8003946 <floorf+0x6a>
 80038ee:	2a00      	cmp	r2, #0
 80038f0:	da12      	bge.n	8003918 <floorf+0x3c>
 80038f2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8003958 <floorf+0x7c>
 80038f6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80038fa:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80038fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003902:	dd06      	ble.n	8003912 <floorf+0x36>
 8003904:	2b00      	cmp	r3, #0
 8003906:	da24      	bge.n	8003952 <floorf+0x76>
 8003908:	2900      	cmp	r1, #0
 800390a:	4b14      	ldr	r3, [pc, #80]	@ (800395c <floorf+0x80>)
 800390c:	bf08      	it	eq
 800390e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8003912:	ee00 3a10 	vmov	s0, r3
 8003916:	4770      	bx	lr
 8003918:	4911      	ldr	r1, [pc, #68]	@ (8003960 <floorf+0x84>)
 800391a:	4111      	asrs	r1, r2
 800391c:	420b      	tst	r3, r1
 800391e:	d0fa      	beq.n	8003916 <floorf+0x3a>
 8003920:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8003958 <floorf+0x7c>
 8003924:	ee30 0a27 	vadd.f32	s0, s0, s15
 8003928:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800392c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003930:	ddef      	ble.n	8003912 <floorf+0x36>
 8003932:	2b00      	cmp	r3, #0
 8003934:	bfbe      	ittt	lt
 8003936:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800393a:	fa40 f202 	asrlt.w	r2, r0, r2
 800393e:	189b      	addlt	r3, r3, r2
 8003940:	ea23 0301 	bic.w	r3, r3, r1
 8003944:	e7e5      	b.n	8003912 <floorf+0x36>
 8003946:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800394a:	d3e4      	bcc.n	8003916 <floorf+0x3a>
 800394c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8003950:	4770      	bx	lr
 8003952:	2300      	movs	r3, #0
 8003954:	e7dd      	b.n	8003912 <floorf+0x36>
 8003956:	bf00      	nop
 8003958:	7149f2ca 	.word	0x7149f2ca
 800395c:	bf800000 	.word	0xbf800000
 8003960:	007fffff 	.word	0x007fffff

08003964 <_init>:
 8003964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003966:	bf00      	nop
 8003968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800396a:	bc08      	pop	{r3}
 800396c:	469e      	mov	lr, r3
 800396e:	4770      	bx	lr

08003970 <_fini>:
 8003970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003972:	bf00      	nop
 8003974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003976:	bc08      	pop	{r3}
 8003978:	469e      	mov	lr, r3
 800397a:	4770      	bx	lr
