0.7
2020.2
May 22 2024
19:03:11
C:/fpga_series/slow_signal_demo/slow_signal_demo.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/fpga_series/slow_signal_demo/slow_signal_demo.srcs/sim_1/imports/Documents/tb_slower_signal.v,1764991498,verilog,,,,tb_slower_signal,,,,,,,,
C:/fpga_series/slow_signal_demo/slow_signal_demo.srcs/sources_1/imports/Documents/slow_sig.v,1764991589,verilog,,C:/fpga_series/slow_signal_demo/slow_signal_demo.srcs/sim_1/imports/Documents/tb_slower_signal.v,,slow_sig,,,,,,,,
