/** @file
  RISC-V COVE DXE module header file.

  Copyright (c) 2023, Ventana Micro Systems Inc. All rights reserved.<BR>

  SPDX-License-Identifier: BSD-2-Clause-Patent

**/

#ifndef RISCV_COVE_DXE_H
#define RISCV_COVE_DXE_H

#include <PiDxe.h>

#include <Protocol/Cpu.h>
#include <Protocol/Timer.h>
#include <Library/BaseRiscVSbiLib.h>
#include <Library/BaseLib.h>
#include <Library/IoLib.h>
#include <Library/BaseMemoryLib.h>
#include <Library/CacheMaintenanceLib.h>
#include <Library/DebugLib.h>
#include <Library/MemoryAllocationLib.h>
#include <Library/CpuExceptionHandlerLib.h>
#include <Library/DebugLib.h>
#include <Library/UefiBootServicesTableLib.h>
#include <Library/UefiDriverEntryPoint.h>
#include <Register/RiscV64/RiscVImpl.h>
#include <Register/RiscV64/RiscVEncoding.h>
#include <Library/BaseRiscVSbiLib.h>
#include <Library/BaseRiscVCoVELib.h>

#include "MmCommunicate.h"

#define CSR_HTVAL           0x643
#define CSR_HTINST          0x64A

#define RISCV_COVE_VCPU_ID                0
#define MM_VM_RAM_BASE                    0x80000000
#define MM_VM_BOOT_INFO_OFFSET            0x00000000
#define MM_VM_BOOT_STACK_OFFSET           0x00010000
#define MM_VM_BOOT_HEAP_OFFSET            0x00020000
#define MM_VM_RAM_MM_SHARED_BUF_OFFSET    0x00100000
#define MM_VM_RAM_IMAGE_START_OFFSET      0x00200000
#define MM_VM_BOOT_INFO_SIZE              ALIGN_VALUE (0x00010000, SIZE_4KB)
#define MM_VM_BOOT_STACK_SIZE             ALIGN_VALUE (0x00010000, SIZE_4KB)
#define MM_VM_BOOT_HEAP_SIZE              ALIGN_VALUE (0x00010000, SIZE_4KB)
#define MM_VM_RAM_MM_SHARED_BUF_SIZE      ALIGN_VALUE (0x00100000, SIZE_4KB)
#define MM_VM_RAM_MIN_SIZE                ALIGN_VALUE (SIZE_32MB, SIZE_4KB)

EFI_STATUS
EFIAPI
StandaloneMmInitialization (IN OUT UINT64 *TvmGuestId);

EFIAPI
UINT64 RiscVGetScauseRegister (VOID);

EFIAPI
UINT64 RiscVGetStvalRegister (VOID);

EFIAPI
EFI_STATUS RiscVTriggerMM (VOID);

#endif /* RISCV_COVE_DXE_H */
