Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat May 13 17:31:47 2023
| Host         : cadence33 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_uart_basys3_timing_summary_routed.rpt -pb top_uart_basys3_timing_summary_routed.pb -rpx top_uart_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_uart_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.950        0.000                      0                  255        0.037        0.000                      0                  255        3.750        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.950        0.000                      0                  255        0.037        0.000                      0                  255        3.750        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.056ns (23.726%)  route 3.395ns (76.274%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.625     5.146    u_top_uart/u_uart/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/Q
                         net (fo=6, routed)           1.062     6.664    u_top_uart/u_uart/baud_gen_unit/r_reg[0]
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.150     6.814 f  u_top_uart/u_uart/baud_gen_unit/b_reg[7]_i_4/O
                         net (fo=11, routed)          0.495     7.310    u_top_uart/u_uart/baud_gen_unit/r_reg_reg[2]_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.326     7.636 f  u_top_uart/u_uart/baud_gen_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=11, routed)          0.875     8.510    u_top_uart/u_uart/uart_rx_unit/FSM_sequential_state_reg_reg[1]_2
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.634 r  u_top_uart/u_uart/uart_rx_unit/array_reg_reg_0_1_0_5_i_1/O
                         net (fo=12, routed)          0.963     9.597    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WE
    SLICE_X64Y18         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509    14.850    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WCLK
    SLICE_X64Y18         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA/CLK
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X64Y18         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.547    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.056ns (23.726%)  route 3.395ns (76.274%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.625     5.146    u_top_uart/u_uart/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/Q
                         net (fo=6, routed)           1.062     6.664    u_top_uart/u_uart/baud_gen_unit/r_reg[0]
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.150     6.814 f  u_top_uart/u_uart/baud_gen_unit/b_reg[7]_i_4/O
                         net (fo=11, routed)          0.495     7.310    u_top_uart/u_uart/baud_gen_unit/r_reg_reg[2]_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.326     7.636 f  u_top_uart/u_uart/baud_gen_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=11, routed)          0.875     8.510    u_top_uart/u_uart/uart_rx_unit/FSM_sequential_state_reg_reg[1]_2
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.634 r  u_top_uart/u_uart/uart_rx_unit/array_reg_reg_0_1_0_5_i_1/O
                         net (fo=12, routed)          0.963     9.597    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WE
    SLICE_X64Y18         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509    14.850    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WCLK
    SLICE_X64Y18         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X64Y18         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.547    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.056ns (23.726%)  route 3.395ns (76.274%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.625     5.146    u_top_uart/u_uart/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/Q
                         net (fo=6, routed)           1.062     6.664    u_top_uart/u_uart/baud_gen_unit/r_reg[0]
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.150     6.814 f  u_top_uart/u_uart/baud_gen_unit/b_reg[7]_i_4/O
                         net (fo=11, routed)          0.495     7.310    u_top_uart/u_uart/baud_gen_unit/r_reg_reg[2]_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.326     7.636 f  u_top_uart/u_uart/baud_gen_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=11, routed)          0.875     8.510    u_top_uart/u_uart/uart_rx_unit/FSM_sequential_state_reg_reg[1]_2
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.634 r  u_top_uart/u_uart/uart_rx_unit/array_reg_reg_0_1_0_5_i_1/O
                         net (fo=12, routed)          0.963     9.597    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WE
    SLICE_X64Y18         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509    14.850    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WCLK
    SLICE_X64Y18         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB/CLK
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X64Y18         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.547    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.056ns (23.726%)  route 3.395ns (76.274%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.625     5.146    u_top_uart/u_uart/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/Q
                         net (fo=6, routed)           1.062     6.664    u_top_uart/u_uart/baud_gen_unit/r_reg[0]
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.150     6.814 f  u_top_uart/u_uart/baud_gen_unit/b_reg[7]_i_4/O
                         net (fo=11, routed)          0.495     7.310    u_top_uart/u_uart/baud_gen_unit/r_reg_reg[2]_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.326     7.636 f  u_top_uart/u_uart/baud_gen_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=11, routed)          0.875     8.510    u_top_uart/u_uart/uart_rx_unit/FSM_sequential_state_reg_reg[1]_2
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.634 r  u_top_uart/u_uart/uart_rx_unit/array_reg_reg_0_1_0_5_i_1/O
                         net (fo=12, routed)          0.963     9.597    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WE
    SLICE_X64Y18         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509    14.850    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WCLK
    SLICE_X64Y18         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X64Y18         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.547    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.056ns (23.726%)  route 3.395ns (76.274%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.625     5.146    u_top_uart/u_uart/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/Q
                         net (fo=6, routed)           1.062     6.664    u_top_uart/u_uart/baud_gen_unit/r_reg[0]
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.150     6.814 f  u_top_uart/u_uart/baud_gen_unit/b_reg[7]_i_4/O
                         net (fo=11, routed)          0.495     7.310    u_top_uart/u_uart/baud_gen_unit/r_reg_reg[2]_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.326     7.636 f  u_top_uart/u_uart/baud_gen_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=11, routed)          0.875     8.510    u_top_uart/u_uart/uart_rx_unit/FSM_sequential_state_reg_reg[1]_2
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.634 r  u_top_uart/u_uart/uart_rx_unit/array_reg_reg_0_1_0_5_i_1/O
                         net (fo=12, routed)          0.963     9.597    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WE
    SLICE_X64Y18         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509    14.850    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WCLK
    SLICE_X64Y18         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMC/CLK
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X64Y18         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.547    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.056ns (23.726%)  route 3.395ns (76.274%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.625     5.146    u_top_uart/u_uart/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/Q
                         net (fo=6, routed)           1.062     6.664    u_top_uart/u_uart/baud_gen_unit/r_reg[0]
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.150     6.814 f  u_top_uart/u_uart/baud_gen_unit/b_reg[7]_i_4/O
                         net (fo=11, routed)          0.495     7.310    u_top_uart/u_uart/baud_gen_unit/r_reg_reg[2]_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.326     7.636 f  u_top_uart/u_uart/baud_gen_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=11, routed)          0.875     8.510    u_top_uart/u_uart/uart_rx_unit/FSM_sequential_state_reg_reg[1]_2
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.634 r  u_top_uart/u_uart/uart_rx_unit/array_reg_reg_0_1_0_5_i_1/O
                         net (fo=12, routed)          0.963     9.597    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WE
    SLICE_X64Y18         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509    14.850    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WCLK
    SLICE_X64Y18         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X64Y18         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.547    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.056ns (23.726%)  route 3.395ns (76.274%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.625     5.146    u_top_uart/u_uart/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/Q
                         net (fo=6, routed)           1.062     6.664    u_top_uart/u_uart/baud_gen_unit/r_reg[0]
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.150     6.814 f  u_top_uart/u_uart/baud_gen_unit/b_reg[7]_i_4/O
                         net (fo=11, routed)          0.495     7.310    u_top_uart/u_uart/baud_gen_unit/r_reg_reg[2]_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.326     7.636 f  u_top_uart/u_uart/baud_gen_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=11, routed)          0.875     8.510    u_top_uart/u_uart/uart_rx_unit/FSM_sequential_state_reg_reg[1]_2
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.634 r  u_top_uart/u_uart/uart_rx_unit/array_reg_reg_0_1_0_5_i_1/O
                         net (fo=12, routed)          0.963     9.597    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WE
    SLICE_X64Y18         RAMS32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509    14.850    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WCLK
    SLICE_X64Y18         RAMS32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMD/CLK
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X64Y18         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    14.547    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.056ns (23.726%)  route 3.395ns (76.274%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.625     5.146    u_top_uart/u_uart/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/Q
                         net (fo=6, routed)           1.062     6.664    u_top_uart/u_uart/baud_gen_unit/r_reg[0]
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.150     6.814 f  u_top_uart/u_uart/baud_gen_unit/b_reg[7]_i_4/O
                         net (fo=11, routed)          0.495     7.310    u_top_uart/u_uart/baud_gen_unit/r_reg_reg[2]_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.326     7.636 f  u_top_uart/u_uart/baud_gen_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=11, routed)          0.875     8.510    u_top_uart/u_uart/uart_rx_unit/FSM_sequential_state_reg_reg[1]_2
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.634 r  u_top_uart/u_uart/uart_rx_unit/array_reg_reg_0_1_0_5_i_1/O
                         net (fo=12, routed)          0.963     9.597    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WE
    SLICE_X64Y18         RAMS32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509    14.850    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WCLK
    SLICE_X64Y18         RAMS32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMD_D1/CLK
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X64Y18         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    14.547    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_6_7/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.056ns (25.332%)  route 3.113ns (74.668%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.625     5.146    u_top_uart/u_uart/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/Q
                         net (fo=6, routed)           1.062     6.664    u_top_uart/u_uart/baud_gen_unit/r_reg[0]
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.150     6.814 f  u_top_uart/u_uart/baud_gen_unit/b_reg[7]_i_4/O
                         net (fo=11, routed)          0.495     7.310    u_top_uart/u_uart/baud_gen_unit/r_reg_reg[2]_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.326     7.636 f  u_top_uart/u_uart/baud_gen_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=11, routed)          0.875     8.510    u_top_uart/u_uart/uart_rx_unit/FSM_sequential_state_reg_reg[1]_2
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.634 r  u_top_uart/u_uart/uart_rx_unit/array_reg_reg_0_1_0_5_i_1/O
                         net (fo=12, routed)          0.681     9.315    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_6_7/WE
    SLICE_X64Y19         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_6_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.508    14.849    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_6_7/WCLK
    SLICE_X64Y19         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_6_7/DP/CLK
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y19         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.546    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_6_7/DP
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_6_7/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.056ns (25.332%)  route 3.113ns (74.668%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.625     5.146    u_top_uart/u_uart/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  u_top_uart/u_uart/baud_gen_unit/r_reg_reg[0]/Q
                         net (fo=6, routed)           1.062     6.664    u_top_uart/u_uart/baud_gen_unit/r_reg[0]
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.150     6.814 f  u_top_uart/u_uart/baud_gen_unit/b_reg[7]_i_4/O
                         net (fo=11, routed)          0.495     7.310    u_top_uart/u_uart/baud_gen_unit/r_reg_reg[2]_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.326     7.636 f  u_top_uart/u_uart/baud_gen_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=11, routed)          0.875     8.510    u_top_uart/u_uart/uart_rx_unit/FSM_sequential_state_reg_reg[1]_2
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.634 r  u_top_uart/u_uart/uart_rx_unit/array_reg_reg_0_1_0_5_i_1/O
                         net (fo=12, routed)          0.681     9.315    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_6_7/WE
    SLICE_X64Y19         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_6_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.508    14.849    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_6_7/WCLK
    SLICE_X64Y19         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_6_7/SP/CLK
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y19         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.546    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_6_7/SP
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  5.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_top_uart/u_uart/uart_rx_unit/b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.588     1.471    u_top_uart/u_uart/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  u_top_uart/u_uart/uart_rx_unit/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u_top_uart/u_uart/uart_rx_unit/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.668    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/DIA0
    SLICE_X64Y18         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.857     1.984    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WCLK
    SLICE_X64Y18         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X64Y18         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.631    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_top_uart/w_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    u_top_uart/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  u_top_uart/w_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u_top_uart/w_data_reg[0]/Q
                         net (fo=1, routed)           0.115     1.725    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_0_5/DIA0
    SLICE_X60Y21         RAMD32                                       r  u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.852     1.979    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_0_5/WCLK
    SLICE_X60Y21         RAMD32                                       r  u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.501    
    SLICE_X60Y21         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.648    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_top_uart/u_uart/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.942%)  route 0.274ns (66.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.585     1.468    u_top_uart/u_uart/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  u_top_uart/u_uart/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  u_top_uart/u_uart/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=16, routed)          0.274     1.884    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7/A0
    SLICE_X60Y20         RAMD32                                       r  u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.853     1.980    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7/WCLK
    SLICE_X60Y20         RAMD32                                       r  u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7/DP/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X60Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_top_uart/u_uart/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.942%)  route 0.274ns (66.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.585     1.468    u_top_uart/u_uart/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  u_top_uart/u_uart/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  u_top_uart/u_uart/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=16, routed)          0.274     1.884    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7/A0
    SLICE_X60Y20         RAMD32                                       r  u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.853     1.980    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7/WCLK
    SLICE_X60Y20         RAMD32                                       r  u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7/SP/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X60Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_top_uart/u_uart/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.942%)  route 0.274ns (66.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.585     1.468    u_top_uart/u_uart/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  u_top_uart/u_uart/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  u_top_uart/u_uart/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=16, routed)          0.274     1.884    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7__0/A0
    SLICE_X60Y20         RAMD32                                       r  u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.853     1.980    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7__0/WCLK
    SLICE_X60Y20         RAMD32                                       r  u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7__0/DP/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X60Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_top_uart/u_uart/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.942%)  route 0.274ns (66.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.585     1.468    u_top_uart/u_uart/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  u_top_uart/u_uart/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  u_top_uart/u_uart/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=16, routed)          0.274     1.884    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7__0/A0
    SLICE_X60Y20         RAMD32                                       r  u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.853     1.980    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7__0/WCLK
    SLICE_X60Y20         RAMD32                                       r  u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7__0/SP/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X60Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_top_uart/u_uart/uart_rx_unit/b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.588     1.471    u_top_uart/u_uart/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  u_top_uart/u_uart/uart_rx_unit/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  u_top_uart/u_uart/uart_rx_unit/b_reg_reg[4]/Q
                         net (fo=2, routed)           0.075     1.674    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/DIC0
    SLICE_X64Y18         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.857     1.984    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WCLK
    SLICE_X64Y18         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMC/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X64Y18         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.574    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_top_uart/w_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    u_top_uart/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  u_top_uart/w_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u_top_uart/w_data_reg[1]/Q
                         net (fo=1, routed)           0.115     1.725    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_0_5/DIA1
    SLICE_X60Y21         RAMD32                                       r  u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.852     1.979    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_0_5/WCLK
    SLICE_X60Y21         RAMD32                                       r  u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.501    
    SLICE_X60Y21         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.621    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_top_uart/u_uart/uart_rx_unit/b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.588     1.471    u_top_uart/u_uart/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  u_top_uart/u_uart/uart_rx_unit/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u_top_uart/u_uart/uart_rx_unit/b_reg_reg[3]/Q
                         net (fo=2, routed)           0.121     1.733    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/DIB1
    SLICE_X64Y18         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.857     1.984    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WCLK
    SLICE_X64Y18         RAMD32                                       r  u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB_D1/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X64Y18         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.608    u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_top_uart/w_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.428%)  route 0.169ns (54.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    u_top_uart/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  u_top_uart/w_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u_top_uart/w_data_reg[2]/Q
                         net (fo=1, routed)           0.169     1.780    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_0_5/DIB0
    SLICE_X60Y21         RAMD32                                       r  u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.852     1.979    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_0_5/WCLK
    SLICE_X60Y21         RAMD32                                       r  u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.501    
    SLICE_X60Y21         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.647    u_top_uart/u_uart/fifo_tx_unit/array_reg_reg_0_1_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y18   u_top_uart/hex0_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y18   u_top_uart/hex0_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y18   u_top_uart/hex0_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y18   u_top_uart/hex0_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y18   u_top_uart/hex1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y18   u_top_uart/hex1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y19   u_top_uart/hex1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y19   u_top_uart/hex1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y20   u_top_uart/hex2_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y18   u_top_uart/u_uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_uart/tx_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.637ns  (logic 3.974ns (41.232%)  route 5.664ns (58.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.619     5.140    u_top_uart/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  u_top_uart/tx_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  u_top_uart/tx_reg_lopt_replica/Q
                         net (fo=1, routed)           5.664    11.260    lopt
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.778 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    14.778    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_uart/hex0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.606ns  (logic 4.631ns (53.817%)  route 3.974ns (46.183%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.627     5.148    u_top_uart/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  u_top_uart/hex0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.478     5.626 r  u_top_uart/hex0_reg[0]/Q
                         net (fo=3, routed)           1.104     6.731    u_top_uart/u_disp_hex_mux/D[0]
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.295     7.026 r  u_top_uart/u_disp_hex_mux/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.044     8.070    u_top_uart/u_disp_hex_mux/hex_in__31[0]
    SLICE_X65Y19         LUT4 (Prop_lut4_I2_O)        0.152     8.222 r  u_top_uart/u_disp_hex_mux/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.826    10.048    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    13.754 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.754    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_uart/hex0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.255ns  (logic 4.428ns (53.646%)  route 3.827ns (46.354%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.627     5.148    u_top_uart/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  u_top_uart/hex0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.478     5.626 r  u_top_uart/hex0_reg[0]/Q
                         net (fo=3, routed)           1.104     6.731    u_top_uart/u_disp_hex_mux/D[0]
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.295     7.026 r  u_top_uart/u_disp_hex_mux/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.840     7.866    u_top_uart/u_disp_hex_mux/hex_in__31[0]
    SLICE_X64Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.990 r  u_top_uart/u_disp_hex_mux/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.882     9.872    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.403 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.403    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_uart/hex0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.241ns  (logic 4.417ns (53.593%)  route 3.825ns (46.407%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.627     5.148    u_top_uart/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  u_top_uart/hex0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.478     5.626 r  u_top_uart/hex0_reg[0]/Q
                         net (fo=3, routed)           1.104     6.731    u_top_uart/u_disp_hex_mux/D[0]
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.295     7.026 r  u_top_uart/u_disp_hex_mux/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.044     8.070    u_top_uart/u_disp_hex_mux/hex_in__31[0]
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.124     8.194 r  u_top_uart/u_disp_hex_mux/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.676     9.870    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.390 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.390    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_uart/hex1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.014ns  (logic 4.639ns (57.883%)  route 3.375ns (42.117%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.626     5.147    u_top_uart/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  u_top_uart/hex1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  u_top_uart/hex1_reg[3]/Q
                         net (fo=3, routed)           0.980     6.605    u_top_uart/u_disp_hex_mux/D[7]
    SLICE_X64Y20         LUT6 (Prop_lut6_I0_O)        0.296     6.901 r  u_top_uart/u_disp_hex_mux/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.679     7.580    u_top_uart/u_disp_hex_mux/hex_in__31[3]
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.152     7.732 r  u_top_uart/u_disp_hex_mux/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     9.449    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    13.161 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.161    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_uart/hex1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.994ns  (logic 4.670ns (58.414%)  route 3.324ns (41.586%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.626     5.147    u_top_uart/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  u_top_uart/hex1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  u_top_uart/hex1_reg[3]/Q
                         net (fo=3, routed)           0.980     6.605    u_top_uart/u_disp_hex_mux/D[7]
    SLICE_X64Y20         LUT6 (Prop_lut6_I0_O)        0.296     6.901 r  u_top_uart/u_disp_hex_mux/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.678     7.579    u_top_uart/u_disp_hex_mux/hex_in__31[3]
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.152     7.731 r  u_top_uart/u_disp_hex_mux/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.667     9.398    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.141 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.141    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_uart/hex1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.937ns  (logic 4.427ns (55.779%)  route 3.510ns (44.221%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.626     5.147    u_top_uart/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  u_top_uart/hex1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  u_top_uart/hex1_reg[3]/Q
                         net (fo=3, routed)           0.980     6.605    u_top_uart/u_disp_hex_mux/D[7]
    SLICE_X64Y20         LUT6 (Prop_lut6_I0_O)        0.296     6.901 r  u_top_uart/u_disp_hex_mux/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.679     7.580    u_top_uart/u_disp_hex_mux/hex_in__31[3]
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.704 r  u_top_uart/u_disp_hex_mux/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.851     9.555    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.084 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.084    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_uart/hex1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.759ns  (logic 4.433ns (57.137%)  route 3.326ns (42.863%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.626     5.147    u_top_uart/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  u_top_uart/hex1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  u_top_uart/hex1_reg[3]/Q
                         net (fo=3, routed)           0.980     6.605    u_top_uart/u_disp_hex_mux/D[7]
    SLICE_X64Y20         LUT6 (Prop_lut6_I0_O)        0.296     6.901 r  u_top_uart/u_disp_hex_mux/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.678     7.579    u_top_uart/u_disp_hex_mux/hex_in__31[3]
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.703 r  u_top_uart/u_disp_hex_mux/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.371    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.906 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.906    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_uart/u_disp_hex_mux/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.301ns  (logic 4.311ns (59.047%)  route 2.990ns (40.953%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.625     5.146    u_top_uart/u_disp_hex_mux/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  u_top_uart/u_disp_hex_mux/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  u_top_uart/u_disp_hex_mux/q_reg_reg[17]/Q
                         net (fo=9, routed)           0.953     6.556    u_top_uart/u_disp_hex_mux/p_0_in[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.150     6.706 r  u_top_uart/u_disp_hex_mux/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.037     8.742    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.447 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.447    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_uart/tx_monitor_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.278ns  (logic 3.972ns (54.575%)  route 3.306ns (45.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.620     5.141    u_top_uart/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  u_top_uart/tx_monitor_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  u_top_uart/tx_monitor_reg/Q
                         net (fo=1, routed)           3.306     8.903    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.516    12.419 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.419    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_uart/rx_monitor_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.347ns (63.430%)  route 0.777ns (36.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.593     1.476    u_top_uart/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  u_top_uart/rx_monitor_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u_top_uart/rx_monitor_reg/Q
                         net (fo=1, routed)           0.777     2.394    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.600 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.600    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_uart/u_disp_hex_mux/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.467ns (68.532%)  route 0.674ns (31.468%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    u_top_uart/u_disp_hex_mux/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  u_top_uart/u_disp_hex_mux/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_top_uart/u_disp_hex_mux/q_reg_reg[16]/Q
                         net (fo=9, routed)           0.148     1.758    u_top_uart/u_disp_hex_mux/p_0_in[0]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.803 f  u_top_uart/u_disp_hex_mux/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.185     1.988    u_top_uart/u_disp_hex_mux/hex_in__31[0]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.045     2.033 r  u_top_uart/u_disp_hex_mux/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.341     2.374    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.610 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.610    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_uart/u_disp_hex_mux/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.452ns (67.248%)  route 0.707ns (32.752%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    u_top_uart/u_disp_hex_mux/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  u_top_uart/u_disp_hex_mux/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_top_uart/u_disp_hex_mux/q_reg_reg[17]/Q
                         net (fo=9, routed)           0.160     1.770    u_top_uart/u_disp_hex_mux/p_0_in[1]
    SLICE_X64Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.815 f  u_top_uart/u_disp_hex_mux/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.220     2.035    u_top_uart/u_disp_hex_mux/hex_in__31[3]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.045     2.080 r  u_top_uart/u_disp_hex_mux/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.407    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.628 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.628    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_uart/u_disp_hex_mux/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.508ns (68.597%)  route 0.690ns (31.403%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    u_top_uart/u_disp_hex_mux/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  u_top_uart/u_disp_hex_mux/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_top_uart/u_disp_hex_mux/q_reg_reg[16]/Q
                         net (fo=9, routed)           0.148     1.758    u_top_uart/u_disp_hex_mux/p_0_in[0]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  u_top_uart/u_disp_hex_mux/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.184     1.987    u_top_uart/u_disp_hex_mux/hex_in__31[0]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.048     2.035 r  u_top_uart/u_disp_hex_mux/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.393    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.667 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.667    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_uart/u_disp_hex_mux/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.461ns (66.445%)  route 0.738ns (33.555%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    u_top_uart/u_disp_hex_mux/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  u_top_uart/u_disp_hex_mux/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_top_uart/u_disp_hex_mux/q_reg_reg[16]/Q
                         net (fo=9, routed)           0.148     1.758    u_top_uart/u_disp_hex_mux/p_0_in[0]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  u_top_uart/u_disp_hex_mux/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.184     1.987    u_top_uart/u_disp_hex_mux/hex_in__31[0]
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.045     2.032 r  u_top_uart/u_disp_hex_mux/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.438    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.668 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.668    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_uart/u_disp_hex_mux/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.538ns (69.746%)  route 0.667ns (30.254%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    u_top_uart/u_disp_hex_mux/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  u_top_uart/u_disp_hex_mux/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_top_uart/u_disp_hex_mux/q_reg_reg[16]/Q
                         net (fo=9, routed)           0.148     1.758    u_top_uart/u_disp_hex_mux/p_0_in[0]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  u_top_uart/u_disp_hex_mux/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.185     1.988    u_top_uart/u_disp_hex_mux/hex_in__31[0]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.049     2.037 r  u_top_uart/u_disp_hex_mux/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.371    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.675 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.675    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_uart/u_disp_hex_mux/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.397ns (63.328%)  route 0.809ns (36.672%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    u_top_uart/u_disp_hex_mux/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  u_top_uart/u_disp_hex_mux/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  u_top_uart/u_disp_hex_mux/q_reg_reg[16]/Q
                         net (fo=9, routed)           0.358     1.968    u_top_uart/u_disp_hex_mux/p_0_in[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.045     2.013 r  u_top_uart/u_disp_hex_mux/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.451     2.464    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.676 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.676    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_uart/u_disp_hex_mux/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.386ns (62.801%)  route 0.821ns (37.199%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    u_top_uart/u_disp_hex_mux/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  u_top_uart/u_disp_hex_mux/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_top_uart/u_disp_hex_mux/q_reg_reg[17]/Q
                         net (fo=9, routed)           0.366     1.976    u_top_uart/u_disp_hex_mux/p_0_in[1]
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.045     2.021 r  u_top_uart/u_disp_hex_mux/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.455     2.476    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.677 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.677    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_uart/u_disp_hex_mux/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.474ns (65.943%)  route 0.761ns (34.057%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    u_top_uart/u_disp_hex_mux/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  u_top_uart/u_disp_hex_mux/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  u_top_uart/u_disp_hex_mux/q_reg_reg[17]/Q
                         net (fo=9, routed)           0.366     1.976    u_top_uart/u_disp_hex_mux/p_0_in[1]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.043     2.019 r  u_top_uart/u_disp_hex_mux/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.414    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     3.704 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.704    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_uart/u_disp_hex_mux/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.500ns (66.570%)  route 0.753ns (33.430%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    u_top_uart/u_disp_hex_mux/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  u_top_uart/u_disp_hex_mux/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_top_uart/u_disp_hex_mux/q_reg_reg[17]/Q
                         net (fo=9, routed)           0.160     1.770    u_top_uart/u_disp_hex_mux/p_0_in[1]
    SLICE_X64Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.815 r  u_top_uart/u_disp_hex_mux/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.220     2.035    u_top_uart/u_disp_hex_mux/hex_in__31[3]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.046     2.081 r  u_top_uart/u_disp_hex_mux/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.373     2.454    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.268     3.722 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.722    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           176 Endpoints
Min Delay           176 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_top_uart/tx_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.452ns  (logic 1.580ns (18.696%)  route 6.872ns (81.304%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          6.183     7.639    u_top_uart/u_uart/uart_tx_unit/RsRx_IBUF
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.763 r  u_top_uart/u_uart/uart_tx_unit/tx_i_1/O
                         net (fo=2, routed)           0.689     8.452    u_top_uart/u_uart_n_9
    SLICE_X58Y26         FDRE                                         r  u_top_uart/tx_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.503     4.844    u_top_uart/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  u_top_uart/tx_reg_lopt_replica/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_top_uart/u_uart/uart_rx_unit/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.426ns  (logic 1.932ns (22.930%)  route 6.494ns (77.070%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=10, routed)          5.809     7.265    u_top_uart/u_uart/uart_rx_unit/RsRx_IBUF
    SLICE_X65Y21         LUT3 (Prop_lut3_I2_O)        0.150     7.415 r  u_top_uart/u_uart/uart_rx_unit/FSM_sequential_state_reg[0]_i_3/O
                         net (fo=1, routed)           0.686     8.100    u_top_uart/u_uart/uart_rx_unit/FSM_sequential_state_reg[0]_i_3_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.326     8.426 r  u_top_uart/u_uart/uart_rx_unit/FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.426    u_top_uart/u_uart/uart_rx_unit/FSM_sequential_state_reg[0]_i_1__0_n_0
    SLICE_X64Y22         FDCE                                         r  u_top_uart/u_uart/uart_rx_unit/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.505     4.846    u_top_uart/u_uart/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  u_top_uart/u_uart/uart_rx_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_top_uart/u_uart/uart_rx_unit/s_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.381ns  (logic 1.580ns (18.854%)  route 6.801ns (81.146%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=10, routed)          6.232     7.689    u_top_uart/u_uart/uart_rx_unit/RsRx_IBUF
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  u_top_uart/u_uart/uart_rx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.569     8.381    u_top_uart/u_uart/uart_rx_unit/s_next
    SLICE_X65Y21         FDCE                                         r  u_top_uart/u_uart/uart_rx_unit/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.507     4.848    u_top_uart/u_uart/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X65Y21         FDCE                                         r  u_top_uart/u_uart/uart_rx_unit/s_reg_reg[3]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_top_uart/u_uart/uart_rx_unit/s_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.192ns  (logic 1.580ns (19.290%)  route 6.612ns (80.710%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=10, routed)          6.232     7.689    u_top_uart/u_uart/uart_rx_unit/RsRx_IBUF
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  u_top_uart/u_uart/uart_rx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.379     8.192    u_top_uart/u_uart/uart_rx_unit/s_next
    SLICE_X64Y21         FDCE                                         r  u_top_uart/u_uart/uart_rx_unit/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.507     4.848    u_top_uart/u_uart/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  u_top_uart/u_uart/uart_rx_unit/s_reg_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_top_uart/u_uart/uart_rx_unit/s_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.192ns  (logic 1.580ns (19.290%)  route 6.612ns (80.710%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=10, routed)          6.232     7.689    u_top_uart/u_uart/uart_rx_unit/RsRx_IBUF
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  u_top_uart/u_uart/uart_rx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.379     8.192    u_top_uart/u_uart/uart_rx_unit/s_next
    SLICE_X64Y21         FDCE                                         r  u_top_uart/u_uart/uart_rx_unit/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.507     4.848    u_top_uart/u_uart/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  u_top_uart/u_uart/uart_rx_unit/s_reg_reg[1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_top_uart/u_uart/uart_rx_unit/s_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.192ns  (logic 1.580ns (19.290%)  route 6.612ns (80.710%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=10, routed)          6.232     7.689    u_top_uart/u_uart/uart_rx_unit/RsRx_IBUF
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  u_top_uart/u_uart/uart_rx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.379     8.192    u_top_uart/u_uart/uart_rx_unit/s_next
    SLICE_X64Y21         FDCE                                         r  u_top_uart/u_uart/uart_rx_unit/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.507     4.848    u_top_uart/u_uart/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  u_top_uart/u_uart/uart_rx_unit/s_reg_reg[2]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_top_uart/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.110ns  (logic 1.580ns (19.485%)  route 6.530ns (80.515%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          6.183     7.639    u_top_uart/u_uart/uart_tx_unit/RsRx_IBUF
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.763 r  u_top_uart/u_uart/uart_tx_unit/tx_i_1/O
                         net (fo=2, routed)           0.347     8.110    u_top_uart/u_uart_n_9
    SLICE_X58Y23         FDRE                                         r  u_top_uart/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.503     4.844    u_top_uart/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  u_top_uart/tx_reg/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_top_uart/u_uart/uart_rx_unit/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.064ns  (logic 1.606ns (19.919%)  route 6.457ns (80.081%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          6.457     7.914    u_top_uart/u_uart/uart_rx_unit/RsRx_IBUF
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.150     8.064 r  u_top_uart/u_uart/uart_rx_unit/s_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.064    u_top_uart/u_uart/uart_rx_unit/s_reg[1]_i_1_n_0
    SLICE_X64Y21         FDCE                                         r  u_top_uart/u_uart/uart_rx_unit/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.507     4.848    u_top_uart/u_uart/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  u_top_uart/u_uart/uart_rx_unit/s_reg_reg[1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_top_uart/u_uart/uart_rx_unit/s_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.038ns  (logic 1.580ns (19.660%)  route 6.457ns (80.340%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          6.457     7.914    u_top_uart/u_uart/uart_rx_unit/RsRx_IBUF
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.124     8.038 r  u_top_uart/u_uart/uart_rx_unit/s_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.038    u_top_uart/u_uart/uart_rx_unit/s_reg[0]_i_1_n_0
    SLICE_X64Y21         FDCE                                         r  u_top_uart/u_uart/uart_rx_unit/s_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.507     4.848    u_top_uart/u_uart/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  u_top_uart/u_uart/uart_rx_unit/s_reg_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_top_uart/u_uart/uart_rx_unit/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.028ns  (logic 1.580ns (19.685%)  route 6.447ns (80.315%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          6.447     7.904    u_top_uart/u_uart/uart_rx_unit/RsRx_IBUF
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.028 r  u_top_uart/u_uart/uart_rx_unit/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.028    u_top_uart/u_uart/uart_rx_unit/s_reg[2]_i_1_n_0
    SLICE_X64Y21         FDCE                                         r  u_top_uart/u_uart/uart_rx_unit/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.507     4.848    u_top_uart/u_uart/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  u_top_uart/u_uart/uart_rx_unit/s_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_uart/u_debounce/q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.210ns (13.341%)  route 1.361ns (86.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=112, routed)         1.361     1.571    u_top_uart/u_debounce/btnC_IBUF
    SLICE_X59Y17         FDCE                                         f  u_top_uart/u_debounce/q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.856     1.983    u_top_uart/u_debounce/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  u_top_uart/u_debounce/q_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_uart/u_debounce/q_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.210ns (13.341%)  route 1.361ns (86.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=112, routed)         1.361     1.571    u_top_uart/u_debounce/btnC_IBUF
    SLICE_X59Y17         FDCE                                         f  u_top_uart/u_debounce/q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.856     1.983    u_top_uart/u_debounce/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  u_top_uart/u_debounce/q_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_uart/u_debounce/q_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.210ns (13.341%)  route 1.361ns (86.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=112, routed)         1.361     1.571    u_top_uart/u_debounce/btnC_IBUF
    SLICE_X59Y17         FDCE                                         f  u_top_uart/u_debounce/q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.856     1.983    u_top_uart/u_debounce/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  u_top_uart/u_debounce/q_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_uart/u_debounce/q_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.210ns (13.341%)  route 1.361ns (86.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=112, routed)         1.361     1.571    u_top_uart/u_debounce/btnC_IBUF
    SLICE_X59Y17         FDCE                                         f  u_top_uart/u_debounce/q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.856     1.983    u_top_uart/u_debounce/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  u_top_uart/u_debounce/q_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_uart/u_debounce/q_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.210ns (12.824%)  route 1.424ns (87.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=112, routed)         1.424     1.634    u_top_uart/u_debounce/btnC_IBUF
    SLICE_X59Y18         FDCE                                         f  u_top_uart/u_debounce/q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.855     1.982    u_top_uart/u_debounce/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  u_top_uart/u_debounce/q_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_uart/u_debounce/q_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.210ns (12.824%)  route 1.424ns (87.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=112, routed)         1.424     1.634    u_top_uart/u_debounce/btnC_IBUF
    SLICE_X59Y18         FDCE                                         f  u_top_uart/u_debounce/q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.855     1.982    u_top_uart/u_debounce/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  u_top_uart/u_debounce/q_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_uart/u_debounce/q_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.210ns (12.824%)  route 1.424ns (87.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=112, routed)         1.424     1.634    u_top_uart/u_debounce/btnC_IBUF
    SLICE_X59Y18         FDCE                                         f  u_top_uart/u_debounce/q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.855     1.982    u_top_uart/u_debounce/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  u_top_uart/u_debounce/q_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_uart/u_debounce/q_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.210ns (12.824%)  route 1.424ns (87.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=112, routed)         1.424     1.634    u_top_uart/u_debounce/btnC_IBUF
    SLICE_X59Y18         FDCE                                         f  u_top_uart/u_debounce/q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.855     1.982    u_top_uart/u_debounce/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  u_top_uart/u_debounce/q_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_uart/u_debounce/q_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.210ns (12.824%)  route 1.424ns (87.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=112, routed)         1.424     1.634    u_top_uart/u_debounce/btnC_IBUF
    SLICE_X59Y18         FDCE                                         f  u_top_uart/u_debounce/q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.855     1.982    u_top_uart/u_debounce/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  u_top_uart/u_debounce/q_reg_reg[8]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            u_top_uart/u_debounce/q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.267ns (16.279%)  route 1.372ns (83.721%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=26, routed)          1.372     1.594    u_top_uart/u_debounce/btnU_IBUF
    SLICE_X59Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.639 r  u_top_uart/u_debounce/q_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.639    u_top_uart/u_debounce/q_next[11]
    SLICE_X59Y19         FDCE                                         r  u_top_uart/u_debounce/q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.854     1.981    u_top_uart/u_debounce/clk_IBUF_BUFG
    SLICE_X59Y19         FDCE                                         r  u_top_uart/u_debounce/q_reg_reg[11]/C





