// Seed: 111562203
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  reg id_3, id_4;
  tri  id_5 = 1;
  reg  id_6;
  wire id_7;
  wire id_8;
  wire id_9, id_10;
  assign id_4 = 1;
  wire id_11;
  wire id_12;
  always_ff @(posedge 1 or 1) id_4 <= id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  module_0(
      id_4, id_6
  );
  uwire id_7 = 1 == 1;
endmodule
