Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct  9 01:25:30 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 230 register/latch pins with no clock driven by root clock pin: canvas/ccd_inst_2/clk_s_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: canvas/ccd_inst_27/clk_s_reg/Q (HIGH)

 There are 1083 register/latch pins with no clock driven by root clock pin: canvas/clock_mouse/clk_fdiv_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[0][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[0][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[0][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[100][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[100][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[100][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[101][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[101][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[101][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[102][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[102][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[102][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[103][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[103][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[103][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[104][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[104][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[104][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[105][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[105][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[105][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[106][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[106][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[106][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[107][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[107][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[107][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[108][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[108][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[108][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[109][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[109][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[109][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[10][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[10][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[10][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[110][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[110][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[110][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[111][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[111][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[111][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[112][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[112][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[112][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[113][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[113][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[113][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[114][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[114][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[114][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[115][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[115][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[115][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[116][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[116][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[116][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[117][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[117][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[117][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[118][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[118][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[118][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[119][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[119][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[119][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[11][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[11][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[11][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[120][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[120][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[120][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[121][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[121][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[121][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[122][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[122][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[122][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[123][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[123][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[123][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[124][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[124][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[124][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[125][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[125][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[125][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[126][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[126][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[126][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[127][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[127][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[127][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[128][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[128][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[128][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[129][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[129][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[129][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[12][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[12][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[12][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[130][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[130][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[130][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[131][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[131][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[131][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[132][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[132][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[132][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[133][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[133][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[133][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[134][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[134][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[134][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[135][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[135][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[135][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[136][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[136][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[136][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[137][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[137][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[137][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[138][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[138][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[138][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[139][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[139][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[139][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[13][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[13][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[13][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[140][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[140][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[140][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[141][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[141][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[141][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[142][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[142][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[142][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[143][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[143][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[143][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[144][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[144][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[144][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[145][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[145][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[145][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[146][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[146][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[146][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[147][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[147][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[147][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[148][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[148][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[148][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[149][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[149][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[149][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[14][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[14][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[14][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[150][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[150][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[150][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[151][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[151][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[151][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[152][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[152][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[152][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[153][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[153][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[153][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[154][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[154][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[154][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[155][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[155][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[155][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[156][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[156][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[156][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[157][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[157][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[157][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[158][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[158][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[158][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[159][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[159][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[159][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[15][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[15][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[15][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[160][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[160][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[160][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[161][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[161][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[161][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[162][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[162][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[162][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[163][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[163][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[163][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[164][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[164][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[164][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[165][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[165][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[165][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[166][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[166][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[166][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[167][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[167][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[167][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[168][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[168][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[168][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[169][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[169][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[169][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[16][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[16][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[16][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[170][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[170][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[170][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[171][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[171][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[171][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[172][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[172][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[172][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[173][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[173][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[173][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[174][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[174][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[174][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[175][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[175][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[175][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[176][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[176][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[176][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[177][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[177][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[177][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[178][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[178][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[178][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[179][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[179][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[179][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[17][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[17][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[17][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[180][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[180][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[180][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[181][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[181][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[181][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[182][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[182][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[182][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[183][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[183][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[183][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[184][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[184][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[184][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[185][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[185][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[185][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[186][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[186][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[186][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[187][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[187][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[187][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[188][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[188][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[188][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[189][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[189][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[189][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[18][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[18][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[18][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[190][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[190][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[190][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[191][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[191][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[191][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[192][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[192][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[192][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[193][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[193][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[193][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[194][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[194][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[194][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[195][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[195][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[195][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[196][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[196][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[196][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[197][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[197][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[197][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[198][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[198][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[198][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[199][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[199][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[199][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[19][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[19][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[19][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[1][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[1][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[1][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[200][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[200][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[200][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[201][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[201][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[201][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[202][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[202][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[202][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[203][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[203][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[203][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[204][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[204][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[204][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[205][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[205][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[205][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[206][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[206][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[206][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[207][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[207][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[207][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[208][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[208][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[208][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[209][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[209][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[209][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[20][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[20][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[20][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[210][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[210][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[210][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[211][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[211][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[211][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[212][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[212][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[212][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[213][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[213][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[213][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[214][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[214][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[214][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[215][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[215][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[215][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[216][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[216][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[216][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[217][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[217][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[217][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[218][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[218][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[218][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[219][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[219][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[219][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[21][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[21][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[21][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[220][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[220][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[220][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[221][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[221][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[221][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[222][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[222][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[222][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[223][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[223][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[223][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[224][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[224][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[224][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[225][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[225][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[225][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[226][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[226][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[226][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[227][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[227][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[227][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[228][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[228][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[228][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[229][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[229][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[229][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[22][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[22][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[22][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[230][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[230][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[230][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[231][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[231][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[231][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[232][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[232][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[232][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[233][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[233][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[233][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[234][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[234][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[234][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[235][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[235][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[235][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[236][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[236][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[236][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[237][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[237][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[237][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[238][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[238][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[238][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[239][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[239][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[239][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[23][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[23][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[23][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[240][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[240][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[240][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[241][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[241][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[241][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[242][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[242][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[242][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[243][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[243][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[243][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[244][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[244][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[244][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[245][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[245][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[245][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[246][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[246][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[246][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[247][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[247][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[247][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[248][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[248][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[248][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[249][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[249][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[249][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[24][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[24][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[24][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[250][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[250][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[250][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[251][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[251][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[251][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[252][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[252][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[252][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[253][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[253][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[253][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[254][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[254][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[254][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[255][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[255][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[255][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[256][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[256][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[256][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[257][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[257][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[257][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[258][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[258][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[258][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[259][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[259][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[259][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[25][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[25][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[25][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[260][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[260][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[260][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[261][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[261][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[261][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[262][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[262][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[262][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[263][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[263][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[263][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[264][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[264][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[264][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[265][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[265][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[265][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[266][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[266][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[266][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[267][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[267][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[267][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[268][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[268][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[268][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[269][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[269][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[269][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[26][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[26][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[26][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[270][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[270][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[270][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[271][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[271][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[271][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[272][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[272][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[272][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[273][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[273][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[273][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[274][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[274][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[274][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[275][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[275][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[275][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[276][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[276][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[276][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[277][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[277][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[277][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[278][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[278][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[278][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[279][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[279][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[279][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[27][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[27][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[27][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[280][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[280][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[280][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[281][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[281][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[281][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[282][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[282][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[282][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[283][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[283][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[283][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[284][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[284][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[284][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[285][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[285][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[285][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[286][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[286][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[286][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[287][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[287][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[287][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[288][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[288][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[288][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[289][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[289][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[289][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[28][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[28][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[28][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[290][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[290][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[290][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[291][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[291][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[291][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[292][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[292][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[292][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[293][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[293][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[293][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[294][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[294][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[294][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[295][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[295][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[295][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[296][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[296][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[296][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[297][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[297][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[297][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[298][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[298][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[298][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[299][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[299][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[299][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[29][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[29][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[29][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[2][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[2][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[2][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[300][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[300][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[300][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[301][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[301][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[301][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[302][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[302][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[302][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[303][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[303][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[303][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[304][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[304][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[304][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[305][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[305][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[305][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[306][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[306][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[306][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[307][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[307][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[307][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[308][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[308][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[308][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[309][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[309][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[309][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[30][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[30][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[30][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[310][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[310][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[310][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[311][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[311][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[311][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[312][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[312][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[312][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[313][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[313][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[313][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[314][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[314][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[314][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[315][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[315][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[315][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[316][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[316][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[316][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[317][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[317][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[317][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[318][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[318][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[318][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[319][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[319][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[319][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[31][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[31][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[31][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[320][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[320][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[320][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[321][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[321][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[321][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[322][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[322][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[322][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[323][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[323][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[323][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[324][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[324][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[324][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[325][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[325][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[325][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[326][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[326][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[326][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[327][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[327][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[327][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[328][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[328][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[328][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[329][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[329][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[329][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[32][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[32][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[32][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[330][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[330][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[330][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[331][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[331][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[331][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[332][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[332][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[332][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[333][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[333][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[333][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[334][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[334][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[334][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[335][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[335][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[335][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[336][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[336][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[336][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[337][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[337][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[337][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[338][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[338][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[338][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[339][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[339][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[339][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[33][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[33][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[33][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[340][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[340][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[340][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[341][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[341][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[341][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[342][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[342][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[342][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[343][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[343][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[343][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[344][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[344][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[344][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[345][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[345][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[345][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[346][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[346][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[346][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[347][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[347][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[347][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[348][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[348][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[348][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[349][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[349][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[349][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[34][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[34][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[34][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[350][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[350][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[350][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[351][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[351][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[351][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[352][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[352][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[352][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[353][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[353][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[353][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[354][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[354][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[354][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[355][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[355][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[355][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[356][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[356][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[356][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[357][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[357][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[357][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[358][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[358][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[358][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[359][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[359][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[359][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[35][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[35][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[35][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[360][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[360][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[360][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[36][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[36][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[36][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[37][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[37][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[37][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[38][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[38][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[38][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[39][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[39][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[39][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[3][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[3][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[3][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[40][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[40][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[40][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[41][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[41][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[41][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[42][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[42][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[42][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[43][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[43][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[43][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[44][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[44][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[44][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[45][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[45][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[45][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[46][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[46][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[46][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[47][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[47][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[47][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[48][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[48][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[48][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[49][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[49][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[49][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[4][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[4][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[4][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[50][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[50][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[50][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[51][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[51][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[51][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[52][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[52][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[52][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[53][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[53][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[53][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[54][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[54][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[54][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[55][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[55][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[55][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[56][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[56][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[56][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[57][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[57][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[57][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[58][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[58][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[58][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[59][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[59][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[59][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[5][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[5][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[5][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[60][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[60][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[60][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[61][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[61][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[61][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[62][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[62][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[62][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[63][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[63][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[63][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[64][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[64][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[64][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[65][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[65][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[65][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[66][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[66][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[66][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[67][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[67][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[67][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[68][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[68][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[68][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[69][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[69][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[69][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[6][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[6][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[6][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[70][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[70][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[70][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[71][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[71][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[71][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[72][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[72][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[72][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[73][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[73][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[73][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[74][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[74][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[74][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[75][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[75][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[75][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[76][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[76][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[76][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[77][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[77][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[77][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[78][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[78][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[78][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[79][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[79][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[79][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[7][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[7][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[7][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[80][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[80][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[80][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[81][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[81][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[81][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[82][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[82][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[82][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[83][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[83][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[83][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[84][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[84][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[84][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[85][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[85][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[85][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[86][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[86][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[86][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[87][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[87][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[87][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[88][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[88][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[88][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[89][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[89][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[89][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[8][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[8][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[8][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[90][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[90][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[90][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[91][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[91][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[91][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[92][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[92][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[92][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[93][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[93][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[93][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[94][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[94][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[94][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[95][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[95][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[95][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[96][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[96][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[96][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[97][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[97][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[97][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[98][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[98][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[98][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[99][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[99][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[99][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[9][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[9][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: canvas/pixel_data_reg[9][2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: canvas/unit_6p25m/clk_output_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/left_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3573 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.096       -0.096                      1                  985        0.096        0.000                      0                  985        4.500        0.000                       0                   520  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.096       -0.096                      1                  935        0.096        0.000                      0                  935        4.500        0.000                       0                   520  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.821        0.000                      0                   50        0.660        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.096ns,  Total Violation       -0.096ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 6.520ns (68.661%)  route 2.976ns (31.339%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.560     5.081    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.498     5.998    canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.299     6.297 f  canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.363     6.661    canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.785 r  canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.586     7.370    canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.406 r  canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.926 r  canvas/nn_inst/ct_inst/addr0/P[2]
                         net (fo=1, routed)           0.806    13.732    canvas/nn_inst/ct_inst/addr0_n_103
    SLICE_X48Y29         LUT4 (Prop_lut4_I0_O)        0.124    13.856 r  canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_11/O
                         net (fo=1, routed)           0.721    14.577    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.482    14.823    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.481    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -14.577    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 6.520ns (69.725%)  route 2.831ns (30.275%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.560     5.081    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.498     5.998    canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.299     6.297 f  canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.363     6.661    canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.785 r  canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.586     7.370    canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.406 r  canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    12.926 r  canvas/nn_inst/ct_inst/addr0/P[4]
                         net (fo=1, routed)           0.786    13.712    canvas/nn_inst/ct_inst/addr0_n_101
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.124    13.836 r  canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_9/O
                         net (fo=1, routed)           0.596    14.432    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.482    14.823    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.481    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -14.432    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 6.520ns (69.828%)  route 2.817ns (30.172%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.560     5.081    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.498     5.998    canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.299     6.297 f  canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.363     6.661    canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.785 r  canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.586     7.370    canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.406 r  canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.926 r  canvas/nn_inst/ct_inst/addr0/P[7]
                         net (fo=1, routed)           0.769    13.695    canvas/nn_inst/ct_inst/addr0_n_98
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.124    13.819 r  canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_6/O
                         net (fo=1, routed)           0.599    14.418    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.482    14.823    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.481    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -14.418    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.336ns  (logic 6.520ns (69.835%)  route 2.816ns (30.165%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.560     5.081    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.498     5.998    canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.299     6.297 f  canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.363     6.661    canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.785 r  canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.586     7.370    canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.406 r  canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    12.926 r  canvas/nn_inst/ct_inst/addr0/P[6]
                         net (fo=1, routed)           0.768    13.694    canvas/nn_inst/ct_inst/addr0_n_99
    SLICE_X50Y31         LUT4 (Prop_lut4_I0_O)        0.124    13.818 r  canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_7/O
                         net (fo=1, routed)           0.599    14.417    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.482    14.823    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.481    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.329ns  (logic 6.520ns (69.890%)  route 2.809ns (30.110%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.560     5.081    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.498     5.998    canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.299     6.297 f  canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.363     6.661    canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.785 r  canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.586     7.370    canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.406 r  canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    12.926 r  canvas/nn_inst/ct_inst/addr0/P[8]
                         net (fo=1, routed)           0.910    13.837    canvas/nn_inst/ct_inst/addr0_n_97
    SLICE_X49Y30         LUT4 (Prop_lut4_I0_O)        0.124    13.960 r  canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_5/O
                         net (fo=1, routed)           0.450    14.410    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.482    14.823    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.481    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -14.410    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.300ns  (logic 6.520ns (70.110%)  route 2.780ns (29.890%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.560     5.081    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.498     5.998    canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.299     6.297 f  canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.363     6.661    canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.785 r  canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.586     7.370    canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.406 r  canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    12.926 r  canvas/nn_inst/ct_inst/addr0/P[10]
                         net (fo=1, routed)           0.896    13.823    canvas/nn_inst/ct_inst/addr0_n_95
    SLICE_X49Y32         LUT4 (Prop_lut4_I0_O)        0.124    13.947 r  canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_3/O
                         net (fo=1, routed)           0.434    14.381    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.482    14.823    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.481    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -14.381    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 6.520ns (70.712%)  route 2.700ns (29.288%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.560     5.081    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.498     5.998    canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.299     6.297 f  canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.363     6.661    canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.785 r  canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.586     7.370    canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.406 r  canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.926 r  canvas/nn_inst/ct_inst/addr0/P[0]
                         net (fo=1, routed)           0.663    13.589    canvas/nn_inst/ct_inst/addr0_n_105
    SLICE_X49Y31         LUT4 (Prop_lut4_I0_O)        0.124    13.713 r  canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_13/O
                         net (fo=1, routed)           0.589    14.302    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.482    14.823    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.481    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 6.520ns (70.713%)  route 2.700ns (29.287%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.560     5.081    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.498     5.998    canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.299     6.297 f  canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.363     6.661    canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.785 r  canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.586     7.370    canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.406 r  canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    12.926 r  canvas/nn_inst/ct_inst/addr0/P[11]
                         net (fo=1, routed)           0.675    13.601    canvas/nn_inst/ct_inst/addr0_n_94
    SLICE_X49Y31         LUT4 (Prop_lut4_I0_O)        0.124    13.725 r  canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_2/O
                         net (fo=1, routed)           0.577    14.302    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.482    14.823    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.481    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 6.520ns (70.750%)  route 2.696ns (29.250%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.560     5.081    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.498     5.998    canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.299     6.297 f  canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.363     6.661    canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.785 r  canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.586     7.370    canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.406 r  canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.926 r  canvas/nn_inst/ct_inst/addr0/P[1]
                         net (fo=1, routed)           0.648    13.574    canvas/nn_inst/ct_inst/addr0_n_104
    SLICE_X51Y29         LUT4 (Prop_lut4_I0_O)        0.124    13.698 r  canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_12/O
                         net (fo=1, routed)           0.598    14.297    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.482    14.823    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.481    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -14.297    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 6.520ns (70.814%)  route 2.687ns (29.186%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.560     5.081    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.498     5.998    canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.299     6.297 f  canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.363     6.661    canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.785 r  canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.586     7.370    canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.406 r  canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.926 r  canvas/nn_inst/ct_inst/addr0/P[3]
                         net (fo=1, routed)           0.507    13.433    canvas/nn_inst/ct_inst/addr0_n_102
    SLICE_X53Y30         LUT4 (Prop_lut4_I0_O)        0.124    13.557 r  canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_10/O
                         net (fo=1, routed)           0.731    14.288    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.482    14.823    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.481    canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                  0.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 canvas/nn_inst/rst_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/rst_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.567     1.450    canvas/nn_inst/CLK_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  canvas/nn_inst/rst_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  canvas/nn_inst/rst_counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.740    canvas/nn_inst/rst_counter_reg[18]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  canvas/nn_inst/rst_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    canvas/nn_inst/rst_counter_reg[16]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.949 r  canvas/nn_inst/rst_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    canvas/nn_inst/rst_counter_reg[20]_i_1_n_7
    SLICE_X52Y50         FDRE                                         r  canvas/nn_inst/rst_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.835     1.963    canvas/nn_inst/CLK_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  canvas/nn_inst/rst_counter_reg[20]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    canvas/nn_inst/rst_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 canvas/unit_6p25m/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/unit_6p25m/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.567     1.450    canvas/unit_6p25m/CLK_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  canvas/unit_6p25m/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  canvas/unit_6p25m/count_reg[15]/Q
                         net (fo=3, routed)           0.120     1.711    canvas/unit_6p25m/count_reg[15]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  canvas/unit_6p25m/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    canvas/unit_6p25m/count_reg[12]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  canvas/unit_6p25m/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    canvas/unit_6p25m/count_reg[16]_i_1_n_7
    SLICE_X55Y50         FDRE                                         r  canvas/unit_6p25m/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.835     1.963    canvas/unit_6p25m/CLK_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  canvas/unit_6p25m/count_reg[16]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    canvas/unit_6p25m/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 canvas/nn_inst/rst_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/rst_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.567     1.450    canvas/nn_inst/CLK_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  canvas/nn_inst/rst_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  canvas/nn_inst/rst_counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.740    canvas/nn_inst/rst_counter_reg[18]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  canvas/nn_inst/rst_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    canvas/nn_inst/rst_counter_reg[16]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.962 r  canvas/nn_inst/rst_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.962    canvas/nn_inst/rst_counter_reg[20]_i_1_n_5
    SLICE_X52Y50         FDRE                                         r  canvas/nn_inst/rst_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.835     1.963    canvas/nn_inst/CLK_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  canvas/nn_inst/rst_counter_reg[22]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    canvas/nn_inst/rst_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 canvas/unit_6p25m/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/unit_6p25m/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.567     1.450    canvas/unit_6p25m/CLK_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  canvas/unit_6p25m/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  canvas/unit_6p25m/count_reg[15]/Q
                         net (fo=3, routed)           0.120     1.711    canvas/unit_6p25m/count_reg[15]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  canvas/unit_6p25m/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    canvas/unit_6p25m/count_reg[12]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.937 r  canvas/unit_6p25m/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.937    canvas/unit_6p25m/count_reg[16]_i_1_n_5
    SLICE_X55Y50         FDRE                                         r  canvas/unit_6p25m/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.835     1.963    canvas/unit_6p25m/CLK_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  canvas/unit_6p25m/count_reg[18]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    canvas/unit_6p25m/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 canvas/nn_inst/rst_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/rst_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.567     1.450    canvas/nn_inst/CLK_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  canvas/nn_inst/rst_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  canvas/nn_inst/rst_counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.740    canvas/nn_inst/rst_counter_reg[18]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  canvas/nn_inst/rst_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    canvas/nn_inst/rst_counter_reg[16]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.985 r  canvas/nn_inst/rst_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.985    canvas/nn_inst/rst_counter_reg[20]_i_1_n_6
    SLICE_X52Y50         FDRE                                         r  canvas/nn_inst/rst_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.835     1.963    canvas/nn_inst/CLK_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  canvas/nn_inst/rst_counter_reg[21]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    canvas/nn_inst/rst_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 canvas/nn_inst/rst_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/rst_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.567     1.450    canvas/nn_inst/CLK_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  canvas/nn_inst/rst_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  canvas/nn_inst/rst_counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.740    canvas/nn_inst/rst_counter_reg[18]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  canvas/nn_inst/rst_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    canvas/nn_inst/rst_counter_reg[16]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.987 r  canvas/nn_inst/rst_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.987    canvas/nn_inst/rst_counter_reg[20]_i_1_n_4
    SLICE_X52Y50         FDRE                                         r  canvas/nn_inst/rst_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.835     1.963    canvas/nn_inst/CLK_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  canvas/nn_inst/rst_counter_reg[23]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    canvas/nn_inst/rst_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 canvas/nn_inst/rst_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/rst_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.567     1.450    canvas/nn_inst/CLK_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  canvas/nn_inst/rst_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  canvas/nn_inst/rst_counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.740    canvas/nn_inst/rst_counter_reg[18]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  canvas/nn_inst/rst_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    canvas/nn_inst/rst_counter_reg[16]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.936 r  canvas/nn_inst/rst_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    canvas/nn_inst/rst_counter_reg[20]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.989 r  canvas/nn_inst/rst_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.989    canvas/nn_inst/rst_counter_reg[24]_i_1_n_7
    SLICE_X52Y51         FDRE                                         r  canvas/nn_inst/rst_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.835     1.963    canvas/nn_inst/CLK_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  canvas/nn_inst/rst_counter_reg[24]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X52Y51         FDRE (Hold_fdre_C_D)         0.134     1.853    canvas/nn_inst/rst_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 canvas/unit_6p25m/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/unit_6p25m/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.567     1.450    canvas/unit_6p25m/CLK_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  canvas/unit_6p25m/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  canvas/unit_6p25m/count_reg[15]/Q
                         net (fo=3, routed)           0.120     1.711    canvas/unit_6p25m/count_reg[15]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  canvas/unit_6p25m/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    canvas/unit_6p25m/count_reg[12]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.962 r  canvas/unit_6p25m/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.962    canvas/unit_6p25m/count_reg[16]_i_1_n_6
    SLICE_X55Y50         FDRE                                         r  canvas/unit_6p25m/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.835     1.963    canvas/unit_6p25m/CLK_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  canvas/unit_6p25m/count_reg[17]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    canvas/unit_6p25m/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 canvas/unit_6p25m/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/unit_6p25m/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.567     1.450    canvas/unit_6p25m/CLK_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  canvas/unit_6p25m/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  canvas/unit_6p25m/count_reg[15]/Q
                         net (fo=3, routed)           0.120     1.711    canvas/unit_6p25m/count_reg[15]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  canvas/unit_6p25m/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    canvas/unit_6p25m/count_reg[12]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.962 r  canvas/unit_6p25m/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.962    canvas/unit_6p25m/count_reg[16]_i_1_n_4
    SLICE_X55Y50         FDRE                                         r  canvas/unit_6p25m/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.835     1.963    canvas/unit_6p25m/CLK_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  canvas/unit_6p25m/count_reg[19]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    canvas/unit_6p25m/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 canvas/unit_6p25m/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/unit_6p25m/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.567     1.450    canvas/unit_6p25m/CLK_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  canvas/unit_6p25m/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  canvas/unit_6p25m/count_reg[15]/Q
                         net (fo=3, routed)           0.120     1.711    canvas/unit_6p25m/count_reg[15]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  canvas/unit_6p25m/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    canvas/unit_6p25m/count_reg[12]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.911 r  canvas/unit_6p25m/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.911    canvas/unit_6p25m/count_reg[16]_i_1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.965 r  canvas/unit_6p25m/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.965    canvas/unit_6p25m/count_reg[20]_i_1_n_7
    SLICE_X55Y51         FDRE                                         r  canvas/unit_6p25m/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.835     1.963    canvas/unit_6p25m/CLK_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  canvas/unit_6p25m/count_reg[20]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.105     1.824    canvas/unit_6p25m/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12   canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12   canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20   canvas/nn_inst/blk_mem_gen_img_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y16    canvas/nn_inst/pixel_addr_reg/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y42   canvas/ccd_inst_2/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y44   canvas/ccd_inst_2/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y44   canvas/ccd_inst_2/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y45   canvas/ccd_inst_2/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y45   canvas/ccd_inst_2/clk_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y42   canvas/ccd_inst_2/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y44   canvas/ccd_inst_2/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y44   canvas/ccd_inst_2/clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y45   canvas/ccd_inst_2/clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y45   canvas/ccd_inst_2/clk_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y45   canvas/ccd_inst_2/clk_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y45   canvas/ccd_inst_2/clk_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y46   canvas/ccd_inst_2/clk_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y46   canvas/ccd_inst_2/clk_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y46   canvas/ccd_inst_2/clk_count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y47   canvas/ccd_inst_2/clk_count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y47   canvas/ccd_inst_2/clk_count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y47   canvas/ccd_inst_2/clk_count_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y47   canvas/ccd_inst_2/clk_count_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y48   canvas/ccd_inst_2/clk_count_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y48   canvas/ccd_inst_2/clk_count_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y48   canvas/ccd_inst_2/clk_count_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y48   canvas/ccd_inst_27/clk_s_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y32   canvas/nn_inst/ct_inst/brushFill_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y32   canvas/nn_inst/ct_inst/brushFill_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/clearCount_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.518ns (14.289%)  route 3.107ns (85.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.555     5.076    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          3.107     8.701    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X48Y31         FDCE                                         f  canvas/nn_inst/ct_inst/clearCount_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.441    14.782    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X48Y31         FDCE                                         r  canvas/nn_inst/ct_inst/clearCount_reg[9]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X48Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    canvas/nn_inst/ct_inst/clearCount_reg[9]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/invX_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.518ns (14.306%)  route 3.103ns (85.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.555     5.076    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          3.103     8.697    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X49Y31         FDCE                                         f  canvas/nn_inst/ct_inst/invX_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.441    14.782    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X49Y31         FDCE                                         r  canvas/nn_inst/ct_inst/invX_reg/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X49Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    canvas/nn_inst/ct_inst/invX_reg
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.518ns (14.306%)  route 3.103ns (85.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.555     5.076    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          3.103     8.697    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X49Y31         FDCE                                         f  canvas/nn_inst/ct_inst/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.441    14.782    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X49Y31         FDCE                                         r  canvas/nn_inst/ct_inst/state_reg[0]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X49Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    canvas/nn_inst/ct_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/brushFill_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.518ns (15.708%)  route 2.780ns (84.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.555     5.076    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          2.780     8.374    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X50Y31         FDCE                                         f  canvas/nn_inst/ct_inst/brushFill_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.442    14.783    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X50Y31         FDCE                                         r  canvas/nn_inst/ct_inst/brushFill_reg[3]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X50Y31         FDCE (Recov_fdce_C_CLR)     -0.319    14.609    canvas/nn_inst/ct_inst/brushFill_reg[3]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/clearCount_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.518ns (15.708%)  route 2.780ns (84.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.555     5.076    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          2.780     8.374    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X50Y31         FDCE                                         f  canvas/nn_inst/ct_inst/clearCount_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.442    14.783    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X50Y31         FDCE                                         r  canvas/nn_inst/ct_inst/clearCount_reg[11]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X50Y31         FDCE (Recov_fdce_C_CLR)     -0.319    14.609    canvas/nn_inst/ct_inst/clearCount_reg[11]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/clearCount_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.518ns (15.708%)  route 2.780ns (84.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.555     5.076    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          2.780     8.374    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X50Y31         FDCE                                         f  canvas/nn_inst/ct_inst/clearCount_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.442    14.783    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X50Y31         FDCE                                         r  canvas/nn_inst/ct_inst/clearCount_reg[6]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X50Y31         FDCE (Recov_fdce_C_CLR)     -0.319    14.609    canvas/nn_inst/ct_inst/clearCount_reg[6]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/clearCount_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.518ns (15.708%)  route 2.780ns (84.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.555     5.076    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          2.780     8.374    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X50Y31         FDCE                                         f  canvas/nn_inst/ct_inst/clearCount_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.442    14.783    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X50Y31         FDCE                                         r  canvas/nn_inst/ct_inst/clearCount_reg[8]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X50Y31         FDCE (Recov_fdce_C_CLR)     -0.319    14.609    canvas/nn_inst/ct_inst/clearCount_reg[8]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/clearCount_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.518ns (16.447%)  route 2.631ns (83.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.555     5.076    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          2.631     8.225    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X50Y30         FDCE                                         f  canvas/nn_inst/ct_inst/clearCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.441    14.782    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X50Y30         FDCE                                         r  canvas/nn_inst/ct_inst/clearCount_reg[0]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X50Y30         FDCE (Recov_fdce_C_CLR)     -0.319    14.608    canvas/nn_inst/ct_inst/clearCount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/clearCount_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.518ns (16.447%)  route 2.631ns (83.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.555     5.076    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          2.631     8.225    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X50Y30         FDCE                                         f  canvas/nn_inst/ct_inst/clearCount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.441    14.782    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X50Y30         FDCE                                         r  canvas/nn_inst/ct_inst/clearCount_reg[4]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X50Y30         FDCE (Recov_fdce_C_CLR)     -0.319    14.608    canvas/nn_inst/ct_inst/clearCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.608ns  (required time - arrival time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/clearCount_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.518ns (18.258%)  route 2.319ns (81.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.555     5.076    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          2.319     7.913    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X49Y30         FDCE                                         f  canvas/nn_inst/ct_inst/clearCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.440    14.781    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X49Y30         FDCE                                         r  canvas/nn_inst/ct_inst/clearCount_reg[2]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X49Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.521    canvas/nn_inst/ct_inst/clearCount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -7.913    
  -------------------------------------------------------------------
                         slack                                  6.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/brushFill_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.164ns (19.054%)  route 0.697ns (80.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.562     1.445    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          0.697     2.306    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X52Y33         FDCE                                         f  canvas/nn_inst/ct_inst/brushFill_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.830     1.957    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X52Y33         FDCE                                         r  canvas/nn_inst/ct_inst/brushFill_reg[0]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X52Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    canvas/nn_inst/ct_inst/brushFill_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/goalY_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.164ns (17.367%)  route 0.780ns (82.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.562     1.445    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          0.780     2.390    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X52Y32         FDCE                                         f  canvas/nn_inst/ct_inst/goalY_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.829     1.956    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X52Y32         FDCE                                         r  canvas/nn_inst/ct_inst/goalY_reg[8]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.645    canvas/nn_inst/ct_inst/goalY_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/turtleY_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.164ns (17.367%)  route 0.780ns (82.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.562     1.445    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          0.780     2.390    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X52Y32         FDCE                                         f  canvas/nn_inst/ct_inst/turtleY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.829     1.956    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X52Y32         FDCE                                         r  canvas/nn_inst/ct_inst/turtleY_reg[1]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.645    canvas/nn_inst/ct_inst/turtleY_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/turtleY_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.164ns (17.367%)  route 0.780ns (82.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.562     1.445    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          0.780     2.390    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X52Y32         FDCE                                         f  canvas/nn_inst/ct_inst/turtleY_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.829     1.956    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X52Y32         FDCE                                         r  canvas/nn_inst/ct_inst/turtleY_reg[8]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.645    canvas/nn_inst/ct_inst/turtleY_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/turtleY_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.164ns (17.367%)  route 0.780ns (82.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.562     1.445    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          0.780     2.390    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X52Y32         FDCE                                         f  canvas/nn_inst/ct_inst/turtleY_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.829     1.956    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X52Y32         FDCE                                         r  canvas/nn_inst/ct_inst/turtleY_reg[9]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.645    canvas/nn_inst/ct_inst/turtleY_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/brushFill_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.164ns (16.386%)  route 0.837ns (83.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.562     1.445    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          0.837     2.446    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X54Y32         FDCE                                         f  canvas/nn_inst/ct_inst/brushFill_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.829     1.956    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X54Y32         FDCE                                         r  canvas/nn_inst/ct_inst/brushFill_reg[1]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X54Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.645    canvas/nn_inst/ct_inst/brushFill_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/brushFill_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.164ns (16.386%)  route 0.837ns (83.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.562     1.445    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          0.837     2.446    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X54Y32         FDCE                                         f  canvas/nn_inst/ct_inst/brushFill_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.829     1.956    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X54Y32         FDCE                                         r  canvas/nn_inst/ct_inst/brushFill_reg[2]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X54Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.645    canvas/nn_inst/ct_inst/brushFill_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/goalX_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.164ns (16.192%)  route 0.849ns (83.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.562     1.445    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          0.849     2.458    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X49Y33         FDCE                                         f  canvas/nn_inst/ct_inst/goalX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.829     1.956    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X49Y33         FDCE                                         r  canvas/nn_inst/ct_inst/goalX_reg[3]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X49Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.620    canvas/nn_inst/ct_inst/goalX_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/goalX_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.164ns (16.192%)  route 0.849ns (83.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.562     1.445    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          0.849     2.458    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X49Y33         FDCE                                         f  canvas/nn_inst/ct_inst/goalX_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.829     1.956    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X49Y33         FDCE                                         r  canvas/nn_inst/ct_inst/goalX_reg[8]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X49Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.620    canvas/nn_inst/ct_inst/goalX_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            canvas/nn_inst/ct_inst/state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.164ns (16.192%)  route 0.849ns (83.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.562     1.445    canvas/CLK_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          0.849     2.458    canvas/nn_inst/ct_inst/AR[0]
    SLICE_X49Y33         FDCE                                         f  canvas/nn_inst/ct_inst/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.829     1.956    canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X49Y33         FDCE                                         r  canvas/nn_inst/ct_inst/state_reg[1]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X49Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.620    canvas/nn_inst/ct_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.838    





