$date
	Wed Jun 19 18:59:48 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! umbrales_I_estru [7:0] $end
$var wire 8 " umbrales_I_condu [7:0] $end
$var wire 4 # umbral_VC [3:0] $end
$var wire 2 $ umbral_MF [1:0] $end
$var wire 2 % umbral_D [1:0] $end
$var wire 1 & reset $end
$var wire 1 ' init $end
$var wire 1 ( idle_estru $end
$var wire 1 ) idle_condu $end
$var wire 1 * error_estru $end
$var wire 1 + error_condu $end
$var wire 1 , clk $end
$var wire 1 - active_estru $end
$var wire 1 . active_condu $end
$var wire 1 / FIFO_error $end
$var wire 1 0 FIFO_empty $end
$scope module fsmCondu $end
$var wire 4 1 umbral_VC [3:0] $end
$var wire 2 2 umbral_MF [1:0] $end
$var wire 2 3 umbral_D [1:0] $end
$var wire 1 & reset $end
$var wire 1 ' init $end
$var wire 1 , clk $end
$var wire 1 / FIFO_error $end
$var wire 1 0 FIFO_empty $end
$var reg 1 . active_out $end
$var reg 1 + error_out $end
$var reg 1 ) idle_out $end
$var reg 5 4 nxt_state [4:0] $end
$var reg 5 5 state [4:0] $end
$var reg 8 6 umbrales_I [7:0] $end
$upscope $end
$scope module fsmEstru $end
$var wire 8 7 umbrales_I [7:0] $end
$var wire 4 8 umbral_VC [3:0] $end
$var wire 2 9 umbral_MF [1:0] $end
$var wire 2 : umbral_D [1:0] $end
$var wire 5 ; state [4:0] $end
$var wire 1 & reset $end
$var wire 1 ' init $end
$var wire 1 ( idle_out $end
$var wire 1 * error_out $end
$var wire 1 , clk $end
$var wire 1 - active_out $end
$var wire 1 < _32_ $end
$var wire 1 = _31_ $end
$var wire 1 > _30_ $end
$var wire 1 ? _29_ $end
$var wire 1 @ _28_ $end
$var wire 1 A _27_ $end
$var wire 1 B _26_ $end
$var wire 1 C _25_ $end
$var wire 1 D _24_ $end
$var wire 1 E _23_ $end
$var wire 1 F _22_ $end
$var wire 1 G _21_ $end
$var wire 1 H _20_ $end
$var wire 1 I _19_ $end
$var wire 1 J _18_ $end
$var wire 1 K _17_ $end
$var wire 1 L _16_ $end
$var wire 1 M _15_ $end
$var wire 1 N _14_ $end
$var wire 1 O _13_ $end
$var wire 1 P _12_ $end
$var wire 1 Q _11_ $end
$var wire 1 R _10_ $end
$var wire 1 S _09_ $end
$var wire 1 T _08_ $end
$var wire 1 U _07_ $end
$var wire 1 V _06_ $end
$var wire 1 W _05_ $end
$var wire 1 X _04_ $end
$var wire 1 Y _03_ $end
$var wire 1 Z _02_ $end
$var wire 1 [ _01_ $end
$var wire 1 \ _00_ $end
$var wire 1 / FIFO_error $end
$var wire 1 0 FIFO_empty $end
$scope module _33_ $end
$var wire 1 Y Y $end
$var wire 1 ' A $end
$upscope $end
$scope module _34_ $end
$var wire 1 ] A $end
$var wire 1 Y B $end
$var wire 1 X Y $end
$upscope $end
$scope module _35_ $end
$var wire 1 W Y $end
$var wire 1 & A $end
$upscope $end
$scope module _36_ $end
$var wire 1 W A $end
$var wire 1 ^ B $end
$var wire 1 V Y $end
$upscope $end
$scope module _37_ $end
$var wire 1 V A $end
$var wire 1 X B $end
$var wire 1 \ Y $end
$upscope $end
$scope module _38_ $end
$var wire 1 U Y $end
$var wire 1 / A $end
$upscope $end
$scope module _39_ $end
$var wire 1 U B $end
$var wire 1 T Y $end
$var wire 1 & A $end
$upscope $end
$scope module _40_ $end
$var wire 1 S Y $end
$var wire 1 0 A $end
$upscope $end
$scope module _41_ $end
$var wire 1 _ A $end
$var wire 1 R Y $end
$upscope $end
$scope module _42_ $end
$var wire 1 R A $end
$var wire 1 S B $end
$var wire 1 Q Y $end
$upscope $end
$scope module _43_ $end
$var wire 1 Q A $end
$var wire 1 ` B $end
$var wire 1 P Y $end
$upscope $end
$scope module _44_ $end
$var wire 1 P A $end
$var wire 1 T B $end
$var wire 1 [ Y $end
$upscope $end
$scope module _45_ $end
$var wire 1 a A $end
$var wire 1 b B $end
$var wire 1 O Y $end
$upscope $end
$scope module _46_ $end
$var wire 1 W A $end
$var wire 1 N Y $end
$var wire 1 / B $end
$upscope $end
$scope module _47_ $end
$var wire 1 c A $end
$var wire 1 M Y $end
$upscope $end
$scope module _48_ $end
$var wire 1 M B $end
$var wire 1 L Y $end
$var wire 1 0 A $end
$upscope $end
$scope module _49_ $end
$var wire 1 L A $end
$var wire 1 N B $end
$var wire 1 K Y $end
$upscope $end
$scope module _50_ $end
$var wire 1 K A $end
$var wire 1 O B $end
$var wire 1 Z Y $end
$upscope $end
$scope module _51_ $end
$var wire 1 d A $end
$var wire 1 J Y $end
$var wire 1 0 B $end
$upscope $end
$scope module _52_ $end
$var wire 1 J A $end
$var wire 1 ( Y $end
$var wire 1 / B $end
$upscope $end
$scope module _53_ $end
$var wire 1 M B $end
$var wire 1 - Y $end
$var wire 1 / A $end
$upscope $end
$scope module _54_ $end
$var wire 1 e A $end
$var wire 1 I Y $end
$upscope $end
$scope module _55_ $end
$var wire 1 R A $end
$var wire 1 M B $end
$var wire 1 H Y $end
$upscope $end
$scope module _56_ $end
$var wire 1 H A $end
$var wire 1 f B $end
$var wire 1 G Y $end
$upscope $end
$scope module _57_ $end
$var wire 1 G A $end
$var wire 1 I B $end
$var wire 1 g Y $end
$upscope $end
$scope module _58_ $end
$var wire 1 h A $end
$var wire 1 E Y $end
$upscope $end
$scope module _59_ $end
$var wire 1 G A $end
$var wire 1 E B $end
$var wire 1 i Y $end
$upscope $end
$scope module _60_ $end
$var wire 1 j A $end
$var wire 1 C Y $end
$upscope $end
$scope module _61_ $end
$var wire 1 G A $end
$var wire 1 C B $end
$var wire 1 k Y $end
$upscope $end
$scope module _62_ $end
$var wire 1 l A $end
$var wire 1 B Y $end
$upscope $end
$scope module _63_ $end
$var wire 1 G A $end
$var wire 1 B B $end
$var wire 1 m Y $end
$upscope $end
$scope module _64_ $end
$var wire 1 n A $end
$var wire 1 A Y $end
$upscope $end
$scope module _65_ $end
$var wire 1 G A $end
$var wire 1 A B $end
$var wire 1 o Y $end
$upscope $end
$scope module _66_ $end
$var wire 1 p A $end
$var wire 1 @ Y $end
$upscope $end
$scope module _67_ $end
$var wire 1 G A $end
$var wire 1 @ B $end
$var wire 1 q Y $end
$upscope $end
$scope module _68_ $end
$var wire 1 r A $end
$var wire 1 ? Y $end
$upscope $end
$scope module _69_ $end
$var wire 1 G A $end
$var wire 1 ? B $end
$var wire 1 s Y $end
$upscope $end
$scope module _70_ $end
$var wire 1 t A $end
$var wire 1 > Y $end
$upscope $end
$scope module _71_ $end
$var wire 1 G A $end
$var wire 1 > B $end
$var wire 1 u Y $end
$upscope $end
$scope module _72_ $end
$var wire 1 = Y $end
$var wire 1 / B $end
$var wire 1 & A $end
$upscope $end
$scope module _73_ $end
$var wire 1 = A $end
$var wire 1 G B $end
$var wire 1 F Y $end
$upscope $end
$scope module _74_ $end
$var wire 1 v A $end
$var wire 1 < Y $end
$var wire 1 ' B $end
$upscope $end
$scope module _75_ $end
$var wire 1 < A $end
$var wire 1 W B $end
$var wire 1 D Y $end
$upscope $end
$scope module _76_ $end
$var wire 1 \ D $end
$var wire 1 , C $end
$var reg 1 w Q $end
$upscope $end
$scope module _77_ $end
$var wire 1 F D $end
$var wire 1 , C $end
$var reg 1 x Q $end
$upscope $end
$scope module _78_ $end
$var wire 1 Z D $end
$var wire 1 , C $end
$var reg 1 y Q $end
$upscope $end
$scope module _79_ $end
$var wire 1 [ D $end
$var wire 1 , C $end
$var reg 1 z Q $end
$upscope $end
$scope module _80_ $end
$var wire 1 D D $end
$var wire 1 , C $end
$var reg 1 { Q $end
$upscope $end
$upscope $end
$scope module prob $end
$var wire 1 . active_condu $end
$var wire 1 - active_estru $end
$var wire 1 + error_condu $end
$var wire 1 * error_estru $end
$var wire 1 ) idle_condu $end
$var wire 1 ( idle_estru $end
$var wire 8 | umbrales_I_condu [7:0] $end
$var wire 8 } umbrales_I_estru [7:0] $end
$var reg 1 0 FIFO_empty $end
$var reg 1 / FIFO_error $end
$var reg 1 , clk $end
$var reg 1 ' init $end
$var reg 1 & reset $end
$var reg 2 ~ umbral_D [1:0] $end
$var reg 2 !" umbral_MF [1:0] $end
$var reg 4 "" umbral_VC [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ""
b0 !"
b0 ~
b0 }
b0 |
x{
xz
xy
xx
xw
xv
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
xf
0e
xd
xc
xb
xa
x`
x_
x^
x]
1\
0[
0Z
1Y
xX
1W
0V
1U
1T
1S
xR
0Q
xP
xO
0N
xM
1L
1K
1J
1I
xH
xG
0F
1E
0D
1C
1B
1A
1@
1?
1>
1=
1<
bx ;
b0 :
b0 9
b0 8
b0 7
b0 6
bx 5
b1 4
b0 3
b0 2
b0 1
00
0/
0.
x-
0,
0+
x*
0)
0(
0'
0&
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1
1G
0K
0-
0H
0[
0X
1O
1P
1V
1N
1M
1R
0T
1v
1]
0*
0^
0c
0b
0d
0a
0_
0f
0`
0W
b1 5
1w
0x
0y
0z
b1 ;
0{
1&
1,
#2
0,
#3
0\
1D
1X
0<
0Y
b10 4
1'
1,
#4
0,
#5
1F
0D
1K
0G
0P
1T
1<
0=
0N
0v
0]
1f
1`
1Y
0U
b10000 4
b10 5
0w
b10000 ;
1{
0'
1/
1,
#6
0,
#7
1\
0F
1G
1P
0V
1=
1U
1W
0f
0`
1*
1^
1+
0/
0&
0{
b10 ;
1x
b10000 5
1,
#8
0,
#9
0X
b1 4
0+
1v
1]
0*
0^
b1 5
1w
b1 ;
0x
1,
#10
0,
#11
0\
1D
1X
1V
1N
0L
0E
0I
0A
0>
0?
0<
0T
0S
1h
1e
1n
1t
1r
0Y
0W
b10 4
10
b11 %
b11 3
b11 :
b11 ~
b100 #
b100 1
b100 8
b100 ""
b11 $
b11 2
b11 9
b11 !"
1'
1&
1,
#12
0,
#13
1g
1i
1o
1s
b11010011 !
b11010011 7
b11010011 }
1u
1[
0D
0G
0P
1<
1Y
b100 4
b11010011 "
b11010011 6
b11010011 |
0v
0]
1f
1`
0'
b10 5
0w
b10000 ;
1{
1,
#14
0,
#15
1g
1i
1o
1s
b11010011 !
b11010011 7
b11010011 }
1u
1[
1(
1Q
1H
0G
0P
0J
0O
0R
0f
0`
1d
1a
1_
1)
b11010011 "
b11010011 6
b11010011 |
0{
b1000 ;
1z
b100 5
1,
#16
0,
#17
0[
1Z
1P
0(
0K
0Q
1J
1L
1S
b1000 4
b11010011 "
b11010011 6
b11010011 |
0)
00
1,
#18
0,
#19
1-
1R
0M
0d
0a
0_
1c
1b
1.
b11010011 "
b11010011 6
b11010011 |
0z
b100 ;
1y
b1000 5
1,
#20
0,
#21
1,
#22
0,
#23
1,
#24
0,
#25
1,
#26
0,
#27
1,
#28
0,
#29
1,
#30
0,
#31
1,
#32
0,
#33
1,
#34
0,
#35
1,
#36
0,
#37
1,
