#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Feb 18 21:11:15 2020
# Process ID: 24984
# Current directory: E:/GIT/DT5550W-CITIROC/DT5550W-Citiroc4Asic/HDL
# Command line: vivado.exe -mode batch -source E:/GIT/DT5550W-CITIROC/DT5550W-Citiroc4Asic/HDL/NEWCitirocDesignforDT0WReadoutsoftware.tcl
# Log file: E:/GIT/DT5550W-CITIROC/DT5550W-Citiroc4Asic/HDL/vivado.log
# Journal file: E:/GIT/DT5550W-CITIROC/DT5550W-Citiroc4Asic/HDL\vivado.jou
#-----------------------------------------------------------
source E:/GIT/DT5550W-CITIROC/DT5550W-Citiroc4Asic/HDL/NEWCitirocDesignforDT0WReadoutsoftware.tcl
create_project -in_memory generateNetlistIP -part xc7k160tffg676-2
read_ip E:/GIT/DT5550W-CITIROC/DT5550W-Citiroc4Asic/output/NEWCitirocDesignforDT0WReadoutsoftware/NEWCitirocDesignforDT0WReadoutsoftware.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator.xci
create_project -in_memory generateNetlistIP -part xc7k160tffg676-2
read_ip E:/GIT/DT5550W-CITIROC/DT5550W-Citiroc4Asic/output/NEWCitirocDesignforDT0WReadoutsoftware/NEWCitirocDesignforDT0WReadoutsoftware.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW.xci
create_project -in_memory generateNetlistIP -part xc7k160tffg676-2
read_ip E:/GIT/DT5550W-CITIROC/DT5550W-Citiroc4Asic/output/NEWCitirocDesignforDT0WReadoutsoftware/NEWCitirocDesignforDT0WReadoutsoftware.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs.xci
