Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 18:01:22 2024
****************************************

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.0400      1.0700    0.0000      0.0000 r    (52.60,16.36)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)                         0.0388      1.0500    0.0871      0.0871 r    (52.35,16.36)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                          11      0.0091
  U299/I (INVD1BWP16P90CPD)                                                                               0.0389      1.0700    0.0008      0.0880 r    (50.33,15.64)
  U299/ZN (INVD1BWP16P90CPD)                                                                              0.0407      1.0500    0.0402      0.1282 f    (50.40,15.65)
  n391 (net)                                                                           8      0.0084
  U270/A2 (NR2D1BWP16P90CPD)                                                                              0.0408      1.0700    0.0004      0.1286 f    (51.61,17.67)
  U270/ZN (NR2D1BWP16P90CPD)                                                                              0.0232      1.0500    0.0261      0.1548 r    (51.73,17.67)
  n219 (net)                                                                           3      0.0027
  U271/B1 (IND2D1BWP16P90CPD)                                                                             0.0232      1.0700    0.0003      0.1551 r    (49.47,14.79)
  U271/ZN (IND2D1BWP16P90CPD)                                                                             0.0618      1.0500    0.0487      0.2038 f    (49.49,14.79)
  n217 (net)                                                                           7      0.0071
  U272/B1 (IND2D1BWP16P90CPD)                                                                             0.0619      1.0700    0.0003      0.2042 f    (51.94,13.87)
  U272/ZN (IND2D1BWP16P90CPD)                                                                             0.0219      1.0500    0.0239      0.2280 r    (51.96,13.87)
  n141 (net)                                                                           2      0.0018
  U282/A3 (NR3SKPBD1BWP16P90CPD)                                                                          0.0219      1.0700    0.0001      0.2281 r    (52.20,13.61)
  U282/ZN (NR3SKPBD1BWP16P90CPD)                                                                          0.0212      1.0500    0.0218      0.2499 f    (52.35,13.59)
  n143 (net)                                                                           1      0.0011
  U276/B (IAO21D1BWP16P90CPD)                                                                             0.0212      1.0700    0.0001      0.2500 f    (55.87,13.33)
  U276/ZN (IAO21D1BWP16P90CPD)                                                                            0.0277      1.0500    0.0252      0.2752 r    (55.88,13.39)
  n146 (net)                                                                           4      0.0029
  U275/B (OA21D1BWP16P90CPD)                                                                              0.0277      1.0700    0.0001      0.2753 r    (55.81,13.39)
  U275/Z (OA21D1BWP16P90CPD)                                                                              0.0105      1.0500    0.0295      0.3048 r    (55.94,13.39)
  n453 (net)                                                                           1      0.0015
  U279/B (AOI21D2BWP16P90CPDULVT)                                                                         0.0105      1.0700    0.0001      0.3049 r    (57.61,12.94)
  U279/ZN (AOI21D2BWP16P90CPDULVT)                                                                        0.0084      1.0500    0.0055      0.3104 f    (57.44,12.98)
  n452 (net)                                                                           1      0.0008
  U278/A2 (ND2D1BWP16P90CPDULVT)                                                                          0.0084      1.0700    0.0000      0.3104 f    (57.69,13.11)
  U278/ZN (ND2D1BWP16P90CPDULVT)                                                                          0.0067      1.0500    0.0059      0.3163 r    (57.80,13.11)
  n256 (net)                                                                           1      0.0012
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)                                                     0.0067      1.0700    0.0001      0.3164 r    (61.00,12.27)     s, n
  data arrival time                                                                                                                         0.3164

  clock clock (fall edge)                                                                                                       0.5950      0.5950
  clock network delay (ideal)                                                                                                   0.0000      0.5950
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.5950 f    (63.03,12.24)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5650
  duty cycle clock jitter                                                                                                      -0.0090      0.5560
  library setup time                                                                                                  1.0000   -0.0052      0.5508
  data required time                                                                                                                        0.5508
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5508
  data arrival time                                                                                                                        -0.3164
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.2344



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  tdi (in)                                                                                                0.0095      1.0500    0.0053      0.5053 f    (61.75,13.65)
  tdi (net)                                                                            6      0.0057
  U269/I (BUFFD1BWP16P90CPD)                                                                              0.0095      1.0700    0.0008      0.5061 f    (58.49,16.90)
  U269/Z (BUFFD1BWP16P90CPD)                                                                              0.0059      1.0500    0.0138      0.5198 f    (58.64,16.90)
  n467 (net)                                                                           1      0.0009
  U548/I (INVD1BWP16P90CPD)                                                                               0.0059      1.0700    0.0001      0.5199 f    (58.47,18.19)
  U548/ZN (INVD1BWP16P90CPD)                                                                              0.0110      1.0500    0.0105      0.5304 r    (58.55,18.19)
  n461 (net)                                                                           1      0.0025
  U547/I (INVD4BWP16P90CPD)                                                                               0.0110      1.0700    0.0001      0.5306 r    (59.33,18.10)
  U547/ZN (INVD4BWP16P90CPD)                                                                              0.0988      1.0500    0.0670      0.5976 f    (59.42,18.10)
  dbg_datf_si[0] (net)                                                                 1      0.1006
  dbg_datf_si[0] (out)                                                                                    0.0988      1.0700    0.0131      0.6107 f    (61.75,16.05)
  data arrival time                                                                                                                         0.6107

  clock clock (rise edge)                                                                                                       1.1900      1.1900
  clock network delay (ideal)                                                                                                   0.0000      1.1900
  clock uncertainty                                                                                                            -0.0300      1.1600
  cycle clock jitter                                                                                                           -0.0070      1.1530
  output external delay                                                                                                        -0.5000      0.6530
  data required time                                                                                                                        0.6530
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6530
  data arrival time                                                                                                                        -0.6107
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0423



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (recovery check against falling-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  trstn (in)                                                                                              0.0148      1.0500    0.0067      0.5067 r    (61.75,11.49)
  trstn (net)                                                                          5      0.0109
  U289/I (BUFFD1BWP16P90CPD)                                                                              0.0168      1.0700    0.0020      0.5088 r    (47.75,12.65)
  U289/Z (BUFFD1BWP16P90CPD)                                                                              0.1112      1.0500    0.0763      0.5850 r    (47.90,12.65)
  n382 (net)                                                                          20      0.0310
  i_img2_jtag_tap_tdo_reg/CDN (DFNCNQD4BWP16P90CPDULVT)                                                   0.1115      1.0700    0.0047      0.5897 r    (61.92,12.21)     s, n
  data arrival time                                                                                                                         0.5897

  clock clock (fall edge)                                                                                                       0.5950      0.5950
  clock network delay (ideal)                                                                                                   0.0000      0.5950
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.5950 f    (63.03,12.24)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5650
  duty cycle clock jitter                                                                                                      -0.0090      0.5560
  library setup time                                                                                                  1.0000   -0.0003      0.5557
  data required time                                                                                                                        0.5557
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5557
  data arrival time                                                                                                                        -0.5897
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0341



  Startpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                       0.5950      0.5950
  clock network delay (ideal)                                                                                                   0.0000      0.5950

  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      1.0700    0.0000      0.5950 f    (63.03,12.24)     s, n
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)                                                     0.0065      1.0500    0.0392      0.6342 r    (62.61,12.24)     s, n
  n404 (net)                                                                           1      0.0038
  U531/I (CKBD14BWP16P90CPDULVT)                                                                          0.0065      1.0700    0.0004      0.6345 r    (60.01,11.95)
  U531/Z (CKBD14BWP16P90CPDULVT)                                                                          0.0216      1.0500    0.0217      0.6563 r    (60.92,11.95)
  tdo (net)                                                                            1      0.1001
  tdo (out)                                                                                               0.0224      1.0700    0.0057      0.6620 r    (61.75,11.97)
  data arrival time                                                                                                                         0.6620

  clock clock (rise edge)                                                                                                       1.1900      1.1900
  clock network delay (ideal)                                                                                                   0.0000      1.1900
  clock uncertainty                                                                                                            -0.0300      1.1600
  duty cycle clock jitter                                                                                                      -0.0090      1.1510
  output external delay                                                                                                        -0.5000      0.6510
  data required time                                                                                                                        0.6510
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6510
  data arrival time                                                                                                                        -0.6620
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0110


1
