#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002296ba52080 .scope module, "tb_fifo_32" "tb_fifo_32" 2 5;
 .timescale -11 -11;
P_000002296ba50e90 .param/l "ENDTIME" 0 2 7, +C4<00000000000000001001110001000000>;
v000002296bad9fc0_0 .var "clk", 0 0;
v000002296bad8d00_0 .var "data_in", 7 0;
v000002296bada060_0 .net "data_out", 7 0, L_000002296ba79280;  1 drivers
v000002296bad98e0_0 .net "fifo_empty", 0 0, v000002296ba80190_0;  1 drivers
v000002296bad8da0_0 .net "fifo_full", 0 0, v000002296ba80230_0;  1 drivers
v000002296bad9660_0 .net "fifo_overflow", 0 0, v000002296ba802d0_0;  1 drivers
v000002296bad8f80_0 .net "fifo_threshold", 0 0, v000002296ba52650_0;  1 drivers
v000002296bad9ac0_0 .net "fifo_underflow", 0 0, v000002296ba52790_0;  1 drivers
v000002296bad9a20_0 .net "flit", 31 0, L_000002296bada630;  1 drivers
v000002296bad9700_0 .net "flit_avl", 0 0, L_000002296ba79600;  1 drivers
v000002296bad9020_0 .var/i "i", 31 0;
v000002296bad97a0_0 .var "rd", 0 0;
v000002296bad90c0_0 .var "rst_n", 0 0;
v000002296badb170_0 .var "wr", 0 0;
S_000002296ba6bd20 .scope module, "tb" "fifo_mem" 2 26, 3 4 0, S_000002296ba52080;
 .timescale -11 -11;
    .port_info 0 /OUTPUT 8 "data_out";
    .port_info 1 /OUTPUT 1 "fifo_full";
    .port_info 2 /OUTPUT 1 "fifo_empty";
    .port_info 3 /OUTPUT 1 "fifo_threshold";
    .port_info 4 /OUTPUT 1 "fifo_overflow";
    .port_info 5 /OUTPUT 1 "fifo_underflow";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
    .port_info 8 /INPUT 1 "wr";
    .port_info 9 /INPUT 1 "rd";
    .port_info 10 /OUTPUT 1 "flit_avl";
    .port_info 11 /OUTPUT 32 "flit";
    .port_info 12 /INPUT 8 "data_in";
L_000002296ba79ec0 .functor NOT 1, L_000002296badb3f0, C4<0>, C4<0>, C4<0>;
L_000002296ba79590 .functor AND 1, L_000002296badbfd0, L_000002296ba79ec0, C4<1>, C4<1>;
L_000002296ba79a60 .functor NOT 1, L_000002296badc250, C4<0>, C4<0>, C4<0>;
L_000002296ba79600 .functor AND 1, L_000002296ba79590, L_000002296ba79a60, C4<1>, C4<1>;
v000002296bad8bc0_0 .net *"_ivl_0", 31 0, L_000002296badc1b0;  1 drivers
v000002296bada380_0 .net *"_ivl_10", 0 0, L_000002296ba79ec0;  1 drivers
v000002296bad89e0_0 .net *"_ivl_13", 0 0, L_000002296ba79590;  1 drivers
v000002296bad9840_0 .net *"_ivl_15", 0 0, L_000002296badc250;  1 drivers
v000002296bad9d40_0 .net *"_ivl_16", 0 0, L_000002296ba79a60;  1 drivers
L_000002296bb10088 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002296bada420_0 .net *"_ivl_3", 26 0, L_000002296bb10088;  1 drivers
L_000002296bb100d0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000002296bad8800_0 .net/2u *"_ivl_4", 31 0, L_000002296bb100d0;  1 drivers
v000002296bad9200_0 .net *"_ivl_6", 0 0, L_000002296badbfd0;  1 drivers
v000002296bada1a0_0 .net *"_ivl_9", 0 0, L_000002296badb3f0;  1 drivers
v000002296bada240_0 .net "clk", 0 0, v000002296bad9fc0_0;  1 drivers
v000002296bada2e0_0 .net "data_in", 7 0, v000002296bad8d00_0;  1 drivers
v000002296bad9480_0 .net "data_out", 7 0, L_000002296ba79280;  alias, 1 drivers
v000002296bad88a0_0 .var "fifo_count", 4 0;
v000002296bada100_0 .net "fifo_empty", 0 0, v000002296ba80190_0;  alias, 1 drivers
v000002296bad8940_0 .net "fifo_full", 0 0, v000002296ba80230_0;  alias, 1 drivers
v000002296bad9980_0 .net "fifo_overflow", 0 0, v000002296ba802d0_0;  alias, 1 drivers
v000002296bad9f20_0 .net "fifo_rd", 0 0, L_000002296ba79520;  1 drivers
v000002296bad95c0_0 .net "fifo_threshold", 0 0, v000002296ba52650_0;  alias, 1 drivers
v000002296bad8a80_0 .net "fifo_underflow", 0 0, v000002296ba52790_0;  alias, 1 drivers
v000002296bad8ee0_0 .net "fifo_we", 0 0, L_000002296ba79b40;  1 drivers
v000002296bad9de0_0 .net "flit", 31 0, L_000002296bada630;  alias, 1 drivers
v000002296bad92a0_0 .net "flit_avl", 0 0, L_000002296ba79600;  alias, 1 drivers
v000002296bad8c60_0 .net "rd", 0 0, v000002296bad97a0_0;  1 drivers
v000002296bad86c0_0 .net "rptr", 4 0, v000002296ba7fbf0_0;  1 drivers
o000002296ba82c68 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002296bada4c0_0 .net "rptr_flit", 4 0, o000002296ba82c68;  0 drivers
v000002296bad9340_0 .net "rst_n", 0 0, v000002296bad90c0_0;  1 drivers
v000002296bad9e80_0 .net "wptr", 4 0, v000002296ba7f6f0_0;  1 drivers
v000002296bad8760_0 .net "wr", 0 0, v000002296badb170_0;  1 drivers
L_000002296badc1b0 .concat [ 5 27 0 0], v000002296bad88a0_0, L_000002296bb10088;
L_000002296badbfd0 .cmp/gt 32, L_000002296badc1b0, L_000002296bb100d0;
L_000002296badb3f0 .part v000002296bad88a0_0, 1, 1;
L_000002296badc250 .part v000002296bad88a0_0, 0, 1;
S_000002296ba6beb0 .scope module, "top1" "write_pointer" 3 29, 3 123 0, S_000002296ba6bd20;
 .timescale -11 -11;
    .port_info 0 /OUTPUT 5 "wptr";
    .port_info 1 /OUTPUT 1 "fifo_we";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "fifo_full";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst_n";
L_000002296ba799f0 .functor NOT 1, v000002296ba80230_0, C4<0>, C4<0>, C4<0>;
L_000002296ba79b40 .functor AND 1, L_000002296ba799f0, v000002296badb170_0, C4<1>, C4<1>;
v000002296ba7ef70_0 .net *"_ivl_0", 0 0, L_000002296ba799f0;  1 drivers
v000002296ba7e930_0 .net "clk", 0 0, v000002296bad9fc0_0;  alias, 1 drivers
v000002296ba7f1f0_0 .net "fifo_full", 0 0, v000002296ba80230_0;  alias, 1 drivers
v000002296ba7ec50_0 .net "fifo_we", 0 0, L_000002296ba79b40;  alias, 1 drivers
v000002296ba7f330_0 .net "rst_n", 0 0, v000002296bad90c0_0;  alias, 1 drivers
v000002296ba7f6f0_0 .var "wptr", 4 0;
v000002296ba7f510_0 .net "wr", 0 0, v000002296badb170_0;  alias, 1 drivers
E_000002296ba51a50/0 .event negedge, v000002296ba7f330_0;
E_000002296ba51a50/1 .event posedge, v000002296ba7e930_0;
E_000002296ba51a50 .event/or E_000002296ba51a50/0, E_000002296ba51a50/1;
S_000002296ba62cb0 .scope module, "top2" "read_pointer" 3 30, 3 59 0, S_000002296ba6bd20;
 .timescale -11 -11;
    .port_info 0 /OUTPUT 5 "rptr";
    .port_info 1 /INPUT 32 "rptr_flit";
    .port_info 2 /INPUT 5 "fifo_count";
    .port_info 3 /OUTPUT 1 "fifo_rd";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /INPUT 1 "fifo_empty";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_000002296ba794b0 .functor NOT 1, v000002296ba80190_0, C4<0>, C4<0>, C4<0>;
L_000002296ba79520 .functor AND 1, L_000002296ba794b0, v000002296bad97a0_0, C4<1>, C4<1>;
v000002296ba7ecf0_0 .net *"_ivl_0", 0 0, L_000002296ba794b0;  1 drivers
v000002296ba7fd30_0 .net "clk", 0 0, v000002296bad9fc0_0;  alias, 1 drivers
v000002296ba7e9d0_0 .net "fifo_count", 4 0, v000002296bad88a0_0;  1 drivers
v000002296ba7ed90_0 .net "fifo_empty", 0 0, v000002296ba80190_0;  alias, 1 drivers
v000002296ba7f5b0_0 .net "fifo_rd", 0 0, L_000002296ba79520;  alias, 1 drivers
v000002296ba7e7f0_0 .net "rd", 0 0, v000002296bad97a0_0;  alias, 1 drivers
v000002296ba7fbf0_0 .var "rptr", 4 0;
L_000002296bb102c8 .functor BUFT 1, C4<000000000000000000000000000zzzzz>, C4<0>, C4<0>, C4<0>;
v000002296ba7fc90_0 .net "rptr_flit", 31 0, L_000002296bb102c8;  1 drivers
v000002296ba7f010_0 .net "rst_n", 0 0, v000002296bad90c0_0;  alias, 1 drivers
S_000002296ba62e40 .scope module, "top3" "memory_array" 3 31, 3 37 0, S_000002296ba6bd20;
 .timescale -11 -11;
    .port_info 0 /OUTPUT 8 "data_out";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "fifo_we";
    .port_info 4 /INPUT 5 "wptr";
    .port_info 5 /INPUT 5 "rptr";
    .port_info 6 /INPUT 5 "rptr_flit";
    .port_info 7 /OUTPUT 32 "flit";
L_000002296ba79280 .functor BUFZ 8, L_000002296badadb0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002296ba7f470_0 .net *"_ivl_0", 7 0, L_000002296badadb0;  1 drivers
v000002296ba7e570_0 .net *"_ivl_10", 7 0, L_000002296bada6d0;  1 drivers
v000002296ba7fe70_0 .net *"_ivl_13", 3 0, L_000002296badb990;  1 drivers
v000002296ba7f0b0_0 .net *"_ivl_14", 5 0, L_000002296badaef0;  1 drivers
L_000002296bb10160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002296ba7f3d0_0 .net *"_ivl_17", 1 0, L_000002296bb10160;  1 drivers
L_000002296bb101a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002296ba7ee30_0 .net *"_ivl_21", 23 0, L_000002296bb101a8;  1 drivers
v000002296ba7e610_0 .net *"_ivl_3", 3 0, L_000002296badb5d0;  1 drivers
v000002296ba7eb10_0 .net *"_ivl_4", 5 0, L_000002296badbd50;  1 drivers
L_000002296bb10118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002296ba7f290_0 .net *"_ivl_7", 1 0, L_000002296bb10118;  1 drivers
v000002296ba7f8d0_0 .net "clk", 0 0, v000002296bad9fc0_0;  alias, 1 drivers
v000002296ba7e4d0_0 .net "data_in", 7 0, v000002296bad8d00_0;  alias, 1 drivers
v000002296ba7e6b0_0 .net "data_out", 7 0, L_000002296ba79280;  alias, 1 drivers
v000002296ba7f830 .array "data_out2", 0 15, 7 0;
v000002296ba7f650_0 .net "fifo_we", 0 0, L_000002296ba79b40;  alias, 1 drivers
v000002296ba7e750_0 .net "flit", 31 0, L_000002296bada630;  alias, 1 drivers
v000002296ba800f0_0 .net "rptr", 4 0, v000002296ba7fbf0_0;  alias, 1 drivers
v000002296ba7eed0_0 .net "rptr_flit", 4 0, o000002296ba82c68;  alias, 0 drivers
v000002296ba7f970_0 .net "wptr", 4 0, v000002296ba7f6f0_0;  alias, 1 drivers
E_000002296ba514d0 .event posedge, v000002296ba7e930_0;
L_000002296badadb0 .array/port v000002296ba7f830, L_000002296badbd50;
L_000002296badb5d0 .part v000002296ba7fbf0_0, 0, 4;
L_000002296badbd50 .concat [ 4 2 0 0], L_000002296badb5d0, L_000002296bb10118;
L_000002296bada6d0 .array/port v000002296ba7f830, L_000002296badaef0;
L_000002296badb990 .part o000002296ba82c68, 0, 4;
L_000002296badaef0 .concat [ 4 2 0 0], L_000002296badb990, L_000002296bb10160;
L_000002296bada630 .concat [ 8 24 0 0], L_000002296bada6d0, L_000002296bb101a8;
S_000002296ba06940 .scope module, "top4" "status_signal" 3 32, 3 80 0, S_000002296ba6bd20;
 .timescale -11 -11;
    .port_info 0 /OUTPUT 1 "fifo_full";
    .port_info 1 /OUTPUT 1 "fifo_empty";
    .port_info 2 /OUTPUT 1 "fifo_threshold";
    .port_info 3 /OUTPUT 1 "fifo_overflow";
    .port_info 4 /OUTPUT 1 "fifo_underflow";
    .port_info 5 /INPUT 1 "wr";
    .port_info 6 /INPUT 1 "rd";
    .port_info 7 /INPUT 1 "fifo_we";
    .port_info 8 /INPUT 1 "fifo_rd";
    .port_info 9 /INPUT 5 "wptr";
    .port_info 10 /INPUT 5 "rptr";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 1 "rst_n";
L_000002296ba79670 .functor XOR 1, L_000002296bada770, L_000002296badbe90, C4<0>, C4<0>;
L_000002296ba79c20 .functor AND 1, v000002296ba80230_0, v000002296badb170_0, C4<1>, C4<1>;
L_000002296ba79c90 .functor AND 1, v000002296ba80190_0, v000002296bad97a0_0, C4<1>, C4<1>;
v000002296ba7e890_0 .net *"_ivl_1", 0 0, L_000002296bada770;  1 drivers
v000002296ba7ea70_0 .net *"_ivl_10", 3 0, L_000002296bada810;  1 drivers
L_000002296bb101f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002296ba7fa10_0 .net/2u *"_ivl_12", 3 0, L_000002296bb101f0;  1 drivers
v000002296ba7ebb0_0 .net *"_ivl_14", 0 0, L_000002296badc2f0;  1 drivers
L_000002296bb10238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002296ba7f150_0 .net/2s *"_ivl_16", 1 0, L_000002296bb10238;  1 drivers
L_000002296bb10280 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002296ba80050_0 .net/2s *"_ivl_18", 1 0, L_000002296bb10280;  1 drivers
v000002296ba7f790_0 .net *"_ivl_20", 1 0, L_000002296badc430;  1 drivers
v000002296ba7fab0_0 .net *"_ivl_3", 0 0, L_000002296badbe90;  1 drivers
v000002296ba7fb50_0 .net *"_ivl_7", 3 0, L_000002296badabd0;  1 drivers
v000002296ba7fdd0_0 .net *"_ivl_9", 3 0, L_000002296bada8b0;  1 drivers
v000002296ba7ff10_0 .net "clk", 0 0, v000002296bad9fc0_0;  alias, 1 drivers
v000002296ba7ffb0_0 .net "fbit_comp", 0 0, L_000002296ba79670;  1 drivers
v000002296ba80190_0 .var "fifo_empty", 0 0;
v000002296ba80230_0 .var "fifo_full", 0 0;
v000002296ba802d0_0 .var "fifo_overflow", 0 0;
v000002296ba525b0_0 .net "fifo_rd", 0 0, L_000002296ba79520;  alias, 1 drivers
v000002296ba52650_0 .var "fifo_threshold", 0 0;
v000002296ba52790_0 .var "fifo_underflow", 0 0;
v000002296ba528d0_0 .net "fifo_we", 0 0, L_000002296ba79b40;  alias, 1 drivers
v000002296bad9b60_0 .net "overflow_set", 0 0, L_000002296ba79c20;  1 drivers
v000002296bad9520_0 .net "pointer_equal", 0 0, L_000002296badb670;  1 drivers
v000002296bad9160_0 .net "pointer_result", 4 0, L_000002296badb210;  1 drivers
v000002296bad8b20_0 .net "rd", 0 0, v000002296bad97a0_0;  alias, 1 drivers
v000002296bad8e40_0 .net "rptr", 4 0, v000002296ba7fbf0_0;  alias, 1 drivers
v000002296bad9c00_0 .net "rst_n", 0 0, v000002296bad90c0_0;  alias, 1 drivers
v000002296bad8620_0 .net "underflow_set", 0 0, L_000002296ba79c90;  1 drivers
v000002296bad9ca0_0 .net "wptr", 4 0, v000002296ba7f6f0_0;  alias, 1 drivers
v000002296bad93e0_0 .net "wr", 0 0, v000002296badb170_0;  alias, 1 drivers
E_000002296ba51190 .event anyedge, v000002296ba7ffb0_0, v000002296bad9520_0, v000002296bad9160_0;
L_000002296bada770 .part v000002296ba7f6f0_0, 4, 1;
L_000002296badbe90 .part v000002296ba7fbf0_0, 4, 1;
L_000002296badabd0 .part v000002296ba7f6f0_0, 0, 4;
L_000002296bada8b0 .part v000002296ba7fbf0_0, 0, 4;
L_000002296bada810 .arith/sub 4, L_000002296badabd0, L_000002296bada8b0;
L_000002296badc2f0 .cmp/ne 4, L_000002296bada810, L_000002296bb101f0;
L_000002296badc430 .functor MUXZ 2, L_000002296bb10280, L_000002296bb10238, L_000002296badc2f0, C4<>;
L_000002296badb670 .part L_000002296badc430, 0, 1;
L_000002296badb210 .arith/sub 5, v000002296ba7f6f0_0, v000002296ba7fbf0_0;
    .scope S_000002296ba6beb0;
T_0 ;
    %wait E_000002296ba51a50;
    %load/vec4 v000002296ba7f330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002296ba7f6f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002296ba7ec50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002296ba7f6f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002296ba7f6f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002296ba7f6f0_0;
    %assign/vec4 v000002296ba7f6f0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002296ba62cb0;
T_1 ;
    %wait E_000002296ba51a50;
    %load/vec4 v000002296ba7f010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002296ba7fbf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002296ba7f5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000002296ba7fbf0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002296ba7fbf0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000002296ba7fbf0_0;
    %assign/vec4 v000002296ba7fbf0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002296ba62e40;
T_2 ;
    %wait E_000002296ba514d0;
    %load/vec4 v000002296ba7f650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000002296ba7e4d0_0;
    %load/vec4 v000002296ba7f970_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002296ba7f830, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002296ba06940;
T_3 ;
    %wait E_000002296ba51190;
    %load/vec4 v000002296ba7ffb0_0;
    %load/vec4 v000002296bad9520_0;
    %and;
    %store/vec4 v000002296ba80230_0, 0, 1;
    %load/vec4 v000002296ba7ffb0_0;
    %inv;
    %load/vec4 v000002296bad9520_0;
    %and;
    %store/vec4 v000002296ba80190_0, 0, 1;
    %load/vec4 v000002296bad9160_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/1 T_3.2, 8;
    %load/vec4 v000002296bad9160_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.2;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %pad/s 1;
    %store/vec4 v000002296ba52650_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002296ba06940;
T_4 ;
    %wait E_000002296ba51a50;
    %load/vec4 v000002296bad9c00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002296ba802d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002296bad9b60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.4, 4;
    %load/vec4 v000002296ba525b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002296ba802d0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002296ba525b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002296ba802d0_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v000002296ba802d0_0;
    %assign/vec4 v000002296ba802d0_0, 0;
T_4.6 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002296ba06940;
T_5 ;
    %wait E_000002296ba51a50;
    %load/vec4 v000002296bad9c00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002296ba52790_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002296bad8620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.4, 4;
    %load/vec4 v000002296ba528d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002296ba52790_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000002296ba528d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002296ba52790_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v000002296ba52790_0;
    %assign/vec4 v000002296ba52790_0, 0;
T_5.6 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002296ba6bd20;
T_6 ;
    %wait E_000002296ba51a50;
    %load/vec4 v000002296bad9340_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002296bad88a0_0, 0, 5;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002296bad8760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002296bad88a0_0;
    %addi 1, 0, 5;
    %store/vec4 v000002296bad88a0_0, 0, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000002296bad8c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000002296bad88a0_0;
    %subi 1, 0, 5;
    %store/vec4 v000002296bad88a0_0, 0, 5;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002296ba52080;
T_7 ;
    %vpi_call 2 36 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002296ba52080 {0 0 0};
T_7.0 ;
    %delay 10, 0;
    %load/vec4 v000002296bad9fc0_0;
    %nor/r;
    %store/vec4 v000002296bad9fc0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000002296ba52080;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002296bad9fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002296bad90c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002296badb170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002296bad97a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002296bad8d00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002296bad90c0_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002296bad90c0_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002296bad90c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002296bad9020_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002296bad9020_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_8.1, 5;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002296badb170_0, 0, 1;
    %load/vec4 v000002296bad8d00_0;
    %addi 1, 0, 8;
    %store/vec4 v000002296bad8d00_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002296badb170_0, 0, 1;
    %load/vec4 v000002296bad9020_0;
    %addi 1, 0, 32;
    %store/vec4 v000002296bad9020_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002296bad9020_0, 0, 32;
T_8.2 ;
    %load/vec4 v000002296bad9020_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_8.3, 5;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002296bad97a0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002296bad97a0_0, 0, 1;
    %load/vec4 v000002296bad9020_0;
    %addi 1, 0, 32;
    %store/vec4 v000002296bad9020_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./router_fifo.v";
