Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/4bitadder/4bitadder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/4bitadder/4bitadder.srcs/sources_1/new/sub_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/4bitadder/4bitadder.srcs/sim_1/new/tb_adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/4bitadder/4bitadder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
