<module name="COMPUTE_CLUSTER0_DRU" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DRU_PID" acronym="DRU_PID" offset="0x0" width="64" description="Peripheral ID Register">
    <bitfield id="RSVD" width="32" begin="63" end="32" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x662C0900" description="PID Revision" range="" rwaccess="R"/>
  </register>
  <register id="DRU_CAPABILITIES" acronym="DRU_CAPABILITIES" offset="0x8" width="64" description="DRU Capabilities: Lists the capabilities of the channel for TR TYPE and formatting functions">
    <bitfield id="RSVD" width="18" begin="63" end="46" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SECTR" width="4" begin="45" end="42" resetval="0x1" description="Maximum second TR function that is supported" range="" rwaccess="R"/>
    <bitfield id="DFMT" width="3" begin="41" end="39" resetval="0x3" description="Maximum data reformatting function that is supported" range="" rwaccess="R"/>
    <bitfield id="ELTYPE" width="4" begin="38" end="35" resetval="0xB" description="Maximum element type value that is supported" range="" rwaccess="R"/>
    <bitfield id="AMODE" width="3" begin="34" end="32" resetval="0x1" description="The maximum AMODE that is supported. If AMODE is supported then DIR field must be supported for that AMODE." range="" rwaccess="R"/>
    <bitfield id="RSVD_CONF_SPEC" width="12" begin="31" end="20" resetval="0x0" description="Reserved for Configuration Specific Features. This implementation has no configuration specific features." range="" rwaccess="R"/>
    <bitfield id="GLOBAL_TRIG" width="1" begin="19" end="19" resetval="0x1" description="Global Triggers 0 and 1 are supported" range="" rwaccess="R"/>
    <bitfield id="LOCAL_TRIG" width="1" begin="18" end="18" resetval="0x1" description="Dedicated Local Trigger is supported" range="" rwaccess="R"/>
    <bitfield id="EOL" width="1" begin="17" end="17" resetval="0x0" description="EOL Field is supported" range="" rwaccess="R"/>
    <bitfield id="TRSTATIC" width="1" begin="16" end="16" resetval="0x1" description="STATIC Field is supported" range="" rwaccess="R"/>
    <bitfield id="TYPE15" width="1" begin="15" end="15" resetval="0x0" description="Type 15 TR is supported" range="" rwaccess="R"/>
    <bitfield id="TYPE14" width="1" begin="14" end="14" resetval="0x0" description="Type 14 TR is supported" range="" rwaccess="R"/>
    <bitfield id="TYPE13" width="1" begin="13" end="13" resetval="0x0" description="Type 13 TR is supported" range="" rwaccess="R"/>
    <bitfield id="TYPE12" width="1" begin="12" end="12" resetval="0x0" description="Type 12 TR is supported" range="" rwaccess="R"/>
    <bitfield id="TYPE11" width="1" begin="11" end="11" resetval="0x0" description="Type 11 TR is supported" range="" rwaccess="R"/>
    <bitfield id="TYPE10" width="1" begin="10" end="10" resetval="0x1" description="Type 10 TR is supported" range="" rwaccess="R"/>
    <bitfield id="TYPE9" width="1" begin="9" end="9" resetval="0x0" description="Type 9 TR is supported" range="" rwaccess="R"/>
    <bitfield id="TYPE8" width="1" begin="8" end="8" resetval="0x1" description="Type 8 TR is supported" range="" rwaccess="R"/>
    <bitfield id="TYPE7" width="1" begin="7" end="7" resetval="0x0" description="Type 7 TR is supported" range="" rwaccess="R"/>
    <bitfield id="TYPE6" width="1" begin="6" end="6" resetval="0x0" description="Type 6 TR is supported" range="" rwaccess="R"/>
    <bitfield id="TYPE5" width="1" begin="5" end="5" resetval="0x1" description="Type 5 TR is supported" range="" rwaccess="R"/>
    <bitfield id="TYPE4" width="1" begin="4" end="4" resetval="0x0" description="Type 4 TR is supported" range="" rwaccess="R"/>
    <bitfield id="TYPE3" width="1" begin="3" end="3" resetval="0x0" description="Type 3 TR is supported" range="" rwaccess="R"/>
    <bitfield id="TYPE2" width="1" begin="2" end="2" resetval="0x0" description="Type 2 TR is supported" range="" rwaccess="R"/>
    <bitfield id="TYPE1" width="1" begin="1" end="1" resetval="0x0" description="Type 1 TR is supported" range="" rwaccess="R"/>
    <bitfield id="TYPE0" width="1" begin="0" end="0" resetval="0x0" description="Type 0 TR is supported" range="" rwaccess="R"/>
  </register>
  <register id="DRU_SHARED_EVT_SET" acronym="DRU_SHARED_EVT_SET" offset="0x4000" width="64" description="DRU Shared Event Set Register">
    <bitfield id="RSVD" width="63" begin="63" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Set the protocol error event" range="" rwaccess="W"/>
  </register>
  <register id="DRU_COMP_EVT_SET0" acronym="DRU_COMP_EVT_SET0" offset="0x4040" width="64" description="DRU Completion Event Set Register">
    <bitfield id="RESERVED" width="32" begin="63" end="32" resetval="0x0" description="" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT31" width="1" begin="31" end="31" resetval="0x0" description="Set the Completion Event for channel 31" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT30" width="1" begin="30" end="30" resetval="0x0" description="Set the Completion Event for channel 30" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT29" width="1" begin="29" end="29" resetval="0x0" description="Set the Completion Event for channel 29" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT28" width="1" begin="28" end="28" resetval="0x0" description="Set the Completion Event for channel 28" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT27" width="1" begin="27" end="27" resetval="0x0" description="Set the Completion Event for channel 27" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT26" width="1" begin="26" end="26" resetval="0x0" description="Set the Completion Event for channel 26" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT25" width="1" begin="25" end="25" resetval="0x0" description="Set the Completion Event for channel 25" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT24" width="1" begin="24" end="24" resetval="0x0" description="Set the Completion Event for channel 24" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT23" width="1" begin="23" end="23" resetval="0x0" description="Set the Completion Event for channel 23" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT22" width="1" begin="22" end="22" resetval="0x0" description="Set the Completion Event for channel 22" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT21" width="1" begin="21" end="21" resetval="0x0" description="Set the Completion Event for channel 21" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT20" width="1" begin="20" end="20" resetval="0x0" description="Set the Completion Event for channel 20" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT19" width="1" begin="19" end="19" resetval="0x0" description="Set the Completion Event for channel 19" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT18" width="1" begin="18" end="18" resetval="0x0" description="Set the Completion Event for channel 18" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT17" width="1" begin="17" end="17" resetval="0x0" description="Set the Completion Event for channel 17" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT16" width="1" begin="16" end="16" resetval="0x0" description="Set the Completion Event for channel 16" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT15" width="1" begin="15" end="15" resetval="0x0" description="Set the Completion Event for channel 15" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT14" width="1" begin="14" end="14" resetval="0x0" description="Set the Completion Event for channel 14" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT13" width="1" begin="13" end="13" resetval="0x0" description="Set the Completion Event for channel 13" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT12" width="1" begin="12" end="12" resetval="0x0" description="Set the Completion Event for channel 12" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT11" width="1" begin="11" end="11" resetval="0x0" description="Set the Completion Event for channel 11" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT10" width="1" begin="10" end="10" resetval="0x0" description="Set the Completion Event for channel 10" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT9" width="1" begin="9" end="9" resetval="0x0" description="Set the Completion Event for channel 9" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT8" width="1" begin="8" end="8" resetval="0x0" description="Set the Completion Event for channel 8" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT7" width="1" begin="7" end="7" resetval="0x0" description="Set the Completion Event for channel 7" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT6" width="1" begin="6" end="6" resetval="0x0" description="Set the Completion Event for channel 6" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT5" width="1" begin="5" end="5" resetval="0x0" description="Set the Completion Event for channel 5" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT4" width="1" begin="4" end="4" resetval="0x0" description="Set the Completion Event for channel 4" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT3" width="1" begin="3" end="3" resetval="0x0" description="Set the Completion Event for channel 3" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT2" width="1" begin="2" end="2" resetval="0x0" description="Set the Completion Event for channel 2" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT1" width="1" begin="1" end="1" resetval="0x0" description="Set the Completion Event for channel 1" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT0" width="1" begin="0" end="0" resetval="0x0" description="Set the Completion Event for channel 0" range="" rwaccess="W"/>
  </register>
  <register id="DRU_ERR_EVT_SET0" acronym="DRU_ERR_EVT_SET0" offset="0x4080" width="64" description="DRU Error Event Set Register">
    <bitfield id="RESERVED" width="32" begin="63" end="32" resetval="0x0" description="" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT31" width="1" begin="31" end="31" resetval="0x0" description="Set the Error Event for channel 31" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT30" width="1" begin="30" end="30" resetval="0x0" description="Set the Error Event for channel 30" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT29" width="1" begin="29" end="29" resetval="0x0" description="Set the Error Event for channel 29" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT28" width="1" begin="28" end="28" resetval="0x0" description="Set the Error Event for channel 28" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT27" width="1" begin="27" end="27" resetval="0x0" description="Set the Error Event for channel 27" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT26" width="1" begin="26" end="26" resetval="0x0" description="Set the Error Event for channel 26" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT25" width="1" begin="25" end="25" resetval="0x0" description="Set the Error Event for channel 25" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT24" width="1" begin="24" end="24" resetval="0x0" description="Set the Error Event for channel 24" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT23" width="1" begin="23" end="23" resetval="0x0" description="Set the Error Event for channel 23" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT22" width="1" begin="22" end="22" resetval="0x0" description="Set the Error Event for channel 22" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT21" width="1" begin="21" end="21" resetval="0x0" description="Set the Error Event for channel 21" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT20" width="1" begin="20" end="20" resetval="0x0" description="Set the Error Event for channel 20" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT19" width="1" begin="19" end="19" resetval="0x0" description="Set the Error Event for channel 19" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT18" width="1" begin="18" end="18" resetval="0x0" description="Set the Error Event for channel 18" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT17" width="1" begin="17" end="17" resetval="0x0" description="Set the Error Event for channel 17" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT16" width="1" begin="16" end="16" resetval="0x0" description="Set the Error Event for channel 16" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT15" width="1" begin="15" end="15" resetval="0x0" description="Set the Error Event for channel 15" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT14" width="1" begin="14" end="14" resetval="0x0" description="Set the Error Event for channel 14" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT13" width="1" begin="13" end="13" resetval="0x0" description="Set the Error Event for channel 13" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT12" width="1" begin="12" end="12" resetval="0x0" description="Set the Error Event for channel 12" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT11" width="1" begin="11" end="11" resetval="0x0" description="Set the Error Event for channel 11" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT10" width="1" begin="10" end="10" resetval="0x0" description="Set the Error Event for channel 10" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT9" width="1" begin="9" end="9" resetval="0x0" description="Set the Error Event for channel 9" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT8" width="1" begin="8" end="8" resetval="0x0" description="Set the Error Event for channel 8" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT7" width="1" begin="7" end="7" resetval="0x0" description="Set the Error Event for channel 7" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT6" width="1" begin="6" end="6" resetval="0x0" description="Set the Error Event for channel 6" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT5" width="1" begin="5" end="5" resetval="0x0" description="Set the Error Event for channel 5" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT4" width="1" begin="4" end="4" resetval="0x0" description="Set the Error Event for channel 4" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT3" width="1" begin="3" end="3" resetval="0x0" description="Set the Error Event for channel 3" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT2" width="1" begin="2" end="2" resetval="0x0" description="Set the Error Event for channel 2" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT1" width="1" begin="1" end="1" resetval="0x0" description="Set the Error Event for channel 1" range="" rwaccess="W"/>
    <bitfield id="ERR_EVT0" width="1" begin="0" end="0" resetval="0x0" description="Set the Error Event for channel 0" range="" rwaccess="W"/>
  </register>
  <register id="DRU_LOCAL_EVT_SET0" acronym="DRU_LOCAL_EVT_SET0" offset="0x40C0" width="64" description="DRU Local Event Set Register">
    <bitfield id="RESERVED" width="32" begin="63" end="32" resetval="0x0" description="" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT31" width="1" begin="31" end="31" resetval="0x0" description="Set the Local Event for channel 31" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT30" width="1" begin="30" end="30" resetval="0x0" description="Set the Local Event for channel 30" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT29" width="1" begin="29" end="29" resetval="0x0" description="Set the Local Event for channel 29" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT28" width="1" begin="28" end="28" resetval="0x0" description="Set the Local Event for channel 28" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT27" width="1" begin="27" end="27" resetval="0x0" description="Set the Local Event for channel 27" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT26" width="1" begin="26" end="26" resetval="0x0" description="Set the Local Event for channel 26" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT25" width="1" begin="25" end="25" resetval="0x0" description="Set the Local Event for channel 25" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT24" width="1" begin="24" end="24" resetval="0x0" description="Set the Local Event for channel 24" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT23" width="1" begin="23" end="23" resetval="0x0" description="Set the Local Event for channel 23" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT22" width="1" begin="22" end="22" resetval="0x0" description="Set the Local Event for channel 22" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT21" width="1" begin="21" end="21" resetval="0x0" description="Set the Local Event for channel 21" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT20" width="1" begin="20" end="20" resetval="0x0" description="Set the Local Event for channel 20" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT19" width="1" begin="19" end="19" resetval="0x0" description="Set the Local Event for channel 19" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT18" width="1" begin="18" end="18" resetval="0x0" description="Set the Local Event for channel 18" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT17" width="1" begin="17" end="17" resetval="0x0" description="Set the Local Event for channel 17" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT16" width="1" begin="16" end="16" resetval="0x0" description="Set the Local Event for channel 16" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT15" width="1" begin="15" end="15" resetval="0x0" description="Set the Local Event for channel 15" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT14" width="1" begin="14" end="14" resetval="0x0" description="Set the Local Event for channel 14" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT13" width="1" begin="13" end="13" resetval="0x0" description="Set the Local Event for channel 13" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT12" width="1" begin="12" end="12" resetval="0x0" description="Set the Local Event for channel 12" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT11" width="1" begin="11" end="11" resetval="0x0" description="Set the Local Event for channel 11" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT10" width="1" begin="10" end="10" resetval="0x0" description="Set the Local Event for channel 10" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT9" width="1" begin="9" end="9" resetval="0x0" description="Set the Local Event for channel 9" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT8" width="1" begin="8" end="8" resetval="0x0" description="Set the Local Event for channel 8" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT7" width="1" begin="7" end="7" resetval="0x0" description="Set the Local Event for channel 7" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT6" width="1" begin="6" end="6" resetval="0x0" description="Set the Local Event for channel 6" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT5" width="1" begin="5" end="5" resetval="0x0" description="Set the Local Event for channel 5" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT4" width="1" begin="4" end="4" resetval="0x0" description="Set the Local Event for channel 4" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT3" width="1" begin="3" end="3" resetval="0x0" description="Set the Local Event for channel 3" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT2" width="1" begin="2" end="2" resetval="0x0" description="Set the Local Event for channel 2" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT1" width="1" begin="1" end="1" resetval="0x0" description="Set the Local Event for channel 1" range="" rwaccess="W"/>
    <bitfield id="COMP_EVT0" width="1" begin="0" end="0" resetval="0x0" description="Set the Local Event for channel 0" range="" rwaccess="W"/>
  </register>
  <register id="DRU_CFG_y" acronym="DRU_CFG_y" offset="0x8000" width="64" description="Configuration Register for Queue 'y' Offset = 8000h + (y * 8h); where y = 0h to 4h">
    <bitfield id="RSVD" width="32" begin="63" end="32" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="REARB_WAIT" width="8" begin="31" end="24" resetval="0x0" description="This is the number of commands that will be sent by other queues before allowing the queue to arbitrate again for the right to send commands. This is only started when a queue exhausted its consecutive trans count." range="" rwaccess="RW"/>
    <bitfield id="CONSECUTIVE_TRANS" width="8" begin="23" end="16" resetval="0x0" description="This is the number of consecutive transactions that will be sent before allowing another queue of equal level to arbitrate to send commands. This is the maximum number of commands that it can send. If the queue has any delays such as virtual address lookup then the arbitration will be forced regardless of the number of commands." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="QOS" width="3" begin="10" end="8" resetval="0x0" description="This configures the QoS for Queue 'y'. This should only be set for fixed priority queues and the lower queue should have the lower QoS." range="" rwaccess="RW"/>
    <bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="This configures the Order ID for Queue 'y'." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="PRI" width="3" begin="2" end="0" resetval="0x0" description="This configures the priority for Queue 'y'. This will be the priority that will be presented on the External bus for all commands from this queue." range="" rwaccess="RW"/>
  </register>
  <register id="DRU_STATUS_y" acronym="DRU_STATUS_y" offset="0x8040" width="64" description="Status Register for Queue 'y' Offset = 8040h + (y * 8h); where y = 0h to 4h">
    <bitfield id="RSVD" width="28" begin="63" end="36" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RD_TOTAL" width="9" begin="35" end="27" resetval="0x0" description="This is the channel that the read half is currently working on." range="" rwaccess="R"/>
    <bitfield id="RD_TOP" width="9" begin="26" end="18" resetval="0x0" description="This is the channel that the read half is currently working on." range="" rwaccess="R"/>
    <bitfield id="WR_TOTAL" width="9" begin="17" end="9" resetval="0x0" description="This is the channel that the write half is currently working on." range="" rwaccess="R"/>
    <bitfield id="WR_TOP" width="9" begin="8" end="0" resetval="0x0" description="This is the channel that the write half is currently working on." range="" rwaccess="R"/>
  </register>
  <register id="DRU_MEMATTR64K_y" acronym="DRU_MEMATTR64K_y" offset="0x10000" width="32" description="The Memory Attribute register contains the attributes for all the 64K mapped regions. Offset = 10000h + (y * 4h); where y = 0h to 7Fh">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MEMTYPE" width="2" begin="7" end="6" resetval="0x0" description="Defines the type of the memory" range="" rwaccess="RW"/>
    <bitfield id="SDOMAIN" width="2" begin="5" end="4" resetval="0x0" description="Defines the shareability domain of the memory" range="" rwaccess="RW"/>
    <bitfield id="OUTER" width="2" begin="3" end="2" resetval="0x0" description="Defines the outer allocatability of the memory" range="" rwaccess="RW"/>
    <bitfield id="INNER" width="2" begin="1" end="0" resetval="0x0" description="Defines the inner allocatability of the memory" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_MEMATTR16M1_y" acronym="DRU_MEMATTR16M1_y" offset="0x20000" width="32" description="The Memory Attribute register contains the attributes for all the second 16M mapped regions. Offset = 20000h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MEMTYPE" width="2" begin="7" end="6" resetval="0x0" description="Defines the type of the memory" range="" rwaccess="RW"/>
    <bitfield id="SDOMAIN" width="2" begin="5" end="4" resetval="0x0" description="Defines the shareability domain of the memory" range="" rwaccess="RW"/>
    <bitfield id="OUTER" width="2" begin="3" end="2" resetval="0x0" description="Defines the outer allocatability of the memory" range="" rwaccess="RW"/>
    <bitfield id="INNER" width="2" begin="1" end="0" resetval="0x0" description="Defines the inner allocatability of the memory" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_MEMATTR16M0_y" acronym="DRU_MEMATTR16M0_y" offset="0x30000" width="32" description="The Memory Attribute register contains the attributes for all the first 16M mapped regions. Offset = 30000h + (y * 4h); where y = 0h to 7Fh">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MEMTYPE" width="2" begin="7" end="6" resetval="0x0" description="Defines the type of the memory" range="" rwaccess="RW"/>
    <bitfield id="SDOMAIN" width="2" begin="5" end="4" resetval="0x0" description="Defines the shareability domain of the memory" range="" rwaccess="RW"/>
    <bitfield id="OUTER" width="2" begin="3" end="2" resetval="0x0" description="Defines the outer allocatability of the memory" range="" rwaccess="RW"/>
    <bitfield id="INNER" width="2" begin="1" end="0" resetval="0x0" description="Defines the inner allocatability of the memory" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_CFG_j" acronym="DRU_CFG_j" offset="0x40000" width="64" description="Channel Configuration Register. The Channel Configuration Register is used to initialize static mode settings for the DMA Channel. The register may only be written when the chanel is disable by setting to 0x0 the DRU_CHRT_CTL_j[31] ENABLE bit. Offset = 40000h + (j * 100h); where j = 0h to 1Fh">
    <bitfield id="RSVD" width="32" begin="63" end="32" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAUSE_ON_ERR" width="1" begin="31" end="31" resetval="0x0" description="Pause on Error. This field controls what the channel will do if an error or exception occurs during a data transfer. This field is encoded as follows:0 = Channel will drop current work and move on1 = Channel will pause and wait for SW to investigate and un-pause the channel." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CHAN_TYPE_OWNER" width="1" begin="19" end="19" resetval="0x0" description="This field controls how the TR is received by the UTC.0 = The DRU_SUBMIT_WORD0_1_j_k to DRU_SUBMIT_WORD14_15_j_k registers must be written to submit it.1 = The TR will be received through PSI-L." range="" rwaccess="RW"/>
    <bitfield id="CHAN_TYPE" width="3" begin="18" end="16" resetval="0x0" description="This field states the TR type that is being used along with CHAN_TYPE_OWNER field make up the 4-bit CHAN_TYPE for an UTC. The value of this is all zeroes to reflect that the UTC DRU only does TRs through pass-by value mechanisms." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_CHOES0_j" acronym="DRU_CHOES0_j" offset="0x40020" width="64" description="The Output Event Steering Registers are used to specify a global event number to generate anytime the required event generation criteria specified in a TR are met. A single event with the event number set equal to the value in the corresponding register will be generated. This register is provided in order to allow security software to lock down which events in the global space any given channel/ thread is allowed to generate Offset = 40020h + (j * 100h); where j = 0h to 1Fh">
    <bitfield id="RSVD" width="48" begin="63" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVT_NUM" width="16" begin="15" end="0" resetval="0x0" description="This is the global event number to be generated." range="" rwaccess="RW"/>
  </register>
  <register id="DRU_CHST_SCHED_j" acronym="DRU_CHST_SCHED_j" offset="0x40060" width="64" description="Channel Static Scheduler Config Register Offset = 40060h + (j * 100h); where j = 0h to 1Fh">
    <bitfield id="RESERVED" width="61" begin="63" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="QUEUE" width="3" begin="2" end="0" resetval="0x0" description="Thus is the queue number that is written" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_CHRT_CTL_j" acronym="DRU_CHRT_CTL_j" offset="0x60000" width="64" description="The channel realtime control register contains real-time cotrol and status information for the DMA Channel. The fields in this regsiter can be changed while the channel is in operation. Offset = 60000h + (j * 100h); where j = 0h to 1Fh">
    <bitfield id="RSVD" width="32" begin="63" end="32" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="31" end="31" resetval="0x0" description="This field enables or disables the channel. Disabling a channel halts operation on the channel after the current block transfer is completed. Disabling a channel in the middle of a packet transfer may result in underflow conditions in the attached application block and data loss. This field will be cleared after a channel teardown is complete. This field is encoded as follows:0 = channel is disabled1 = channel is enabled" range="" rwaccess="RW"/>
    <bitfield id="TEARDOWN" width="1" begin="30" end="30" resetval="0x0" description="Channel teardown.Setting this bit will request the channel to be torn down. This field will remain set after a channel teardown is complete." range="" rwaccess="RW"/>
    <bitfield id="PAUSE" width="1" begin="29" end="29" resetval="0x0" description="Channel pause.Setting this bit will request the channel to pause processing at the next packet boundary. This is a more graceful method of halting processing than disabling the channel as it will not allow any current packets to underflow." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="29" begin="28" end="0" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_CHRT_SWTRIG_j" acronym="DRU_CHRT_SWTRIG_j" offset="0x60008" width="64" description="The Software Trigger Register provides a mechanism by which software can directly trigger the channel in a secure way. Offset = 60008h + (j * 100h); where j = 0h to 1Fh">
    <bitfield id="RSVD" width="61" begin="63" end="3" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOCAL_TRIGGER0" width="1" begin="2" end="2" resetval="0x0" description="Trigger: writing this bit with a value of 1 will cause the trigger event to be sent to this channel. This will trigger Local Event" range="" rwaccess="RW"/>
    <bitfield id="GLOBAL_TRIGGER1" width="1" begin="1" end="1" resetval="0x0" description="Trigger: writing this bit with a value of 1 will cause the trigger event to be sent to this channel. This will trigger Global Event 1" range="" rwaccess="RW"/>
    <bitfield id="GLOBAL_TRIGGER0" width="1" begin="0" end="0" resetval="0x0" description="Trigger: writing this bit with a value of 1 will cause the trigger event to be sent to this channel. This will trigger Global Event 0" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_CHRT_STATUS_DET_j" acronym="DRU_CHRT_STATUS_DET_j" offset="0x60010" width="64" description="The channel status details Offset = 60010h + (j * 100h); where j = 0h to 1Fh">
    <bitfield id="RESERVED" width="48" begin="63" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMD_ID" width="8" begin="15" end="8" resetval="0x0" description="The command id of the TR that had an error." range="" rwaccess="R"/>
    <bitfield id="INFO" width="4" begin="7" end="4" resetval="0x0" description="The information of the type of status." range="" rwaccess="R"/>
    <bitfield id="STATUS_TYPE" width="4" begin="3" end="0" resetval="0x0" description="The type of error that occured. Submission Errors are not captured in this register" range="" rwaccess="R"/>
  </register>
  <register id="DRU_CHRT_STATUS_CNT_j" acronym="DRU_CHRT_STATUS_CNT_j" offset="0x60018" width="64" description="The channel count details Offset = 60018h + (j * 100h); where j = 0h to 1Fh">
    <bitfield id="ICNT3" width="16" begin="63" end="48" resetval="0x0" description="Value of outermost count when error occurred" range="" rwaccess="R"/>
    <bitfield id="ICNT2" width="16" begin="47" end="32" resetval="0x0" description="Value of second outermost count when error occurred" range="" rwaccess="R"/>
    <bitfield id="ICNT1" width="16" begin="31" end="16" resetval="0x0" description="The value of the second innermost count when error occurred" range="" rwaccess="R"/>
    <bitfield id="ICNT0" width="16" begin="15" end="0" resetval="0x0" description="The value of the innermost count when error occurred" range="" rwaccess="R"/>
  </register>
  <register id="DRU_ATOMIC_SUBMIT_CURR_TR_WORD0_1_j" acronym="DRU_ATOMIC_SUBMIT_CURR_TR_WORD0_1_j" offset="0x80000" width="64" description="The first TR submission word Offset = 80000h + (j * 100h); where j = 0h to 1Fh">
    <bitfield id="ICNT1" width="16" begin="63" end="48" resetval="0x0" description="Lines in a transfer" range="" rwaccess="RW"/>
    <bitfield id="ICNT0" width="16" begin="47" end="32" resetval="0x0" description="Bytes in a transfer" range="" rwaccess="RW"/>
    <bitfield id="FLAGS" width="32" begin="31" end="0" resetval="0x0" description="Flags for the operation and type of descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_ATOMIC_SUBMIT_CURR_TR_WORD2_3_j" acronym="DRU_ATOMIC_SUBMIT_CURR_TR_WORD2_3_j" offset="0x80008" width="64" description="The second TR submission word Offset = 80008h + (j * 100h); where j = 0h to 1Fh">
    <bitfield id="RSVD" width="16" begin="63" end="48" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SRC_ADDR" width="48" begin="47" end="0" resetval="0x0" description="Source transfer address virtual or physical allowed" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_ATOMIC_SUBMIT_CURR_TR_WORD4_5_j" acronym="DRU_ATOMIC_SUBMIT_CURR_TR_WORD4_5_j" offset="0x80010" width="64" description="The third TR submission word Offset = 80010h + (j * 100h); where j = 0h to 1Fh">
    <bitfield id="ICNT3" width="16" begin="63" end="48" resetval="0x0" description="The size of the 4th loop in the TR transfer" range="" rwaccess="RW"/>
    <bitfield id="ICNT2" width="16" begin="47" end="32" resetval="0x0" description="The size of the 3rd loop in the TR transfer" range="" rwaccess="RW"/>
    <bitfield id="DIM1" width="32" begin="31" end="0" resetval="0x0" description="The first dimension width of the source data" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_ATOMIC_SUBMIT_CURR_TR_WORD6_7_j" acronym="DRU_ATOMIC_SUBMIT_CURR_TR_WORD6_7_j" offset="0x80018" width="64" description="The fourth TR submission word Offset = 80018h + (j * 100h); where j = 0h to 1Fh">
    <bitfield id="DIM3" width="32" begin="63" end="32" resetval="0x0" description="The third dimension width of the source data" range="" rwaccess="RW"/>
    <bitfield id="DIM2" width="32" begin="31" end="0" resetval="0x0" description="The second dimension width of the source data" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_ATOMIC_SUBMIT_CURR_TR_WORD8_9_j" acronym="DRU_ATOMIC_SUBMIT_CURR_TR_WORD8_9_j" offset="0x80020" width="64" description="The fifth TR submission word Offset = 80020h + (j * 100h); where j = 0h to 1Fh">
    <bitfield id="DDIM1" width="32" begin="63" end="32" resetval="0x0" description="The first dimension width of the destination data" range="" rwaccess="RW"/>
    <bitfield id="FMTFLAGS" width="32" begin="31" end="0" resetval="0x0" description="The data formatting flags to be used for the TR" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_ATOMIC_SUBMIT_CURR_TR_WORD10_11_j" acronym="DRU_ATOMIC_SUBMIT_CURR_TR_WORD10_11_j" offset="0x80028" width="64" description="The sixth TR submission word Offset = 80028h + (j * 100h); where j = 0h to 1Fh">
    <bitfield id="RSVD" width="16" begin="63" end="48" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DADDR" width="48" begin="47" end="0" resetval="0x0" description="Destination transfer address virtual or physical allowed" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_ATOMIC_SUBMIT_CURR_TR_WORD12_13_j" acronym="DRU_ATOMIC_SUBMIT_CURR_TR_WORD12_13_j" offset="0x80030" width="64" description="The seventh TR submission word Offset = 80030h + (j * 100h); where j = 0h to 1Fh">
    <bitfield id="DDIM3" width="32" begin="63" end="32" resetval="0x0" description="The third dimension width of the destination data" range="" rwaccess="RW"/>
    <bitfield id="DDIM2" width="32" begin="31" end="0" resetval="0x0" description="The second dimension width of the destination data" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_ATOMIC_SUBMIT_CURR_TR_WORD14_15_j" acronym="DRU_ATOMIC_SUBMIT_CURR_TR_WORD14_15_j" offset="0x80038" width="64" description="The eight TR submission word Offset = 80038h + (j * 100h); where j = 0h to 1Fh">
    <bitfield id="DICNT3" width="16" begin="63" end="48" resetval="0x0" description="The fourth count of the destination if different than the source" range="" rwaccess="RW"/>
    <bitfield id="DICNT2" width="16" begin="47" end="32" resetval="0x0" description="The third count of the destination if different than the source" range="" rwaccess="RW"/>
    <bitfield id="DICNT1" width="16" begin="31" end="16" resetval="0x0" description="The second innermost count of the destination if different than the source" range="" rwaccess="RW"/>
    <bitfield id="DICNT0" width="16" begin="15" end="0" resetval="0x0" description="The innermost count of the destination if different than the source" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_NEXT_TR_WORD0_1_j_k" acronym="DRU_NEXT_TR_WORD0_1_j_k" offset="0x80040" width="64" description="The first TR submission word Offset = 80040h + (j * 100h) + (k * 40h); where j = 0h to 1Fh, k = 0h to 2h">
    <bitfield id="ICNT1" width="16" begin="63" end="48" resetval="0x0" description="Lines in a transfer" range="" rwaccess="R"/>
    <bitfield id="ICNT0" width="16" begin="47" end="32" resetval="0x0" description="Bytes in a transfer" range="" rwaccess="R"/>
    <bitfield id="FLAGS" width="32" begin="31" end="0" resetval="0x0" description="Flags for the operation and type of descriptor" range="" rwaccess="R"/>
  </register>
  <register id="DRU_NEXT_TR_WORD2_3_j_k" acronym="DRU_NEXT_TR_WORD2_3_j_k" offset="0x80048" width="64" description="The second TR submission word Offset = 80048h + (j * 100h) + (k * 40h); where j = 0h to 1Fh, k = 0h to 2h">
    <bitfield id="RSVD" width="16" begin="63" end="48" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SRC_ADDR" width="48" begin="47" end="0" resetval="0x0" description="Source transfer address virtual or physical allowed" range="" rwaccess="R"/>
  </register>
  <register id="DRU_NEXT_TR_WORD4_5_j_k" acronym="DRU_NEXT_TR_WORD4_5_j_k" offset="0x80050" width="64" description="The third TR submission word Offset = 80050h + (j * 100h) + (k * 40h); where j = 0h to 1Fh, k = 0h to 2h">
    <bitfield id="ICNT3" width="16" begin="63" end="48" resetval="0x0" description="The size of the 4th loop in the TR transfer" range="" rwaccess="R"/>
    <bitfield id="ICNT2" width="16" begin="47" end="32" resetval="0x0" description="The size of the 3rd loop in the TR transfer" range="" rwaccess="R"/>
    <bitfield id="DIM1" width="32" begin="31" end="0" resetval="0x0" description="The first dimension width of the source data" range="" rwaccess="R"/>
  </register>
  <register id="DRU_NEXT_TR_WORD6_7_j_k" acronym="DRU_NEXT_TR_WORD6_7_j_k" offset="0x80058" width="64" description="The fourth TR submission word Offset = 80058h + (j * 100h) + (k * 40h); where j = 0h to 1Fh, k = 0h to 2h">
    <bitfield id="DIM3" width="32" begin="63" end="32" resetval="0x0" description="The third dimension width of the source data" range="" rwaccess="R"/>
    <bitfield id="DIM2" width="32" begin="31" end="0" resetval="0x0" description="The second dimension width of the source data" range="" rwaccess="R"/>
  </register>
  <register id="DRU_NEXT_TR_WORD8_9_j_k" acronym="DRU_NEXT_TR_WORD8_9_j_k" offset="0x80060" width="64" description="The fifth TR submission word Offset = 80060h + (j * 100h) + (k * 40h); where j = 0h to 1Fh, k = 0h to 2h">
    <bitfield id="DDIM1" width="32" begin="63" end="32" resetval="0x0" description="The first dimension width of the destination data" range="" rwaccess="R"/>
    <bitfield id="FMTFLAGS" width="32" begin="31" end="0" resetval="0x0" description="The data formatting flags to be used for the TR" range="" rwaccess="R"/>
  </register>
  <register id="DRU_NEXT_TR_WORD10_11_j_k" acronym="DRU_NEXT_TR_WORD10_11_j_k" offset="0x80068" width="64" description="The sixth TR submission word Offset = 80068h + (j * 100h) + (k * 40h); where j = 0h to 1Fh, k = 0h to 2h">
    <bitfield id="RSVD" width="16" begin="63" end="48" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DADDR" width="48" begin="47" end="0" resetval="0x0" description="Destination transfer address virtual or physical allowed" range="" rwaccess="R"/>
  </register>
  <register id="DRU_NEXT_TR_WORD12_13_j_k" acronym="DRU_NEXT_TR_WORD12_13_j_k" offset="0x80070" width="64" description="The seventh TR submission word Offset = 80070h + (j * 100h) + (k * 40h); where j = 0h to 1Fh, k = 0h to 2h">
    <bitfield id="DDIM3" width="32" begin="63" end="32" resetval="0x0" description="The third dimension width of the destination data" range="" rwaccess="R"/>
    <bitfield id="DDIM2" width="32" begin="31" end="0" resetval="0x0" description="The second dimension width of the destination data" range="" rwaccess="R"/>
  </register>
  <register id="DRU_NEXT_TR_WORD14_15_j_k" acronym="DRU_NEXT_TR_WORD14_15_j_k" offset="0x80078" width="64" description="The eight TR submission word Offset = 80078h + (j * 100h) + (k * 40h); where j = 0h to 1Fh, k = 0h to 2h">
    <bitfield id="DICNT3" width="16" begin="63" end="48" resetval="0x0" description="The fourth count of the destination if different than the source" range="" rwaccess="R"/>
    <bitfield id="DICNT2" width="16" begin="47" end="32" resetval="0x0" description="The third count of the destination if different than the source" range="" rwaccess="R"/>
    <bitfield id="DICNT1" width="16" begin="31" end="16" resetval="0x0" description="The second innermost count of the destination if different than the source" range="" rwaccess="R"/>
    <bitfield id="DICNT0" width="16" begin="15" end="0" resetval="0x0" description="The innermost count of the destination if different than the source" range="" rwaccess="R"/>
  </register>
  <register id="DRU_SUBMIT_WORD0_1_j_k" acronym="DRU_SUBMIT_WORD0_1_j_k" offset="0xA0000" width="64" description="The first TR submission word Offset = A0000h + (j * 100h) + (k * 40h); where j = 0h to 1Fh, k = 0h to 2h">
    <bitfield id="ICNT1" width="16" begin="63" end="48" resetval="0x0" description="Lines in a transfer" range="" rwaccess="RW"/>
    <bitfield id="ICNT0" width="16" begin="47" end="32" resetval="0x0" description="Bytes in a transfer" range="" rwaccess="RW"/>
    <bitfield id="FLAGS" width="32" begin="31" end="0" resetval="0x0" description="Flags for the operation and type of descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_SUBMIT_WORD2_3_j_k" acronym="DRU_SUBMIT_WORD2_3_j_k" offset="0xA0008" width="64" description="The second TR submission word Offset = A0008h + (j * 100h) + (k * 40h); where j = 0h to 1Fh, k = 0h to 2h">
    <bitfield id="RSVD" width="16" begin="63" end="48" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SRC_ADDR" width="48" begin="47" end="0" resetval="0x0" description="Source transfer address virtual or physical allowed" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_SUBMIT_WORD4_5_j_k" acronym="DRU_SUBMIT_WORD4_5_j_k" offset="0xA0010" width="64" description="The third TR submission word Offset = A0010h + (j * 100h) + (k * 40h); where j = 0h to 1Fh, k = 0h to 2h">
    <bitfield id="ICNT3" width="16" begin="63" end="48" resetval="0x0" description="The size of the 4th loop in the TR transfer" range="" rwaccess="RW"/>
    <bitfield id="ICNT2" width="16" begin="47" end="32" resetval="0x0" description="The size of the 3rd loop in the TR transfer" range="" rwaccess="RW"/>
    <bitfield id="DIM1" width="32" begin="31" end="0" resetval="0x0" description="The first dimension width of the source data" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_SUBMIT_WORD6_7_j_k" acronym="DRU_SUBMIT_WORD6_7_j_k" offset="0xA0018" width="64" description="The fourth TR submission word Offset = A0018h + (j * 100h) + (k * 40h); where j = 0h to 1Fh, k = 0h to 2h">
    <bitfield id="DIM3" width="32" begin="63" end="32" resetval="0x0" description="The third dimension width of the source data" range="" rwaccess="RW"/>
    <bitfield id="DIM2" width="32" begin="31" end="0" resetval="0x0" description="The second dimension width of the source data" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_SUBMIT_WORD8_9_j_k" acronym="DRU_SUBMIT_WORD8_9_j_k" offset="0xA0020" width="64" description="The fifth TR submission word Offset = A0020h + (j * 100h) + (k * 40h); where j = 0h to 1Fh, k = 0h to 2h">
    <bitfield id="DDIM1" width="32" begin="63" end="32" resetval="0x0" description="The first dimension width of the destination data" range="" rwaccess="RW"/>
    <bitfield id="FMTFLAGS" width="32" begin="31" end="0" resetval="0x0" description="The data formatting flags to be used for the TR" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_SUBMIT_WORD10_11_j_k" acronym="DRU_SUBMIT_WORD10_11_j_k" offset="0xA0028" width="64" description="The sixth TR submission word Offset = A0028h + (j * 100h) + (k * 40h); where j = 0h to 1Fh, k = 0h to 2h">
    <bitfield id="RSVD" width="16" begin="63" end="48" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DADDR" width="48" begin="47" end="0" resetval="0x0" description="Destination transfer address virtual or physical allowed" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_SUBMIT_WORD12_13_j_k" acronym="DRU_SUBMIT_WORD12_13_j_k" offset="0xA0030" width="64" description="The seventh TR submission word Offset = A0030h + (j * 100h) + (k * 40h); where j = 0h to 1Fh, k = 0h to 2h">
    <bitfield id="DDIM3" width="32" begin="63" end="32" resetval="0x0" description="The third dimension width of the destination data" range="" rwaccess="RW"/>
    <bitfield id="DDIM2" width="32" begin="31" end="0" resetval="0x0" description="The second dimension width of the destination data" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_SUBMIT_WORD14_15_j_k" acronym="DRU_SUBMIT_WORD14_15_j_k" offset="0xA0038" width="64" description="The eight TR submission word Offset = A0038h + (j * 100h) + (k * 40h); where j = 0h to 1Fh, k = 0h to 2h">
    <bitfield id="DICNT3" width="16" begin="63" end="48" resetval="0x0" description="The fourth count of the destination if different than the source" range="" rwaccess="RW"/>
    <bitfield id="DICNT2" width="16" begin="47" end="32" resetval="0x0" description="The third count of the destination if different than the source" range="" rwaccess="RW"/>
    <bitfield id="DICNT1" width="16" begin="31" end="16" resetval="0x0" description="The second innermost count of the destination if different than the source" range="" rwaccess="RW"/>
    <bitfield id="DICNT0" width="16" begin="15" end="0" resetval="0x0" description="The innermost count of the destination if different than the source" range="" rwaccess="RW"/>
  </register>
  <register id="DRU_CAUSE_y" acronym="DRU_CAUSE_y" offset="0xE0000" width="64" description="Offset = E0000h + (y * 8h); where y = 0h to 1h">
    <bitfield id="R_ERR15" width="1" begin="63" end="63" resetval="0x0" description="Masked error bit for Tx channel 16*y+15" range="" rwaccess="R"/>
    <bitfield id="R_PEND15" width="1" begin="62" end="62" resetval="0x0" description="Masked completion ring pending bit for Rx channel 16*y+15" range="" rwaccess="R"/>
    <bitfield id="T_ERR15" width="1" begin="61" end="61" resetval="0x0" description="Masked error bit for Tx channel 16*y+15" range="" rwaccess="R"/>
    <bitfield id="T_PEND15" width="1" begin="60" end="60" resetval="0x0" description="Masked completion ring pending bit for Tx channel 16*y+15" range="" rwaccess="R"/>
    <bitfield id="R_ERR14" width="1" begin="59" end="59" resetval="0x0" description="Masked error bit for Tx channel 16*y+14" range="" rwaccess="R"/>
    <bitfield id="R_PEND14" width="1" begin="58" end="58" resetval="0x0" description="Masked completion ring pending bit for Rx channel 16*y+14" range="" rwaccess="R"/>
    <bitfield id="T_ERR14" width="1" begin="57" end="57" resetval="0x0" description="Masked error bit for Tx channel 16*y+14" range="" rwaccess="R"/>
    <bitfield id="T_PEND14" width="1" begin="56" end="56" resetval="0x0" description="Masked completion ring pending bit for Tx channel 16*y+14" range="" rwaccess="R"/>
    <bitfield id="R_ERR13" width="1" begin="55" end="55" resetval="0x0" description="Masked error bit for Tx channel 16*y+13" range="" rwaccess="R"/>
    <bitfield id="R_PEND13" width="1" begin="54" end="54" resetval="0x0" description="Masked completion ring pending bit for Rx channel 16*y+13" range="" rwaccess="R"/>
    <bitfield id="T_ERR13" width="1" begin="53" end="53" resetval="0x0" description="Masked error bit for Tx channel 16*y+13" range="" rwaccess="R"/>
    <bitfield id="T_PEND13" width="1" begin="52" end="52" resetval="0x0" description="Masked completion ring pending bit for Tx channel 16*y+13" range="" rwaccess="R"/>
    <bitfield id="R_ERR12" width="1" begin="51" end="51" resetval="0x0" description="Masked error bit for Tx channel 16*y+12" range="" rwaccess="R"/>
    <bitfield id="R_PEND12" width="1" begin="50" end="50" resetval="0x0" description="Masked completion ring pending bit for Rx channel 16*y+12" range="" rwaccess="R"/>
    <bitfield id="T_ERR12" width="1" begin="49" end="49" resetval="0x0" description="Masked error bit for Tx channel 16*y+12" range="" rwaccess="R"/>
    <bitfield id="T_PEND12" width="1" begin="48" end="48" resetval="0x0" description="Masked completion ring pending bit for Tx channel 16*y+12" range="" rwaccess="R"/>
    <bitfield id="R_ERR11" width="1" begin="47" end="47" resetval="0x0" description="Masked error bit for Tx channel 16*y+11" range="" rwaccess="R"/>
    <bitfield id="R_PEND11" width="1" begin="46" end="46" resetval="0x0" description="Masked completion ring pending bit for Rx channel 16*y+11" range="" rwaccess="R"/>
    <bitfield id="T_ERR11" width="1" begin="45" end="45" resetval="0x0" description="Masked error bit for Tx channel 16*y+11" range="" rwaccess="R"/>
    <bitfield id="T_PEND11" width="1" begin="44" end="44" resetval="0x0" description="Masked completion ring pending bit for Tx channel 16*y+11" range="" rwaccess="R"/>
    <bitfield id="R_ERR10" width="1" begin="43" end="43" resetval="0x0" description="Masked error bit for Tx channel 16*y+10" range="" rwaccess="R"/>
    <bitfield id="R_PEND10" width="1" begin="42" end="42" resetval="0x0" description="Masked completion ring pending bit for Rx channel 16*y+10" range="" rwaccess="R"/>
    <bitfield id="T_ERR10" width="1" begin="41" end="41" resetval="0x0" description="Masked error bit for Tx channel 16*y+10" range="" rwaccess="R"/>
    <bitfield id="T_PEND10" width="1" begin="40" end="40" resetval="0x0" description="Masked completion ring pending bit for Tx channel 16*y+10" range="" rwaccess="R"/>
    <bitfield id="R_ERR9" width="1" begin="39" end="39" resetval="0x0" description="Masked error bit for Tx channel 16*y+9" range="" rwaccess="R"/>
    <bitfield id="R_PEND9" width="1" begin="38" end="38" resetval="0x0" description="Masked completion ring pending bit for Rx channel 16*y+9" range="" rwaccess="R"/>
    <bitfield id="T_ERR9" width="1" begin="37" end="37" resetval="0x0" description="Masked error bit for Tx channel 16*y+9" range="" rwaccess="R"/>
    <bitfield id="T_PEND9" width="1" begin="36" end="36" resetval="0x0" description="Masked completion ring pending bit for Tx channel 16*y+9" range="" rwaccess="R"/>
    <bitfield id="R_ERR8" width="1" begin="35" end="35" resetval="0x0" description="Masked error bit for Tx channel 16*y+8" range="" rwaccess="R"/>
    <bitfield id="R_PEND8" width="1" begin="34" end="34" resetval="0x0" description="Masked completion ring pending bit for Rx channel 16*y+8" range="" rwaccess="R"/>
    <bitfield id="T_ERR8" width="1" begin="33" end="33" resetval="0x0" description="Masked error bit for Tx channel 16*y+8" range="" rwaccess="R"/>
    <bitfield id="T_PEND8" width="1" begin="32" end="32" resetval="0x0" description="Masked completion ring pending bit for Tx channel 16*y+8" range="" rwaccess="R"/>
    <bitfield id="R_ERR7" width="1" begin="31" end="31" resetval="0x0" description="Masked error bit for Tx channel 16*y+7" range="" rwaccess="R"/>
    <bitfield id="R_PEND7" width="1" begin="30" end="30" resetval="0x0" description="Masked completion ring pending bit for Rx channel 16*y+7" range="" rwaccess="R"/>
    <bitfield id="T_ERR7" width="1" begin="29" end="29" resetval="0x0" description="Masked error bit for Tx channel 16*y+7" range="" rwaccess="R"/>
    <bitfield id="T_PEND7" width="1" begin="28" end="28" resetval="0x0" description="Masked completion ring pending bit for Tx channel 16*y+7" range="" rwaccess="R"/>
    <bitfield id="R_ERR6" width="1" begin="27" end="27" resetval="0x0" description="Masked error bit for Tx channel 16*y+6" range="" rwaccess="R"/>
    <bitfield id="R_PEND6" width="1" begin="26" end="26" resetval="0x0" description="Masked completion ring pending bit for Rx channel 16*y+6" range="" rwaccess="R"/>
    <bitfield id="T_ERR6" width="1" begin="25" end="25" resetval="0x0" description="Masked error bit for Tx channel 16*y+6" range="" rwaccess="R"/>
    <bitfield id="T_PEND6" width="1" begin="24" end="24" resetval="0x0" description="Masked completion ring pending bit for Tx channel 16*y+6" range="" rwaccess="R"/>
    <bitfield id="R_ERR5" width="1" begin="23" end="23" resetval="0x0" description="Masked error bit for Tx channel 16*y+5" range="" rwaccess="R"/>
    <bitfield id="R_PEND5" width="1" begin="22" end="22" resetval="0x0" description="Masked completion ring pending bit for Rx channel 16*y+5" range="" rwaccess="R"/>
    <bitfield id="T_ERR5" width="1" begin="21" end="21" resetval="0x0" description="Masked error bit for Tx channel 16*y+5" range="" rwaccess="R"/>
    <bitfield id="T_PEND5" width="1" begin="20" end="20" resetval="0x0" description="Masked completion ring pending bit for Tx channel 16*y+5" range="" rwaccess="R"/>
    <bitfield id="R_ERR4" width="1" begin="19" end="19" resetval="0x0" description="Masked error bit for Tx channel 16*y+4" range="" rwaccess="R"/>
    <bitfield id="R_PEND4" width="1" begin="18" end="18" resetval="0x0" description="Masked completion ring pending bit for Rx channel 16*y+4" range="" rwaccess="R"/>
    <bitfield id="T_ERR4" width="1" begin="17" end="17" resetval="0x0" description="Masked error bit for Tx channel 16*y+4" range="" rwaccess="R"/>
    <bitfield id="T_PEND4" width="1" begin="16" end="16" resetval="0x0" description="Masked completion ring pending bit for Tx channel 16*y+4" range="" rwaccess="R"/>
    <bitfield id="R_ERR3" width="1" begin="15" end="15" resetval="0x0" description="Masked error bit for Tx channel 16*y+3" range="" rwaccess="R"/>
    <bitfield id="R_PEND3" width="1" begin="14" end="14" resetval="0x0" description="Masked completion ring pending bit for Rx channel 16*y+3" range="" rwaccess="R"/>
    <bitfield id="T_ERR3" width="1" begin="13" end="13" resetval="0x0" description="Masked error bit for Tx channel 16*y+3" range="" rwaccess="R"/>
    <bitfield id="T_PEND3" width="1" begin="12" end="12" resetval="0x0" description="Masked completion ring pending bit for Tx channel 16*y+3" range="" rwaccess="R"/>
    <bitfield id="R_ERR2" width="1" begin="11" end="11" resetval="0x0" description="Masked error bit for Tx channel 16*y+2" range="" rwaccess="R"/>
    <bitfield id="R_PEND2" width="1" begin="10" end="10" resetval="0x0" description="Masked completion ring pending bit for Rx channel 16*y+2" range="" rwaccess="R"/>
    <bitfield id="T_ERR2" width="1" begin="9" end="9" resetval="0x0" description="Masked error bit for Tx channel 16*y+2" range="" rwaccess="R"/>
    <bitfield id="T_PEND2" width="1" begin="8" end="8" resetval="0x0" description="Masked completion ring pending bit for Tx channel 16*y+2" range="" rwaccess="R"/>
    <bitfield id="R_ERR1" width="1" begin="7" end="7" resetval="0x0" description="Masked error bit for Tx channel 16*y+1" range="" rwaccess="R"/>
    <bitfield id="R_PEND1" width="1" begin="6" end="6" resetval="0x0" description="Masked completion ring pending bit for Rx channel 16*y+1" range="" rwaccess="R"/>
    <bitfield id="T_ERR1" width="1" begin="5" end="5" resetval="0x0" description="Masked error bit for Tx channel 16*y+1" range="" rwaccess="R"/>
    <bitfield id="T_PEND1" width="1" begin="4" end="4" resetval="0x0" description="Masked completion ring pending bit for Tx channel 16*y+1" range="" rwaccess="R"/>
    <bitfield id="R_ERR0" width="1" begin="3" end="3" resetval="0x0" description="Masked error bit for Tx channel 16*y" range="" rwaccess="R"/>
    <bitfield id="R_PEND0" width="1" begin="2" end="2" resetval="0x0" description="Masked completion ring pending bit for Rx channel 16*y" range="" rwaccess="R"/>
    <bitfield id="T_ERR0" width="1" begin="1" end="1" resetval="0x0" description="Masked error bit for Tx channel 16*y" range="" rwaccess="R"/>
    <bitfield id="T_PEND0" width="1" begin="0" end="0" resetval="0x0" description="Masked completion ring pending bit for Tx channel 16*y" range="" rwaccess="R"/>
  </register>
</module>
