ramp
delay
elmore
voltage
interconnect
spice
threshold
rlc
pole
response
analytical
delays
rise
ad
moments
transfer
moment
interconnects
gammat
rc
impedance
ps
admittance
poles
infinite
pileggi
capacitance
vlsi
impedances
estimates
muddu
transmission
signal
resistance
subtree
th
resistive
interconnection
voltages
inductors
responsev
awespice
rly
correspondsto
capacitive
coefficient
rising
youxin
sink
resistors
qh
trees
waveform
basedon
coefficients
sponse
slew
cadence
sudhakar
kahng
lawrence
driver
circuit
pins
synthesis
load
lossy
transform
transient
sl
calculation
estimation
routing
residue
deviate
numerator
mti
havedevelopeda
andsecondmoments
momentmatching
consideringinduc
opposedto
degradationthroughmodule
timingmodels
ramps
configurationswe
approximationof
definedas
primo
interconnectiontrees
modelsbasedon
expressionsusing
kanak
poleanalysis
formos
yungseon
transmision
methodsbasedonmoment
approximatedby
vlach
ductance
responset
loadimpedancesand
responsedecreasesrapidly
equation
substituting
gao
laplace
expressing
formula
estimate
segment
wire
maclaurin
rony
useda
emrah
taeyong
layout
js
automation
lines
wong
nects
wenow
capacitors
acar
wideband
dependson
characteristic
variation
topologies
accurate
driven
widely
monterey
tree
derivative
blaauw
kay
united
denominator
configurations
california
gave
sinh
intercon
dt
approximation
abcd
ringing
crit
sabbatical
ply
cosh
aging
methodology
submicron
amplifiers
timing
propagation
packaging
ator
evalu
eo
source
jose
aided
recursive
andrew
sylvester
raphson
expanding
waveforms
ramp input
threshold voltage
ramp response
threshold delay
finite ramp
elmore delay
infinite ramp
analytical delay
transfer function
rise time
spice computed
delay estimates
analytical ramp
delay models
interconnect lines
single pole
ramp delay
step input
first moment
computed delays
two pole
output response
rise times
main path
input delay
rlc interconnect
group delay
delay model
spice delays
u th
transmission line
delay calculation
time domain
distributed rlc
pole delay
arbitrary interconnect
domain response
input rise
path subtree
various threshold
input ramp
response model
input signal
transform domain
using infinite
voltage corresponding
transmission lines
interconnect trees
factor f
second moments
delay estimate
delay estimation
performance driven
b 1
v th
delay using
ps rise
pole methodology
vlsi interconnects
delay definition
resistive source
lawrence pileggi
rlc line
time voltage
yields th
pole analysis
discuss delay
pole response
phase characteristic
delay formula
rising ramp
interconnect configurations
design p
calculation using
computed delay
gammat r
delay computed
threshold voltages
using finite
analytical models
voltage v
new analytical
exponential term
estimates using
transient response
r gammat
model 5
input model
interconnect delay
capacitive load
accurate analytical
equation 5
computed using
within 4
source sink
recursive equation
model 2
physical design
rlc interconnects
interconnect line
interconnection lines
voltage reduces
admittance y
impedance z
finite ramp response
infinite ramp response
th t r
spice computed delays
f t ad
analytical ramp delay
analytical ramp input
ramp input delay
analytical delay models
delay t ad
threshold delay models
pole delay estimates
using infinite ramp
voltage of interest
condition for delay
response in equation
estimates are within
threshold voltage corresponding
interconnects under ramp
delay calculation using
analytical delay model
time domain response
ramp response model
rlc interconnect lines
infinite ramp input
v t r
time t r
calculation using infinite
using the infinite
single pole response
using finite ramp
finite ramp input
input rise times
distributed rlc line
threshold delay using
delay at 50
arbitrary interconnect trees
elmore delay estimates
range of interconnect
close to spice
accurate analytical delay
delay estimates using
new analytical delay
ramp input model
model t ad
rising ramp input
discuss delay models
delays in arbitrary
first and second
spice computed delay
since the threshold
threshold voltage v
within 2 3
using the finite
estimate the delay
california united states
group delay definition
routing topologies however
cases elmore delay
iterations of simple
model of transmission
test cases elmore
delay is calculated
capacitive load c
cannot accurately estimate
performance driven synthesis
find that elmore
given threshold voltage
transfer function coefficients
response of lossy
input delays using
single pole delay
contrast our single
synthesis of transmission
voltage is 2
