Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov  6 14:00:48 2024
| Host         : TABLET-LEUQMGK6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |           12 |
| Yes          | No                    | No                     |             110 |           36 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              66 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------------------------------------+---------------------+------------------+----------------+--------------+
|        Clock Signal       |                         Enable Signal                        |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+--------------------------------------------------------------+---------------------+------------------+----------------+--------------+
|  clk_wizard/inst/clk_out1 | i2c_master_inst/Inst_I2C_Controller/i2c_sda_t_i_1_n_0        |                     |                1 |              1 |         1.00 |
|  clk_wizard/inst/clk_out1 | i2c_master_inst/Inst_I2C_Controller/i2c_scl_i_1_n_0          |                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG            | transmitter_inst/sd_out2_out                                 |                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG            |                                                              |                     |                1 |              3 |         3.00 |
|  clk_wizard/inst/clk_out1 |                                                              |                     |                3 |              4 |         1.33 |
|  clk_wizard/inst/clk_out1 | i2c_master_inst/Inst_I2C_Controller/state[3]_i_1_n_0         |                     |                3 |              4 |         1.33 |
|  clk_wizard/inst/clk_out1 | i2c_master_inst/Inst_I2C_Controller/i2c_bits_left[3]_i_1_n_0 |                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG            |                                                              | receiver_inst/SR[0] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG            | transmitter_inst/bit_counter[4]_i_1__0_n_0                   | receiver_inst/SR[0] |                2 |              5 |         2.50 |
|  clk_wizard/inst/clk_out1 | i2c_master_inst/Inst_I2C_Controller/bitcount[7]_i_1_n_0      |                     |                4 |              8 |         2.00 |
|  clk_wizard/inst/clk_out1 | i2c_master_inst/Inst_I2C_Controller/i2c_data[8]_i_1_n_0      |                     |                4 |              9 |         2.25 |
|  clk_wizard/inst/clk_out1 | i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1_n_0        |                     |                3 |             10 |         3.33 |
|  clk_wizard/inst/clk_out1 | i2c_master_inst/Inst_I2C_Controller/delay[15]_i_1_n_0        |                     |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG            | receiver_inst/audio_left[27]_i_1_n_0                         |                     |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG            | receiver_inst/audio_right[27]_i_1_n_0                        |                     |                6 |             28 |         4.67 |
|  clk_IBUF_BUFG            | transmitter_inst/shift_register[27]_i_1_n_0                  | receiver_inst/SR[0] |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG            | receiver_inst/bit_counter[4]_i_1_n_0                         | receiver_inst/SR[0] |                6 |             33 |         5.50 |
|  clk_IBUF_BUFG            |                                                              | reset               |               11 |             56 |         5.09 |
+---------------------------+--------------------------------------------------------------+---------------------+------------------+----------------+--------------+


