
----------------------------------------
|  P a r t i t i o n    S u c c e e d  |
----------------------------------------
0 Group(s)

ClkInput[1]: clk(181, sclk) 
GOE: 307
GPST: 5372
GRST: 10
GACLK: 19
----------------- B l o c k 0 ------------------
PLApt(48/48), Fanin(25/38), Clk(1/2), Bct(0/8), Pin(10/10), Mcell(15/16), FbNand(0/0)
PLApts[48/48] 72 75 79 81 92 97 102 103 123 126 132 134 209 210 340 341 342 343 344 351 119 352 353 354 355 73 90 94 99 101 104 106 113 116 118 128 130 345 346 347 348 349 350 356 357 358 211 212
Fanins[25] I2/curstate_FSM_FFd1.n I2/curstate_FSM_FFd2.n I2/curstate_FSM_FFd3.n I2/curstate_FSM_FFd4.n I2/curstate_FSM_FFd5.n I2/curstate_FSM_FFd6.n I2/led_kvr.n Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.n Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.n Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.n N_PZ_1309.n N_PZ_1310.n N_PZ_1472.n N_PZ_1473.n address_max_fsm<0>.n address_max_fsm<1>.n address_max_fsm<2>.n address_max_fsm<3>.n address_max_fsm<4>.n address_max_fsm<5>.n address_max_fsm<6>.n address_max_fsm<7>.n adr_latched<3>.n reg_rd.n reg_wr.n
clk[1/1] clk 
BCTpts[0] ct0:-999 ct1:-999 ct2:-999 ct3:-999 ct4:-999 ct5:-999 ct6:-999 ct7:-999 
Signal[25] [Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000,address_isa<2>(6)]  
           [Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000,address_isa<4>(8)]  
           [Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001,address_isa<7>(11)]  
           [Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001,address_isa<9>(13)]  
           [Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000,address_isa<10>(15)]  
           [Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001,address_isa<11>(16)]  
           [adr_latched<3>,address_isa<3>(7)] [adr_latched<5>,address_isa<5>(9)]  
           [adr_latched<6>,address_isa<6>(10)] [adr_latched<8>,address_isa<8>(12)]  
           [I2/curstate_FSM_FFd1(219)] [I2/curstate_FSM_FFd6(218)] [I2/curstate_FSM_FFd5(217)]  
           [I2/led_kvr(216)] [I2/load_data(215)] 
Signal[25] [ 0: Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000(209) address_isa<2>(6)  ][ 1:  
           adr_latched<3>(210) address_isa<3>(7)  ][ 2:  
           Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000(211) address_isa<4>(8)  ][ 3:  
           adr_latched<5>(212) address_isa<5>(9)  ][ 4: adr_latched<6>(213) address_isa<6>(10)  ][ 5:  ][ 6:  
           I2/load_data(215)  ][ 7: I2/led_kvr(216)  ][ 8: I2/curstate_FSM_FFd5(217)  ][ 9:  
           I2/curstate_FSM_FFd6(218)  ][ 10: I2/curstate_FSM_FFd1(219)  ][ 11:  
           Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001(220) address_isa<7>(11)  ][ 12:  
           adr_latched<8>(221) address_isa<8>(12)  ][ 13:  
           Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001(222) address_isa<9>(13)  ][ 14:  
           Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000(223) address_isa<10>(15)  ][ 15:  
           Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001(224) address_isa<11>(16)  ]
FbNand[ 0] 
----------------- B l o c k 1 ------------------
PLApt(40/48), Fanin(25/38), Clk(1/2), Bct(1/8), Pin(10/10), Mcell(16/16), FbNand(0/0)
PLApts[40/40] 80 89 91 111 112 72 74 19 93 95 100 105 113 143 151 127 129 146 359 152 98 106 128 131 137 138 78 145 200 150 360 361 362 363 364 365 366 367 368 369
Fanins[25] I2/curstate_FSM_FFd1.n I2/curstate_FSM_FFd2.n I2/curstate_FSM_FFd3.n I2/curstate_FSM_FFd4.n I2/curstate_FSM_FFd5.n I2/curstate_FSM_FFd6.n Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.n Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.n Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.n N_PZ_1309.n N_PZ_1310.n N_PZ_1574.n address_max_fsm<0>.n address_max_fsm<1>.n address_max_fsm<2>.n address_max_fsm<3>.n address_max_fsm<4>.n address_max_fsm<5>.n address_max_fsm<6>.n address_max_fsm<7>.n adr_latched<3>.n master_enable2.n reg_rd.n reg_wr.n ale.p
clk[1/1] clk 
BCTpts[1] ct0:-999 ct1:-999 ct2:-999 ct3:-999 ct4:-999 ct5:-999 ct6:-999 ct7:19 
Signal[26] [Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000,address_isa<16>(198)]  
           [Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001,address_isa<17>(199)]  
           [Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000,address_isa<18>(201)]  
           [Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001,address_isa<19>(202)]  
           [Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000,address_isa<20>(203)]  
           [Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001,address_isa<21>(204)]  
           [Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000,address_isa<22>(205)]  
           [Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001,address_isa<23>(206)]  
           [Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001,address_isa<1>(4)]  
           [Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000,address_isa<0>(3)]  
           [master_enable2_previous(235)] [I2/curstate_FSM_FFd4(234)] [I2/curstate_FSM_FFd3(233)]  
           [N_PZ_1574(232)] [N_PZ_1473(231)] [I2/curstate_FSM_FFd2(230)] 
Signal[26] [ 0: Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001(225) address_isa<1>(4)  ][ 1:  
           Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000(226) address_isa<0>(3)  ][ 2:  
           Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001(227) address_isa<23>(206)  ][ 3:  
           Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000(228) address_isa<22>(205)  ][ 4:  
           Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001(229) address_isa<21>(204)  ][ 5:  
           I2/curstate_FSM_FFd2(230)  ][ 6: N_PZ_1473(231)  ][ 7: N_PZ_1574(232)  ][ 8:  
           I2/curstate_FSM_FFd3(233)  ][ 9: I2/curstate_FSM_FFd4(234)  ][ 10: master_enable2_previous(235)  ] 
           [ 11: Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000(236) address_isa<20>(203)  ][ 12:  
           Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001(237) address_isa<19>(202)  ][ 13:  
           Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000(238) address_isa<18>(201)  ][ 14:  
           Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001(239) address_isa<17>(199)  ][ 15:  
           Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000(240) address_isa<16>(198)  ]
FbNand[ 0] 
----------------- B l o c k 2 ------------------
PLApt(44/48), Fanin(38/38), Clk(1/2), Bct(1/8), Pin(6/10), Mcell(12/16), FbNand(0/0)
PLApts[44/44] 207 236 154 136 139 141 155 307 246 264 265 266 269 270 279 309 318 144 147 153 228 251 274 282 313 322 135 148 231 254 278 286 317 326 227 249 258 267 272 281 311 320 261 263
Fanins[38] cs.n nvram_ce.n nvram_cs.n test2.n Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.n Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.n Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.n N_PZ_1377.n adr_latched<3>.n data_max_reg_in<1>.n data_max_reg_in<3>.n data_max_reg_in<7>.n master_enable2_previous.n mode_register<1>.n mode_register<3>.n mode_register<7>.n ms_in.n page_register<1>.n page_register<3>.n page_register<7>.n read_id1_register.n read_id2_register.n read_jumper_register.n read_led_register.n read_mode_register.n read_page_register.n reg_rd.n aen.p base_addr_jp<0>.p cw7.p iord.p nvram_data<1>.p nvram_data<3>.p nvram_data<7>.p smemr.p xp_address<1>.p xp_address<3>.p xp_address<7>.p
clk[1/1] clk 
BCTpts[1] ct0:-999 ct1:-999 ct2:-999 ct3:-999 ct4:-999 ct5:-999 ct6:-999 ct7:307 
Signal[18] [base_addr_jp<0>(21)] [base_addr_jp<1>(22)]  
           [Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000,address_isa<12>(17)]  
           [Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001,address_isa<13>(18)]  
           [Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000,address_isa<14>(19)]  
           [Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001,address_isa<15>(20)] [master_enable2(251)]  
           [N89(250)] [N_PZ_2896(249)] [data_isa<3>_BUFR(248)] [data_isa<7>_BUFR(247)]  
           [data_isa<1>_BUFR(246)] [nvram_oe_BUFR(256)] [reg_rd(255)] 
Signal[18] [ 0: Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000(241) address_isa<12>(17)  ][ 1:  
           Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001(242) address_isa<13>(18)  ][ 2:  
           Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000(243) address_isa<14>(19)  ][ 3:  
           Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001(244) address_isa<15>(20)  ][ 4:  
           base_addr_jp<0>(21)  ][ 5: data_isa<1>_BUFR(246)  ][ 6: data_isa<7>_BUFR(247)  ][ 7:  
           data_isa<3>_BUFR(248)  ][ 8: N_PZ_2896(249)  ][ 9: N89(250)  ][ 10: master_enable2(251)  ][ 11:  
           base_addr_jp<1>(22)  ][ 12: (24)  ][ 13: (25)  ][ 14: reg_rd(255) (26)  ][ 15: nvram_oe_BUFR(256)  
           (27)  ]
FbNand[ 0] 
----------------- B l o c k 3 ------------------
PLApt(19/48), Fanin(13/38), Clk(1/2), Bct(3/8), Pin(8/10), Mcell(16/16), FbNand(0/0)
PLApts[19/39] 133 () () () 370 () () 5372 9 () 8 () 7 () 6 () 5 () 8 () 7 () 6 () 5 () 4 () 3 () 4 () 3 () 2 () 2 () 9
Fanins[13] I6/Mtrien_nvram_data.n Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.n Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.n N_PZ_2876.n data_isa<0>.p data_isa<1>.p data_isa<2>.p data_isa<3>.p data_isa<4>.p data_isa<5>.p data_isa<6>.p data_isa<7>.p xPUP_0.p
clk[1/1] clk 
BCTpts[3] ct0:133 ct1:-999 ct2:-999 ct3:-999 ct4:370 ct5:-999 ct6:-999 ct7:5372 
Signal[16] [nvram_data<0>(271),nvram_data<0>(188)] [nvram_data<1>(269),nvram_data<1>(190)]  
           [nvram_data<2>(268),nvram_data<2>(192)] [nvram_data<3>(261),nvram_data<3>(193)]  
           [nvram_data<4>(260),nvram_data<4>(194)] [nvram_data<5>(259),nvram_data<5>(195)]  
           [nvram_data<6>(258),nvram_data<6>(196)] [nvram_data<7>(257),nvram_data<7>(197)]  
           [mode_register<0>(270)] [mode_register<1>(267)] [mode_register<2>(266)] [mode_register<3>(265)]  
           [mode_register<4>(264)] [mode_register<5>(263)] [mode_register<6>(262)] [mode_register<7>(272)] 
Signal[16] [ 0: nvram_data<7>(257) nvram_data<7>(197)  ][ 1: nvram_data<6>(258) nvram_data<6>(196)  ][ 2:  
           nvram_data<5>(259) nvram_data<5>(195)  ][ 3: nvram_data<4>(260) nvram_data<4>(194)  ][ 4:  
           nvram_data<3>(261) nvram_data<3>(193)  ][ 5: mode_register<6>(262)  ][ 6: mode_register<5>(263)  ] 
           [ 7: mode_register<4>(264)  ][ 8: mode_register<3>(265)  ][ 9: mode_register<2>(266)  ][ 10:  
           mode_register<1>(267)  ][ 11: nvram_data<2>(268) nvram_data<2>(192)  ][ 12: nvram_data<1>(269)  
           nvram_data<1>(190)  ][ 13: mode_register<0>(270) (189)  ][ 14: nvram_data<0>(271)  
           nvram_data<0>(188)  ][ 15: mode_register<7>(272) (187)  ]
FbNand[ 0] 
----------------- B l o c k 4 ------------------
PLApt(29/48), Fanin(38/38), Clk(0/2), Bct(3/8), Pin(9/10), Mcell(9/16), FbNand(0/0)
PLApts[29/37] 332 5256 141 239 122 241 250 264 373 265 375 268 273 312 321 331 374 242 253 266 276 284 315 324 232 255 () () () () 378 () () () 377 () 376
Fanins[38] nvram_ce.n nvram_cs.n test2.n Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.n Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.n Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.n N89.n N_PZ_1066.n N_PZ_1377.n N_PZ_2896.n adr_latched<3>.n data_max_reg_in<2>.n data_max_reg_in<5>.n data_max_reg_in<8>.n mode_register<5>.n page_register<2>.n page_register<5>.n read_id2_register.n read_jumper_register.n read_led_register.n read_mode_register.n read_page_register.n reg_rd.n reg_wr.n data_isa<0>_BUFR.n data_isa<3>_BUFR.n data_isa<1>_BUFR.n data_isa<7>_BUFR.n data_isa<6>_BUFR.n data_isa<4>_BUFR.n base_addr_jp<1>.p iord.p nvram_data<2>.p nvram_data<5>.p power_supply_24V.p smemr.p xp_address<2>.p xp_address<5>.p
clk[0/0] 
BCTpts[3] ct0:332 ct1:5256 ct2:-999 ct3:-999 ct4:122 ct5:-999 ct6:-999 ct7:-999 
Signal[18] [data_isa<0>(273),data_isa_latched<0>,data_isa<0>(28)]  
           [data_isa<1>(274),data_isa_latched<1>,data_isa<1>(29)]  
           [data_isa<2>(276),data_isa_latched<2>,data_isa<2>(31)]  
           [data_isa<3>(277),data_isa_latched<3>,data_isa<3>(33)]  
           [data_isa<4>(284),data_isa_latched<4>,data_isa<4>(34)]  
           [data_isa<5>(285),data_isa_latched<5>,data_isa<5>(35)]  
           [data_isa<6>(286),data_isa_latched<6>,data_isa<6>(36)]  
           [data_isa<7>(287),data_isa_latched<7>,data_isa<7>(37)]  
           [data_isa<8>(288),data_isa_latched<8>,data_isa<8>(38)] 
Signal[18] [ 0: data_isa<0>(273) data_isa_latched<0>(273) data_isa<0>(28)  ][ 1: data_isa<1>(274)  
           data_isa_latched<1>(274) data_isa<1>(29)  ][ 2: (30)  ][ 3: data_isa<2>(276)  
           data_isa_latched<2>(276) data_isa<2>(31)  ][ 4: data_isa<3>(277) data_isa_latched<3>(277)  
           data_isa<3>(33)  ][ 5:  ][ 6:  ][ 7:  ][ 8:  ][ 9:  ][ 10:  ][ 11: data_isa<4>(284)  
           data_isa_latched<4>(284) data_isa<4>(34)  ][ 12: data_isa<5>(285) data_isa_latched<5>(285)  
           data_isa<5>(35)  ][ 13: data_isa<6>(286) data_isa_latched<6>(286) data_isa<6>(36)  ][ 14:  
           data_isa<7>(287) data_isa_latched<7>(287) data_isa<7>(37)  ][ 15: data_isa<8>(288)  
           data_isa_latched<8>(288) data_isa<8>(38)  ]
FbNand[ 0] 
----------------- B l o c k 5 ------------------
PLApt(28/48), Fanin(38/38), Clk(0/2), Bct(2/8), Pin(10/10), Mcell(10/16), FbNand(0/0)
PLApts[28/37] 238 142 239 240 122 248 264 266 226 271 225 280 224 310 223 319 222 140 141 230 247 277 285 316 325 () () () () () 221 () 233 () () () 201
Fanins[38] nvram_ce.n nvram_cs.n test2.n Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.n Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.n Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.n N89.n N_PZ_1377.n adr_latched<3>.n data_max_reg_in<0>.n data_max_reg_in<10>.n data_max_reg_in<11>.n data_max_reg_in<12>.n data_max_reg_in<13>.n data_max_reg_in<14>.n data_max_reg_in<15>.n data_max_reg_in<6>.n data_max_reg_in<9>.n master_enable2.n mode_register<0>.n mode_register<6>.n page_register<0>.n page_register<6>.n read_jumper_register.n read_led_register.n read_mode_register.n read_page_register.n reg_rd.n reg_wr.n wdt_enable.n cw6.p iord.p iq_i_syn.p nvram_data<0>.p nvram_data<6>.p smemr.p xp_address<0>.p xp_address<6>.p
clk[0/0] 
BCTpts[2] ct0:238 ct1:-999 ct2:-999 ct3:-999 ct4:122 ct5:-999 ct6:-999 ct7:-999 
Signal[19] [iq_o_syn(303),iq_o_syn(67)] [iq_i_syn(66)] [wdt_sig_stari(68)]  
           [data_isa<10>(300),data_isa_latched<10>,data_isa<10>(70)]  
           [data_isa<11>(293),data_isa_latched<11>,data_isa<11>(71)]  
           [data_isa<12>(292),data_isa_latched<12>,data_isa<12>(73)]  
           [data_isa<13>(291),data_isa_latched<13>,data_isa<13>(76)]  
           [data_isa<14>(290),data_isa_latched<14>,data_isa<14>(77)]  
           [data_isa<15>(289),data_isa_latched<15>,data_isa<15>(78)]  
           [data_isa<9>(301),data_isa_latched<9>,data_isa<9>(69)] [data_isa<0>_BUFR(299)]  
           [data_isa<6>_BUFR(298)] 
Signal[19] [ 0: data_isa<15>(289) data_isa_latched<15>(289) data_isa<15>(78)  ][ 1: data_isa<14>(290)  
           data_isa_latched<14>(290) data_isa<14>(77)  ][ 2: data_isa<13>(291) data_isa_latched<13>(291)  
           data_isa<13>(76)  ][ 3: data_isa<12>(292) data_isa_latched<12>(292) data_isa<12>(73)  ][ 4:  
           data_isa<11>(293) data_isa_latched<11>(293) data_isa<11>(71)  ][ 5:  ][ 6:  ][ 7:  ][ 8:  ][ 9:  
           data_isa<6>_BUFR(298)  ][ 10: data_isa<0>_BUFR(299)  ][ 11: data_isa<10>(300)  
           data_isa_latched<10>(300) data_isa<10>(70)  ][ 12: data_isa<9>(301) data_isa_latched<9>(301)  
           data_isa<9>(69)  ][ 13: wdt_sig_stari(68)  ][ 14: iq_o_syn(303) iq_o_syn(67)  ][ 15: iq_i_syn(66)  
            ]
FbNand[ 0] 
----------------- B l o c k 6 ------------------
PLApt(22/48), Fanin(17/38), Clk(1/2), Bct(5/8), Pin(10/10), Mcell(16/16), FbNand(0/0)
PLApts[22/39] 244 120 187 () 243 124 125 10 186 () 190 () 191 () 188 () 192 () 192 () 188 () 191 () 190 () 186 () () () 193 () 194 () 195 () 219 () 220
Fanins[17] data_out_enable.n master_enable.n write_wdt_en.n I2/load_address.n I2/load_data.n data_isa_latched<0>.n data_isa_latched<1>.n data_isa_latched<2>.n data_isa_latched<3>.n data_isa_latched<4>.n data_isa_latched<5>.n data_isa_latched<6>.n data_isa_latched<7>.n data_isa_latched<8>.n data_isa_latched<9>.n wdt_enable.n reset.p
clk[1/1] clk 
BCTpts[5] ct0:244 ct1:-999 ct2:-999 ct3:-999 ct4:243 ct5:124 ct6:125 ct7:10 
Signal[16] [data_max<0>(305),data_max<0>(39)] [data_max<1>(306),data_max<1>(40)]  
           [data_max<2>(307),data_max<2>(42)] [data_max<3>(308),data_max<3>(43)]  
           [data_max<4>(309),data_max<4>(44)] [data_max<5>(316),data_max<5>(45)]  
           [data_max<6>(317),data_max<6>(46)] [data_max<7>(318),data_max<7>(47)]  
           [data_max<8>(319),data_max<8>(48)] [data_max<9>(320),data_max<9>(49)] [wdt_enable(315)]  
           [address_max_fsm<0>(314)] [address_max_fsm<1>(313)] [address_max_fsm<2>(312)]  
           [address_max_fsm<3>(311)] [address_max_fsm<4>(310)] 
Signal[16] [ 0: data_max<0>(305) data_max<0>(39)  ][ 1: data_max<1>(306) data_max<1>(40)  ][ 2:  
           data_max<2>(307) data_max<2>(42)  ][ 3: data_max<3>(308) data_max<3>(43)  ][ 4: data_max<4>(309)  
           data_max<4>(44)  ][ 5: address_max_fsm<4>(310)  ][ 6: address_max_fsm<3>(311)  ][ 7:  
           address_max_fsm<2>(312)  ][ 8: address_max_fsm<1>(313)  ][ 9: address_max_fsm<0>(314)  ][ 10:  
           wdt_enable(315)  ][ 11: data_max<5>(316) data_max<5>(45)  ][ 12: data_max<6>(317) data_max<6>(46)  
            ][ 13: data_max<7>(318) data_max<7>(47)  ][ 14: data_max<8>(319) data_max<8>(48)  ][ 15:  
           data_max<9>(320) data_max<9>(49)  ]
FbNand[ 0] 
----------------- B l o c k 7 ------------------
PLApt(24/48), Fanin(23/38), Clk(1/2), Bct(4/8), Pin(8/10), Mcell(16/16), FbNand(0/0)
PLApts[24/39] 244 77 83 108 243 296 125 117 218 88 217 114 216 308 215 327 214 328 257 () () () () () () () 84 () 86 () 213 () 329 () () () () () 96
Fanins[23] cs.n data_out_enable.n master_enable.n nvram_ce.n nvram_cs.n I2/curstate_FSM_FFd1.n I2/curstate_FSM_FFd2.n I2/curstate_FSM_FFd3.n I2/curstate_FSM_FFd4.n I2/curstate_FSM_FFd5.n I2/curstate_FSM_FFd6.n I2/load_data.n N_PZ_1377.n N_PZ_877.n data_isa_latched<10>.n data_isa_latched<11>.n data_isa_latched<12>.n data_isa_latched<13>.n data_isa_latched<14>.n data_isa_latched<15>.n aen.p iowr.p smemw.p
clk[1/1] clk 
BCTpts[4] ct0:244 ct1:-999 ct2:-999 ct3:-999 ct4:243 ct5:296 ct6:125 ct7:-999 
Signal[17] [wdt_trg(336),wdt_trg(55)] [data_max<10>(332),data_max<10>(59)]  
           [data_max<11>(325),data_max<11>(60)] [data_max<12>(324),data_max<12>(61)]  
           [data_max<13>(323),data_max<13>(62)] [data_max<14>(322),data_max<14>(64)]  
           [data_max<15>(321),data_max<15>(65)] [wdt_out_stari(56)] [I2/load_address(331)]  
           [I2/write_lpt_en(330)] [N_PZ_1310(329)] [N_PZ_1309(328)] [N_PZ_1472(327)] [reg_wr(326)]  
           [I6/Mtrien_nvram_data(335)] [nvram_we_BUFR(334)] [I6/Mtrien_nvram_address<20>(333)] 
Signal[17] [ 0: data_max<15>(321) data_max<15>(65)  ][ 1: data_max<14>(322) data_max<14>(64)  ][ 2:  
           data_max<13>(323) data_max<13>(62)  ][ 3: data_max<12>(324) data_max<12>(61)  ][ 4:  
           data_max<11>(325) data_max<11>(60)  ][ 5: reg_wr(326)  ][ 6: N_PZ_1472(327)  ][ 7: N_PZ_1309(328)  
            ][ 8: N_PZ_1310(329)  ][ 9: I2/write_lpt_en(330)  ][ 10: I2/load_address(331)  ][ 11:  
           data_max<10>(332) data_max<10>(59)  ][ 12: I6/Mtrien_nvram_address<20>(333) (58)  ][ 13:  
           nvram_we_BUFR(334) (57)  ][ 14: I6/Mtrien_nvram_data(335) wdt_out_stari(56)  ][ 15: wdt_trg(336)  
           wdt_trg(55)  ]
FbNand[ 0] 
----------------- B l o c k 8 ------------------
PLApt(20/48), Fanin(23/38), Clk(1/2), Bct(3/8), Pin(9/10), Mcell(16/16), FbNand(0/0)
PLApts[20/39] 243 206 237 66 36 124 121 () 186 () 190 () 191 () 188 () 192 () () () () () () () 195 () 194 () 193 () 193 () 194 () 195 () 204 () 333
Fanins[23] bale.n master_enable.n I2/load_address.n N_PZ_1309.n N_PZ_1310.n data_isa_latched<0>.n data_isa_latched<1>.n data_isa_latched<2>.n data_isa_latched<3>.n data_isa_latched<4>.n data_isa_latched<5>.n data_isa_latched<6>.n data_isa_latched<7>.n mode_register<5>.n mode_register<6>.n mode_register<7>.n ms_in.n wdt_enable.n xp_present_in.n nvram_rst.p reset.p rst_taster.p wdt_out_stari.p
clk[1/1] clk 
BCTpts[3] ct0:243 ct1:-999 ct2:-999 ct3:-999 ct4:36 ct5:124 ct6:-999 ct7:-999 
Signal[16] [direction_245(352),direction_245(167)] [address_max<0>(337),address_max<0>(153)]  
           [address_max<1>(338),address_max<1>(154)] [address_max<2>(339),address_max<2>(159)]  
           [address_max<3>(340),address_max<3>(160)] [address_max<4>(341),address_max<4>(161)]  
           [address_max<5>(348),address_max<5>(162)] [address_max<6>(349),address_max<6>(163)]  
           [address_max<7>(350),address_max<7>(164)] [address_max_fsm<5>(347)] [address_max_fsm<6>(346)]  
           [address_max_fsm<7>(345)] [master_enable1(344)] [reset_CPU_not0001(343)] [led_rad_sig(342)]  
           [N_PZ_2834(351)] 
Signal[16] [ 0: address_max<0>(337) address_max<0>(153)  ][ 1: address_max<1>(338) address_max<1>(154)  ] 
           [ 2: address_max<2>(339) address_max<2>(159)  ][ 3: address_max<3>(340) address_max<3>(160)  ] 
           [ 4: address_max<4>(341) address_max<4>(161)  ][ 5: led_rad_sig(342)  ][ 6:  
           reset_CPU_not0001(343)  ][ 7: master_enable1(344)  ][ 8: address_max_fsm<7>(345)  ][ 9:  
           address_max_fsm<6>(346)  ][ 10: address_max_fsm<5>(347)  ][ 11: address_max<5>(348)  
           address_max<5>(162)  ][ 12: address_max<6>(349) address_max<6>(163)  ][ 13: address_max<7>(350)  
           address_max<7>(164)  ][ 14: N_PZ_2834(351) (166)  ][ 15: direction_245(352) direction_245(167)  ]
FbNand[ 0] 
----------------- B l o c k 9 ------------------
PLApt(40/48), Fanin(38/38), Clk(0/2), Bct(1/8), Pin(10/10), Mcell(13/16), FbNand(0/0)
PLApts[40/40] 184 185 259 260 371 166 169 180 183 165 168 179 182 159 3 162 2 173 176 164 167 178 181 158 161 172 175 160 163 174 177 196 197 198 199 156 157 170 68 171
Fanins[38] cs.n Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.n Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.n Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001.n Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.n Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.n Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.n Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.n Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.n Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000.n Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001.n Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.n Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.n Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000.n Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.n Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000.n Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001.n Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000.n Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001.n Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.n Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.n N_PZ_2876.n adr_latched<3>.n adr_latched<5>.n adr_latched<6>.n adr_latched<8>.n mode_register<2>.n aen.p ale.p base_addr_jp<0>.p base_addr_jp<1>.p cw6.p data_isa<0>.p data_isa<1>.p iord.p iowr.p reset_CPU.p rst_dof_dsbl.p
clk[0/0] 
BCTpts[1] ct0:-999 ct1:-999 ct2:-999 ct3:-999 ct4:371 ct5:-999 ct6:-999 ct7:-999 
Signal[20] [cs(364),cs(146)] [iocs16(365),iocs16(145)] [mrst(368),mrst(141)] [aen(148)] [cw6(147)]  
           [cw7(142)] [iord(150)] [iowr(151)] [pwr_good_tps(149)] [reset(144)] [read_id1_register(363)]  
           [read_id2_register(362)] [read_jumper_register(361)] [read_led_register(360)]  
           [read_mode_register(359)] [read_page_register(358)] [N_PZ_1066(367)] [N_PZ_2876(366)]  
           [page_register<0>(357)] [page_register<1>(356)] 
Signal[20] [ 0: iowr(151)  ][ 1: iord(150)  ][ 2: pwr_good_tps(149)  ][ 3: page_register<1>(356) aen(148)  ] 
           [ 4: page_register<0>(357) cw6(147)  ][ 5: read_page_register(358)  ][ 6: read_mode_register(359)  
            ][ 7: read_led_register(360)  ][ 8: read_jumper_register(361)  ][ 9: read_id2_register(362)  ] 
           [ 10: read_id1_register(363)  ][ 11: cs(364) cs(146)  ][ 12: iocs16(365) iocs16(145)  ][ 13:  
           N_PZ_2876(366) reset(144)  ][ 14: N_PZ_1066(367) cw7(142)  ][ 15: mrst(368) mrst(141)  ]
FbNand[ 0] 
----------------- B l o c k 10 ------------------
PLApt(37/48), Fanin(35/38), Clk(1/2), Bct(2/8), Pin(8/10), Mcell(13/16), FbNand(0/0)
PLApts[37/37] 243 334 335 336 371 337 338 339 77 83 109 110 117 76 87 82 333 107 115 71 9 85 8 144 7 147 6 153 5 229 252 264 275 283 4 314 323
Fanins[35] master_enable.n nvram_ce.n nvram_cs.n test2.n I2/curstate_FSM_FFd1.n I2/curstate_FSM_FFd2.n I2/curstate_FSM_FFd3.n I2/curstate_FSM_FFd4.n I2/curstate_FSM_FFd5.n I2/curstate_FSM_FFd6.n Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.n Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.n Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.n N_PZ_1309.n N_PZ_1310.n N_PZ_1377.n N_PZ_2876.n adr_latched<3>.n data_max_reg_in<4>.n mode_register<4>.n page_register<4>.n read_led_register.n read_mode_register.n read_page_register.n reg_rd.n data_isa<2>.p data_isa<3>.p data_isa<4>.p data_isa<5>.p data_isa<6>.p data_isa<7>.p iord.p nvram_data<4>.p smemr.p xp_address<4>.p
clk[1/1] clk 
BCTpts[2] ct0:243 ct1:-999 ct2:-999 ct3:-999 ct4:371 ct5:-999 ct6:-999 ct7:-999 
Signal[15] [bale(369),bale(168)] [bwr(371),bwr(170)] [brd(370),brd(169)] [load_buffer(381),load_buffer(175)]  
           [write_wdt_en(372),write_wdt_en(171)] [data_out_enable(373),data_out_enable(172)]  
           [power_supply_24V(177)] [rst_dof_dsbl(173)] [page_register<2>(382)] [page_register<3>(379)]  
           [page_register<4>(378)] [page_register<5>(377)] [page_register<6>(376)] [page_register<7>(375)]  
           [data_isa<4>_BUFR(374)] 
Signal[15] [ 0: bale(369) bale(168)  ][ 1: brd(370) brd(169)  ][ 2: bwr(371) bwr(170)  ][ 3:  
           write_wdt_en(372) write_wdt_en(171)  ][ 4: data_out_enable(373) data_out_enable(172)  ][ 5:  
           data_isa<4>_BUFR(374)  ][ 6: page_register<7>(375)  ][ 7: page_register<6>(376)  ][ 8:  
           page_register<5>(377)  ][ 9: page_register<4>(378)  ][ 10: page_register<3>(379)  ][ 11:  
           rst_dof_dsbl(173)  ][ 12: load_buffer(381) load_buffer(175)  ][ 13: page_register<2>(382) (176)  ] 
           [ 14: power_supply_24V(177)  ][ 15: (178)  ]
FbNand[ 0] 
----------------- B l o c k 11 ------------------
PLApt(19/48), Fanin(36/38), Clk(1/2), Bct(1/8), Pin(10/10), Mcell(9/16), FbNand(0/0)
PLApts[19/39] 63 64 202 203 234 287 288 289 290 291 292 293 294 295 379 () 380 () () () () () () () () () () () () () () () () () 189 () 205 () 245
Fanins[36] master_enable.n I2/led_kvr.n I2/write_lpt_en.n N_PZ_2834.n data_isa_latched<3>.n led_rad_sig.n mode_register<0>.n mode_register<1>.n mode_register<2>.n mode_register<3>.n mode_register<4>.n nvram_we_BUFR.n nvram_oe_BUFR.n address_isa<10>.p address_isa<11>.p address_isa<12>.p address_isa<13>.p address_isa<14>.p address_isa<15>.p address_isa<16>.p address_isa<17>.p address_isa<18>.p address_isa<19>.p address_isa<20>.p address_isa<21>.p address_isa<22>.p address_isa<23>.p address_isa<4>.p address_isa<5>.p address_isa<6>.p address_isa<7>.p address_isa<8>.p address_isa<9>.p aen.p base_addr_jp<1>.p reset.p
clk[1/1] clk 
BCTpts[1] ct0:-999 ct1:-999 ct2:-999 ct3:-999 ct4:234 ct5:-999 ct6:-999 ct7:-999 
Signal[12] [led_lpt(398),led_lpt(132)] [led_rad(400),led_rad(130)] [led_kvr(399),led_kvr(131)]  
           [nvram_cs(396),nvram_cs(135)] [nvram_ce(397),nvram_ce(133)] [nvram_oe(389),nvram_oe(136)]  
           [nvram_we(388),nvram_we(137)] [nvram_rst(140)] [smemr(138)] [smemw(139)] [N_PZ_1377(395)]  
           [N_PZ_877(394)] 
Signal[12] [ 0: nvram_rst(140)  ][ 1: smemw(139)  ][ 2: smemr(138)  ][ 3: nvram_we(388) nvram_we(137)  ][ 4:  
           nvram_oe(389) nvram_oe(136)  ][ 5:  ][ 6:  ][ 7:  ][ 8:  ][ 9: N_PZ_877(394)  ][ 10:  
           N_PZ_1377(395)  ][ 11: nvram_cs(396) nvram_cs(135)  ][ 12: nvram_ce(397) nvram_ce(133)  ][ 13:  
           led_lpt(398) led_lpt(132)  ][ 14: led_kvr(399) led_kvr(131)  ][ 15: led_rad(400) led_rad(130)  ]
FbNand[ 0] 
----------------- B l o c k 12 ------------------
PLApt(19/48), Fanin(28/38), Clk(1/2), Bct(3/8), Pin(10/10), Mcell(16/16), FbNand(0/0)
PLApts[19/37] 208 297 306 46 47 296 67 48 49 50 51 52 53 54 55 56 57 58 () () () () () () () () () () () () () () () () () () 262
Fanins[28] load_buffer.n nvram_ce.n nvram_cs.n I6/Mtrien_nvram_address<20>.n N_PZ_877.n page_register<4>.n page_register<5>.n address_isa<19>.p address_max<0>.p address_max<1>.p address_max<2>.p address_max<3>.p address_max<4>.p address_max<5>.p address_max<6>.p address_max<7>.p data_max<0>.p data_max<10>.p data_max<11>.p data_max<12>.p data_max<13>.p data_max<14>.p data_max<15>.p data_max<1>.p data_max<2>.p data_max<3>.p data_max<4>.p data_max<5>.p
clk[1/1] clk 
BCTpts[3] ct0:208 ct1:-999 ct2:-999 ct3:-999 ct4:47 ct5:296 ct6:-999 ct7:-999 
Signal[24] [nvram_address<20>(415),nvram_address<20>(90)] [nvram_address<19>(416),nvram_address<19>(91)]  
           [xp_address<0>(79)] [xp_address<1>(80)] [xp_address<2>(81)] [xp_address<3>(84)]  
           [xp_address<4>(86)] [xp_address<5>(87)] [ms_in,xp_address<6>(88)]  
           [xp_present_in,xp_address<7>(89)] [data_max_reg_in<0>(411)] [data_max_reg_in<10>(410)]  
           [data_max_reg_in<11>(409)] [data_max_reg_in<12>(408)] [data_max_reg_in<13>(407)]  
           [data_max_reg_in<14>(406)] [data_max_reg_in<15>(412)] [data_max_reg_in<1>(405)]  
           [data_max_reg_in<2>(404)] [data_max_reg_in<3>(403)] [data_max_reg_in<4>(402)]  
           [data_max_reg_in<5>(401)] 
Signal[24] [ 0: data_max_reg_in<5>(401) xp_address<0>(79)  ][ 1: data_max_reg_in<4>(402) xp_address<1>(80)  ] 
           [ 2: data_max_reg_in<3>(403) xp_address<2>(81)  ][ 3: data_max_reg_in<2>(404) xp_address<3>(84)  ] 
           [ 4: data_max_reg_in<1>(405) xp_address<4>(86)  ][ 5: data_max_reg_in<14>(406)  ][ 6:  
           data_max_reg_in<13>(407)  ][ 7: data_max_reg_in<12>(408)  ][ 8: data_max_reg_in<11>(409)  ][ 9:  
           data_max_reg_in<10>(410)  ][ 10: data_max_reg_in<0>(411)  ][ 11: data_max_reg_in<15>(412)  
           xp_address<5>(87)  ][ 12: ms_in(413) xp_address<6>(88)  ][ 13: xp_present_in(414)  
           xp_address<7>(89)  ][ 14: nvram_address<20>(415) nvram_address<20>(90)  ][ 15:  
           nvram_address<19>(416) nvram_address<19>(91)  ]
FbNand[ 0] 
----------------- B l o c k 13 ------------------
PLApt(15/48), Fanin(22/38), Clk(0/2), Bct(1/8), Pin(9/10), Mcell(13/16), FbNand(0/0)
PLApts[15/39] 59 67 60 61 47 62 () () 31 () 32 () () () 33 () 34 () () () () () () () () () () () () () 29 () 35 () 20 () 17 () 11
Fanins[22] load_buffer.n address_isa<0>.p address_isa<1>.p address_isa<2>.p address_isa<3>.p address_isa<4>.p address_isa<5>.p address_isa<6>.p address_isa<7>.p address_isa<8>.p address_max<0>.p address_max<1>.p address_max<2>.p address_max<3>.p address_max<4>.p address_max<5>.p address_max<6>.p address_max<7>.p data_max<6>.p data_max<7>.p data_max<8>.p data_max<9>.p
clk[0/0] 
BCTpts[1] ct0:-999 ct1:-999 ct2:-999 ct3:-999 ct4:47 ct5:-999 ct6:-999 ct7:-999 
Signal[13] [nvram_address<0>(417),nvram_address<0>(129)] [nvram_address<1>(418),nvram_address<1>(128)]  
           [nvram_address<2>(420),nvram_address<2>(126)] [nvram_address<3>(421),nvram_address<3>(124)]  
           [nvram_address<4>(428),nvram_address<4>(123)] [nvram_address<5>(429),nvram_address<5>(122)]  
           [nvram_address<6>(430),nvram_address<6>(121)] [nvram_address<7>(431),nvram_address<7>(120)]  
           [nvram_address<8>(432),nvram_address<8>(119)] [data_max_reg_in<6>(419)] [data_max_reg_in<7>(427)]  
           [data_max_reg_in<8>(426)] [data_max_reg_in<9>(425)] 
Signal[13] [ 0: nvram_address<0>(417) nvram_address<0>(129)  ][ 1: nvram_address<1>(418)  
           nvram_address<1>(128)  ][ 2: data_max_reg_in<6>(419) (127)  ][ 3: nvram_address<2>(420)  
           nvram_address<2>(126)  ][ 4: nvram_address<3>(421) nvram_address<3>(124)  ][ 5:  ][ 6:  ][ 7:  ] 
           [ 8: data_max_reg_in<9>(425)  ][ 9: data_max_reg_in<8>(426)  ][ 10: data_max_reg_in<7>(427)  ] 
           [ 11: nvram_address<4>(428) nvram_address<4>(123)  ][ 12: nvram_address<5>(429)  
           nvram_address<5>(122)  ][ 13: nvram_address<6>(430) nvram_address<6>(121)  ][ 14:  
           nvram_address<7>(431) nvram_address<7>(120)  ][ 15: nvram_address<8>(432) nvram_address<8>(119)  ]
FbNand[ 0] 
----------------- B l o c k 14 ------------------
PLApt(14/48), Fanin(15/38), Clk(0/2), Bct(0/8), Pin(10/10), Mcell(10/16), FbNand(0/0)
PLApts[14/39] 301 302 299 303 300 304 298 305 () () () () () () () () 21 () () () () () () () () () () () () () 24 () 30 () 12 () 27 () 28
Fanins[15] N_PZ_877.n page_register<0>.n page_register<1>.n page_register<2>.n page_register<3>.n address_isa<10>.p address_isa<11>.p address_isa<12>.p address_isa<13>.p address_isa<14>.p address_isa<15>.p address_isa<16>.p address_isa<17>.p address_isa<18>.p address_isa<9>.p
clk[0/0] 
BCTpts[0] ct0:-999 ct1:-999 ct2:-999 ct3:-999 ct4:-999 ct5:-999 ct6:-999 ct7:-999 
Signal[10] [nvram_address<15>(436),nvram_address<15>(96)] [nvram_address<16>(435),nvram_address<16>(95)]  
           [nvram_address<17>(434),nvram_address<17>(93)] [nvram_address<18>(433),nvram_address<18>(92)]  
           [nvram_address<10>(447),nvram_address<10>(101)] [nvram_address<11>(446),nvram_address<11>(100)]  
           [nvram_address<12>(445),nvram_address<12>(99)] [nvram_address<13>(444),nvram_address<13>(98)]  
           [nvram_address<14>(437),nvram_address<14>(97)] [nvram_address<9>(448),nvram_address<9>(102)] 
Signal[10] [ 0: nvram_address<18>(433) nvram_address<18>(92)  ][ 1: nvram_address<17>(434)  
           nvram_address<17>(93)  ][ 2: nvram_address<16>(435) nvram_address<16>(95)  ][ 3:  
           nvram_address<15>(436) nvram_address<15>(96)  ][ 4: nvram_address<14>(437) nvram_address<14>(97)  
            ][ 5:  ][ 6:  ][ 7:  ][ 8:  ][ 9:  ][ 10:  ][ 11: nvram_address<13>(444) nvram_address<13>(98)  ] 
           [ 12: nvram_address<12>(445) nvram_address<12>(99)  ][ 13: nvram_address<11>(446)  
           nvram_address<11>(100)  ][ 14: nvram_address<10>(447) nvram_address<10>(101)  ][ 15:  
           nvram_address<9>(448) nvram_address<9>(102)  ]
FbNand[ 0] 
----------------- B l o c k 15 ------------------
PLApt(6/48), Fanin(10/38), Clk(0/2), Bct(1/8), Pin(8/10), Mcell(6/16), FbNand(0/0)
PLApts[6/37] 330 () () () () () () () 69 () 70 () 149 () () () 235 () () () () () () () () () () () () () () () () () () () 235
Fanins[10] Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.n Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.n Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.n adr_latched<3>.n master_enable1.n master_enable2.n reg_rd.n reset_CPU_not0001.n pwr_good_tps.p wdt_sig_stari.p
clk[0/0] 
BCTpts[1] ct0:330 ct1:-999 ct2:-999 ct3:-999 ct4:-999 ct5:-999 ct6:-999 ct7:-999 
Signal[ 8] [test2(451),test2(115)] [led_master_enable(463),led_master_enable(109)]  
           [master_enable(453),master_enable(113)] [led_pwr_good_tps(449),led_pwr_good_tps(118)]  
           [led_wdt(450),led_wdt(117)] [reset_CPU(461),reset_CPU(111)] [ale(108)] [rst_taster(114)] 
Signal[ 8] [ 0: led_pwr_good_tps(449) led_pwr_good_tps(118)  ][ 1: led_wdt(450) led_wdt(117)  ][ 2:  
           test2(451) test2(115)  ][ 3: rst_taster(114)  ][ 4: master_enable(453) master_enable(113)  ][ 5:  
            ][ 6:  ][ 7:  ][ 8:  ][ 9:  ][ 10:  ][ 11: (112)  ][ 12: reset_CPU(461) reset_CPU(111)  ][ 13:  
           (110)  ][ 14: led_master_enable(463) led_master_enable(109)  ][ 15: ale(108)  ]
FbNand[ 0] 
