name: ADC
description: Analog to Digital Converter
groupName: ADC
registers:
  - name: ISR
    displayName: ISR
    description: ADC interrupt and status register
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ADRDY
        description: "ADC ready\nThis bit is set by hardware after the ADC has been enabled (bit ADEN=1) and when the ADC reaches a state where it is ready to accept conversion requests.\nIt is cleared by software writing 1 to it."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC not yet ready to start conversion (or the flag event was already acknowledged and cleared by software)
            value: 0
          - name: B_0x1
            description: ADC is ready to start conversion
            value: 1
      - name: EOSMP
        description: "End of sampling flag\nThis bit is set by hardware during the conversion of any channel (only for regular channels), at the end of the sampling phase."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: not at the end of the sampling phase (or the flag event was already acknowledged and cleared by software)
            value: 0
          - name: B_0x1
            description: End of sampling phase reached
            value: 1
      - name: EOC
        description: "End of conversion flag\nThis bit is set by hardware at the end of each regular conversion of a channel when a new data is available in the ADC_DR register. It is cleared by software writing 1 to it or by reading the ADC_DR register"
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Regular channel conversion not complete (or the flag event was already acknowledged and cleared by software)
            value: 0
          - name: B_0x1
            description: Regular channel conversion complete
            value: 1
      - name: EOS
        description: "End of regular sequence flag\nThis bit is set by hardware at the end of the conversions of a regular sequence of channels. It is cleared by software writing 1 to it."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Regular Conversions sequence not complete (or the flag event was already acknowledged and cleared by software)
            value: 0
          - name: B_0x1
            description: Regular Conversions sequence complete
            value: 1
      - name: OVR
        description: "ADC overrun\nThis bit is set by hardware when an overrun occurs on a regular channel, meaning that a new conversion has completed while the EOC flag was already set. It is cleared by software writing 1 to it."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No overrun occurred (or the flag event was already acknowledged and cleared by software)
            value: 0
          - name: B_0x1
            description: Overrun has occurred
            value: 1
      - name: JEOC
        description: "Injected channel end of conversion flag\nThis bit is set by hardware at the end of each injected conversion of a channel when a new data is available in the corresponding ADC_JDRy register. It is cleared by software writing 1 to it or by reading the corresponding ADC_JDRy register"
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Injected channel conversion not complete (or the flag event was already acknowledged and cleared by software)
            value: 0
          - name: B_0x1
            description: Injected channel conversion complete
            value: 1
      - name: JEOS
        description: "Injected channel end of sequence flag\nThis bit is set by hardware at the end of the conversions of all injected channels in the group. It is cleared by software writing 1 to it."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Injected conversion sequence not complete (or the flag event was already acknowledged and cleared by software)
            value: 0
          - name: B_0x1
            description: Injected conversions complete
            value: 1
      - name: AWD1
        description: "Analog watchdog 1 flag\nThis bit is set by hardware when the converted voltage crosses the values programmed in the fields LT1[11:0] and HT1[11:0] of ADC_TR1 register. It is cleared by software. writing 1 to it."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No analog watchdog 1 event occurred (or the flag event was already acknowledged and cleared by software)
            value: 0
          - name: B_0x1
            description: Analog watchdog 1 event occurred
            value: 1
      - name: AWD2
        description: "Analog watchdog 2 flag\nThis bit is set by hardware when the converted voltage crosses the values programmed in the fields LT2[7:0] and HT2[7:0] of ADC_TR2 register. It is cleared by software writing 1 to it."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No analog watchdog 2 event occurred (or the flag event was already acknowledged and cleared by software)
            value: 0
          - name: B_0x1
            description: Analog watchdog 2 event occurred
            value: 1
      - name: AWD3
        description: "Analog watchdog 3 flag\nThis bit is set by hardware when the converted voltage crosses the values programmed in the fields LT3[7:0] and HT3[7:0] of ADC_TR3 register. It is cleared by software writing 1 to it."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No analog watchdog 3 event occurred (or the flag event was already acknowledged and cleared by software)
            value: 0
          - name: B_0x1
            description: Analog watchdog 3 event occurred
            value: 1
      - name: JQOVF
        description: "Injected context queue overflow\nThis bit is set by hardware when an Overflow of the Injected Queue of Context occurs. It is cleared by software writing 1 to it. Refer to  for more information."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No injected context queue overflow occurred (or the flag event was already acknowledged and cleared by software)
            value: 0
          - name: B_0x1
            description: Injected context queue overflow has occurred
            value: 1
      - name: LDORDY
        description: "ADC LDO output voltage ready bit\nThis bit is set and cleared by hardware. It indicates that the ADC internal LDO output is ready and that the ADC can be enabled or calibrated.\nNote: Refer to  for the availability of the LDO regulator."
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: ADC LDO voltage regulator disabled
            value: 0
          - name: B_0x1
            description: ADC LDO voltage regulator enabled
            value: 1
  - name: IER
    displayName: IER
    description: ADC interrupt enable register
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ADRDYIE
        description: "ADC ready interrupt enable\nThis bit is set and cleared by software to enable/disable the ADC Ready interrupt.\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADRDY interrupt disabled
            value: 0
          - name: B_0x1
            description: ADRDY interrupt enabled. An interrupt is generated when the ADRDY bit is set.
            value: 1
      - name: EOSMPIE
        description: "End of sampling flag interrupt enable for regular conversions\nThis bit is set and cleared by software to enable/disable the end of the sampling phase interrupt for regular conversions.\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: EOSMP interrupt disabled.
            value: 0
          - name: B_0x1
            description: EOSMP interrupt enabled. An interrupt is generated when the EOSMP bit is set.
            value: 1
      - name: EOCIE
        description: "End of regular conversion interrupt enable\nThis bit is set and cleared by software to enable/disable the end of a regular conversion interrupt.\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: EOC interrupt disabled.
            value: 0
          - name: B_0x1
            description: EOC interrupt enabled. An interrupt is generated when the EOC bit is set.
            value: 1
      - name: EOSIE
        description: "End of regular sequence of conversions interrupt enable\nThis bit is set and cleared by software to enable/disable the end of regular sequence of conversions interrupt.\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: EOS interrupt disabled
            value: 0
          - name: B_0x1
            description: EOS interrupt enabled. An interrupt is generated when the EOS bit is set.
            value: 1
      - name: OVRIE
        description: "Overrun interrupt enable\nThis bit is set and cleared by software to enable/disable the Overrun interrupt of a regular conversion.\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Overrun interrupt disabled
            value: 0
          - name: B_0x1
            description: Overrun interrupt enabled. An interrupt is generated when the OVR bit is set.
            value: 1
      - name: JEOCIE
        description: "End of injected conversion interrupt enable\nThis bit is set and cleared by software to enable/disable the end of an injected conversion interrupt.\nNote: The software is allowed to write this bit only when JADSTART is cleared to 0 (no injected conversion is ongoing)."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: JEOC interrupt disabled.
            value: 0
          - name: B_0x1
            description: JEOC interrupt enabled. An interrupt is generated when the JEOC bit is set.
            value: 1
      - name: JEOSIE
        description: "End of injected sequence of conversions interrupt enable\nThis bit is set and cleared by software to enable/disable the end of injected sequence of conversions interrupt.\nNote: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing)."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: JEOS interrupt disabled
            value: 0
          - name: B_0x1
            description: JEOS interrupt enabled. An interrupt is generated when the JEOS bit is set.
            value: 1
      - name: AWD1IE
        description: "Analog watchdog 1 interrupt enable\nThis bit is set and cleared by software to enable/disable the analog watchdog 1 interrupt.\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Analog watchdog 1 interrupt disabled
            value: 0
          - name: B_0x1
            description: Analog watchdog 1 interrupt enabled
            value: 1
      - name: AWD2IE
        description: "Analog watchdog 2 interrupt enable\nThis bit is set and cleared by software to enable/disable the analog watchdog 2 interrupt.\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Analog watchdog 2 interrupt disabled
            value: 0
          - name: B_0x1
            description: Analog watchdog 2 interrupt enabled
            value: 1
      - name: AWD3IE
        description: "Analog watchdog 3 interrupt enable\nThis bit is set and cleared by software to enable/disable the analog watchdog 2 interrupt.\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Analog watchdog 3 interrupt disabled
            value: 0
          - name: B_0x1
            description: Analog watchdog 3 interrupt enabled
            value: 1
      - name: JQOVFIE
        description: "Injected context queue overflow interrupt enable\nThis bit is set and cleared by software to enable/disable the Injected Context Queue Overflow interrupt.\nNote: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing)."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Injected Context Queue Overflow interrupt disabled
            value: 0
          - name: B_0x1
            description: Injected Context Queue Overflow interrupt enabled. An interrupt is generated when the JQOVF bit is set.
            value: 1
  - name: CR
    displayName: CR
    description: ADC control register
    addressOffset: 8
    size: 32
    resetValue: 536870912
    resetMask: 4294967295
    fields:
      - name: ADEN
        description: "ADC enable control\nThis bit is set by software to enable the ADC. The ADC will be effectively ready to operate once the flag ADRDY has been set.\nIt is cleared by hardware when the ADC is disabled, after the execution of the ADDIS command.\nNote: The software is allowed to set ADEN only when all bits of ADC_CR registers are 0 (ADCAL=0, JADSTART=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0) except for bit ADVREGEN which must be 1 (and the software must have wait for the startup time of the voltage regulator)"
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC is disabled (OFF state)
            value: 0
          - name: B_0x1
            description: Write 1 to enable the ADC.
            value: 1
      - name: ADDIS
        description: "ADC disable command\nThis bit is set by software to disable the ADC (ADDIS command) and put it into power-down state (OFF state).\nIt is cleared by hardware once the ADC is effectively disabled (ADEN is also cleared by hardware at this time).\nNote: The software is allowed to set ADDIS only when ADEN=1 and both ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)"
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no ADDIS command ongoing
            value: 0
          - name: B_0x1
            description: Write 1 to disable the ADC. Read 1 means that an ADDIS command is in progress.
            value: 1
      - name: ADSTART
        description: "ADC start of regular conversion\nThis bit is set by software to start ADC conversion of regular channels. Depending on the configuration bits EXTEN, a conversion will start immediately (software trigger configuration) or once a regular hardware trigger event occurs (hardware trigger configuration).\nIt is cleared by hardware:\nin single conversion mode (CONT=0, DISCEN=0) when software trigger is selected (EXTEN=0x0): at the assertion of the End of Regular Conversion Sequence (EOS) flag.\nIn discontinuous conversion mode (CONT=0, DISCEN=1), when the software trigger is selected (EXTEN=0x0): at the end of conversion (EOC) flag.\nin all other cases: after the execution of the ADSTP command, at the same time that ADSTP is cleared by hardware.\nNote: The software is allowed to set ADSTART only when ADEN=1 and ADDIS=0 (ADC is enabled and there is no pending request to disable the ADC)\nIn auto-injection mode (JAUTO=1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared)"
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No ADC regular conversion is ongoing.
            value: 0
          - name: B_0x1
            description: Write 1 to start regular conversions. Read 1 means that the ADC is operating and eventually converting a regular channel.
            value: 1
      - name: JADSTART
        description: "ADC start of injected conversion\nThis bit is set by software to start ADC conversion of injected channels. Depending on the configuration bits JEXTEN, a conversion will start immediately (software trigger configuration) or once an injected hardware trigger event occurs (hardware trigger configuration).\nIt is cleared by hardware:\nin single conversion mode when software trigger is selected (JEXTSEL=0x0): at the assertion of the End of Injected Conversion Sequence (JEOS) flag.\nin all cases: after the execution of the JADSTP command, at the same time that JADSTP is cleared by hardware.\nNote: The software is allowed to set JADSTART only when ADEN=1 and ADDIS=0 (ADC is enabled and there is no pending request to disable the ADC).\nIn auto-injection mode (JAUTO=1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared)"
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No ADC injected conversion is ongoing.
            value: 0
          - name: B_0x1
            description: Write 1 to start injected conversions. Read 1 means that the ADC is operating and eventually converting an injected channel.
            value: 1
      - name: ADSTP
        description: "ADC stop of regular conversion command\nThis bit is set by software to stop and discard an ongoing regular conversion (ADSTP Command).\nIt is cleared by hardware when the conversion is effectively discarded and the ADC regular sequence and triggers can be re-configured. The ADC is then ready to accept a new start of regular conversions (ADSTART command).\nNote: The software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 (ADC is enabled and eventually converting a regular conversion and there is no pending request to disable the ADC).\nIn auto-injection mode (JAUTO=1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP).\nIn dual ADC regular simultaneous mode and interleaved mode, the bit ADSTP of the master ADC must be used to stop regular conversions. The other ADSTP bit is inactive."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No ADC stop regular conversion command ongoing
            value: 0
          - name: B_0x1
            description: Write 1 to stop regular conversions ongoing. Read 1 means that an ADSTP command is in progress.
            value: 1
      - name: JADSTP
        description: "ADC stop of injected conversion command\nThis bit is set by software to stop and discard an ongoing injected conversion (JADSTP Command).\nIt is cleared by hardware when the conversion is effectively discarded and the ADC injected sequence and triggers can be re-configured. The ADC is then ready to accept a new start of injected conversions (JADSTART command).\nNote: The software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 (ADC is enabled and eventually converting an injected conversion and there is no pending request to disable the ADC).\nIn auto-injection mode (JAUTO=1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP)"
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No ADC stop injected conversion command ongoing
            value: 0
          - name: B_0x1
            description: Write 1 to stop injected conversions ongoing. Read 1 means that an ADSTP command is in progress.
            value: 1
      - name: BOOST
        description: "Boost mode control\nThis bitfield is set and cleared by software to enable/disable the Boost mode.\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).\nWhen dual mode is enabled (bits DAMDF of ADCx_CCR register are not equal to zero), the BOOST bitfield of the slave ADC is no more writable and its content must be equal to the master ADC BOOST bitfield."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: used when ADC clock less than or equal 6.25 MHz
            value: 0
          - name: B_0x1
            description: used when 6.25 MHz  ADC clock frequency less than or equal 12.5 MHz
            value: 1
          - name: B_0x2
            description: used when 12.5 MHz  ADC clock less than or equal 25.0 MHz
            value: 2
          - name: B_0x3
            description: used when 25.0 MHz  ADC clock less than or equal  50.0 MHz
            value: 3
      - name: ADCALLIN
        description: "Linearity calibration\nThis bit is set and cleared by software to enable the Linearity calibration.\nNote: The software is allowed to write this bit only when the ADC is disabled and is not calibrating (ADCAL=0, JADSTART=0, JADSTP=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0)."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Writing ADCAL will launch a calibration without the Linearity calibration.
            value: 0
          - name: B_0x1
            description: Writing ADCAL will launch a calibration with he Linearity calibration.
            value: 1
      - name: LINCALRDYW1
        description: "Linearity calibration ready Word 1\nRefer to LINCALRDYW6 description.\nNote: ADC_CALFACT2[29:0] corresponds linearity correction factor bits[29:0].\nThe software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW4, LINCALRDYW3 and LINCALRDYW2 bits are left unchanged."
        bitOffset: 22
        bitWidth: 1
        access: read-write
      - name: LINCALRDYW2
        description: "Linearity calibration ready Word 2\nRefer to LINCALRDYW6 description.\nNote: ADC_CALFACT2[29:0] corresponds linearity correction factor bits[59:30].\nThe software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW4, LINCALRDYW3 and LINCALRDYW1 bits are left unchanged."
        bitOffset: 23
        bitWidth: 1
        access: read-write
      - name: LINCALRDYW3
        description: "Linearity calibration ready Word 3\nRefer to LINCALRDYW6 description.\nNote: ADC_CALFACT2[29:0] corresponds linearity correction factor bits[89:60].\nThe software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW4, LINCALRDYW2 and LINCALRDYW1 bits are left unchanged."
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: LINCALRDYW4
        description: "Linearity calibration ready Word 4\nRefer to LINCALRDYW6 description.\nNote: ADC_CALFACT2[29:0] correspond linearity correction factor bits[119:90].\nThe software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW3, LINCALRDYW2 and LINCALRDYW1 bits are left unchanged."
        bitOffset: 25
        bitWidth: 1
        access: read-write
      - name: LINCALRDYW5
        description: "Linearity calibration ready Word 5\nRefer to LINCALRDYW6 description.\nNote: ADC_CALFACT2[29:0] corresponds linearity correction factor bits[149:120].\nThe software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW3, LINCALRDYW2 and LINCALRDYW1 bits are left unchanged."
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: LINCALRDYW6
        description: "Linearity calibration ready Word 6\nThis control / status bit allows to read/write the 6th linearity calibration factor.\nWhen the linearity calibration is complete, this bit is set. A bit clear will launch the transfer of the linearity factor 6 into the LINCALFACT[29:0] of the ADC_CALFACT2 register. The bit will be reset by hardware when the ADC_CALFACT2 register can be read (software must poll the bit until it is cleared).\nWhen the LINCALRDYW6 bit is reset, a new linearity factor 6 value can be written into the LINCALFACT[29:0] of the ADC_CALFACT2 register. A bit set will launch the linearity factor 6 update and the bit will be effectively set by hardware once the update will be done (software must poll the bit until it is set to indicate the write is effective).\nNote: ADC_CALFACT2[29:10] contains 0. ADC_CALFACT2[9:0] corresponds linearity correction factor bits[159:150].\nThe software is allowed to toggle this bit only if the LINCALRDYW5, LINCALRDYW4, LINCALRDYW3, LINCALRDYW2 and LINCALRDYW1 bits are left unchanged, see chapter  for details.\nThe software is allowed to update the linearity calibration factor by writing LINCALRDYWx only when ADEN=1 and ADSTART=0 and JADSTART=0 (ADC enabled and no conversion is ongoing)"
        bitOffset: 27
        bitWidth: 1
        access: read-write
      - name: ADVREGEN
        description: "ADC voltage regulator enable\nThis bits is set by software to enable the ADC voltage regulator.\nBefore performing any operation such as launching a calibration or enabling the ADC, the ADC voltage regulator must first be enabled and the software must wait for the regulator start-up time.\nFor more details about the ADC voltage regulator enable and disable sequences, refer to (ADVREGEN).\nThe software can program this bitfield only when the ADC is disabled (ADCAL=0, JADSTART=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0)."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC Voltage regulator disabled
            value: 0
          - name: B_0x1
            description: ADC Voltage regulator enabled.
            value: 1
      - name: DEEPPWD
        description: "Deep-power-down enable\nThis bit is set and cleared by software to put the ADC in deep-power-down mode.\nNote: The software is allowed to write this bit only when the ADC is disabled (ADCAL=0, JADSTART=0, JADSTP=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0)."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC not in deep-power down
            value: 0
          - name: B_0x1
            description: ADC in deep-power-down (default reset state)
            value: 1
      - name: ADCALDIF
        description: "Differential mode for calibration\nThis bit is set and cleared by software to configure the single-ended or differential inputs mode for the calibration.\nNote: The software is allowed to write this bit only when the ADC is disabled and is not calibrating (ADCAL=0, JADSTART=0, JADSTP=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0)."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Writing ADCAL will launch a calibration in Single-ended inputs Mode.
            value: 0
          - name: B_0x1
            description: Writing ADCAL will launch a calibration in Differential inputs Mode.
            value: 1
      - name: ADCAL
        description: "ADC calibration\nThis bit is set by software to start the calibration of the ADC. Program first the bit ADCALDIF to determine if this calibration applies for single-ended or differential inputs mode.\nIt is cleared by hardware after calibration is complete.\nNote: The software is allowed to launch a calibration by setting ADCAL only when ADEN=0.\nThe software is allowed to update the calibration factor by writing ADC_CALFACT only when ADEN=1 and ADSTART=0 and JADSTART=0 (ADC enabled and no conversion is ongoing)"
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Calibration complete
            value: 0
          - name: B_0x1
            description: Write 1 to calibrate the ADC. Read at 1 means that a calibration in progress.
            value: 1
  - name: CFGR
    displayName: CFGR
    description: ADC configuration register
    addressOffset: 12
    size: 32
    resetValue: 2147483648
    resetMask: 4294967295
    fields:
      - name: DMNGT
        description: "Data Management configuration\nThis bit is set and cleared by software to select how ADC interface output data are managed.\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).\nIn dual-ADC modes, this bit is not relevant and replaced by control bit DAMDF of the ADCx_CCR register."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Regular conversion data stored in DR only
            value: 0
          - name: B_0x1
            description: DMA One Shot Mode selected
            value: 1
          - name: B_0x2
            description: DFSDM mode selected
            value: 2
          - name: B_0x3
            description: DMA Circular Mode selected
            value: 3
      - name: RES
        description: "Data resolution\nThese bits are written by software to select the resolution of the conversion.\nOthers: Reserved, must not be used.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 2
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 16 bits
            value: 0
          - name: B_0x1
            description: 14 bits in legacy mode (not optimized power consumption)
            value: 1
          - name: B_0x2
            description: 12 bits in legacy mode (not optimized power consumption)
            value: 2
          - name: B_0x5
            description: 14 bits
            value: 5
          - name: B_0x6
            description: 12 bits
            value: 6
          - name: B_0x3
            description: 10 bits
            value: 3
          - name: B_0x7
            description: 8 bits
            value: 7
      - name: EXTSEL
        description: "External trigger selection for regular group\nThese bits select the external event used to trigger the start of conversion of a regular group:\n...\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 5
        bitWidth: 5
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Event 0
            value: 0
          - name: B_0x1
            description: Event 1
            value: 1
          - name: B_0x2
            description: Event 2
            value: 2
          - name: B_0x3
            description: Event 3
            value: 3
          - name: B_0x4
            description: Event 4
            value: 4
          - name: B_0x5
            description: Event 5
            value: 5
          - name: B_0x6
            description: Event 6
            value: 6
          - name: B_0x7
            description: Event 7
            value: 7
          - name: B_0x1F
            description: Event 31
            value: 31
      - name: EXTEN
        description: "External trigger enable and polarity selection for regular channels\nThese bits are set and cleared by software to select the external trigger polarity and enable the trigger of a regular group.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 10
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Hardware trigger detection disabled (conversions can be launched by software)
            value: 0
          - name: B_0x1
            description: Hardware trigger detection on the rising edge
            value: 1
          - name: B_0x2
            description: Hardware trigger detection on the falling edge
            value: 2
          - name: B_0x3
            description: Hardware trigger detection on both the rising and falling edges
            value: 3
      - name: OVRMOD
        description: "Overrun Mode\nThis bit is set and cleared by software and configure the way data overrun is managed.\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC_DR register is preserved with the old data when an overrun is detected.
            value: 0
          - name: B_0x1
            description: ADC_DR register is overwritten with the last conversion result when an overrun is detected.
            value: 1
      - name: CONT
        description: "Single / continuous conversion mode for regular conversions\nThis bit is set and cleared by software. If it is set, regular conversion takes place continuously until it is cleared.\nNote: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both DISCEN=1 and CONT=1.\nThe software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing).\nWhen dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit CONT of the slave ADC is no more writable and its content is equal to the bit CONT of the master ADC."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Single conversion mode
            value: 0
          - name: B_0x1
            description: Continuous conversion mode
            value: 1
      - name: AUTDLY
        description: "Delayed conversion mode\nThis bit is set and cleared by software to enable/disable the Auto Delayed Conversion mode..\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).\nWhen dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit AUTDLY of the slave ADC is no more writable and its content is equal to the bit AUTDLY of the master ADC."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Auto-delayed conversion mode off
            value: 0
          - name: B_0x1
            description: Auto-delayed conversion mode on
            value: 1
      - name: DISCEN
        description: "Discontinuous mode for regular channels\nThis bit is set and cleared by software to enable/disable Discontinuous mode for regular channels.\nNote: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both DISCEN=1 and CONT=1.\nIt is not possible to use both auto-injected mode and discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set.\nThe software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing).\nWhen dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit DISCEN of the slave ADC is no more writable and its content is equal to the bit DISCEN of the master ADC."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Discontinuous mode for regular channels disabled
            value: 0
          - name: B_0x1
            description: Discontinuous mode for regular channels enabled
            value: 1
      - name: DISCNUM
        description: "Discontinuous mode channel count\nThese bits are written by software to define the number of regular channels to be converted in discontinuous mode, after receiving an external trigger.\n...\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing).\nWhen dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bits DISCNUM[2:0] of the slave ADC are no more writable and their content is equal to the bits DISCNUM[2:0] of the master ADC."
        bitOffset: 17
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 channel
            value: 0
          - name: B_0x1
            description: 2 channels
            value: 1
          - name: B_0x7
            description: 8 channels
            value: 7
      - name: JDISCEN
        description: "Discontinuous mode on injected channels\nThis bit is set and cleared by software to enable/disable discontinuous mode on the injected channels of a group.\nNote: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing).\nIt is not possible to use both auto-injected mode and discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set.\nWhen dual mode is enabled (bits DAMDF of ADCx_CCR register are not equal to zero), the bit JDISCEN of the slave ADC is no more writable and its content is equal to the bit JDISCEN of the master ADC."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Discontinuous mode on injected channels disabled
            value: 0
          - name: B_0x1
            description: Discontinuous mode on injected channels enabled
            value: 1
      - name: JQM
        description: "JSQR queue mode\nThis bit is set and cleared by software.\nIt defines how an empty Queue is managed.\nRefer to  for more information.\nNote: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing).\nWhen dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit JQM of the slave ADC is no more writable and its content is equal to the bit JQM of the master ADC."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'JSQR Mode 0: The Queue is never empty and maintains the last written configuration into JSQR.'
            value: 0
          - name: B_0x1
            description: 'JSQR Mode 1: The Queue can be empty and when this occurs, the software and hardware triggers of the injected sequence are both internally disabled just after the completion of the last valid injected sequence.'
            value: 1
      - name: AWD1SGL
        description: "Enable the watchdog 1 on a single channel or on all channels\nThis bit is set and cleared by software to enable the analog watchdog on the channel identified by the AWD1CH[4:0] bits or on all the channels\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Analog watchdog 1 enabled on all channels
            value: 0
          - name: B_0x1
            description: Analog watchdog 1 enabled on a single channel
            value: 1
      - name: AWD1EN
        description: "Analog watchdog 1 enable on regular channels\nThis bit is set and cleared by software\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Analog watchdog 1 disabled on regular channels
            value: 0
          - name: B_0x1
            description: Analog watchdog 1 enabled on regular channels
            value: 1
      - name: JAWD1EN
        description: "Analog watchdog 1 enable on injected channels\nThis bit is set and cleared by software\nNote: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing)."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Analog watchdog 1 disabled on injected channels
            value: 0
          - name: B_0x1
            description: Analog watchdog 1 enabled on injected channels
            value: 1
      - name: JAUTO
        description: "Automatic injected group conversion\nThis bit is set and cleared by software to enable/disable automatic injected group conversion after regular group conversion.\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no regular nor injected conversion is ongoing).\nWhen dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit JAUTO of the slave ADC is no more writable and its content is equal to the bit JAUTO of the master ADC."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Automatic injected group conversion disabled
            value: 0
          - name: B_0x1
            description: Automatic injected group conversion enabled
            value: 1
      - name: AWD1CH
        description: "Analog watchdog 1 channel selection\nThese bits are set and cleared by software. They select the input channel to be guarded by the analog watchdog.\n.....\nothers: Reserved, must not be used\nNote: The channel selected by AWD1CH must be also selected into the SQRi or JSQRi registers.\nThe software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 26
        bitWidth: 5
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog input channel-0 monitored by AWD1
            value: 0
          - name: B_0x1
            description: ADC analog input channel-1 monitored by AWD1
            value: 1
          - name: B_0x12
            description: ADC analog input channel-19 monitored by AWD1
            value: 18
      - name: JQDIS
        description: "Injected Queue disable\nThese bits are set and cleared by software to disable the Injected Queue mechanism:\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no regular nor injected conversion is ongoing).\nA set or reset of JQDIS bit causes the injected queue to be flushed and the JSQR register is cleared."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Injected Queue enabled
            value: 0
          - name: B_0x1
            description: Injected Queue disabled
            value: 1
  - name: CFGR2
    displayName: CFGR2
    description: ADC configuration register 2
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ROVSE
        description: "Regular Oversampling Enable\nThis bit is set and cleared by software to enable regular oversampling.\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)"
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Regular Oversampling disabled
            value: 0
          - name: B_0x1
            description: Regular Oversampling enabled
            value: 1
      - name: JOVSE
        description: "Injected Oversampling Enable\nThis bit is set and cleared by software to enable injected oversampling.\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)"
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Injected Oversampling disabled
            value: 0
          - name: B_0x1
            description: Injected Oversampling enabled
            value: 1
      - name: OVSS
        description: "Oversampling right shift\nThis bitfield is set and cleared by software to define the right shifting applied to the raw oversampling result.\nOthers: Reserved, must not be used.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 5
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No right shift
            value: 0
          - name: B_0x1
            description: Shift right 1-bit
            value: 1
          - name: B_0x2
            description: Shift right 2-bits
            value: 2
          - name: B_0x3
            description: Shift right 3-bits
            value: 3
          - name: B_0x4
            description: Shift right 4-bits
            value: 4
          - name: B_0x5
            description: Shift right 5-bits
            value: 5
          - name: B_0x6
            description: Shift right 6-bits
            value: 6
          - name: B_0x7
            description: Shift right 7-bits
            value: 7
          - name: B_0x8
            description: Shift right 8-bits
            value: 8
          - name: B_0x9
            description: Shift right 9-bits
            value: 9
          - name: B_0xA
            description: Shift right 10-bits
            value: 10
          - name: B_0xB
            description: Shift right 11-bits
            value: 11
      - name: TROVS
        description: "Triggered Regular Oversampling\nThis bit is set and cleared by software to enable triggered oversampling\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: All oversampled conversions for a channel are done consecutively following a trigger
            value: 0
          - name: B_0x1
            description: Each oversampled conversion for a channel needs a new trigger
            value: 1
      - name: ROVSM
        description: "Regular Oversampling mode\nThis bit is set and cleared by software to select the regular oversampling mode.\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'Continued mode: When injected conversions are triggered, the oversampling is temporary stopped and continued after the injection sequence (oversampling buffer is maintained during injected sequence)'
            value: 0
          - name: B_0x1
            description: 'Resumed mode: When injected conversions are triggered, the current oversampling is aborted and resumed from start after the injection sequence (oversampling buffer is zeroed by injected sequence start)'
            value: 1
      - name: RSHIFT1
        description: "Right-shift data after Offset 1 correction\nThis bitfield is set and cleared by software to right-shift 1-bit data after offset1 correction. This bit can only be used for 8-bit and 16-bit data format (see (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details)."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Right-shifting disabled
            value: 0
          - name: B_0x1
            description: Data is right-shifted 1-bit.
            value: 1
      - name: RSHIFT2
        description: "Right-shift data after Offset 2 correction\nRefer to RSHIFT1 description"
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: RSHIFT3
        description: "Right-shift data after Offset 3 correction\nRefer to RSHIFT1 description"
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: RSHIFT4
        description: "Right-shift data after Offset 4 correction\nRefer to RSHIFT1 description."
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: OSVR
        description: "Oversampling ratio\nThis bitfield is set and cleared by software to define the oversampling ratio.\n2: 3x\n...\n1023: 1024x\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 16
        bitWidth: 10
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1x (no oversampling)
            value: 0
          - name: B_0x1
            description: 2x
            value: 1
      - name: LSHIFT
        description: "Left shift factor\nThis bitfield is set and cleared by software to define the left shifting applied to the final result with or without oversampling.\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 28
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No left shift
            value: 0
          - name: B_0x1
            description: Shift left 1-bit
            value: 1
          - name: B_0x2
            description: Shift left 2-bits
            value: 2
          - name: B_0x3
            description: Shift left 3-bits
            value: 3
          - name: B_0x4
            description: Shift left 4-bits
            value: 4
          - name: B_0x5
            description: Shift left 5-bits
            value: 5
          - name: B_0x6
            description: Shift left 6-bits
            value: 6
          - name: B_0x7
            description: Shift left 7-bits
            value: 7
          - name: B_0x8
            description: Shift left 8-bits
            value: 8
          - name: B_0x9
            description: Shift left 9-bits
            value: 9
          - name: B_0xA
            description: Shift left 10-bits
            value: 10
          - name: B_0xB
            description: Shift left 11-bits
            value: 11
          - name: B_0xC
            description: Shift left 12-bits
            value: 12
          - name: B_0xD
            description: Shift left 13-bits
            value: 13
          - name: B_0xE
            description: Shift left 14-bits
            value: 14
          - name: B_0xF
            description: Shift left 15-bits
            value: 15
  - name: SMPR1
    displayName: SMPR1
    description: ADC sample time register 1
    addressOffset: 20
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SMP0
        description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
      - name: SMP1
        description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 3
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
      - name: SMP2
        description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 6
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
      - name: SMP3
        description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 9
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
      - name: SMP4
        description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 12
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
      - name: SMP5
        description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 15
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
      - name: SMP6
        description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 18
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
      - name: SMP7
        description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 21
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
      - name: SMP8
        description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 24
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
      - name: SMP9
        description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 27
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
  - name: SMPR2
    displayName: SMPR2
    description: ADC sample time register 2
    addressOffset: 24
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SMP10
        description: "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
      - name: SMP11
        description: "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 3
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
      - name: SMP12
        description: "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 6
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
      - name: SMP13
        description: "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 9
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
      - name: SMP14
        description: "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 12
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
      - name: SMP15
        description: "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 15
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
      - name: SMP16
        description: "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 18
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
      - name: SMP17
        description: "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 21
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
      - name: SMP18
        description: "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 24
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
      - name: SMP19
        description: "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 27
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 2.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 8.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 16.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 32.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 64.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 387.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 810.5 ADC clock cycles
            value: 7
  - name: PCSEL
    displayName: PCSEL
    description: ADC channel preselection register
    addressOffset: 28
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PCSEL0
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
      - name: PCSEL1
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
      - name: PCSEL2
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
      - name: PCSEL3
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
      - name: PCSEL4
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
      - name: PCSEL5
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
      - name: PCSEL6
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
      - name: PCSEL7
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
      - name: PCSEL8
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
      - name: PCSEL9
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
      - name: PCSEL10
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
      - name: PCSEL11
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
      - name: PCSEL12
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
      - name: PCSEL13
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
      - name: PCSEL14
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
      - name: PCSEL15
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
      - name: PCSEL16
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
      - name: PCSEL17
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
      - name: PCSEL18
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
      - name: PCSEL19
        description: ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result.
            value: 0
          - name: B_0x1
            description: Input Channel x (Vinp x) is pre selected for conversion
            value: 1
  - name: LTR1
    displayName: LTR1
    description: ADC watchdog threshold register 1
    addressOffset: 32
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LTR1
        description: "Analog watchdog 1 lower threshold\nThese bits are written by software to define the lower threshold for the analog watchdog 1.\nRefer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy)\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 0
        bitWidth: 26
        access: read-write
  - name: HTR1
    displayName: HTR1
    description: ADC watchdog threshold register 1
    addressOffset: 36
    size: 32
    resetValue: 67108863
    resetMask: 4294967295
    fields:
      - name: HTR1
        description: "Analog watchdog 1 higher threshold\nThese bits are written by software to define the higher threshold for the analog watchdog 1.\nRefer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy)\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 0
        bitWidth: 26
        access: read-write
  - name: SQR1
    displayName: SQR1
    description: ADC regular sequence register 1
    addressOffset: 48
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: L
        description: "Regular channel sequence length\nThese bits are written by software to define the total number of conversions in the regular channel conversion sequence.\n...\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 conversion
            value: 0
          - name: B_0x1
            description: 2 conversions
            value: 1
          - name: B_0xF
            description: 16 conversions
            value: 15
      - name: SQ1
        description: "1st conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 1st in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 6
        bitWidth: 5
        access: read-write
      - name: SQ2
        description: "2nd conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 2nd in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 12
        bitWidth: 5
        access: read-write
      - name: SQ3
        description: "3rd conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 3rd in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 18
        bitWidth: 5
        access: read-write
      - name: SQ4
        description: "4th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 4th in the regular conversion sequence."
        bitOffset: 24
        bitWidth: 5
        access: read-write
  - name: SQR2
    displayName: SQR2
    description: ADC regular sequence register 2
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SQ5
        description: "5th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 5th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: SQ6
        description: "6th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 6th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 6
        bitWidth: 5
        access: read-write
      - name: SQ7
        description: "7th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 7th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 12
        bitWidth: 5
        access: read-write
      - name: SQ8
        description: "8th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 8th in the regular conversion sequence\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 18
        bitWidth: 5
        access: read-write
      - name: SQ9
        description: "9th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 9th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 24
        bitWidth: 5
        access: read-write
  - name: SQR3
    displayName: SQR3
    description: ADC regular sequence register 3
    addressOffset: 56
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SQ10
        description: "10th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 10th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: SQ11
        description: "11th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 11th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 6
        bitWidth: 5
        access: read-write
      - name: SQ12
        description: "12th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 12th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 12
        bitWidth: 5
        access: read-write
      - name: SQ13
        description: "13th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 13th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 18
        bitWidth: 5
        access: read-write
      - name: SQ14
        description: "14th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 14th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 24
        bitWidth: 5
        access: read-write
  - name: SQR4
    displayName: SQR4
    description: ADC regular sequence register 4
    addressOffset: 60
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SQ15
        description: "15th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 15th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: SQ16
        description: "16th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 16th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
        bitOffset: 6
        bitWidth: 5
        access: read-write
  - name: DR
    displayName: DR
    description: ADC regular Data Register
    addressOffset: 64
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RDATA
        description: "Regular Data converted\nThese bits are read-only. They contain the conversion result from the last converted regular channel. The data are left- or right-aligned as described in ."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: JSQR
    displayName: JSQR
    description: ADC injected sequence register
    addressOffset: 76
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: JL
        description: "Injected channel sequence length\nThese bits are written by software to define the total number of conversions in the injected channel conversion sequence.\nNote: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing)."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 conversion
            value: 0
          - name: B_0x1
            description: 2 conversions
            value: 1
          - name: B_0x2
            description: 3 conversions
            value: 2
          - name: B_0x3
            description: 4 conversions
            value: 3
      - name: JEXTSEL
        description: "External trigger selection for injected group\nThese bits select the external event used to trigger the start of conversion of an injected group:\n...\nNote: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing)."
        bitOffset: 2
        bitWidth: 5
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Event 0
            value: 0
          - name: B_0x1
            description: Event 1
            value: 1
          - name: B_0x2
            description: Event 2
            value: 2
          - name: B_0x3
            description: Event 3
            value: 3
          - name: B_0x4
            description: Event 4
            value: 4
          - name: B_0x5
            description: Event 5
            value: 5
          - name: B_0x6
            description: Event 6
            value: 6
          - name: B_0x7
            description: Event 7
            value: 7
          - name: B_0x1F
            description: 'Event 31:'
            value: 31
      - name: JEXTEN
        description: "External trigger enable and polarity selection for injected channels\nThese bits are set and cleared by software to select the external trigger polarity and enable the trigger of an injected group.\nIf JQDIS=1 (queue disabled), Hardware trigger detection disabled (conversions can be launched by software\nNote: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing).\nIf JQM=1 and if the Queue of Context becomes empty, the software and hardware triggers of the injected sequence are both internally disabled (refer to Queue of context for injected conversions)"
        bitOffset: 7
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: If JQDIS=0 (queue enabled), Hardware and software trigger detection disabled and
            value: 0
          - name: B_0x1
            description: Hardware trigger detection on the rising edge
            value: 1
          - name: B_0x2
            description: Hardware trigger detection on the falling edge
            value: 2
          - name: B_0x3
            description: Hardware trigger detection on both the rising and falling edges
            value: 3
      - name: JSQ1
        description: "1st conversion in the injected sequence\nThese bits are written by software with the channel number (0..19) assigned as the 1st in the injected conversion sequence.\nNote: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing) unless the context queue is enabled (JQDIS=0 in ADC_CFGR register)."
        bitOffset: 9
        bitWidth: 5
        access: read-write
      - name: JSQ2
        description: "2nd conversion in the injected sequence\nThese bits are written by software with the channel number (0..19) assigned as the 2nd in the injected conversion sequence.\nNote: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing) unless the context queue is enabled (JQDIS=0 in ADC_CFGR register)."
        bitOffset: 15
        bitWidth: 5
        access: read-write
      - name: JSQ3
        description: "3rd conversion in the injected sequence\nThese bits are written by software with the channel number (0..19) assigned as the 3rd in the injected conversion sequence.\nNote: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing) unless the context queue is enabled (JQDIS=0 in ADC_CFGR register)."
        bitOffset: 21
        bitWidth: 5
        access: read-write
      - name: JSQ4
        description: "4th conversion in the injected sequence\nThese bits are written by software with the channel number (0..19) assigned as the 4th in the injected conversion sequence.\nNote: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing) unless the context queue is enabled (JQDIS=0 in ADC_CFGR register)."
        bitOffset: 27
        bitWidth: 5
        access: read-write
  - name: OFR1
    displayName: OFR1
    description: ADC injected channel 1 offset register
    addressOffset: 96
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OFFSET1
        description: "Data offset y for the channel programmed into bits OFFSETy_CH[4:0]\nThese bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion).\nWhen OFFSETy[25:0] bitfield is reset, the offset compensation is disabled.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).\nIf several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction.\nEx: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[25:0] which is subtracted when converting channel 4."
        bitOffset: 0
        bitWidth: 26
        access: read-write
      - name: OFFSET1_CH
        description: "Channel selection for the Data offset y\nThese bits are written by software to define the channel to which the offset programmed into bits OFFSETy[25:0] will apply.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 26
        bitWidth: 5
        access: read-write
      - name: SSATE
        description: "Signed saturation Enable\nThis bit is written by software to enable or disable the Signed saturation feature.\nThis bit can be enabled only for 8-bit and 16-bit data format (see alignment and offset (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details).\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Offset is subtracted maintaining data integrity and extending result size (9-bit and 17-bit signed format).
            value: 0
          - name: B_0x1
            description: Offset is subtracted and result is saturated to maintain result size.
            value: 1
  - name: OFR2
    displayName: OFR2
    description: ADC injected channel 2 offset register
    addressOffset: 100
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OFFSET2
        description: "Data offset y for the channel programmed into bits OFFSETy_CH[4:0]\nThese bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion).\nWhen OFFSETy[25:0] bitfield is reset, the offset compensation is disabled.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).\nIf several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction.\nEx: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[25:0] which is subtracted when converting channel 4."
        bitOffset: 0
        bitWidth: 26
        access: read-write
      - name: OFFSET2_CH
        description: "Channel selection for the Data offset y\nThese bits are written by software to define the channel to which the offset programmed into bits OFFSETy[25:0] will apply.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 26
        bitWidth: 5
        access: read-write
      - name: SSATE
        description: "Signed saturation Enable\nThis bit is written by software to enable or disable the Signed saturation feature.\nThis bit can be enabled only for 8-bit and 16-bit data format (see alignment and offset (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details).\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Offset is subtracted maintaining data integrity and extending result size (9-bit and 17-bit signed format).
            value: 0
          - name: B_0x1
            description: Offset is subtracted and result is saturated to maintain result size.
            value: 1
  - name: OFR3
    displayName: OFR3
    description: ADC injected channel 3 offset register
    addressOffset: 104
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OFFSET3
        description: "Data offset y for the channel programmed into bits OFFSETy_CH[4:0]\nThese bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion).\nWhen OFFSETy[25:0] bitfield is reset, the offset compensation is disabled.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).\nIf several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction.\nEx: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[25:0] which is subtracted when converting channel 4."
        bitOffset: 0
        bitWidth: 26
        access: read-write
      - name: OFFSET3_CH
        description: "Channel selection for the Data offset y\nThese bits are written by software to define the channel to which the offset programmed into bits OFFSETy[25:0] will apply.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 26
        bitWidth: 5
        access: read-write
      - name: SSATE
        description: "Signed saturation Enable\nThis bit is written by software to enable or disable the Signed saturation feature.\nThis bit can be enabled only for 8-bit and 16-bit data format (see alignment and offset (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details).\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Offset is subtracted maintaining data integrity and extending result size (9-bit and 17-bit signed format).
            value: 0
          - name: B_0x1
            description: Offset is subtracted and result is saturated to maintain result size.
            value: 1
  - name: OFR4
    displayName: OFR4
    description: ADC injected channel 4 offset register
    addressOffset: 108
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OFFSET4
        description: "Data offset y for the channel programmed into bits OFFSETy_CH[4:0]\nThese bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion).\nWhen OFFSETy[25:0] bitfield is reset, the offset compensation is disabled.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).\nIf several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction.\nEx: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[25:0] which is subtracted when converting channel 4."
        bitOffset: 0
        bitWidth: 26
        access: read-write
      - name: OFFSET4_CH
        description: "Channel selection for the Data offset y\nThese bits are written by software to define the channel to which the offset programmed into bits OFFSETy[25:0] will apply.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 26
        bitWidth: 5
        access: read-write
      - name: SSATE
        description: "Signed saturation Enable\nThis bit is written by software to enable or disable the Signed saturation feature.\nThis bit can be enabled only for 8-bit and 16-bit data format (see alignment and offset (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details).\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Offset is subtracted maintaining data integrity and extending result size (9-bit and 17-bit signed format).
            value: 0
          - name: B_0x1
            description: Offset is subtracted and result is saturated to maintain result size.
            value: 1
  - name: JDR1
    displayName: JDR1
    description: ADC injected channel 1 data register
    addressOffset: 128
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: JDATA
        description: "Injected data\nThese bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: JDR2
    displayName: JDR2
    description: ADC injected channel 2 data register
    addressOffset: 132
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: JDATA
        description: "Injected data\nThese bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: JDR3
    displayName: JDR3
    description: ADC injected channel 3 data register
    addressOffset: 136
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: JDATA
        description: "Injected data\nThese bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: JDR4
    displayName: JDR4
    description: ADC injected channel 4 data register
    addressOffset: 140
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: JDATA
        description: "Injected data\nThese bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: AWD2CR
    displayName: AWD2CR
    description: ADC analog watchdog 2 configuration register
    addressOffset: 160
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AWD2CH
        description: "Analog watchdog 2 channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2.\nAWD2CH[i] = 0: ADC analog input channel-i is not monitored by AWD2\nAWD2CH[i] = 1: ADC analog input channel-i is monitored by AWD2\nWhen AWD2CH[19:0] = 000..0, the analog Watchdog 2 is disabled\nNote: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers.\nThe software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 0
        bitWidth: 20
        access: read-write
  - name: AWD3CR
    displayName: AWD3CR
    description: ADC analog watchdog 3 configuration register
    addressOffset: 164
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AWD3CH
        description: "Analog watchdog 3 channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3.\nAWD3CH[i] = 0: ADC analog input channel-i is not monitored by AWD3\nAWD3CH[i] = 1: ADC analog input channel-i is monitored by AWD3\nWhen AWD3CH[19:0] = 000..0, the analog Watchdog 3 is disabled\nNote: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers.\nThe software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 0
        bitWidth: 20
        access: read-write
  - name: LTR2
    displayName: LTR2
    description: ADC watchdog lower threshold register 2
    addressOffset: 176
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LTR2
        description: "Analog watchdog 2 lower threshold\nThese bits are written by software to define the lower threshold for the analog watchdog 2.\nRefer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy).\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 0
        bitWidth: 26
        access: read-write
  - name: HTR2
    displayName: HTR2
    description: ADC watchdog higher threshold register 2
    addressOffset: 180
    size: 32
    resetValue: 67108863
    resetMask: 4294967295
    fields:
      - name: HTR2
        description: "Analog watchdog 2 higher threshold\nThese bits are written by software to define the higher threshold for the analog watchdog 2.\nRefer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy).\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 0
        bitWidth: 26
        access: read-write
  - name: LTR3
    displayName: LTR3
    description: ADC watchdog lower threshold register 3
    addressOffset: 184
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LTR3
        description: "Analog watchdog 3 lower threshold\nThese bits are written by software to define the lower threshold for the analog watchdog 3.\nRefer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy)\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 0
        bitWidth: 26
        access: read-write
  - name: HTR3
    displayName: HTR3
    description: ADC watchdog higher threshold register 3
    addressOffset: 188
    size: 32
    resetValue: 67108863
    resetMask: 4294967295
    fields:
      - name: HTR3
        description: "Analog watchdog 3 higher threshold\nThese bits are written by software to define the higher threshold for the analog watchdog 3.\nRefer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy)\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
        bitOffset: 0
        bitWidth: 26
        access: read-write
  - name: DIFSEL
    displayName: DIFSEL
    description: ADC differential mode selection register
    addressOffset: 192
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DIFSEL
        description: "Differential mode for channels 19 to 0\nThese bits are set and cleared by software. They allow to select if a channel is configured as single ended or differential mode.\nDIFSEL[i] = 0: ADC analog input channel-i is configured in single ended mode\nDIFSEL[i] = 1: ADC analog input channel-i is configured in differential mode\nNote: The software is allowed to write these bits only when the ADC is disabled (ADCAL=0, JADSTART=0, JADSTP=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0)."
        bitOffset: 0
        bitWidth: 20
        access: read-write
  - name: CALFACT
    displayName: CALFACT
    description: ADC calibration factors register
    addressOffset: 196
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CALFACT_S
        description: "Calibration Factors In Single-Ended mode\nThese bits are written by hardware or by software.\nOnce a single-ended inputs calibration is complete, they are updated by hardware with the calibration factors.\nSoftware can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it will then be applied once a new single-ended conversion is launched.\nNote: The software is allowed to write these bits only when ADEN=1, ADSTART=0 and JADSTART=0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing)."
        bitOffset: 0
        bitWidth: 11
        access: read-write
      - name: CALFACT_D
        description: "Calibration Factors in differential mode\nThese bits are written by hardware or by software.\nOnce a differential inputs calibration is complete, they are updated by hardware with the calibration factors.\nSoftware can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it will then be applied once a new differential conversion is launched.\nNote: The software is allowed to write these bits only when ADEN=1, ADSTART=0 and JADSTART=0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing)."
        bitOffset: 16
        bitWidth: 11
        access: read-write
  - name: CALFACT2
    displayName: CALFACT2
    description: ADC calibration factor register 2
    addressOffset: 200
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LINCALFACT
        description: "Linearity Calibration Factor\nThese bits are written by hardware or by software.\nThey hold 30-bit out of the 160-bit linearity calibration factor.\nOnce a single-ended inputs calibration is complete, they are updated by hardware with the calibration factors.\nSoftware can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it will then be applied once a new single-ended calibration is launched.\nNote: The software is allowed to write these bits only when ADEN=1, ADSTART=0 and JADSTART=0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing)."
        bitOffset: 0
        bitWidth: 30
        access: read-write
addressBlocks:
  - offset: 0
    size: 204
    usage: registers
