Analysis & Synthesis report for Proyecto
Tue Nov 23 17:05:29 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated
 13. Source assignments for RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated
 14. Parameter Settings for User Entity Instance: romtest:Rom|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: RAM:Ram|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: CPU:cpu|ControlUnit:CU|ConditionalLogic:CLogic|Register:R1
 17. Parameter Settings for User Entity Instance: CPU:cpu|ControlUnit:CU|ConditionalLogic:CLogic|Register:R2
 18. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|Mux_2_to_1:PCSrcMux
 19. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|PC:PCReg
 20. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|Plus4:PCAdder1
 21. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|Plus4:PCAdder2
 22. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|Mux_2_to_1:ra1mux
 23. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|Mux_2_to_1:ra2mux
 24. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile
 25. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Demux_1_to_16:DEMUX
 26. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG00
 27. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG01
 28. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG02
 29. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG03
 30. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG04
 31. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG05
 32. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG06
 33. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG07
 34. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG08
 35. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG09
 36. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG10
 37. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG11
 38. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG12
 39. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG13
 40. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG14
 41. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG15
 42. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Mux_16_to_1:MUX_RD1
 43. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Mux_16_to_1:MUX_RD2
 44. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|Mux_2_to_1:SrcBMux
 45. Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|Mux_2_to_1:MemtoRegMux
 46. Parameter Settings for User Entity Instance: Mux_2_to_1:muxAdressRam
 47. Parameter Settings for User Entity Instance: Mux_2_to_1:muxDataRam
 48. Parameter Settings for User Entity Instance: Register:displayRegister
 49. altsyncram Parameter Settings by Entity Instance
 50. Port Connectivity Checks: "bin2bcd:bcd_deco"
 51. Port Connectivity Checks: "Register:displayRegister"
 52. Port Connectivity Checks: "Chipset:chipset"
 53. Port Connectivity Checks: "CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG15"
 54. Port Connectivity Checks: "CPU:cpu|DataPath:DP|RegisterFile:RegFile|Demux_1_to_16:DEMUX"
 55. Port Connectivity Checks: "CPU:cpu|DataPath:DP|Mux_2_to_1:ra1mux"
 56. Post-Synthesis Netlist Statistics for Top Partition
 57. Elapsed Time Per Partition
 58. Analysis & Synthesis Messages
 59. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 23 17:05:29 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; Proyecto                                    ;
; Top-level Entity Name           ; Processor                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 520                                         ;
; Total pins                      ; 27                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,621,440                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Processor          ; Proyecto           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                                         ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; segment7_deco.sv                 ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/segment7_deco.sv       ;         ;
; bin2bcd.sv                       ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/bin2bcd.sv             ;         ;
; Extend.sv                        ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Extend.sv              ;         ;
; Demux_1_to_16.sv                 ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Demux_1_to_16.sv       ;         ;
; Register.sv                      ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Register.sv            ;         ;
; Mux_2_to_1.sv                    ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Mux_2_to_1.sv          ;         ;
; Mux_16_to_1.sv                   ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Mux_16_to_1.sv         ;         ;
; PC.sv                            ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/PC.sv                  ;         ;
; Plus4.sv                         ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Plus4.sv               ;         ;
; RegisterFile.sv                  ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RegisterFile.sv        ;         ;
; ALU.sv                           ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALU.sv                 ;         ;
; MainDecoder.sv                   ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/MainDecoder.sv         ;         ;
; PC_Logic.sv                      ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/PC_Logic.sv            ;         ;
; ALUDecoder.sv                    ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALUDecoder.sv          ;         ;
; ConditionalLogic.sv              ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ConditionalLogic.sv    ;         ;
; Decoder.sv                       ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Decoder.sv             ;         ;
; ControlUnit.sv                   ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ControlUnit.sv         ;         ;
; ALUControlDeco.sv                ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALUControlDeco.sv      ;         ;
; DataPath.sv                      ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv            ;         ;
; Instructions.mif                 ; yes             ; User Memory Initialization File  ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif       ;         ;
; CPU.sv                           ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/CPU.sv                 ;         ;
; Processor.sv                     ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv           ;         ;
; writeMem.sv                      ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/writeMem.sv            ;         ;
; Chipset.sv                       ; yes             ; User SystemVerilog HDL File      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Chipset.sv             ;         ;
; ramdata.mif                      ; yes             ; User Memory Initialization File  ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ramdata.mif            ;         ;
; RAM.v                            ; yes             ; User Wizard-Generated File       ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RAM.v                  ;         ;
; romtest.v                        ; yes             ; User Wizard-Generated File       ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/romtest.v              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                   ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                   ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                     ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                    ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                       ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altram.inc                                                                                       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                     ;         ;
; db/altsyncram_4me1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_4me1.tdf ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/decode_61a.tdf      ;         ;
; db/mux_ahb.tdf                   ; yes             ; Auto-Generated Megafunction      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/mux_ahb.tdf         ;         ;
; db/altsyncram_lun1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_lun1.tdf ;         ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/decode_dla.tdf      ;         ;
; db/mux_tfb.tdf                   ; yes             ; Auto-Generated Megafunction      ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/mux_tfb.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 674       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 809       ;
;     -- 7 input functions                    ; 10        ;
;     -- 6 input functions                    ; 472       ;
;     -- 5 input functions                    ; 102       ;
;     -- 4 input functions                    ; 47        ;
;     -- <=3 input functions                  ; 178       ;
;                                             ;           ;
; Dedicated logic registers                   ; 520       ;
;                                             ;           ;
; I/O pins                                    ; 27        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 2621440   ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 840       ;
; Total fan-out                               ; 11101     ;
; Average fan-out                             ; 6.52      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                 ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Entity Name      ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |Processor                                ; 809 (0)             ; 520 (0)                   ; 2621440           ; 0          ; 27   ; 0            ; |Processor                                                                                                   ; Processor        ; work         ;
;    |CPU:cpu|                              ; 632 (0)             ; 500 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu                                                                                           ; CPU              ; work         ;
;       |ControlUnit:CU|                    ; 14 (0)              ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|ControlUnit:CU                                                                            ; ControlUnit      ; work         ;
;          |ConditionalLogic:CLogic|        ; 9 (9)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|ControlUnit:CU|ConditionalLogic:CLogic                                                    ; ConditionalLogic ; work         ;
;             |Register:R1|                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|ControlUnit:CU|ConditionalLogic:CLogic|Register:R1                                        ; Register         ; work         ;
;             |Register:R2|                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|ControlUnit:CU|ConditionalLogic:CLogic|Register:R2                                        ; Register         ; work         ;
;          |Decoder:CUDecoder|              ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|ControlUnit:CU|Decoder:CUDecoder                                                          ; Decoder          ; work         ;
;             |ALUDecoder:ALUDeco|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|ControlUnit:CU|Decoder:CUDecoder|ALUDecoder:ALUDeco                                       ; ALUDecoder       ; work         ;
;             |MainDecoder:MainDeco|        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|ControlUnit:CU|Decoder:CUDecoder|MainDecoder:MainDeco                                     ; MainDecoder      ; work         ;
;       |DataPath:DP|                       ; 618 (0)             ; 496 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP                                                                               ; DataPath         ; work         ;
;          |ALU:Alu|                        ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|ALU:Alu                                                                       ; ALU              ; work         ;
;          |ALUControlDeco:AluDeco|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|ALUControlDeco:AluDeco                                                        ; ALUControlDeco   ; work         ;
;          |Mux_2_to_1:MemtoRegMux|         ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|Mux_2_to_1:MemtoRegMux                                                        ; Mux_2_to_1       ; work         ;
;          |Mux_2_to_1:PCSrcMux|            ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|Mux_2_to_1:PCSrcMux                                                           ; Mux_2_to_1       ; work         ;
;          |Mux_2_to_1:SrcBMux|             ; 196 (196)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|Mux_2_to_1:SrcBMux                                                            ; Mux_2_to_1       ; work         ;
;          |Mux_2_to_1:ra1mux|              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|Mux_2_to_1:ra1mux                                                             ; Mux_2_to_1       ; work         ;
;          |Mux_2_to_1:ra2mux|              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|Mux_2_to_1:ra2mux                                                             ; Mux_2_to_1       ; work         ;
;          |PC:PCReg|                       ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|PC:PCReg                                                                      ; PC               ; work         ;
;          |Plus4:PCAdder1|                 ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|Plus4:PCAdder1                                                                ; Plus4            ; work         ;
;          |Plus4:PCAdder2|                 ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|Plus4:PCAdder2                                                                ; Plus4            ; work         ;
;          |RegisterFile:RegFile|           ; 225 (0)             ; 480 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile                                                          ; RegisterFile     ; work         ;
;             |Demux_1_to_16:DEMUX|         ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Demux_1_to_16:DEMUX                                      ; Demux_1_to_16    ; work         ;
;             |Mux_16_to_1:MUX_RD1|         ; 160 (160)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Mux_16_to_1:MUX_RD1                                      ; Mux_16_to_1      ; work         ;
;             |Mux_16_to_1:MUX_RD2|         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Mux_16_to_1:MUX_RD2                                      ; Mux_16_to_1      ; work         ;
;             |Register:REG00|              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG00                                           ; Register         ; work         ;
;             |Register:REG01|              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG01                                           ; Register         ; work         ;
;             |Register:REG02|              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG02                                           ; Register         ; work         ;
;             |Register:REG03|              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG03                                           ; Register         ; work         ;
;             |Register:REG04|              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG04                                           ; Register         ; work         ;
;             |Register:REG05|              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG05                                           ; Register         ; work         ;
;             |Register:REG06|              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG06                                           ; Register         ; work         ;
;             |Register:REG07|              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG07                                           ; Register         ; work         ;
;             |Register:REG08|              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG08                                           ; Register         ; work         ;
;             |Register:REG09|              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG09                                           ; Register         ; work         ;
;             |Register:REG10|              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG10                                           ; Register         ; work         ;
;             |Register:REG11|              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG11                                           ; Register         ; work         ;
;             |Register:REG12|              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG12                                           ; Register         ; work         ;
;             |Register:REG13|              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG13                                           ; Register         ; work         ;
;             |Register:REG14|              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG14                                           ; Register         ; work         ;
;    |Chipset:chipset|                      ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|Chipset:chipset                                                                                   ; Chipset          ; work         ;
;    |Mux_2_to_1:muxAdressRam|              ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|Mux_2_to_1:muxAdressRam                                                                           ; Mux_2_to_1       ; work         ;
;    |Mux_2_to_1:muxDataRam|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|Mux_2_to_1:muxDataRam                                                                             ; Mux_2_to_1       ; work         ;
;    |RAM:Ram|                              ; 15 (0)              ; 6 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |Processor|RAM:Ram                                                                                           ; RAM              ; work         ;
;       |altsyncram:altsyncram_component|   ; 15 (0)              ; 6 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |Processor|RAM:Ram|altsyncram:altsyncram_component                                                           ; altsyncram       ; work         ;
;          |altsyncram_lun1:auto_generated| ; 15 (0)              ; 6 (6)                     ; 524288            ; 0          ; 0    ; 0            ; |Processor|RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated                            ; altsyncram_lun1  ; work         ;
;             |decode_61a:rden_decode|      ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|decode_61a:rden_decode     ; decode_61a       ; work         ;
;             |decode_dla:decode3|          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|decode_dla:decode3         ; decode_dla       ; work         ;
;             |mux_tfb:mux2|                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|mux_tfb:mux2               ; mux_tfb          ; work         ;
;    |Register:displayRegister|             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|Register:displayRegister                                                                          ; Register         ; work         ;
;    |bin2bcd:bcd_deco|                     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|bin2bcd:bcd_deco                                                                                  ; bin2bcd          ; work         ;
;    |romtest:Rom|                          ; 95 (0)              ; 6 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |Processor|romtest:Rom                                                                                       ; romtest          ; work         ;
;       |altsyncram:altsyncram_component|   ; 95 (0)              ; 6 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |Processor|romtest:Rom|altsyncram:altsyncram_component                                                       ; altsyncram       ; work         ;
;          |altsyncram_4me1:auto_generated| ; 95 (0)              ; 6 (6)                     ; 2097152           ; 0          ; 0    ; 0            ; |Processor|romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated                        ; altsyncram_4me1  ; work         ;
;             |decode_61a:rden_decode|      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|decode_61a:rden_decode ; decode_61a       ; work         ;
;             |mux_ahb:mux2|                ; 87 (87)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|mux_ahb:mux2           ; mux_ahb          ; work         ;
;    |segment7_deco:seg1|                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|segment7_deco:seg1                                                                                ; segment7_deco    ; work         ;
;    |segment7_deco:seg2|                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|segment7_deco:seg2                                                                                ; segment7_deco    ; work         ;
;    |writeMem:wm|                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|writeMem:wm                                                                                       ; writeMem         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------------------+
; Name                                                                                  ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF              ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------------------+
; RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM     ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288  ; ramdata.mif      ;
; romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 65536        ; 32           ; --           ; --           ; 2097152 ; Instructions.mif ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |Processor|RAM:Ram     ; RAM.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |Processor|romtest:Rom ; romtest.v       ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 520   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 19    ;
; Number of registers using Asynchronous Clear ; 508   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 492   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Processor|romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|mux_ahb:mux2|l2_w7_n0_mux_dataout ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Processor|CPU:cpu|DataPath:DP|Mux_2_to_1:SrcBMux|C[0]                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Processor|CPU:cpu|DataPath:DP|Mux_2_to_1:SrcBMux|C[3]                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Processor|Mux_2_to_1:muxDataRam|C[5]                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Processor|CPU:cpu|DataPath:DP|Mux_2_to_1:SrcBMux|C[4]                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Processor|CPU:cpu|DataPath:DP|Mux_2_to_1:SrcBMux|C[6]                                                                  ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Mux_16_to_1:MUX_RD2|Mux30                                           ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; No         ; |Processor|CPU:cpu|DataPath:DP|ALU:Alu|res[29]                                                                          ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |Processor|CPU:cpu|DataPath:DP|RegisterFile:RegFile|Mux_16_to_1:MUX_RD1|Mux19                                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |Processor|Mux_2_to_1:muxDataRam|C[1]                                                                                   ;
; 8:1                ; 27 bits   ; 135 LEs       ; 135 LEs              ; 0 LEs                  ; No         ; |Processor|romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|mux_ahb:mux2|l3_w8_n0_mux_dataout ;
; 17:1               ; 7 bits    ; 77 LEs        ; 77 LEs               ; 0 LEs                  ; No         ; |Processor|CPU:cpu|DataPath:DP|Mux_2_to_1:SrcBMux|C[29]                                                                 ;
; 18:1               ; 13 bits   ; 156 LEs       ; 156 LEs              ; 0 LEs                  ; No         ; |Processor|CPU:cpu|DataPath:DP|Mux_2_to_1:SrcBMux|C[20]                                                                 ;
; 9:1                ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |Processor|CPU:cpu|DataPath:DP|Mux_2_to_1:MemtoRegMux|C[6]                                                              ;
; 19:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Processor|CPU:cpu|DataPath:DP|Mux_2_to_1:SrcBMux|C[11]                                                                 ;
; 20:1               ; 2 bits    ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |Processor|CPU:cpu|DataPath:DP|Mux_2_to_1:SrcBMux|C[9]                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: romtest:Rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Signed Integer               ;
; WIDTHAD_A                          ; 16                   ; Signed Integer               ;
; NUMWORDS_A                         ; 65536                ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK1               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; Instructions.mif     ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_4me1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:Ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Signed Integer           ;
; WIDTHAD_A                          ; 16                   ; Signed Integer           ;
; NUMWORDS_A                         ; 65536                ; Signed Integer           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Untyped                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; ramdata.mif          ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_lun1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|ControlUnit:CU|ConditionalLogic:CLogic|Register:R1 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|ControlUnit:CU|ConditionalLogic:CLogic|Register:R2 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|Mux_2_to_1:PCSrcMux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|PC:PCReg ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|Plus4:PCAdder1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|Plus4:PCAdder2 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|Mux_2_to_1:ra1mux ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|Mux_2_to_1:ra2mux ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Demux_1_to_16:DEMUX ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG00 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG01 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG02 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG03 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG04 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG05 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG06 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG07 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG08 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG09 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG10 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG11 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG12 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG13 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG14 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG15 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Mux_16_to_1:MUX_RD1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|RegisterFile:RegFile|Mux_16_to_1:MUX_RD2 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|Mux_2_to_1:SrcBMux ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DataPath:DP|Mux_2_to_1:MemtoRegMux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2_to_1:muxAdressRam ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; N              ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2_to_1:muxDataRam ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:displayRegister ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 2                                           ;
; Entity Instance                           ; romtest:Rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 65536                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK1                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; RAM:Ram|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 8                                           ;
;     -- NUMWORDS_A                         ; 65536                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:bcd_deco"                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; bcd[11..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register:displayRegister"                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Q[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Chipset:chipset"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; S    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG15"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|DataPath:DP|RegisterFile:RegFile|Demux_1_to_16:DEMUX"                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; OUT[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|DataPath:DP|Mux_2_to_1:ra1mux" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; B    ; Input ; Info     ; Stuck at VCC                            ;
+------+-------+----------+-----------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 520                         ;
;     CLR SLD           ; 16                          ;
;     ENA CLR           ; 492                         ;
;     SLD               ; 3                           ;
;     plain             ; 9                           ;
; arriav_lcell_comb     ; 811                         ;
;     arith             ; 27                          ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 1                           ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 741                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 95                          ;
;         4 data inputs ; 45                          ;
;         5 data inputs ; 102                         ;
;         6 data inputs ; 472                         ;
;     shared            ; 33                          ;
;         0 data inputs ; 1                           ;
;         3 data inputs ; 30                          ;
;         4 data inputs ; 2                           ;
; boundary_port         ; 27                          ;
; stratixv_ram_block    ; 320                         ;
;                       ;                             ;
; Max LUT depth         ; 13.10                       ;
; Average LUT depth     ; 9.45                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Nov 23 17:05:05 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file segment7_deco.sv
    Info (12023): Found entity 1: segment7_deco File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/segment7_deco.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd.sv
    Info (12023): Found entity 1: bin2bcd File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/bin2bcd.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Extend.sv
    Info (12023): Found entity 1: Extend File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Demux_1_to_16.sv
    Info (12023): Found entity 1: Demux_1_to_16 File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Demux_1_to_16.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Register.sv
    Info (12023): Found entity 1: Register File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Register.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Mux_2_to_1.sv
    Info (12023): Found entity 1: Mux_2_to_1 File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Mux_2_to_1.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file Mux_16_to_1.sv
    Info (12023): Found entity 1: Mux_16_to_1 File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Mux_16_to_1.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file PC.sv
    Info (12023): Found entity 1: PC File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/PC.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Plus4.sv
    Info (12023): Found entity 1: Plus4 File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Plus4.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file DataMemory.sv
    Info (12023): Found entity 1: DataMemory File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataMemory.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file RegisterFile.sv
    Info (12023): Found entity 1: RegisterFile File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RegisterFile.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ALU.sv
    Info (12023): Found entity 1: ALU File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALU.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file MainDecoder.sv
    Info (12023): Found entity 1: MainDecoder File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/MainDecoder.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file PC_Logic.sv
    Info (12023): Found entity 1: PC_Logic File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/PC_Logic.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ALUDecoder.sv
    Info (12023): Found entity 1: ALUDecoder File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALUDecoder.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ConditionalLogic.sv
    Info (12023): Found entity 1: ConditionalLogic File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ConditionalLogic.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Decoder.sv
    Info (12023): Found entity 1: Decoder File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Decoder.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ControlUnit.sv
    Info (12023): Found entity 1: ControlUnit File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ControlUnit.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ControlUnit_tb.sv
    Info (12023): Found entity 1: ControlUnit_tb File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ControlUnit_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ALUControlDeco.sv
    Info (12023): Found entity 1: ALUControlDeco File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALUControlDeco.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Alu_tb.sv
    Info (12023): Found entity 1: Alu_tb File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Alu_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file DataPath.sv
    Info (12023): Found entity 1: DataPath File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file InstructionMemory.v
    Info (12023): Found entity 1: InstructionMemory File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/InstructionMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file DataMemoryRam.v
    Info (12023): Found entity 1: DataMemoryRam File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataMemoryRam.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file CPU.sv
    Info (12023): Found entity 1: CPU File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/CPU.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Processor.sv
    Info (12023): Found entity 1: Processor File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file writeMem.sv
    Info (12023): Found entity 1: writeMem File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/writeMem.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Chipset.sv
    Info (12023): Found entity 1: Chipset File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Chipset.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor_tb.sv
    Info (12023): Found entity 1: processor_tb File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/processor_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file romtb.sv
    Info (12023): Found entity 1: romtb File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/romtb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file RAM.v
    Info (12023): Found entity 1: RAM File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file romtest.v
    Info (12023): Found entity 1: romtest File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/romtest.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram_tb.sv
    Info (12023): Found entity 1: ram_tb File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ram_tb.sv Line: 2
Warning (10236): Verilog HDL Implicit Net warning at ALU.sv(28): created implicit net for "o1" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALU.sv Line: 28
Warning (10236): Verilog HDL Implicit Net warning at ALU.sv(29): created implicit net for "o2" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALU.sv Line: 29
Warning (10236): Verilog HDL Implicit Net warning at ALU.sv(30): created implicit net for "o3" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALU.sv Line: 30
Info (12127): Elaborating entity "Processor" for the top level hierarchy
Info (12128): Elaborating entity "romtest" for hierarchy "romtest:Rom" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv Line: 14
Info (12128): Elaborating entity "altsyncram" for hierarchy "romtest:Rom|altsyncram:altsyncram_component" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/romtest.v Line: 84
Info (12130): Elaborated megafunction instantiation "romtest:Rom|altsyncram:altsyncram_component" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/romtest.v Line: 84
Info (12133): Instantiated megafunction "romtest:Rom|altsyncram:altsyncram_component" with the following parameter: File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/romtest.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Instructions.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4me1.tdf
    Info (12023): Found entity 1: altsyncram_4me1 File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_4me1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_4me1" for hierarchy "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|decode_61a:rden_decode" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_4me1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|mux_ahb:mux2" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_4me1.tdf Line: 43
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:Ram" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv Line: 16
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:Ram|altsyncram:altsyncram_component" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RAM.v Line: 86
Info (12130): Elaborated megafunction instantiation "RAM:Ram|altsyncram:altsyncram_component" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RAM.v Line: 86
Info (12133): Instantiated megafunction "RAM:Ram|altsyncram:altsyncram_component" with the following parameter: File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RAM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ramdata.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lun1.tdf
    Info (12023): Found entity 1: altsyncram_lun1 File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_lun1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_lun1" for hierarchy "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113028): 2 out of 65536 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ramdata.mif Line: 1
    Warning (113027): Addresses ranging from 0 to 1 are not initialized File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ramdata.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|decode_dla:decode3" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_lun1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/mux_tfb.tdf Line: 23
Info (12128): Elaborating entity "mux_tfb" for hierarchy "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|mux_tfb:mux2" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_lun1.tdf Line: 47
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:cpu" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv Line: 18
Info (12128): Elaborating entity "ControlUnit" for hierarchy "CPU:cpu|ControlUnit:CU" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/CPU.sv Line: 16
Info (12128): Elaborating entity "Decoder" for hierarchy "CPU:cpu|ControlUnit:CU|Decoder:CUDecoder" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ControlUnit.sv Line: 19
Info (12128): Elaborating entity "MainDecoder" for hierarchy "CPU:cpu|ControlUnit:CU|Decoder:CUDecoder|MainDecoder:MainDeco" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Decoder.sv Line: 17
Info (12128): Elaborating entity "ALUDecoder" for hierarchy "CPU:cpu|ControlUnit:CU|Decoder:CUDecoder|ALUDecoder:ALUDeco" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Decoder.sv Line: 19
Info (12128): Elaborating entity "PC_Logic" for hierarchy "CPU:cpu|ControlUnit:CU|Decoder:CUDecoder|PC_Logic:PcLogic" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Decoder.sv Line: 21
Info (12128): Elaborating entity "ConditionalLogic" for hierarchy "CPU:cpu|ControlUnit:CU|ConditionalLogic:CLogic" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ControlUnit.sv Line: 22
Info (12128): Elaborating entity "Register" for hierarchy "CPU:cpu|ControlUnit:CU|ConditionalLogic:CLogic|Register:R1" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ConditionalLogic.sv Line: 14
Info (12128): Elaborating entity "DataPath" for hierarchy "CPU:cpu|DataPath:DP" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/CPU.sv Line: 21
Info (12128): Elaborating entity "Mux_2_to_1" for hierarchy "CPU:cpu|DataPath:DP|Mux_2_to_1:PCSrcMux" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv Line: 19
Info (12128): Elaborating entity "PC" for hierarchy "CPU:cpu|DataPath:DP|PC:PCReg" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv Line: 20
Info (12128): Elaborating entity "Plus4" for hierarchy "CPU:cpu|DataPath:DP|Plus4:PCAdder1" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv Line: 23
Warning (10230): Verilog HDL assignment warning at Plus4.sv(9): truncated value with size 32 to match size of target (16) File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Plus4.sv Line: 9
Info (12128): Elaborating entity "Mux_2_to_1" for hierarchy "CPU:cpu|DataPath:DP|Mux_2_to_1:ra1mux" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv Line: 28
Info (12128): Elaborating entity "RegisterFile" for hierarchy "CPU:cpu|DataPath:DP|RegisterFile:RegFile" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv Line: 32
Info (12128): Elaborating entity "Demux_1_to_16" for hierarchy "CPU:cpu|DataPath:DP|RegisterFile:RegFile|Demux_1_to_16:DEMUX" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RegisterFile.sv Line: 19
Info (12128): Elaborating entity "Register" for hierarchy "CPU:cpu|DataPath:DP|RegisterFile:RegFile|Register:REG00" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RegisterFile.sv Line: 23
Info (12128): Elaborating entity "Mux_16_to_1" for hierarchy "CPU:cpu|DataPath:DP|RegisterFile:RegFile|Mux_16_to_1:MUX_RD1" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RegisterFile.sv Line: 44
Info (12128): Elaborating entity "Extend" for hierarchy "CPU:cpu|DataPath:DP|Extend:Ext" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv Line: 35
Info (12128): Elaborating entity "Mux_2_to_1" for hierarchy "CPU:cpu|DataPath:DP|Mux_2_to_1:SrcBMux" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv Line: 38
Info (12128): Elaborating entity "ALUControlDeco" for hierarchy "CPU:cpu|DataPath:DP|ALUControlDeco:AluDeco" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv Line: 41
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:cpu|DataPath:DP|ALU:Alu" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv Line: 42
Info (12128): Elaborating entity "writeMem" for hierarchy "writeMem:wm" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv Line: 20
Warning (10235): Verilog HDL Always Construct warning at writeMem.sv(33): variable "bytePos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/writeMem.sv Line: 33
Info (12128): Elaborating entity "Mux_2_to_1" for hierarchy "Mux_2_to_1:muxDataRam" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv Line: 26
Info (12128): Elaborating entity "Chipset" for hierarchy "Chipset:chipset" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv Line: 29
Warning (10762): Verilog HDL Case Statement warning at Chipset.sv(6): can't check case statement for completeness because the case expression has too many possible states File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Chipset.sv Line: 6
Info (12128): Elaborating entity "bin2bcd" for hierarchy "bin2bcd:bcd_deco" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv Line: 38
Warning (10230): Verilog HDL assignment warning at bin2bcd.sv(21): truncated value with size 32 to match size of target (4) File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/bin2bcd.sv Line: 21
Warning (10230): Verilog HDL assignment warning at bin2bcd.sv(27): truncated value with size 32 to match size of target (4) File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/bin2bcd.sv Line: 27
Warning (10230): Verilog HDL assignment warning at bin2bcd.sv(29): truncated value with size 32 to match size of target (4) File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/bin2bcd.sv Line: 29
Info (12128): Elaborating entity "segment7_deco" for hierarchy "segment7_deco:seg1" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv Line: 39
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/output_files/Proyecto.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1672 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 1325 logic cells
    Info (21064): Implemented 320 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 484 megabytes
    Info: Processing ended: Tue Nov 23 17:05:29 2021
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/output_files/Proyecto.map.smsg.


