# Generated by Yosys 0.18+10 (git sha1 07c42e625, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)

.model interface_primitive_example_design_1
.inputs clk in[0] in[1] in[2] rst mux1_sel mux2_sel P G ram_addr[0] ram_addr[1] ram_addr[2] ram_addr[3] ram_addr[4] ram_addr[5] ram_we obuft_oe ibuf0_en ibuf1_en ibuf2_en ibuf3_en ibuf4_en ibuf5_en ibuf6_en ibuf7_en ibuf8_en ibuf9_en ibuf10_en ibuf11_en ibuf12_en ibuf13_en ibuf14_en ibuf15_en ibuf16_en ram_out ff_inst1.Q
.outputs Q buft_out i_buf_out[0] i_buf_out[1] i_buf_out[2] clk_buf_out rst_i_buf_out i_buf_mux1_sel i_buf_mux2_sel p_ibuf g_ibuf ram_inst.addr[0] ram_inst.addr[1] ram_inst.addr[2] ram_inst.addr[3] ram_inst.addr[4] ram_inst.addr[5] ram_inst.we
.names $false
.names $true
1
.names $undef
.subckt I_BUF EN=ibuf0_en I=clk O=clk_buf_out
.subckt I_BUF EN=ibuf1_en I=in[0] O=i_buf_out[0]
.subckt I_BUF EN=ibuf10_en I=ram_addr[0] O=ram_inst.addr[0]
.subckt I_BUF EN=ibuf11_en I=ram_addr[1] O=ram_inst.addr[1]
.subckt I_BUF EN=ibuf12_en I=ram_addr[2] O=ram_inst.addr[2]
.subckt I_BUF EN=ibuf13_en I=ram_addr[3] O=ram_inst.addr[3]
.subckt I_BUF EN=ibuf14_en I=ram_addr[4] O=ram_inst.addr[4]
.subckt I_BUF EN=ibuf15_en I=ram_addr[5] O=ram_inst.addr[5]
.subckt I_BUF EN=ibuf16_en I=obuft_oe O=ibuf_obuft_oe
.subckt I_BUF EN=ibuf2_en I=in[1] O=i_buf_out[1]
.subckt I_BUF EN=ibuf3_en I=in[2] O=i_buf_out[2]
.subckt I_BUF EN=ibuf4_en I=rst O=rst_i_buf_out
.subckt I_BUF EN=ibuf5_en I=mux1_sel O=i_buf_mux1_sel
.subckt I_BUF EN=ibuf6_en I=mux2_sel O=i_buf_mux2_sel
.subckt I_BUF EN=ibuf7_en I=P O=p_ibuf
.subckt I_BUF EN=ibuf8_en I=G O=g_ibuf
.subckt I_BUF EN=ibuf9_en I=ram_we O=ram_inst.we
.subckt O_BUF I=ram_out O=Q
.subckt O_BUFT I=ff_inst1.Q O=buft_out T=ibuf_obuft_oe
.end

.model wrapper_primitive_example_design_1
.inputs clk in[0] in[1] in[2] rst mux1_sel mux2_sel P G ram_addr[0] ram_addr[1] ram_addr[2] ram_addr[3] ram_addr[4] ram_addr[5] ram_we obuft_oe ibuf0_en ibuf1_en ibuf2_en ibuf3_en ibuf4_en ibuf5_en ibuf6_en ibuf7_en ibuf8_en ibuf9_en ibuf10_en ibuf11_en ibuf12_en ibuf13_en ibuf14_en ibuf15_en ibuf16_en
.outputs Q buft_out
.names $false
.names $true
1
.names $undef
.subckt primitive_example_design_1 clk=clk clk_buf_out=clk_buf_out ff_inst1.Q=ff_inst1.Q g_ibuf=g_ibuf i_buf_mux1_sel=i_buf_mux1_sel i_buf_mux2_sel=i_buf_mux2_sel i_buf_out[0]=i_buf_out[0] i_buf_out[1]=i_buf_out[1] i_buf_out[2]=i_buf_out[2] p_ibuf=p_ibuf ram_inst.addr[0]=ram_inst.addr[0] ram_inst.addr[1]=ram_inst.addr[1] ram_inst.addr[2]=ram_inst.addr[2] ram_inst.addr[3]=ram_inst.addr[3] ram_inst.addr[4]=ram_inst.addr[4] ram_inst.addr[5]=ram_inst.addr[5] ram_inst.we=ram_inst.we ram_out=ram_out rst=rst rst_i_buf_out=rst_i_buf_out
.subckt interface_primitive_example_design_1 G=G P=P Q=Q buft_out=buft_out clk=clk clk_buf_out=clk_buf_out ff_inst1.Q=ff_inst1.Q g_ibuf=g_ibuf i_buf_mux1_sel=i_buf_mux1_sel i_buf_mux2_sel=i_buf_mux2_sel i_buf_out[0]=i_buf_out[0] i_buf_out[1]=i_buf_out[1] i_buf_out[2]=i_buf_out[2] ibuf0_en=ibuf0_en ibuf10_en=ibuf10_en ibuf11_en=ibuf11_en ibuf12_en=ibuf12_en ibuf13_en=ibuf13_en ibuf14_en=ibuf14_en ibuf15_en=ibuf15_en ibuf16_en=ibuf16_en ibuf1_en=ibuf1_en ibuf2_en=ibuf2_en ibuf3_en=ibuf3_en ibuf4_en=ibuf4_en ibuf5_en=ibuf5_en ibuf6_en=ibuf6_en ibuf7_en=ibuf7_en ibuf8_en=ibuf8_en ibuf9_en=ibuf9_en in[0]=in[0] in[1]=in[1] in[2]=in[2] mux1_sel=mux1_sel mux2_sel=mux2_sel obuft_oe=obuft_oe p_ibuf=p_ibuf ram_addr[0]=ram_addr[0] ram_addr[1]=ram_addr[1] ram_addr[2]=ram_addr[2] ram_addr[3]=ram_addr[3] ram_addr[4]=ram_addr[4] ram_addr[5]=ram_addr[5] ram_inst.addr[0]=ram_inst.addr[0] ram_inst.addr[1]=ram_inst.addr[1] ram_inst.addr[2]=ram_inst.addr[2] ram_inst.addr[3]=ram_inst.addr[3] ram_inst.addr[4]=ram_inst.addr[4] ram_inst.addr[5]=ram_inst.addr[5] ram_inst.we=ram_inst.we ram_out=ram_out ram_we=ram_we rst=rst rst_i_buf_out=rst_i_buf_out
.end
