# Compile of pulse_syn.sv was successful.
# Compile of tb_pulse_syn.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_pulse_syn
# vsim -gui work.tb_pulse_syn 
# Start time: 14:55:20 on Jan 06,2025
# Loading sv_std.std
# Loading work.tb_pulse_syn
# Loading work.pulse_syn
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
add wave -position insertpoint  \
sim:/tb_pulse_syn/wr_data \
sim:/tb_pulse_syn/wr_clk \
sim:/tb_pulse_syn/wr_reset \
sim:/tb_pulse_syn/rd_clk \
sim:/tb_pulse_syn/rd_reset \
sim:/tb_pulse_syn/rd_data
run -all
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Pulse_Synchorization/tb_pulse_syn.sv(52)
#    Time: 940 ns  Iteration: 0  Instance: /tb_pulse_syn
# Break in Module tb_pulse_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Pulse_Synchorization/tb_pulse_syn.sv line 52
# Compile of pulse_syn.sv was successful.
# Compile of tb_pulse_syn.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_pulse_syn
# Loading work.pulse_syn
run -all
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Pulse_Synchorization/tb_pulse_syn.sv(52)
#    Time: 940 ns  Iteration: 0  Instance: /tb_pulse_syn
# Break in Module tb_pulse_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Pulse_Synchorization/tb_pulse_syn.sv line 52
# Compile of pulse_syn.sv was successful.
# Compile of tb_pulse_syn.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_pulse_syn
# Loading work.pulse_syn
run -all
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Pulse_Synchorization/tb_pulse_syn.sv(52)
#    Time: 940 ns  Iteration: 0  Instance: /tb_pulse_syn
# Break in Module tb_pulse_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Pulse_Synchorization/tb_pulse_syn.sv line 52
# Compile of pulse_syn.sv was successful.
# Compile of tb_pulse_syn.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_pulse_syn
# Loading work.pulse_syn
run -all
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Pulse_Synchorization/tb_pulse_syn.sv(52)
#    Time: 940 ns  Iteration: 0  Instance: /tb_pulse_syn
# Break in Module tb_pulse_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Pulse_Synchorization/tb_pulse_syn.sv line 52
# Compile of pulse_syn.sv was successful.
# Compile of tb_pulse_syn.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
# Compile of pulse_syn.sv was successful.
# Compile of tb_pulse_syn.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_pulse_syn
# Loading work.pulse_syn
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb_pulse_syn for port 'rd_data_pos'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_pulse_syn/pulse_syn File: C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Pulse_Synchorization/pulse_syn.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb_pulse_syn for port 'rd_data_neg'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_pulse_syn/pulse_syn File: C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Pulse_Synchorization/pulse_syn.sv
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pulse_syn'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb_pulse_syn/pulse_syn File: C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Pulse_Synchorization/tb_pulse_syn.sv Line: 3
# ** Warning: (vsim-3722) C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Pulse_Synchorization/tb_pulse_syn.sv(3): [TFMPC] - Missing connection for port 'rd_data_pos'.
# ** Warning: (vsim-3722) C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Pulse_Synchorization/tb_pulse_syn.sv(3): [TFMPC] - Missing connection for port 'rd_data_neg'.
# Break key hit
# Compile of pulse_syn.sv was successful.
# Compile of tb_pulse_syn.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -gui work.tb_pulse_syn
# vsim -gui work.tb_pulse_syn 
# Start time: 14:55:20 on Jan 06,2025
# Loading sv_std.std
# Loading work.tb_pulse_syn
# Loading work.pulse_syn
add wave -position insertpoint  \
sim:/tb_pulse_syn/wr_data \
sim:/tb_pulse_syn/wr_clk \
sim:/tb_pulse_syn/wr_reset \
sim:/tb_pulse_syn/rd_clk \
sim:/tb_pulse_syn/rd_reset \
sim:/tb_pulse_syn/rd_data \
sim:/tb_pulse_syn/rd_data_pos \
sim:/tb_pulse_syn/rd_data_neg
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Pulse_Synchorization/tb_pulse_syn.sv(54)
#    Time: 940 ns  Iteration: 0  Instance: /tb_pulse_syn
# Break in Module tb_pulse_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Pulse_Synchorization/tb_pulse_syn.sv line 54
quit -sim
# End time: 15:53:07 on Jan 06,2025, Elapsed time: 0:57:47
# Errors: 0, Warnings: 1
# reading C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project toggle
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
# Load canceled
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
# Load canceled
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_toggle_syn
# vsim -gui work.tb_toggle_syn 
# Start time: 15:54:14 on Jan 06,2025
# Loading sv_std.std
# Loading work.tb_toggle_syn
# ** Error: (vsim-3033) Instantiation of 'toggle_syn' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_toggle_syn File: C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv Line: 3
#         Searched libraries:
#             C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/work
# Error loading design
# End time: 15:54:14 on Jan 06,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 8
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_toggle_syn
# vsim -gui work.tb_toggle_syn 
# Start time: 15:55:04 on Jan 06,2025
# Loading sv_std.std
# Loading work.tb_toggle_syn
# Loading work.toggle_syn
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
run -all
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv(52)
#    Time: 940 ns  Iteration: 0  Instance: /tb_toggle_syn
# Break in Module tb_toggle_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv line 52
add wave -position insertpoint  \
sim:/tb_toggle_syn/wr_data \
sim:/tb_toggle_syn/wr_clk \
sim:/tb_toggle_syn/wr_reset \
sim:/tb_toggle_syn/rd_clk \
sim:/tb_toggle_syn/rd_reset \
sim:/tb_toggle_syn/rd_data
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv(52)
#    Time: 940 ns  Iteration: 0  Instance: /tb_toggle_syn
# Break in Module tb_toggle_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv line 52
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_toggle_syn
# Loading work.toggle_syn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv(52)
#    Time: 560 ns  Iteration: 0  Instance: /tb_toggle_syn
# Break in Module tb_toggle_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv line 52
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_toggle_syn
# Loading work.toggle_syn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv(54)
#    Time: 960 ns  Iteration: 0  Instance: /tb_toggle_syn
# Break in Module tb_toggle_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv line 54
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_toggle_syn
# Loading work.toggle_syn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv(54)
#    Time: 280 ns  Iteration: 0  Instance: /tb_toggle_syn
# Break in Module tb_toggle_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv line 54
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_toggle_syn
# Loading work.toggle_syn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv(54)
#    Time: 400 ns  Iteration: 0  Instance: /tb_toggle_syn
# Break in Module tb_toggle_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv line 54
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_toggle_syn
# Loading work.toggle_syn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv(54)
#    Time: 280 ns  Iteration: 0  Instance: /tb_toggle_syn
# Break in Module tb_toggle_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv line 54
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_toggle_syn
# Loading work.toggle_syn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv(54)
#    Time: 680 ns  Iteration: 0  Instance: /tb_toggle_syn
# Break in Module tb_toggle_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv line 54
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_toggle_syn
# Loading work.toggle_syn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv(55)
#    Time: 740 ns  Iteration: 0  Instance: /tb_toggle_syn
# Break in Module tb_toggle_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv line 55
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_toggle_syn
# Loading work.toggle_syn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv(55)
#    Time: 1520 ns  Iteration: 0  Instance: /tb_toggle_syn
# Break in Module tb_toggle_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv line 55
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_toggle_syn
# Loading work.toggle_syn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv(57)
#    Time: 1420 ns  Iteration: 0  Instance: /tb_toggle_syn
# Break in Module tb_toggle_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv line 57
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_toggle_syn
# Loading work.toggle_syn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv(57)
#    Time: 1420 ns  Iteration: 0  Instance: /tb_toggle_syn
# Break in Module tb_toggle_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv line 57
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_toggle_syn
# Loading work.toggle_syn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv(57)
#    Time: 1420 ns  Iteration: 0  Instance: /tb_toggle_syn
# Break in Module tb_toggle_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv line 57
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_toggle_syn
# Loading work.toggle_syn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv(57)
#    Time: 1420 ns  Iteration: 0  Instance: /tb_toggle_syn
# Break in Module tb_toggle_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv line 57
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_toggle_syn
# Loading work.toggle_syn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv(57)
#    Time: 1420 ns  Iteration: 0  Instance: /tb_toggle_syn
# Break in Module tb_toggle_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv line 57
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_toggle_syn
# Loading work.toggle_syn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv(57)
#    Time: 1420 ns  Iteration: 0  Instance: /tb_toggle_syn
# Break in Module tb_toggle_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv line 57
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_toggle_syn
# Loading work.toggle_syn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv(57)
#    Time: 740 ns  Iteration: 0  Instance: /tb_toggle_syn
# Break in Module tb_toggle_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv line 57
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_toggle_syn
# Loading work.toggle_syn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Test1: 1W/1 fast clock cycle & 1R/1 slow clock cycle
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv(58)
#    Time: 800 ns  Iteration: 0  Instance: /tb_toggle_syn
# Break in Module tb_toggle_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Toggle_Synchorization/tb_toggle_syn.sv line 58
quit -sim
# End time: 17:47:19 on Jan 06,2025, Elapsed time: 1:52:15
# Errors: 0, Warnings: 1
# Compile of tb_toggle_syn.sv was successful with warnings.
# Compile of toggle_syn.sv was successful.
# 2 compiles, 0 failed with no errors.
# reading C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project mux
# Compile of mux_syn.sv failed with 1 errors.
# Compile of tb_mux_syn.sv failed with 1 errors.
# 2 compiles, 2 failed with 2 errors.
# Compile of mux_syn.sv failed with 2 errors.
# Compile of tb_mux_syn.sv failed with 1 errors.
# 2 compiles, 2 failed with 3 errors.
# Compile of mux_syn.sv failed with 2 errors.
# Compile of tb_mux_syn.sv failed with 1 errors.
# 2 compiles, 2 failed with 3 errors.
# Compile of mux_syn.sv failed with 2 errors.
# Compile of tb_mux_syn.sv failed with 1 errors.
# 2 compiles, 2 failed with 3 errors.
# Compile of mux_syn.sv failed with 1 errors.
# Compile of tb_mux_syn.sv failed with 1 errors.
# 2 compiles, 2 failed with 2 errors.
# Compile of mux_syn.sv was successful.
# Compile of tb_mux_syn.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of mux_syn.sv was successful.
# Compile of tb_mux_syn.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of mux_syn.sv was successful.
# Compile of tb_mux_syn.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of mux_syn.sv was successful.
# Compile of tb_mux_syn.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_mux_syn
# vsim -gui work.tb_mux_syn 
# Start time: 17:51:53 on Jan 06,2025
# Loading sv_std.std
# Loading work.tb_mux_syn
# Loading work.mux_syn
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
run -all
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Mux_Synchorization/tb_mux_syn.sv(54)
#    Time: 700 ns  Iteration: 0  Instance: /tb_mux_syn
# Break in Module tb_mux_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Mux_Synchorization/tb_mux_syn.sv line 54
add wave -position insertpoint  \
sim:/tb_mux_syn/wr_data \
sim:/tb_mux_syn/wr_req \
sim:/tb_mux_syn/wr_clk \
sim:/tb_mux_syn/wr_reset \
sim:/tb_mux_syn/rd_clk \
sim:/tb_mux_syn/rd_reset \
sim:/tb_mux_syn/rd_data
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Mux_Synchorization/tb_mux_syn.sv(54)
#    Time: 700 ns  Iteration: 0  Instance: /tb_mux_syn
# Break in Module tb_mux_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Mux_Synchorization/tb_mux_syn.sv line 54
# Compile of mux_syn.sv was successful.
# Compile of tb_mux_syn.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_mux_syn
# Loading work.mux_syn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Mux_Synchorization/tb_mux_syn.sv(55)
#    Time: 700 ns  Iteration: 0  Instance: /tb_mux_syn
# Break in Module tb_mux_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Mux_Synchorization/tb_mux_syn.sv line 55
# Compile of mux_syn.sv was successful.
# Compile of tb_mux_syn.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_mux_syn
# Loading work.mux_syn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Mux_Synchorization/tb_mux_syn.sv(55)
#    Time: 700 ns  Iteration: 0  Instance: /tb_mux_syn
# Break in Module tb_mux_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Mux_Synchorization/tb_mux_syn.sv line 55
# Compile of mux_syn.sv was successful.
# Compile of tb_mux_syn.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_mux_syn
# Loading work.mux_syn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Mux_Synchorization/tb_mux_syn.sv(56)
#    Time: 700 ns  Iteration: 0  Instance: /tb_mux_syn
# Break in Module tb_mux_syn at C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Mux_Synchorization/tb_mux_syn.sv line 56
