Time resolution is 1 ps
Time: 0 | Reset: 1 | Dat: 0000 | Left_in: 0 | Right_in: 0 | Op: 00 | Q: 0000
Time: 20000 | Reset: 0 | Dat: 0000 | Left_in: 0 | Right_in: 0 | Op: 00 | Q: 0000
Time: 40000 | Reset: 0 | Dat: 0000 | Left_in: 1 | Right_in: 0 | Op: 01 | Q: 0000
Time: 45000 | Reset: 0 | Dat: 0000 | Left_in: 1 | Right_in: 0 | Op: 01 | Q: 0001
Time: 50000 | Reset: 0 | Dat: 0000 | Left_in: 0 | Right_in: 0 | Op: 01 | Q: 0001
Time: 55000 | Reset: 0 | Dat: 0000 | Left_in: 0 | Right_in: 0 | Op: 01 | Q: 0010
Time: 60000 | Reset: 0 | Dat: 0000 | Left_in: 1 | Right_in: 0 | Op: 01 | Q: 0010
Time: 65000 | Reset: 0 | Dat: 0000 | Left_in: 1 | Right_in: 0 | Op: 01 | Q: 0101
Time: 70000 | Reset: 0 | Dat: 0000 | Left_in: 1 | Right_in: 1 | Op: 10 | Q: 0101
Time: 75000 | Reset: 0 | Dat: 0000 | Left_in: 1 | Right_in: 1 | Op: 10 | Q: 1010
Time: 80000 | Reset: 0 | Dat: 0000 | Left_in: 1 | Right_in: 0 | Op: 10 | Q: 1010
Time: 85000 | Reset: 0 | Dat: 0000 | Left_in: 1 | Right_in: 0 | Op: 10 | Q: 0101
Time: 90000 | Reset: 0 | Dat: 0000 | Left_in: 1 | Right_in: 1 | Op: 10 | Q: 0101
Time: 95000 | Reset: 0 | Dat: 0000 | Left_in: 1 | Right_in: 1 | Op: 10 | Q: 1010
Time: 100000 | Reset: 0 | Dat: 1100 | Left_in: 1 | Right_in: 1 | Op: 11 | Q: 1010
Time: 105000 | Reset: 0 | Dat: 1100 | Left_in: 1 | Right_in: 1 | Op: 11 | Q: 1100
$finish called at time : 110 ns : File "C:/FPGA_lab/lab/usr/usr.srcs/sim_1/new/usr_tb.v" Line 66
