// Seed: 3068995786
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wire id_4,
    input uwire id_5
);
  logic id_7 = id_2 == id_7;
endmodule
module module_1 #(
    parameter id_6 = 32'd17
) (
    input wor id_0,
    output tri1 id_1,
    output tri0 id_2,
    output uwire id_3,
    input supply1 id_4,
    output tri id_5,
    output tri0 _id_6[-1 : id_6],
    input tri0 id_7,
    input wire id_8
);
  assign id_3 = -1;
  wire id_10;
  ;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_0,
      id_8,
      id_4,
      id_4
  );
  assign modCall_1.id_7 = 0;
endmodule
