// Seed: 497883968
module module_0 (
    input logic id_2,
    input id_3,
    input logic id_4,
    output id_5,
    output id_6,
    input reg id_7
);
  assign id_7 = 1;
  always @(negedge id_6 | id_4) id_5 <= id_7;
endmodule
