#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jan 11 14:43:48 2022
# Process ID: 25356
# Current directory: C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/TOP.vds
# Journal file: C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2144
WARNING: [Synth 8-6901] identifier 'row' is used before its declaration [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/VGA/Game_Pixel_Gen.v:21]
WARNING: [Synth 8-6901] identifier 'col' is used before its declaration [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/VGA/Game_Pixel_Gen.v:21]
WARNING: [Synth 8-6901] identifier 'row' is used before its declaration [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/VGA/Game_Pixel_Gen.v:26]
WARNING: [Synth 8-6901] identifier 'col' is used before its declaration [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/VGA/Game_Pixel_Gen.v:26]
WARNING: [Synth 8-6901] identifier 'row_valid' is used before its declaration [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/game/Sudoku.v:28]
WARNING: [Synth 8-6901] identifier 'col_valid' is used before its declaration [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/game/Sudoku.v:28]
WARNING: [Synth 8-6901] identifier 'blk_valid' is used before its declaration [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/game/Sudoku.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.305 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/Top.v:1]
INFO: [Synth 8-6157] synthesizing module 'Debounce' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/utilities/Debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Debounce' (1#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/utilities/Debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'OnePulse' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/utilities/OnePulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'OnePulse' (2#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/utilities/OnePulse.v:1]
INFO: [Synth 8-6157] synthesizing module 'Vga_Top' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/VGA/Vga_Top.v:1]
INFO: [Synth 8-6157] synthesizing module 'Clock_VGA' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/utilities/Clock_Vga.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Clock_VGA' (3#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/utilities/Clock_Vga.v:1]
INFO: [Synth 8-6157] synthesizing module 'Pixel_Gen' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/VGA/Pixel_Gen.v:1]
	Parameter Menu bound to: 0 - type: integer 
	Parameter Game bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Game_Pixel_Gen' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/VGA/Game_Pixel_Gen.v:1]
	Parameter SIZE bound to: 52 - type: integer 
	Parameter blk_pos bound to: 90'b000000000000001101010001101010001010000100110101100100001011010100001001011101110110101100 
	Parameter color bound to: 60'b001000111010000000011001110110011001110001110111000100000110 
INFO: [Synth 8-6157] synthesizing module 'Cnt_to_Row_Col' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/VGA/Game_Pixel_Gen.v:141]
INFO: [Synth 8-6155] done synthesizing module 'Cnt_to_Row_Col' (4#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/VGA/Game_Pixel_Gen.v:141]
INFO: [Synth 8-6157] synthesizing module 'Game_Mem_Gen' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Game_Mem_Gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Game_Mem_Gen' (5#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Game_Mem_Gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Num1_Mem_Gen' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Num1_Mem_Gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Num1_Mem_Gen' (6#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Num1_Mem_Gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Num2_Mem_Gen' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Num2_Mem_Gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Num2_Mem_Gen' (7#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Num2_Mem_Gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Num3_Mem_Gen' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Num3_Mem_Gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Num3_Mem_Gen' (8#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Num3_Mem_Gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Num4_Mem_Gen' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Num4_Mem_Gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Num4_Mem_Gen' (9#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Num4_Mem_Gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Num5_Mem_Gen' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Num5_Mem_Gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Num5_Mem_Gen' (10#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Num5_Mem_Gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Num6_Mem_Gen' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Num6_Mem_Gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Num6_Mem_Gen' (11#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Num6_Mem_Gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Num7_Mem_Gen' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Num7_Mem_Gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Num7_Mem_Gen' (12#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Num7_Mem_Gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Num8_Mem_Gen' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Num8_Mem_Gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Num8_Mem_Gen' (13#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Num8_Mem_Gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Num9_Mem_Gen' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Num9_Mem_Gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Num9_Mem_Gen' (14#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Num9_Mem_Gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Game_Pixel_Gen' (15#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/VGA/Game_Pixel_Gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'Menu_Pixel_Gen' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/VGA/Menu_Pixel_Gen.v:1]
	Parameter color bound to: 36'b111111111111000000000000001100101110 
INFO: [Synth 8-6157] synthesizing module 'Menu_Mem_Gen' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Menu_Mem_Gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Menu_Mem_Gen' (16#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/.Xil/Vivado-25356-LAPTOP-YUXUN/realtime/Menu_Mem_Gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Menu_Pixel_Gen' (17#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/VGA/Menu_Pixel_Gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Pixel_Gen' (18#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/VGA/Pixel_Gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'Vga_Controller' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/VGA/Vga_Controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Vga_Controller' (19#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/VGA/Vga_Controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Vga_Top' (20#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/VGA/Vga_Top.v:1]
INFO: [Synth 8-6157] synthesizing module 'LFSR' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/utilities/LFSR.v:3]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (21#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/utilities/LFSR.v:3]
INFO: [Synth 8-6157] synthesizing module 'SudokuGenerator' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/game/SudokuGenerator.v:2]
	Parameter size bound to: 9 - type: integer 
	Parameter bit bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/game/SudokuGenerator.v:19]
INFO: [Synth 8-6155] done synthesizing module 'SudokuGenerator' (22#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/game/SudokuGenerator.v:2]
INFO: [Synth 8-6157] synthesizing module 'Sudoku_Solver' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/game/Sudoku.v:1]
	Parameter SIZE bound to: 324 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Check_Valid' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/game/Sudoku.v:124]
INFO: [Synth 8-6155] done synthesizing module 'Check_Valid' (23#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/game/Sudoku.v:124]
INFO: [Synth 8-6155] done synthesizing module 'Sudoku_Solver' (24#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/game/Sudoku.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mouse' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/mouse/Mouse.v:1]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/mouse/MouseCtl.vhd:208]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/mouse/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/mouse/MouseCtl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/mouse/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (25#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/mouse/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (26#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/mouse/MouseCtl.vhd:208]
WARNING: [Synth 8-689] width (10) of port connection 'xpos' does not match port width (12) of module 'MouseCtl' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/mouse/Mouse.v:28]
WARNING: [Synth 8-689] width (10) of port connection 'ypos' does not match port width (12) of module 'MouseCtl' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/mouse/Mouse.v:29]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/mouse/MouseDisplay.vhd:129]
WARNING: [Synth 8-614] signal 'ypos' is read in the process but is not in the sensitivity list [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/mouse/MouseDisplay.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (27#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/mouse/MouseDisplay.vhd:129]
INFO: [Synth 8-6155] done synthesizing module 'Mouse' (28#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/mouse/Mouse.v:1]
INFO: [Synth 8-6157] synthesizing module 'Music_Top' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/music/Music_Top.v:1]
INFO: [Synth 8-6157] synthesizing module 'Audio' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/music/Audio.v:1]
	Parameter DUTY_BEST bound to: 10'b1000000000 
INFO: [Synth 8-6157] synthesizing module 'PWM_gen' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/music/PWM_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PWM_gen' (29#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/music/PWM_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'PlayerCtrl' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/music/PlayerCtrl.v:1]
	Parameter BEATLEAGTH bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PlayerCtrl' (30#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/music/PlayerCtrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'Music' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/music/Music.v:1]
	Parameter C4 bound to: 262 - type: integer 
	Parameter D4 bound to: 294 - type: integer 
	Parameter E4 bound to: 330 - type: integer 
	Parameter F4 bound to: 349 - type: integer 
	Parameter G4 bound to: 392 - type: integer 
	Parameter A4 bound to: 440 - type: integer 
	Parameter B4 bound to: 494 - type: integer 
	Parameter Silence bound to: 20000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Music' (31#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/music/Music.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Audio' (32#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/music/Audio.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Music_Top' (33#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/music/Music_Top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (34#1) [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/Top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.305 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.305 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.305 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1015.305 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Num1_Mem_Gen/Num1_Mem_Gen/Num1_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num1_mem_gen_inst'
Finished Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Num1_Mem_Gen/Num1_Mem_Gen/Num1_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num1_mem_gen_inst'
Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Num2_Mem_Gen/Num2_Mem_Gen/Num2_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num2_mem_gen_inst'
Finished Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Num2_Mem_Gen/Num2_Mem_Gen/Num2_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num2_mem_gen_inst'
Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Num3_Mem_Gen/Num3_Mem_Gen/Num3_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num3_mem_gen_inst'
Finished Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Num3_Mem_Gen/Num3_Mem_Gen/Num3_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num3_mem_gen_inst'
Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Num4_Mem_Gen/Num4_Mem_Gen/Num4_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num4_mem_gen_inst'
Finished Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Num4_Mem_Gen/Num4_Mem_Gen/Num4_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num4_mem_gen_inst'
Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Num5_Mem_Gen/Num5_Mem_Gen/Num5_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num5_mem_gen_inst'
Finished Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Num5_Mem_Gen/Num5_Mem_Gen/Num5_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num5_mem_gen_inst'
Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Num6_Mem_Gen/Num6_Mem_Gen/Num6_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num6_mem_gen_inst'
Finished Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Num6_Mem_Gen/Num6_Mem_Gen/Num6_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num6_mem_gen_inst'
Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Num7_Mem_Gen/Num7_Mem_Gen/Num7_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num7_mem_gen_inst'
Finished Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Num7_Mem_Gen/Num7_Mem_Gen/Num7_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num7_mem_gen_inst'
Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Num8_Mem_Gen/Num8_Mem_Gen/Num8_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num8_mem_gen_inst'
Finished Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Num8_Mem_Gen/Num8_Mem_Gen/Num8_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num8_mem_gen_inst'
Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Num9_Mem_Gen/Num9_Mem_Gen/Num9_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num9_mem_gen_inst'
Finished Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Num9_Mem_Gen/Num9_Mem_Gen/Num9_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num9_mem_gen_inst'
Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Menu_Mem_Gen/Menu_Mem_Gen/Menu_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/menu_pixel_gen_inst/blk_mem_gen_menu'
Finished Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Menu_Mem_Gen/Menu_Mem_Gen/Menu_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/menu_pixel_gen_inst/blk_mem_gen_menu'
Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Game_Mem_Gen/Game_Mem_Gen/Game_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/blk_mem_gen_game'
Finished Parsing XDC File [c:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.gen/sources_1/ip/Game_Mem_Gen/Game_Mem_Gen/Game_Mem_Gen_in_context.xdc] for cell 'vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/blk_mem_gen_game'
Parsing XDC File [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/Master.xdc]
Finished Parsing XDC File [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1090.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1090.359 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1090.359 ; gain = 75.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1090.359 ; gain = 75.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num1_mem_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num2_mem_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num3_mem_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num4_mem_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num5_mem_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num6_mem_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num7_mem_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num8_mem_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/num9_mem_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_top_inst/pixel_gen_inst/menu_pixel_gen_inst/blk_mem_gen_menu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_top_inst/pixel_gen_inst/game_pixel_gen_inst/blk_mem_gen_game. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1090.359 ; gain = 75.055
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
WARNING: [Synth 8-327] inferring latch for variable 'board_reg' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/game/SudokuGenerator.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'col_next_reg' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/game/Sudoku.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'row_next_reg' [C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/src/game/Sudoku.v:113]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1090.359 ; gain = 75.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 7     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 2     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	              324 Bit    Registers := 1     
	               81 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input  324 Bit        Muxes := 2     
	  37 Input   37 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 69    
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	  17 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 18    
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 12    
	   7 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	  37 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 1     
	  37 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	  10 Input    4 Bit        Muxes := 2     
	 256 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	  17 Input    1 Bit        Muxes := 4     
	  37 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP pixel_num_addr0, operation Mode is: C+A*(B:0x34).
DSP Report: operator pixel_num_addr0 is absorbed into DSP pixel_num_addr0.
DSP Report: operator pixel_num_addr1 is absorbed into DSP pixel_num_addr0.
DSP Report: Generating DSP count_duty0, operation Mode is: A*B.
DSP Report: operator count_duty0 is absorbed into DSP count_duty0.
DSP Report: operator count_duty0 is absorbed into DSP count_duty0.
DSP Report: Generating DSP count_duty0, operation Mode is: A*B.
DSP Report: operator count_duty0 is absorbed into DSP count_duty0.
DSP Report: operator count_duty0 is absorbed into DSP count_duty0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 1262.324 ; gain = 247.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------+----------------------------+---------------+----------------+
|Module Name  | RTL Object                 | Depth x Width | Implemented As | 
+-------------+----------------------------+---------------+----------------+
|MouseDisplay | mouserom[0]                | 256x2         | LUT            | 
|TOP          | mouse_inst/MD1/mouserom[0] | 256x2         | LUT            | 
|Music        | tone                       | 32x15         | LUT            | 
+-------------+----------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Game_Pixel_Gen | C+A*(B:0x34) | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|PWM_gen        | A*B          | 25     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PWM_gen        | A*B          | 25     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1262.324 ; gain = 247.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1262.324 ; gain = 247.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 1281.863 ; gain = 266.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 1296.609 ; gain = 281.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 1296.609 ; gain = 281.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 1296.609 ; gain = 281.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 1296.609 ; gain = 281.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 1296.609 ; gain = 281.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 1296.609 ; gain = 281.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Game_Mem_Gen  |         1|
|2     |Num1_Mem_Gen  |         1|
|3     |Num2_Mem_Gen  |         1|
|4     |Num3_Mem_Gen  |         1|
|5     |Num4_Mem_Gen  |         1|
|6     |Num5_Mem_Gen  |         1|
|7     |Num6_Mem_Gen  |         1|
|8     |Num7_Mem_Gen  |         1|
|9     |Num8_Mem_Gen  |         1|
|10    |Num9_Mem_Gen  |         1|
|11    |Menu_Mem_Gen  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |Game_Mem_Gen |     1|
|2     |Menu_Mem_Gen |     1|
|3     |Num1_Mem_Gen |     1|
|4     |Num2_Mem_Gen |     1|
|5     |Num3_Mem_Gen |     1|
|6     |Num4_Mem_Gen |     1|
|7     |Num5_Mem_Gen |     1|
|8     |Num6_Mem_Gen |     1|
|9     |Num7_Mem_Gen |     1|
|10    |Num8_Mem_Gen |     1|
|11    |Num9_Mem_Gen |     1|
|12    |BUFG         |     3|
|13    |CARRY4       |   329|
|14    |DSP48E1      |     3|
|16    |LUT1         |    70|
|17    |LUT2         |   697|
|18    |LUT3         |   545|
|19    |LUT4         |  1453|
|20    |LUT5         |   746|
|21    |LUT6         |  2588|
|22    |MUXF7        |   585|
|23    |MUXF8        |   278|
|24    |FDCE         |    73|
|25    |FDPE         |     1|
|26    |FDRE         |   724|
|27    |FDSE         |    74|
|28    |LD           |   332|
|29    |IBUF         |    17|
|30    |IOBUF        |     2|
|31    |OBUF         |    18|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:47 ; elapsed = 00:01:48 . Memory (MB): peak = 1296.609 ; gain = 281.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:37 ; elapsed = 00:01:45 . Memory (MB): peak = 1296.609 ; gain = 206.250
Synthesis Optimization Complete : Time (s): cpu = 00:01:47 ; elapsed = 00:01:48 . Memory (MB): peak = 1296.609 ; gain = 281.305
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1296.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1529 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1296.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 334 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 332 instances

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 1296.609 ; gain = 281.305
INFO: [Common 17-1381] The checkpoint 'C:/Users/yuxun/Desktop/LDL_FinalProject_Sudoku/Sudoku_vivado/Sudoku_vivado.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 14:45:54 2022...
