# TCL File Generated by Component Editor 14.0
# Wed Sep 17 01:29:02 CST 2014
# DO NOT MODIFY


# 
# GPGPU "GPGPU" v1.0
# ajblane 2014.09.17.01:29:02
# 
# 

# 
# request TCL package from ACDS 14.0
# 
package require -exact qsys 14.0


# 
# module GPGPU
# 
set_module_property DESCRIPTION ""
set_module_property NAME GPGPU
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP System
set_module_property AUTHOR ajblane
set_module_property DISPLAY_NAME GPGPU
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL fpga_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS true
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file fpga_top.sv SYSTEM_VERILOG PATH ../fpga/fpga_top.sv TOP_LEVEL_FILE
add_fileset_file arbiter.sv SYSTEM_VERILOG PATH ../core/arbiter.sv
add_fileset_file cache_lru.sv SYSTEM_VERILOG PATH ../core/cache_lru.sv
add_fileset_file cache_valid_array.sv SYSTEM_VERILOG PATH ../core/cache_valid_array.sv
add_fileset_file cam.sv SYSTEM_VERILOG PATH ../core/cam.sv
add_fileset_file control_registers.sv SYSTEM_VERILOG PATH ../core/control_registers.sv
add_fileset_file core.sv SYSTEM_VERILOG PATH ../core/core.sv
add_fileset_file decode_stage.sv SYSTEM_VERILOG PATH ../core/decode_stage.sv
add_fileset_file defines.sv SYSTEM_VERILOG PATH ../core/defines.sv
add_fileset_file endian_swapper.sv SYSTEM_VERILOG PATH ../core/endian_swapper.sv
add_fileset_file execute_stage.sv SYSTEM_VERILOG PATH ../core/execute_stage.sv
add_fileset_file fp_adder_stage1.sv SYSTEM_VERILOG PATH ../core/fp_adder_stage1.sv
add_fileset_file fp_adder_stage2.sv SYSTEM_VERILOG PATH ../core/fp_adder_stage2.sv
add_fileset_file fp_adder_stage3.sv SYSTEM_VERILOG PATH ../core/fp_adder_stage3.sv
add_fileset_file fp_multiplier_stage1.sv SYSTEM_VERILOG PATH ../core/fp_multiplier_stage1.sv
add_fileset_file fp_normalize.sv SYSTEM_VERILOG PATH ../core/fp_normalize.sv
add_fileset_file fp_reciprocal_estimate.sv SYSTEM_VERILOG PATH ../core/fp_reciprocal_estimate.sv
add_fileset_file gpgpu.sv SYSTEM_VERILOG PATH ../core/gpgpu.sv
add_fileset_file instruction_fetch_stage.sv SYSTEM_VERILOG PATH ../core/instruction_fetch_stage.sv
add_fileset_file instruction_pipeline.sv SYSTEM_VERILOG PATH ../core/instruction_pipeline.sv
add_fileset_file integer_multiplier.sv SYSTEM_VERILOG PATH ../core/integer_multiplier.sv
add_fileset_file l1_cache.sv SYSTEM_VERILOG PATH ../core/l1_cache.sv
add_fileset_file l1_cache_tag.sv SYSTEM_VERILOG PATH ../core/l1_cache_tag.sv
add_fileset_file l1_load_miss_queue.sv SYSTEM_VERILOG PATH ../core/l1_load_miss_queue.sv
add_fileset_file l2_cache.sv SYSTEM_VERILOG PATH ../core/l2_cache.sv
add_fileset_file l2_cache_arb.sv SYSTEM_VERILOG PATH ../core/l2_cache_arb.sv
add_fileset_file l2_cache_bus_interface.sv SYSTEM_VERILOG PATH ../core/l2_cache_bus_interface.sv
add_fileset_file l2_cache_dir.sv SYSTEM_VERILOG PATH ../core/l2_cache_dir.sv
add_fileset_file l2_cache_pending_miss.sv SYSTEM_VERILOG PATH ../core/l2_cache_pending_miss.sv
add_fileset_file l2_cache_read.sv SYSTEM_VERILOG PATH ../core/l2_cache_read.sv
add_fileset_file l2_cache_response.sv SYSTEM_VERILOG PATH ../core/l2_cache_response.sv
add_fileset_file l2_cache_tag.sv SYSTEM_VERILOG PATH ../core/l2_cache_tag.sv
add_fileset_file l2_cache_write.sv SYSTEM_VERILOG PATH ../core/l2_cache_write.sv
add_fileset_file l2req_arbiter_mux.sv SYSTEM_VERILOG PATH ../core/l2req_arbiter_mux.sv
add_fileset_file mask_unit.sv SYSTEM_VERILOG PATH ../core/mask_unit.sv
add_fileset_file memory_access_stage.sv SYSTEM_VERILOG PATH ../core/memory_access_stage.sv
add_fileset_file multi_stage_alu.sv SYSTEM_VERILOG PATH ../core/multi_stage_alu.sv
add_fileset_file multiplexer.sv SYSTEM_VERILOG PATH ../core/multiplexer.sv
add_fileset_file one_hot_to_index.sv SYSTEM_VERILOG PATH ../core/one_hot_to_index.sv
add_fileset_file performance_counters.sv SYSTEM_VERILOG PATH ../core/performance_counters.sv
add_fileset_file reciprocal_rom.sv SYSTEM_VERILOG PATH ../core/reciprocal_rom.sv
add_fileset_file rollback_controller.sv SYSTEM_VERILOG PATH ../core/rollback_controller.sv
add_fileset_file scalar_register_file.sv SYSTEM_VERILOG PATH ../core/scalar_register_file.sv
add_fileset_file single_stage_alu.sv SYSTEM_VERILOG PATH ../core/single_stage_alu.sv
add_fileset_file sram_1r1w.sv SYSTEM_VERILOG PATH ../core/sram_1r1w.sv
add_fileset_file store_buffer.sv SYSTEM_VERILOG PATH ../core/store_buffer.sv
add_fileset_file strand_fsm.sv SYSTEM_VERILOG PATH ../core/strand_fsm.sv
add_fileset_file strand_select_stage.sv SYSTEM_VERILOG PATH ../core/strand_select_stage.sv
add_fileset_file sync_fifo.sv SYSTEM_VERILOG PATH ../core/sync_fifo.sv
add_fileset_file vector_bypass_unit.sv SYSTEM_VERILOG PATH ../core/vector_bypass_unit.sv
add_fileset_file vector_register_file.sv SYSTEM_VERILOG PATH ../core/vector_register_file.sv
add_fileset_file writeback_stage.sv SYSTEM_VERILOG PATH ../core/writeback_stage.sv
add_fileset_file async_fifo.sv SYSTEM_VERILOG PATH ../../fpga_common/async_fifo.sv
add_fileset_file axi_async_bridge.sv SYSTEM_VERILOG PATH ../../fpga_common/axi_async_bridge.sv
add_fileset_file axi_interconnect.sv SYSTEM_VERILOG PATH ../../fpga_common/axi_interconnect.sv
add_fileset_file axi_internal_ram.sv SYSTEM_VERILOG PATH ../../fpga_common/axi_internal_ram.sv
add_fileset_file jtagloader.sv SYSTEM_VERILOG PATH ../../fpga_common/jtagloader.sv


# 
# parameters
# 
add_parameter AXI_ID_W INTEGER 4
set_parameter_property AXI_ID_W DEFAULT_VALUE 4
set_parameter_property AXI_ID_W DISPLAY_NAME AXI_ID_W
set_parameter_property AXI_ID_W TYPE INTEGER
set_parameter_property AXI_ID_W UNITS None
set_parameter_property AXI_ID_W ALLOWED_RANGES -2147483648:2147483647
set_parameter_property AXI_ID_W HDL_PARAMETER true
add_parameter AXI_ADDRESS_W INTEGER 12
set_parameter_property AXI_ADDRESS_W DEFAULT_VALUE 12
set_parameter_property AXI_ADDRESS_W DISPLAY_NAME AXI_ADDRESS_W
set_parameter_property AXI_ADDRESS_W TYPE INTEGER
set_parameter_property AXI_ADDRESS_W UNITS None
set_parameter_property AXI_ADDRESS_W ALLOWED_RANGES -2147483648:2147483647
set_parameter_property AXI_ADDRESS_W HDL_PARAMETER true
add_parameter AXI_DATA_W INTEGER 32
set_parameter_property AXI_DATA_W DEFAULT_VALUE 32
set_parameter_property AXI_DATA_W DISPLAY_NAME AXI_DATA_W
set_parameter_property AXI_DATA_W TYPE INTEGER
set_parameter_property AXI_DATA_W UNITS None
set_parameter_property AXI_DATA_W ALLOWED_RANGES -2147483648:2147483647
set_parameter_property AXI_DATA_W HDL_PARAMETER true
add_parameter AXI_NUMBYTES INTEGER 4
set_parameter_property AXI_NUMBYTES DEFAULT_VALUE 4
set_parameter_property AXI_NUMBYTES DISPLAY_NAME AXI_NUMBYTES
set_parameter_property AXI_NUMBYTES TYPE INTEGER
set_parameter_property AXI_NUMBYTES UNITS None
set_parameter_property AXI_NUMBYTES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property AXI_NUMBYTES HDL_PARAMETER true


# 
# display items
# 


# 
# connection point altera_axi_master
# 
add_interface altera_axi_master axi start
set_interface_property altera_axi_master associatedClock clock_sink
set_interface_property altera_axi_master associatedReset reset
set_interface_property altera_axi_master readIssuingCapability 1
set_interface_property altera_axi_master writeIssuingCapability 1
set_interface_property altera_axi_master combinedIssuingCapability 1
set_interface_property altera_axi_master ENABLED true
set_interface_property altera_axi_master EXPORT_OF ""
set_interface_property altera_axi_master PORT_NAME_MAP ""
set_interface_property altera_axi_master CMSIS_SVD_VARIABLES ""
set_interface_property altera_axi_master SVD_ADDRESS_GROUP ""

add_interface_port altera_axi_master axm_awid awid Output AXI_ID_W
add_interface_port altera_axi_master axm_awaddr awaddr Output AXI_ADDRESS_W
add_interface_port altera_axi_master axm_awlen awlen Output 4
add_interface_port altera_axi_master axm_awsize awsize Output 3
add_interface_port altera_axi_master axm_awburst awburst Output 2
add_interface_port altera_axi_master axm_awlock awlock Output 2
add_interface_port altera_axi_master axm_awcache awcache Output 4
add_interface_port altera_axi_master axm_awprot awprot Output 3
add_interface_port altera_axi_master axm_awvalid awvalid Output 1
add_interface_port altera_axi_master axm_awready awready Input 1
add_interface_port altera_axi_master axm_wid wid Output AXI_ID_W
add_interface_port altera_axi_master axm_wdata wdata Output AXI_DATA_W
add_interface_port altera_axi_master axm_wstrb wstrb Output AXI_NUMBYTES
add_interface_port altera_axi_master axm_wlast wlast Output 1
add_interface_port altera_axi_master axm_wvalid wvalid Output 1
add_interface_port altera_axi_master axm_wready wready Input 1
add_interface_port altera_axi_master axm_bid bid Input AXI_ID_W
add_interface_port altera_axi_master axm_bresp bresp Input 2
add_interface_port altera_axi_master axm_bvalid bvalid Input 1
add_interface_port altera_axi_master axm_bready bready Output 1
add_interface_port altera_axi_master axm_arid arid Output AXI_ID_W
add_interface_port altera_axi_master axm_araddr araddr Output AXI_ADDRESS_W
add_interface_port altera_axi_master axm_arlen arlen Output 4
add_interface_port altera_axi_master axm_arsize arsize Output 3
add_interface_port altera_axi_master axm_arburst arburst Output 2
add_interface_port altera_axi_master axm_arlock arlock Output 2
add_interface_port altera_axi_master axm_arcache arcache Output 4
add_interface_port altera_axi_master axm_arprot arprot Output 3
add_interface_port altera_axi_master axm_arvalid arvalid Output 1
add_interface_port altera_axi_master axm_arready arready Input 1
add_interface_port altera_axi_master axm_rid rid Input AXI_ID_W
add_interface_port altera_axi_master axm_rdata rdata Input AXI_DATA_W
add_interface_port altera_axi_master axm_rresp rresp Input 2
add_interface_port altera_axi_master axm_rlast rlast Input 1
add_interface_port altera_axi_master axm_rvalid rvalid Input 1
add_interface_port altera_axi_master axm_rready rready Output 1


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clk50 clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock_sink
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point jtag
# 
add_interface jtag conduit end
set_interface_property jtag associatedClock ""
set_interface_property jtag associatedReset ""
set_interface_property jtag ENABLED true
set_interface_property jtag EXPORT_OF ""
set_interface_property jtag PORT_NAME_MAP ""
set_interface_property jtag CMSIS_SVD_VARIABLES ""
set_interface_property jtag SVD_ADDRESS_GROUP ""

add_interface_port jtag tdi tdi Input 1
add_interface_port jtag tdo tdo Output 1
add_interface_port jtag tck tck Input 1
add_interface_port jtag ir_in ir_in Input 1
add_interface_port jtag virtual_state_sdr virtual_state_sdr Input 1
add_interface_port jtag virtual_state_udr virtual_state_udr Input 1
add_interface_port jtag virtual_state_uir virtual_state_uir Input 1

