!SESSION 2023-11-15 17:59:03.225 -----------------------------------------------
eclipse.buildId=2022.2
java.version=11.0.11
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2023-11-15 18:00:19.612
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:26.876
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:26.891
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:26.893
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-15 18:00:30.720
!MESSAGE Opening file dialog using preferences. Current path: C:\Xilinx\Vitis\2022.2\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:32.307
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:32.308
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:32.308
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:32.309
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:32.310
!MESSAGE XSCT Command: [setws C:/Users/klok1/Documents/ECE385_DDR3/workspace], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:32.318
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/Vitis/2022.2/data]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:32.321
!MESSAGE XSCT command with result: [setws C:/Users/klok1/Documents/ECE385_DDR3/workspace], Result: [null, ]. Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:35.433
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top5286036416216420499/mb_ddr3_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:35.898
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top5286036416216420499/mb_ddr3_top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:35.930
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top5286036416216420499/mb_ddr3_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:35.936
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top5286036416216420499/mb_ddr3_top.xsa], Result: [null, {"device": "7s50",
"family": "spartan7",
"timestamp": "Wed Nov 15 17:46:59 2023",
"vivado_version": "2022.2",
"part": "xc7s50csga324-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:35.938
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top5286036416216420499/mb_ddr3_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:35.945
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top5286036416216420499/mb_ddr3_top.xsa], Result: [null, {"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:45.589
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top5286036416216420499/mb_ddr3_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:45.601
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top5286036416216420499/mb_ddr3_top.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:45.605
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top5286036416216420499/mb_ddr3_top.xsa microblaze_0 C_DATA_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:45.609
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top5286036416216420499/mb_ddr3_top.xsa microblaze_0 C_DATA_SIZE], Result: [null, 32]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:47.298
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:47.362
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:47.455
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top5286036416216420499/mb_ddr3_top.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:47.479
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top5286036416216420499/mb_ddr3_top.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:47.482
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top5286036416216420499/mb_ddr3_top.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:47.496
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top5286036416216420499/mb_ddr3_top.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:50.053
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top5286036416216420499/mb_ddr3_top.xsa -os standalone -processor microblaze_0 -app dhrystone -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:50.080
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top5286036416216420499/mb_ddr3_top.xsa -os standalone -processor microblaze_0 -app dhrystone -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:54.417
!MESSAGE XSCT Command: [platform create -name {mb_ddr3_top} -hw {C:\Users\klok1\Documents\ECE385_DDR3\mb_ddr3_top.xsa} -out {C:/Users/klok1/Documents/ECE385_DDR3/workspace};platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:54.930
!MESSAGE XSCT command with result: [platform create -name {mb_ddr3_top} -hw {C:\Users\klok1\Documents\ECE385_DDR3\mb_ddr3_top.xsa} -out {C:/Users/klok1/Documents/ECE385_DDR3/workspace};platform write], Result: [null, Successfully saved  the platform at "C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:54.939
!MESSAGE XSCT Command: [domain create -name {standalone_microblaze_0} -display-name {standalone_microblaze_0} -os {standalone} -proc {microblaze_0} -runtime {cpp} -arch {32-bit} -support-app {dhrystone}], Thread: ModalContext

!ENTRY org.eclipse.e4.ui.workbench 4 0 2023-11-15 18:00:54.972
!MESSAGE 
!STACK 0
java.lang.NullPointerException
	at org.eclipse.ui.part.IntroPart.dispose(IntroPart.java:99)
	at org.eclipse.ui.internal.ViewIntroAdapterPart.dispose(ViewIntroAdapterPart.java:153)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.invalidate(CompatibilityPart.java:260)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.destroy(CompatibilityPart.java:417)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:1002)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:967)
	at org.eclipse.e4.core.internal.di.InjectorImpl.uninject(InjectorImpl.java:200)
	at org.eclipse.e4.core.internal.di.Requestor.uninject(Requestor.java:176)
	at org.eclipse.e4.core.internal.contexts.ContextObjectSupplier$ContextInjectionListener.update(ContextObjectSupplier.java:89)
	at org.eclipse.e4.core.internal.contexts.TrackableComputationExt.update(TrackableComputationExt.java:105)
	at org.eclipse.e4.core.internal.contexts.EclipseContext.removeListenersTo(EclipseContext.java:491)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.uninject(ContextInjectionFactory.java:184)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:954)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.workbench.renderers.swt.ElementReferenceRenderer.disposeWidget(ElementReferenceRenderer.java:115)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:945)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.subscribeTopicToBeRendered(PartRenderingEngine.java:187)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.di.internal.extensions.EventObjectSupplier$DIEventHandler.handleEvent(EventObjectSupplier.java:92)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:205)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:203)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:234)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:151)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:132)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:75)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:44)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:55)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:63)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:424)
	at org.eclipse.e4.ui.model.application.ui.impl.UIElementImpl.setToBeRendered(UIElementImpl.java:314)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.hidePart(PartServiceImpl.java:1406)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1537)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1496)
	at org.eclipse.ui.internal.WorkbenchPage.hideView(WorkbenchPage.java:2609)
	at org.eclipse.ui.internal.WorkbenchIntroManager.closeIntro(WorkbenchIntroManager.java:98)
	at com.xilinx.sdx.ui.utils.SWTUtils.closeWelcomeView(SWTUtils.java:529)
	at com.xilinx.sdx.scw.project.ScwProjectCreationHandler$1.run(ScwProjectCreationHandler.java:71)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:40)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:185)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:3897)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3527)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:166)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:368)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:1033)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.execute(NewProjectCreationHandler.java:105)
	at com.xilinx.sdx.npw.NewProjectWizard._createApplicationProject(NewProjectWizard.java:214)
	at com.xilinx.sdx.npw.NewProjectWizard.performFinish(NewProjectWizard.java:161)
	at org.eclipse.jface.wizard.WizardDialog.finishPressed(WizardDialog.java:832)
	at org.eclipse.jface.wizard.WizardDialog.buttonPressed(WizardDialog.java:472)
	at org.eclipse.jface.dialogs.Dialog.lambda$0(Dialog.java:619)
	at org.eclipse.swt.events.SelectionListener$1.widgetSelected(SelectionListener.java:84)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:252)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:823)
	at org.eclipse.jface.window.Window.open(Window.java:799)
	at com.xilinx.sdx.npw.OpenApplicationProjectWizardAction.run(OpenApplicationProjectWizardAction.java:27)
	at com.xilinx.sdx.npw.OpenApplicationProjectWizardAction.clicked(OpenApplicationProjectWizardAction.java:44)
	at com.xilinx.ide.product.intro.IDEIntroPart.createApplicationProject(IDEIntroPart.java:475)
	at com.xilinx.ide.product.intro.IDEIntroPart$3.run(IDEIntroPart.java:274)
	at com.xilinx.ide.product.intro.IDEIntroPart$12.mouseUp(IDEIntroPart.java:402)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:224)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1160)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1049)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:155)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:658)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:557)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:154)
	at com.xilinx.ide.application.ui.Application.start(Application.java:80)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:137)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:107)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:401)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:657)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:594)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1447)

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:57.952
!MESSAGE XSCT command with result: [domain create -name {standalone_microblaze_0} -display-name {standalone_microblaze_0} -os {standalone} -proc {microblaze_0} -runtime {cpp} -arch {32-bit} -support-app {dhrystone}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:57.957
!MESSAGE XSCT Command: [platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:57.985
!MESSAGE XSCT command with result: [platform write], Result: [null, Successfully saved  the platform at "C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:58.003
!MESSAGE XSCT Command: [platform active {mb_ddr3_top}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:58.004
!MESSAGE XSCT command with result: [platform active {mb_ddr3_top}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:58.007
!MESSAGE XSCT Command: [platform generate -quick], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:58.089
!MESSAGE XSCT command with result: [platform generate -quick], Result: [null, Successfully generated platform at "C:/Users/klok1/Documents/ECE385_DDR3/workspace"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:58.618
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:59.190
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:59.191
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:59.199
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, {"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:59.235
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:59.243
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:59.244
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:00:59.264
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.337
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.340
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.341
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.354
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.355
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.358
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_USE_BARREL], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.360
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.363
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_USE_PCMP_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.364
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.370
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_USE_DIV], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.372
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.375
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_USE_FPU], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.378
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.381
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_USE_HW_MUL], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.382
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.401
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.406
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.415
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.416
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.432
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.433
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.437
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.438
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.447
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Result: [null, axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc mig_7series_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.448
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.454
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss], Result: [null, {"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.455
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.504
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, {"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"tmrctr_v4_9": {"name": "tmrctr",
"version": "4.9",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_v2_16": {"name": "cpu",
"version": "2.16",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_16",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"intc_v3_15": {"name": "intc",
"version": "3.15",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"mig_7series_0": {"version": "4.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"mig_7series_v2_2": {"name": "mig_7series",
"version": "2.2",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/mig_7series_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"rst_mig_7series_0_83M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.506
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.510
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.512
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.516
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.558
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.562
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.564
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.567
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.568
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa -sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss -app dhrystone -processor microblaze_0 -os standalone -dir C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.693
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa -sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss -app dhrystone -processor microblaze_0 -os standalone -dir C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.763
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\klok1\Documents\ECE385_DDR3\workspace\ECE385_DDR3\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.810
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\klok1\Documents\ECE385_DDR3\workspace\ECE385_DDR3\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.812
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.816
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, {"device": "7s50",
"family": "spartan7",
"timestamp": "Wed Nov 15 17:46:59 2023",
"vivado_version": "2022.2",
"part": "xc7s50csga324-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.893
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:00.900
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-15 18:01:00.941
!MESSAGE Generating MD5 hash for file: C:\Users\klok1\Documents\ECE385_DDR3\workspace\mb_ddr3_top\export\mb_ddr3_top\sw\mb_ddr3_top\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:01.471
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top5286036416216420499/mb_ddr3_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:01.480
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top5286036416216420499/mb_ddr3_top.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2023-11-15 18:01:03.246
!MESSAGE Indexed 'ECE385_DDR3' (3 sources, 53 headers) in 1.34 sec: 1,734 declarations; 2,884 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2023-11-15 18:01:03.249
!MESSAGE Indexed 'ECE385_DDR3_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2023-11-15 18:01:07.973
!MESSAGE Indexed 'mb_ddr3_top' (160 sources, 177 headers) in 4.72 sec: 4,590 declarations; 17,816 references; 88 unresolved inclusions; 42 syntax errors; 289 unresolved names (1.3%)

!ENTRY org.eclipse.launchbar.core 2 0 2023-11-15 18:01:16.465
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-11-15 18:01:16.466
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-11-15 18:01:16.467
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:23.226
!MESSAGE XSCT Command: [platform read {C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/platform.spr}], Thread: Worker-3: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:23.724
!MESSAGE XSCT command with result: [platform read {C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/platform.spr}], Result: [null, ]. Thread: Worker-3: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:26.570
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa}], Thread: Worker-4: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:01:27.530
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa}], Result: [null, ]. Thread: Worker-4: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:00.409
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss ], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:00.416
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:00.417
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:00.424
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-15 18:02:00.425
!MESSAGE Generating MD5 hash for file: C:\Users\klok1\Documents\ECE385_DDR3\workspace\mb_ddr3_top\export\mb_ddr3_top\sw\mb_ddr3_top\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:00.428
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:00.433
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:16.722
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:16.726
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:16.727
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:16.731
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:16.732
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:16.735
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_FREQ], Result: [null, 83333333]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:17.207
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:17.211
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:17.212
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:17.217
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, {"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:17.220
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:17.224
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, {"device": "7s50",
"family": "spartan7",
"timestamp": "Wed Nov 15 17:46:59 2023",
"vivado_version": "2022.2",
"part": "xc7s50csga324-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:19.038
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:19.047
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, {}]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:19.049
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:19.087
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Result: [null, {"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101952,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101956,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101960,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101968,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101972,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101976,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616208,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616212,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616216,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616220,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616224,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616448,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616452,
},
},
"mig_7series_0": {},
}]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:19.090
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:19.100
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x87FFFFFF",
"size": "134217728",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:19.101
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:19.108
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:19.112
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa mdm_1], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:19.116
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:19.117
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa mdm_1], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:19.126
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:19.127
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa mdm_1], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:19.131
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:19.132
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:19.136
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:19.138
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:19.142
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:19.146
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY org.eclipse.tcf 4 0 2023-11-15 18:02:21.396
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2023-11-15 18:02:21.396
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.463
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.465
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.772
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  RealDigital Boo 887429230108A]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.774
!MESSAGE XSCT Command: [version -server], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.777
!MESSAGE XSCT command with result: [version -server], Result: [null, 2022.2]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.778
!MESSAGE XSCT Command: [version], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.780
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2022.2.0
SW Build 0 on 2022-10-13-12:09:39
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.785
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.792
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  RealDigital Boo 887429230108A]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.793
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.811
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.814
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.823
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  RealDigital Boo 887429230108A]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.824
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.842
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.844
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.851
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  RealDigital Boo 887429230108A]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.852
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.872
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.873
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.880
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  RealDigital Boo 887429230108A]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.881
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.900
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.901
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.908
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  RealDigital Boo 887429230108A]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.909
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.927
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.928
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "RealDigital Boo 887429230108A" && level == 0}], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.949
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "RealDigital Boo 887429230108A" && level == 0}], Result: [null, ]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.950
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.953
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.954
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.958
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Result: [null, {"Clk": "83333333",
"Dbg_Clk": "",
}]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.979
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.996
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* RealDigital Boo 887429230108A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:21.997
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:22.016
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:22.020
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:22.022
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:22.023
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:22.032
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* RealDigital Boo 887429230108A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:22.033
!MESSAGE XSCT Command: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:22.035
!MESSAGE XSCT command with result: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:22.036
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:22.042
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* RealDigital Boo 887429230108A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:22.043
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:22.061
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:22.063
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 2], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:22.066
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 2], Result: [null, jsn1-0362f093-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:22.070
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==0 && jtag_device_ctx=="jsn1-0362f093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:22.104
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==0 && jtag_device_ctx=="jsn1-0362f093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:22.105
!MESSAGE XSCT Command: [fpga -file C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/_ide/bitstream/mb_ddr3_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:23.390
!MESSAGE XSCT command with result: [fpga -file C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/_ide/bitstream/mb_ddr3_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:23.424
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:23.466
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:23.467
!MESSAGE XSCT Command: [loadhw -hw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa -regs], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:23.508
!MESSAGE XSCT command with result: [loadhw -hw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa -regs], Result: [null, mb_ddr3_top_1]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:23.509
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:23.513
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:23.517
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:23.538
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:23.539
!MESSAGE XSCT Command: [rst -system], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:23.546
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:23.549
!MESSAGE XSCT Command: [after 3000], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:26.561
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:26.562
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:26.604
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:26.606
!MESSAGE XSCT Command: [dow C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/Debug/ECE385_DDR3.elf], Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-15 18:02:26.644
!MESSAGE XSCT command with result: [dow C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/Debug/ECE385_DDR3.elf], Result: [{Format=Cannot stop MicroBlaze. Stalled on instruction fetch. PC=0x0, Time=1700092946643, Code=1}, ]. Thread: Worker-1: Launching Debugger_ECE385_DDR3-GDB

!ENTRY org.eclipse.tcf 4 0 2023-11-15 23:01:37.365
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2023-11-15 23:01:37.405
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)
!SESSION 2023-11-29 12:12:36.919 -----------------------------------------------
eclipse.buildId=2022.2
java.version=11.0.11
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2023-11-29 12:13:44.430
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY org.eclipse.launchbar.core 2 0 2023-11-29 12:13:50.737
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-11-29 12:13:50.739
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-11-29 12:13:50.739
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:13:53.922
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:13:53.922
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:13:53.932
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-28

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:13:53.945
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:13:59.170
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:13:59.172
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-28

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:13:59.172
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:13:59.173
!MESSAGE XSCT Command: [setws C:/Users/klok1/Documents/ECE385_DDR3/workspace], Thread: Thread-28

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:13:59.174
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/Vitis/2022.2/data]. Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:13:59.189
!MESSAGE XSCT command with result: [setws C:/Users/klok1/Documents/ECE385_DDR3/workspace], Result: [null, ]. Thread: Thread-28

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:14:22.791
!MESSAGE XSCT Command: [platform read {C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/platform.spr}], Thread: Worker-7: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:14:23.405
!MESSAGE XSCT command with result: [platform read {C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/platform.spr}], Result: [null, ]. Thread: Worker-7: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:14:23.451
!MESSAGE XSCT Command: [platform active {mb_ddr3_top}], Thread: Worker-7: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:14:23.453
!MESSAGE XSCT command with result: [platform active {mb_ddr3_top}], Result: [null, ]. Thread: Worker-7: Reading platform

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-29 12:14:26.420
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: scw_hwspec_file_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-29 12:14:26.421
!MESSAGE Preference loaded using local preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-29 12:14:26.422
!MESSAGE Workspace path used is: C:\Users\klok1\Documents\ECE385_DDR3\workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:14:34.267
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa}], Thread: Worker-4: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:14:35.273
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa}], Result: [null, ]. Thread: Worker-4: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:15:18.091
!MESSAGE XSCT Command: [platform read {C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/platform.spr}], Thread: Worker-4: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:15:18.608
!MESSAGE XSCT command with result: [platform read {C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/platform.spr}], Result: [null, ]. Thread: Worker-4: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:15:21.785
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa}], Thread: Worker-2: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:15:22.745
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa}], Result: [null, ]. Thread: Worker-2: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:04.425
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:04.898
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, ]. Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:04.907
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss ], Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:04.921
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:04.922
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss], Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:04.929
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-29 12:16:04.931
!MESSAGE Generating MD5 hash for file: C:\Users\klok1\Documents\ECE385_DDR3\workspace\mb_ddr3_top\export\mb_ddr3_top\sw\mb_ddr3_top\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:04.937
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss], Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:04.941
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:08.334
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:08.339
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, {"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-29 12:16:08.608
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:26.772
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:26.778
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, {"device": "7s50",
"family": "spartan7",
"timestamp": "Wed Nov 15 17:46:59 2023",
"vivado_version": "2022.2",
"part": "xc7s50csga324-1",
}]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:26.984
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:26.991
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, {}]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:26.992
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.033
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Result: [null, {"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101952,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101956,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101960,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101968,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101972,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101976,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616208,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616212,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616216,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616220,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616224,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616448,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616452,
},
},
"mig_7series_0": {},
}]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.038
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.049
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x87FFFFFF",
"size": "134217728",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.051
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.069
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.070
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.085
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.086
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.089
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.090
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.094
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.096
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_FREQ], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.117
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_FREQ], Result: [null, 83333333]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.118
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.121
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.122
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.133
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.135
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa mdm_1], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.140
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.148
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa mdm_1], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.155
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.156
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa mdm_1], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.161
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:27.180
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY org.eclipse.tcf 4 0 2023-11-29 12:16:29.633
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2023-11-29 12:16:29.636
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2023-11-29 12:16:29.637
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:29.694
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:29.697
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.042
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  RealDigital Boo 887429230108A]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.045
!MESSAGE XSCT Command: [version -server], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.048
!MESSAGE XSCT command with result: [version -server], Result: [null, 2022.2]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.049
!MESSAGE XSCT Command: [version], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.062
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2022.2.0
SW Build 0 on 2022-10-13-12:09:39
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.068
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.074
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  RealDigital Boo 887429230108A]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.075
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.099
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.105
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.113
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  RealDigital Boo 887429230108A]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.113
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.131
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.132
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.140
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  RealDigital Boo 887429230108A]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.141
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.157
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.158
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.164
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  RealDigital Boo 887429230108A]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.165
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.183
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.184
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.205
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  RealDigital Boo 887429230108A]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.206
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.222
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.223
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "RealDigital Boo 887429230108A" && level == 0}], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.242
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "RealDigital Boo 887429230108A" && level == 0}], Result: [null, ]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.244
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.255
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.257
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.262
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Result: [null, {"Clk": "83333333",
"Dbg_Clk": "",
}]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.303
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.310
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* RealDigital Boo 887429230108A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.311
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.330
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.342
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==0 && jtag_device_ctx=="jsn1-0362f093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.386
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==0 && jtag_device_ctx=="jsn1-0362f093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:30.388
!MESSAGE XSCT Command: [fpga -file C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/_ide/bitstream/mb_ddr3_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:31.680
!MESSAGE XSCT command with result: [fpga -file C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/_ide/bitstream/mb_ddr3_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:31.721
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:31.783
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:31.785
!MESSAGE XSCT Command: [loadhw -hw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa -regs], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:31.831
!MESSAGE XSCT command with result: [loadhw -hw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa -regs], Result: [null, mb_ddr3_top_5]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:31.833
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:31.836
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:31.838
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:31.860
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:31.863
!MESSAGE XSCT Command: [rst -system], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:31.885
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:31.886
!MESSAGE XSCT Command: [after 3000], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:34.890
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:34.892
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:34.921
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:34.922
!MESSAGE XSCT Command: [dow C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/Debug/ECE385_DDR3.elf], Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:16:34.951
!MESSAGE XSCT command with result: [dow C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/Debug/ECE385_DDR3.elf], Result: [{Format=Cannot stop MicroBlaze. Stalled on instruction fetch. PC=0x0, Time=1701281794950, Code=1}, ]. Thread: Worker-5: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:21.187
!MESSAGE XSCT Command: [platform read {C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/platform.spr}], Thread: Worker-5: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:21.770
!MESSAGE XSCT command with result: [platform read {C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/platform.spr}], Result: [null, ]. Thread: Worker-5: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:24.239
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa}], Thread: Worker-6: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:25.241
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa}], Result: [null, ]. Thread: Worker-6: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-29 12:35:32.412
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '2'

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:53.907
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:53.914
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:53.915
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:54.371
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:54.372
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss ], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:54.390
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:54.391
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:54.399
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-29 12:35:54.401
!MESSAGE Generating MD5 hash for file: C:\Users\klok1\Documents\ECE385_DDR3\workspace\mb_ddr3_top\export\mb_ddr3_top\sw\mb_ddr3_top\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:54.403
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:54.407
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:58.018
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:58.022
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:58.030
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\klok1\Documents\ECE385_DDR3\workspace\ECE385_DDR3\_ide\bitstream}], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:58.081
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\klok1\Documents\ECE385_DDR3\workspace\ECE385_DDR3\_ide\bitstream}], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:58.085
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:58.091
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, {"device": "7s50",
"family": "spartan7",
"timestamp": "Wed Nov 29 12:21:07 2023",
"vivado_version": "2022.2",
"part": "xc7s50csga324-1",
}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:58.093
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:35:58.100
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, {"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-29 12:35:58.358
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '3'

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.238
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.248
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, {}]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.251
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.283
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Result: [null, {"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101952,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101956,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101960,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101968,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101972,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101976,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616208,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616212,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616216,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616220,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616224,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616448,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616452,
},
},
"mig_7series_0": {},
}]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.284
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.292
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x00000000",
"high": "0x07FFFFFF",
"size": "134217728",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.294
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.299
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.300
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.304
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.305
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.309
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.311
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.315
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.317
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_FREQ], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.320
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_FREQ], Result: [null, 83333333]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.322
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.326
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.327
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.333
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.334
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa mdm_1], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.338
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.339
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa mdm_1], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.343
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.344
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa mdm_1], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.347
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.349
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.351
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.352
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.361
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* RealDigital Boo 887429230108A]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.363
!MESSAGE XSCT Command: [version -server], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.366
!MESSAGE XSCT command with result: [version -server], Result: [null, 2022.2]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.367
!MESSAGE XSCT Command: [version], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.368
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2022.2.0
SW Build 0 on 2022-10-13-12:09:39
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.370
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.378
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* RealDigital Boo 887429230108A]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.379
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.400
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.402
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.408
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* RealDigital Boo 887429230108A]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.409
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.429
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.430
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.439
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* RealDigital Boo 887429230108A]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.440
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.459
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.461
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.468
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* RealDigital Boo 887429230108A]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.469
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.486
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.487
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.494
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* RealDigital Boo 887429230108A]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.495
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.512
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.513
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "RealDigital Boo 887429230108A" && level == 0}], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.536
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "RealDigital Boo 887429230108A" && level == 0}], Result: [null, ]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.537
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.539
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.541
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.546
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa microblaze_0], Result: [null, {"Clk": "83333333",
"Dbg_Clk": "",
}]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.569
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.575
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* RealDigital Boo 887429230108A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.576
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.592
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.594
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==0 && jtag_device_ctx=="jsn1-0362f093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.629
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==0 && jtag_device_ctx=="jsn1-0362f093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:27.630
!MESSAGE XSCT Command: [fpga -file C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/_ide/bitstream/mb_ddr3_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:28.933
!MESSAGE XSCT command with result: [fpga -file C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/_ide/bitstream/mb_ddr3_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:28.985
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:29.010
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:29.012
!MESSAGE XSCT Command: [loadhw -hw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa -regs], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:29.061
!MESSAGE XSCT command with result: [loadhw -hw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa -regs], Result: [null, mb_ddr3_top_9]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:29.065
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:29.069
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:29.070
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:29.089
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:29.090
!MESSAGE XSCT Command: [rst -system], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:29.100
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:29.101
!MESSAGE XSCT Command: [after 3000], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:32.115
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:32.117
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:32.146
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:32.147
!MESSAGE XSCT Command: [dow C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/Debug/ECE385_DDR3.elf], Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:36:32.174
!MESSAGE XSCT command with result: [dow C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE385_DDR3/Debug/ECE385_DDR3.elf], Result: [{Format=Memory write error at 0x80000000. MicroBlaze instruction insert overrun, Time=1701282992173, Code=1}, ]. Thread: Worker-2: Launching Debugger_ECE385_DDR3-GDB

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-29 12:40:59.594
!MESSAGE Opening file dialog using preferences. Current path: C:\Xilinx\Vitis\2022.2\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:06.067
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:06.504
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:06.534
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:06.538
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa], Result: [null, {"device": "7s50",
"family": "spartan7",
"timestamp": "Wed Nov 29 12:21:07 2023",
"vivado_version": "2022.2",
"part": "xc7s50csga324-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:06.539
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:06.544
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa], Result: [null, {"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:38.413
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:38.423
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:38.428
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa microblaze_0 C_DATA_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:38.431
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa microblaze_0 C_DATA_SIZE], Result: [null, 32]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:40.008
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:40.083
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:40.149
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:40.162
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:40.164
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:40.175
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:44.493
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa -os standalone -processor microblaze_0 -app memory_tests -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:44.520
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa -os standalone -processor microblaze_0 -app memory_tests -sw {} -arch {}], Result: [{Format=This application requires atleast 8 KB of BRAM/OCM to place code sections, Time=1701283304519, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:48.300
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa -os standalone -processor microblaze_0 -app dhrystone -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:48.312
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa -os standalone -processor microblaze_0 -app dhrystone -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:50.762
!MESSAGE XSCT Command: [platform create -name {mb_ddr3_top_1} -hw {C:\Users\klok1\Documents\ECE385_DDR3\mb_ddr3_top.xsa} -out {C:/Users/klok1/Documents/ECE385_DDR3/workspace};platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:51.279
!MESSAGE XSCT command with result: [platform create -name {mb_ddr3_top_1} -hw {C:\Users\klok1\Documents\ECE385_DDR3\mb_ddr3_top.xsa} -out {C:/Users/klok1/Documents/ECE385_DDR3/workspace};platform write], Result: [null, Successfully saved  the platform at "C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:51.284
!MESSAGE XSCT Command: [domain create -name {standalone_microblaze_0} -display-name {standalone_microblaze_0} -os {standalone} -proc {microblaze_0} -runtime {cpp} -arch {32-bit} -support-app {dhrystone}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:53.651
!MESSAGE XSCT command with result: [domain create -name {standalone_microblaze_0} -display-name {standalone_microblaze_0} -os {standalone} -proc {microblaze_0} -runtime {cpp} -arch {32-bit} -support-app {dhrystone}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:53.652
!MESSAGE XSCT Command: [platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:53.677
!MESSAGE XSCT command with result: [platform write], Result: [null, Successfully saved  the platform at "C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:53.688
!MESSAGE XSCT Command: [platform active {mb_ddr3_top_1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:53.690
!MESSAGE XSCT command with result: [platform active {mb_ddr3_top_1}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:53.694
!MESSAGE XSCT Command: [platform generate -quick], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:53.768
!MESSAGE XSCT command with result: [platform generate -quick], Result: [null, Successfully generated platform at "C:/Users/klok1/Documents/ECE385_DDR3/workspace"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:54.065
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:54.514
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:54.515
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:54.520
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Result: [null, {"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:54.550
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:54.556
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:54.557
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:54.563
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.179
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.183
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.184
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.187
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.188
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.192
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_USE_BARREL], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.193
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.197
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_USE_PCMP_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.199
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.202
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_USE_DIV], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.203
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.207
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_USE_FPU], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.208
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.213
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_USE_HW_MUL], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.214
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.218
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.223
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.234
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.235
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.240
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.241
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.247
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.248
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.250
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0], Result: [null, axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc mig_7series_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.251
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.256
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss], Result: [null, {"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.257
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.308
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Result: [null, {"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"tmrctr_v4_9": {"name": "tmrctr",
"version": "4.9",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_v2_16": {"name": "cpu",
"version": "2.16",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_16",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"intc_v3_15": {"name": "intc",
"version": "3.15",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"mig_7series_0": {"version": "4.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"mig_7series_v2_2": {"name": "mig_7series",
"version": "2.2",
"repo": "C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/mig_7series_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"rst_mig_7series_0_83M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.310
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.314
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.315
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.318
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.341
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.346
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.347
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.350
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.351
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa -sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss -app dhrystone -processor microblaze_0 -os standalone -dir C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.486
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa -sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss -app dhrystone -processor microblaze_0 -os standalone -dir C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.534
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\klok1\Documents\ECE385_DDR3\workspace\ECE_DDR3_1\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.578
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\klok1\Documents\ECE385_DDR3\workspace\ECE_DDR3_1\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.579
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.584
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Result: [null, {"device": "7s50",
"family": "spartan7",
"timestamp": "Wed Nov 29 12:21:07 2023",
"vivado_version": "2022.2",
"part": "xc7s50csga324-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.632
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:55.635
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-29 12:41:55.668
!MESSAGE Generating MD5 hash for file: C:\Users\klok1\Documents\ECE385_DDR3\workspace\mb_ddr3_top_1\export\mb_ddr3_top_1\sw\mb_ddr3_top_1\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:56.095
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:41:56.099
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/klok1/AppData/Local/Temp/hwspec_mb_ddr3_top12939953779489743817/mb_ddr3_top.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2023-11-29 12:41:56.430
!MESSAGE Indexed 'ECE_DDR3_1_system' (0 sources, 0 headers) in 0.002 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2023-11-29 12:41:56.876
!MESSAGE Indexed 'ECE_DDR3_1' (3 sources, 53 headers) in 0.441 sec: 1,734 declarations; 2,884 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2023-11-29 12:42:00.957
!MESSAGE Indexed 'mb_ddr3_top_1' (160 sources, 177 headers) in 4.08 sec: 4,590 declarations; 17,816 references; 88 unresolved inclusions; 42 syntax errors; 289 unresolved names (1.3%)

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:42:07.385
!MESSAGE XSCT Command: [platform read {C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/platform.spr}], Thread: Worker-10: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:42:07.918
!MESSAGE XSCT command with result: [platform read {C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/platform.spr}], Result: [null, ]. Thread: Worker-10: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:42:13.705
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa}], Thread: Worker-4: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:42:14.654
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa}], Result: [null, ]. Thread: Worker-4: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-29 12:42:41.990
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '4'

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:02.524
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss ], Thread: Worker-0: Build Projects

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:02.539
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-0: Build Projects

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:02.540
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss], Thread: Worker-0: Build Projects

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:02.547
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-0: Build Projects

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-29 12:43:02.548
!MESSAGE Generating MD5 hash for file: C:\Users\klok1\Documents\ECE385_DDR3\workspace\mb_ddr3_top\export\mb_ddr3_top\sw\mb_ddr3_top\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:02.550
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss], Thread: Worker-0: Build Projects

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:02.554
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/export/mb_ddr3_top/sw/mb_ddr3_top/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-0: Build Projects

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-29 12:43:05.777
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '5'

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:16.852
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/sw/mb_ddr3_top_1/standalone_microblaze_0/system.mss ], Thread: Worker-0: Build Projects

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:16.865
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/sw/mb_ddr3_top_1/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-0: Build Projects

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:16.866
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/sw/mb_ddr3_top_1/standalone_microblaze_0/system.mss], Thread: Worker-0: Build Projects

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:16.871
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/sw/mb_ddr3_top_1/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-0: Build Projects

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-29 12:43:16.872
!MESSAGE Generating MD5 hash for file: C:\Users\klok1\Documents\ECE385_DDR3\workspace\mb_ddr3_top_1\export\mb_ddr3_top_1\sw\mb_ddr3_top_1\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:16.873
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/sw/mb_ddr3_top_1/standalone_microblaze_0/system.mss], Thread: Worker-0: Build Projects

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:16.877
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/sw/mb_ddr3_top_1/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-0: Build Projects

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-29 12:43:20.150
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '6'

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:42.680
!MESSAGE XSCT Command: [catch {platform remove mb_ddr3_top}], Thread: Worker-0: Deleting platform 'mb_ddr3_top'

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:42.702
!MESSAGE XSCT command with result: [catch {platform remove mb_ddr3_top}], Result: [null, 0]. Thread: Worker-0: Deleting platform 'mb_ddr3_top'

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:53.735
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:53.739
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:53.740
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:53.744
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:53.745
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:53.749
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_FREQ], Result: [null, 83333333]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:54.340
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:54.343
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:54.344
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:54.349
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Result: [null, {"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:54.352
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:54.356
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Result: [null, {"device": "7s50",
"family": "spartan7",
"timestamp": "Wed Nov 29 12:21:07 2023",
"vivado_version": "2022.2",
"part": "xc7s50csga324-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.349
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.370
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Result: [null, {}]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.372
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.402
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0], Result: [null, {"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101952,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101956,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101960,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101968,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101972,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101976,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616208,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616212,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616216,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616220,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616224,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616448,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616452,
},
},
"mig_7series_0": {},
}]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.405
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.417
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x00000000",
"high": "0x07FFFFFF",
"size": "134217728",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.418
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.434
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.435
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa mdm_1], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.440
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.440
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa mdm_1], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.446
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.446
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa mdm_1], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.450
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.452
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.456
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.457
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.462
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.463
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.465
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.467
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.474
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* RealDigital Boo 887429230108A]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.474
!MESSAGE XSCT Command: [version -server], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.478
!MESSAGE XSCT command with result: [version -server], Result: [null, 2022.2]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.480
!MESSAGE XSCT Command: [version], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.482
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2022.2.0
SW Build 0 on 2022-10-13-12:09:39
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.483
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.490
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* RealDigital Boo 887429230108A]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.491
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.510
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.512
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.519
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* RealDigital Boo 887429230108A]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.519
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.539
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.540
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.547
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* RealDigital Boo 887429230108A]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.548
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.566
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.567
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.574
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* RealDigital Boo 887429230108A]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.575
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.591
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.592
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.599
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* RealDigital Boo 887429230108A]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.599
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.623
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.623
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "RealDigital Boo 887429230108A" && level == 0}], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.642
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "RealDigital Boo 887429230108A" && level == 0}], Result: [null, ]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.643
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.645
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.646
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.650
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0], Result: [null, {"Clk": "83333333",
"Dbg_Clk": "",
}]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.665
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.672
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* RealDigital Boo 887429230108A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.673
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.691
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.692
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==0 && jtag_device_ctx=="jsn1-0362f093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.737
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==0 && jtag_device_ctx=="jsn1-0362f093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:57.738
!MESSAGE XSCT Command: [fpga -file C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/_ide/bitstream/mb_ddr3_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:59.018
!MESSAGE XSCT command with result: [fpga -file C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/_ide/bitstream/mb_ddr3_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:59.065
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:59.092
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:59.094
!MESSAGE XSCT Command: [loadhw -hw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa -regs], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:59.159
!MESSAGE XSCT command with result: [loadhw -hw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa -regs], Result: [null, mb_ddr3_top_12]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:59.161
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:59.167
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:59.168
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:59.189
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:59.190
!MESSAGE XSCT Command: [rst -system], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:59.204
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:43:59.205
!MESSAGE XSCT Command: [after 3000], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:44:02.220
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:44:02.222
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:44:02.245
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:44:02.247
!MESSAGE XSCT Command: [dow C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/Debug/ECE_DDR3_1.elf], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:44:02.422
!MESSAGE XSCT command with result: [dow C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/Debug/ECE_DDR3_1.elf], Result: [null, ]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:44:02.466
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:44:02.490
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:44:02.492
!MESSAGE XSCT Command: [con], Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:44:02.507
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-13: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:44:02.521
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-316

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 12:44:02.525
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-316
!SESSION 2023-11-29 14:20:15.547 -----------------------------------------------
eclipse.buildId=2022.2
java.version=11.0.11
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2023-11-29 14:20:52.996
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY org.eclipse.launchbar.core 2 0 2023-11-29 14:20:59.528
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-11-29 14:20:59.530
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-11-29 14:20:59.531
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:21:02.248
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:21:02.249
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:21:02.264
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:21:02.277
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:21:02.279
!MESSAGE XSCT Command: [setws C:/Users/klok1/Documents/ECE385_DDR3/workspace], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:21:02.284
!MESSAGE XSCT command with result: [setws C:/Users/klok1/Documents/ECE385_DDR3/workspace], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:21:03.551
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:21:06.515
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:21:06.517
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:21:06.519
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/Vitis/2022.2/data]. Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-29 14:22:20.117
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:22:30.381
!MESSAGE XSCT Command: [platform read {C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/platform.spr}], Thread: Worker-3: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:22:30.908
!MESSAGE XSCT command with result: [platform read {C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/platform.spr}], Result: [null, ]. Thread: Worker-3: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:22:30.943
!MESSAGE XSCT Command: [platform active {mb_ddr3_top_1}], Thread: Worker-3: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:22:30.946
!MESSAGE XSCT command with result: [platform active {mb_ddr3_top_1}], Result: [null, ]. Thread: Worker-3: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:22:33.840
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa}], Thread: Worker-2: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:22:34.900
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa}], Result: [null, ]. Thread: Worker-2: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-29 14:23:15.136
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '2'

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:40.303
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:40.966
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Result: [null, ]. Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:40.981
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/sw/mb_ddr3_top_1/standalone_microblaze_0/system.mss ], Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:40.995
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/sw/mb_ddr3_top_1/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:40.997
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/sw/mb_ddr3_top_1/standalone_microblaze_0/system.mss], Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:41.014
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/sw/mb_ddr3_top_1/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-29 14:23:41.015
!MESSAGE Generating MD5 hash for file: C:\Users\klok1\Documents\ECE385_DDR3\workspace\mb_ddr3_top_1\export\mb_ddr3_top_1\sw\mb_ddr3_top_1\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:41.022
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/sw/mb_ddr3_top_1/standalone_microblaze_0/system.mss], Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:41.027
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/sw/mb_ddr3_top_1/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:45.095
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:45.107
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Result: [null, {"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-11-29 14:23:45.446
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '3'

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:49.943
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:49.948
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Result: [null, {"device": "7s50",
"family": "spartan7",
"timestamp": "Wed Nov 29 12:21:07 2023",
"vivado_version": "2022.2",
"part": "xc7s50csga324-1",
}]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.132
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.139
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Result: [null, {}]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.140
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.181
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0], Result: [null, {"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101952,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101956,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101960,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101968,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101972,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101976,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616208,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616212,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616216,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616220,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616224,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616448,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616452,
},
},
"mig_7series_0": {},
}]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.186
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.201
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x00000000",
"high": "0x07FFFFFF",
"size": "134217728",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.203
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.208
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.209
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.217
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.218
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.222
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.223
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.231
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.232
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_FREQ], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.236
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_FREQ], Result: [null, 83333333]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.237
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.247
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.248
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.254
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.258
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa mdm_1], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.276
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.278
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa mdm_1], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.282
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.283
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa mdm_1], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.293
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:50.297
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY org.eclipse.tcf 4 0 2023-11-29 14:23:52.657
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2023-11-29 14:23:52.659
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2023-11-29 14:23:52.660
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:52.717
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:52.720
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:52.991
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  RealDigital Boo 887429230108A]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:52.996
!MESSAGE XSCT Command: [version -server], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.012
!MESSAGE XSCT command with result: [version -server], Result: [null, 2022.2]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.013
!MESSAGE XSCT Command: [version], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.015
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2022.2.0
SW Build 0 on 2022-10-13-12:09:39
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.024
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.034
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  RealDigital Boo 887429230108A]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.036
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.059
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.065
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.075
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  RealDigital Boo 887429230108A]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.076
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.101
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.102
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.111
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  RealDigital Boo 887429230108A]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.113
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.135
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.136
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.146
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  RealDigital Boo 887429230108A]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.147
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.176
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.178
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.188
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  RealDigital Boo 887429230108A]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.189
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.215
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.216
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "RealDigital Boo 887429230108A" && level == 0}], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.242
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "RealDigital Boo 887429230108A" && level == 0}], Result: [null, ]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.244
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.264
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.265
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.271
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa microblaze_0], Result: [null, {"Clk": "83333333",
"Dbg_Clk": "",
}]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.307
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.318
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* RealDigital Boo 887429230108A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.319
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.347
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==1}], Result: [null,      2  xc7s50 (idcode 0362f093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.355
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==0 && jtag_device_ctx=="jsn1-0362f093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.408
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "RealDigital Boo 887429230108A" && level==0 && jtag_device_ctx=="jsn1-0362f093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:53.410
!MESSAGE XSCT Command: [fpga -file C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/_ide/bitstream/mb_ddr3_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:54.703
!MESSAGE XSCT command with result: [fpga -file C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/_ide/bitstream/mb_ddr3_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:54.763
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:54.804
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:54.806
!MESSAGE XSCT Command: [loadhw -hw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa -regs], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:54.931
!MESSAGE XSCT command with result: [loadhw -hw C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/export/mb_ddr3_top_1/hw/mb_ddr3_top.xsa -regs], Result: [null, mb_ddr3_top_3]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:54.940
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:54.951
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:54.956
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:55.018
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:55.020
!MESSAGE XSCT Command: [rst -system], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:55.043
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:55.045
!MESSAGE XSCT Command: [after 3000], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:58.055
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:58.056
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:58.101
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:58.102
!MESSAGE XSCT Command: [dow C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/Debug/ECE_DDR3_1.elf], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:58.261
!MESSAGE XSCT command with result: [dow C:/Users/klok1/Documents/ECE385_DDR3/workspace/ECE_DDR3_1/Debug/ECE_DDR3_1.elf], Result: [null, ]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:58.337
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:58.366
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:58.368
!MESSAGE XSCT Command: [con], Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:58.388
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-3: Launching Debugger_ECE_DDR3_1-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:58.411
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-137

!ENTRY com.xilinx.sdk.utils 0 0 2023-11-29 14:23:58.418
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-137
