{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417839538340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417839538340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 05 22:18:58 2014 " "Processing started: Fri Dec 05 22:18:58 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417839538340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417839538340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_sta MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417839538340 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1417839538410 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417839538680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1417839538710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1417839538710 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2063 " "TimeQuest Timing Analyzer is analyzing 2063 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1417839539099 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MasterVerilog.sdc " "Synopsys Design Constraints File file not found: 'MasterVerilog.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1417839539179 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1417839539179 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PushButton_Debouncer:debounceit0\|PB_state PushButton_Debouncer:debounceit0\|PB_state " "create_clock -period 1.000 -name PushButton_Debouncer:debounceit0\|PB_state PushButton_Debouncer:debounceit0\|PB_state" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539199 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_27 clk_27 " "create_clock -period 1.000 -name clk_27 clk_27" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539199 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Processor:aProcessor\|reg_32b:IR\|Q\[0\] Processor:aProcessor\|reg_32b:IR\|Q\[0\] " "create_clock -period 1.000 -name Processor:aProcessor\|reg_32b:IR\|Q\[0\] Processor:aProcessor\|reg_32b:IR\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539199 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539199 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\|LessThan0~16  from: datad  to: combout " "Cell: Memory\|LessThan0~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~12  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr7~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~13  from: datab  to: combout " "Cell: aProcessor\|ALU\|WideOr7~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~15  from: datab  to: combout " "Cell: aProcessor\|ALU\|WideOr7~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~15  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr7~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~17  from: dataa  to: combout " "Cell: aProcessor\|ALU\|WideOr7~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~17  from: datab  to: combout " "Cell: aProcessor\|ALU\|WideOr7~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~17  from: datac  to: combout " "Cell: aProcessor\|ALU\|WideOr7~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~8  from: dataa  to: combout " "Cell: aProcessor\|ALU\|WideOr7~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~8  from: datab  to: combout " "Cell: aProcessor\|ALU\|WideOr7~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~8  from: datac  to: combout " "Cell: aProcessor\|ALU\|WideOr7~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~9  from: datab  to: combout " "Cell: aProcessor\|ALU\|WideOr7~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~9  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr7~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~5  from: datab  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~5  from: datad  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~6  from: dataa  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~6  from: datac  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~3  from: dataa  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~3  from: datad  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~4  from: dataa  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~4  from: datad  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|WideNor17~6  from: datad  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|WideNor17~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|WideOr12~0  from: dataa  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|WideOr12~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|Mux25~0  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|Mux25~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|Mux26~0  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|Mux26~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|Mux27~0  from: dataa  to: combout " "Cell: aProcessor\|MuxMA\|Mux27~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|Mux28~0  from: datac  to: combout " "Cell: aProcessor\|MuxMA\|Mux28~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|Mux29~0  from: datac  to: combout " "Cell: aProcessor\|MuxMA\|Mux29~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|Mux30~1  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|Mux30~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|Mux31~0  from: datac  to: combout " "Cell: aProcessor\|MuxMA\|Mux31~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539239 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1417839539239 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1417839539279 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1417839539289 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1417839539379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.574 " "Worst-case setup slack is -16.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.574    -16224.860 PushButton_Debouncer:debounceit0\|PB_state  " "  -16.574    -16224.860 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.677      -423.785 clk_27  " "   -9.677      -423.785 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.696       -88.746 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -8.696       -88.746 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417839539389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -10.287 " "Worst-case hold slack is -10.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.287     -7980.351 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "  -10.287     -7980.351 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.498       -22.114 clk_27  " "   -2.498       -22.114 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907        -4.259 PushButton_Debouncer:debounceit0\|PB_state  " "   -0.907        -4.259 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417839539449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1417839539459 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1417839539459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.187 " "Worst-case minimum pulse width slack is -5.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.187    -27990.702 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -5.187    -27990.702 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -1813.100 PushButton_Debouncer:debounceit0\|PB_state  " "   -1.627     -1813.100 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -166.528 clk_27  " "   -1.423      -166.528 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839539469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417839539469 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1417839540069 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1417839540069 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\|LessThan0~16  from: datad  to: combout " "Cell: Memory\|LessThan0~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~12  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr7~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~13  from: datab  to: combout " "Cell: aProcessor\|ALU\|WideOr7~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~15  from: datab  to: combout " "Cell: aProcessor\|ALU\|WideOr7~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~15  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr7~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~17  from: dataa  to: combout " "Cell: aProcessor\|ALU\|WideOr7~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~17  from: datab  to: combout " "Cell: aProcessor\|ALU\|WideOr7~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~17  from: datac  to: combout " "Cell: aProcessor\|ALU\|WideOr7~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~8  from: dataa  to: combout " "Cell: aProcessor\|ALU\|WideOr7~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~8  from: datab  to: combout " "Cell: aProcessor\|ALU\|WideOr7~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~8  from: datac  to: combout " "Cell: aProcessor\|ALU\|WideOr7~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~9  from: datab  to: combout " "Cell: aProcessor\|ALU\|WideOr7~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~9  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr7~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~5  from: datab  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~5  from: datad  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~6  from: dataa  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~6  from: datac  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~3  from: dataa  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~3  from: datad  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~4  from: dataa  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~4  from: datad  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|WideNor17~6  from: datad  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|WideNor17~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|WideOr12~0  from: dataa  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|WideOr12~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|Mux25~0  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|Mux25~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|Mux26~0  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|Mux26~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|Mux27~0  from: dataa  to: combout " "Cell: aProcessor\|MuxMA\|Mux27~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|Mux28~0  from: datac  to: combout " "Cell: aProcessor\|MuxMA\|Mux28~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|Mux29~0  from: datac  to: combout " "Cell: aProcessor\|MuxMA\|Mux29~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|Mux30~1  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|Mux30~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|Mux31~0  from: datac  to: combout " "Cell: aProcessor\|MuxMA\|Mux31~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540309 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1417839540309 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1417839540389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.000 " "Worst-case setup slack is -7.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.000     -6584.128 PushButton_Debouncer:debounceit0\|PB_state  " "   -7.000     -6584.128 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.635      -140.954 clk_27  " "   -3.635      -140.954 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.502       -48.776 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -3.502       -48.776 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417839540409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.725 " "Worst-case hold slack is -4.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.725     -2807.165 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -4.725     -2807.165 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.547       -16.731 clk_27  " "   -1.547       -16.731 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.706        -9.767 PushButton_Debouncer:debounceit0\|PB_state  " "   -0.706        -9.767 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417839540469 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1417839540479 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1417839540489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.020 " "Worst-case minimum pulse width slack is -2.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.020     -8250.926 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -2.020     -8250.926 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -1813.100 PushButton_Debouncer:debounceit0\|PB_state  " "   -1.627     -1813.100 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -166.528 clk_27  " "   -1.423      -166.528 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417839540499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417839540499 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1417839541109 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1417839541369 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1417839541409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417839541729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 05 22:19:01 2014 " "Processing ended: Fri Dec 05 22:19:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417839541729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417839541729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417839541729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417839541729 ""}
