// Seed: 1049556205
module module_0 ();
  logic [7:0] id_1;
  assign id_1[-1] = |{id_1, -1};
  logic id_2;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output logic id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input tri1 id_7,
    output tri0 id_8,
    output tri id_9
    , id_17,
    output tri1 id_10,
    input supply1 id_11,
    output wire id_12,
    output supply1 id_13,
    input tri0 id_14,
    output supply0 id_15
);
  wire id_18;
  assign id_9 = 1;
  module_0 modCall_1 ();
  always @(-1 or posedge 1) id_3 <= #id_2 1;
endmodule
