Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Dec 10 22:08:50 2021
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.082
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.082              -0.082 iCLK 
Info (332146): Worst-case hold slack is 0.326
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.326               0.000 iCLK 
Info (332146): Worst-case recovery slack is 18.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.013               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.421
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.421               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.625
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.625               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.082
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -0.082 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115): To Node      : EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.404      3.404  R        clock network delay
    Info (332115):      3.667      0.263     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115):      6.516      2.849 FR  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadataout[0]
    Info (332115):      7.579      1.063 RR    IC  DMEMTREGMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~0|datad
    Info (332115):      7.734      0.155 RR  CELL  DMEMTREGMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~0|combout
    Info (332115):      7.994      0.260 RR    IC  ALURD1MUX|\G_NBit_MUX2:0:MUXI|orgate|o_F~0|datad
    Info (332115):      8.149      0.155 RR  CELL  ALURD1MUX|\G_NBit_MUX2:0:MUXI|orgate|o_F~0|combout
    Info (332115):      8.541      0.392 RR    IC  MIPSALU|full32adder|add|\loop1:0:rippleAdder|g5or2|o_F~2|datac
    Info (332115):      8.826      0.285 RR  CELL  MIPSALU|full32adder|add|\loop1:0:rippleAdder|g5or2|o_F~2|combout
    Info (332115):      9.053      0.227 RR    IC  MIPSALU|full32adder|add|\loop2:1:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):      9.340      0.287 RR  CELL  MIPSALU|full32adder|add|\loop2:1:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):      9.567      0.227 RR    IC  MIPSALU|full32adder|add|\loop2:2:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):      9.854      0.287 RR  CELL  MIPSALU|full32adder|add|\loop2:2:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     10.082      0.228 RR    IC  MIPSALU|full32adder|add|\loop2:3:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     10.369      0.287 RR  CELL  MIPSALU|full32adder|add|\loop2:3:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     10.595      0.226 RR    IC  MIPSALU|full32adder|add|\loop2:4:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     10.750      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:4:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     10.977      0.227 RR    IC  MIPSALU|full32adder|add|\loop2:5:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     11.132      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:5:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     11.359      0.227 RR    IC  MIPSALU|full32adder|add|\loop2:6:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     11.514      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:6:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     11.742      0.228 RR    IC  MIPSALU|full32adder|add|\loop2:7:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     11.897      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:7:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     12.124      0.227 RR    IC  MIPSALU|full32adder|add|\loop2:8:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     12.279      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:8:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     12.504      0.225 RR    IC  MIPSALU|full32adder|add|\loop2:9:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     12.791      0.287 RR  CELL  MIPSALU|full32adder|add|\loop2:9:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     13.019      0.228 RR    IC  MIPSALU|full32adder|add|\loop2:10:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     13.174      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:10:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     13.403      0.229 RR    IC  MIPSALU|full32adder|add|\loop2:11:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     13.558      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:11:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     13.785      0.227 RR    IC  MIPSALU|full32adder|add|\loop2:12:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     13.940      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:12:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     14.168      0.228 RR    IC  MIPSALU|full32adder|add|\loop2:13:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     14.323      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:13:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     14.698      0.375 RR    IC  MIPSALU|full32adder|add|\loop2:14:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     14.853      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:14:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     15.080      0.227 RR    IC  MIPSALU|full32adder|add|\loop2:15:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     15.235      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:15:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     15.462      0.227 RR    IC  MIPSALU|full32adder|add|\loop2:16:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     15.617      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:16:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     15.846      0.229 RR    IC  MIPSALU|full32adder|add|\loop2:17:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     16.001      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:17:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     16.227      0.226 RR    IC  MIPSALU|full32adder|add|\loop2:18:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     16.382      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:18:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     16.606      0.224 RR    IC  MIPSALU|full32adder|add|\loop2:19:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     16.893      0.287 RR  CELL  MIPSALU|full32adder|add|\loop2:19:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     17.119      0.226 RR    IC  MIPSALU|full32adder|add|\loop2:20:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     17.274      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:20:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     17.500      0.226 RR    IC  MIPSALU|full32adder|add|\loop2:21:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     17.655      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:21:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     17.883      0.228 RR    IC  MIPSALU|full32adder|add|\loop2:22:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     18.038      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:22:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     18.264      0.226 RR    IC  MIPSALU|full32adder|add|\loop2:23:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     18.419      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:23:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     18.644      0.225 RR    IC  MIPSALU|full32adder|add|\loop2:24:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     18.931      0.287 RR  CELL  MIPSALU|full32adder|add|\loop2:24:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     19.159      0.228 RR    IC  MIPSALU|full32adder|add|\loop2:25:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     19.314      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:25:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     19.539      0.225 RR    IC  MIPSALU|full32adder|add|\loop2:26:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     19.826      0.287 RR  CELL  MIPSALU|full32adder|add|\loop2:26:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     20.053      0.227 RR    IC  MIPSALU|full32adder|add|\loop2:27:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     20.208      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:27:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     20.434      0.226 RR    IC  MIPSALU|full32adder|add|\loop2:28:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     20.721      0.287 RR  CELL  MIPSALU|full32adder|add|\loop2:28:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     20.946      0.225 RR    IC  MIPSALU|full32adder|add|\loop2:29:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     21.233      0.287 RR  CELL  MIPSALU|full32adder|add|\loop2:29:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     21.619      0.386 RR    IC  MIPSALU|full32adder|add|\loop2:30:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     21.774      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:30:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     21.985      0.211 RR    IC  MIPSALU|mux|o_output[0]~45|datad
    Info (332115):     22.140      0.155 RR  CELL  MIPSALU|mux|o_output[0]~45|combout
    Info (332115):     22.344      0.204 RR    IC  MIPSALU|mux|o_output[0]~46|datad
    Info (332115):     22.499      0.155 RR  CELL  MIPSALU|mux|o_output[0]~46|combout
    Info (332115):     22.703      0.204 RR    IC  MIPSALU|mux|o_output[0]~47|datad
    Info (332115):     22.858      0.155 RR  CELL  MIPSALU|mux|o_output[0]~47|combout
    Info (332115):     23.086      0.228 RR    IC  EXMEMREG|IFIDREG|\N_Bit_REG:69:DFFGI|s_Q|asdata
    Info (332115):     23.492      0.406 RR  CELL  EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.380      3.380  R        clock network delay
    Info (332115):     23.412      0.032           clock pessimism removed
    Info (332115):     23.392     -0.020           clock uncertainty
    Info (332115):     23.410      0.018     uTsu  EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q
    Info (332115): Data Arrival Time  :    23.492
    Info (332115): Data Required Time :    23.410
    Info (332115): Slack              :    -0.082 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.326
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.326 
    Info (332115): ===================================================================
    Info (332115): From Node    : EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:68:DFFGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.924      2.924  R        clock network delay
    Info (332115):      3.156      0.232     uTco  EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:68:DFFGI|s_Q
    Info (332115):      3.156      0.000 RR  CELL  EXMEMREG|IFIDREG|\N_Bit_REG:68:DFFGI|s_Q|q
    Info (332115):      3.854      0.698 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadatain[8]
    Info (332115):      3.926      0.072 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.410      3.410  R        clock network delay
    Info (332115):      3.378     -0.032           clock pessimism removed
    Info (332115):      3.378      0.000           clock uncertainty
    Info (332115):      3.600      0.222      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Data Arrival Time  :     3.926
    Info (332115): Data Required Time :     3.600
    Info (332115): Slack              :     0.326 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.013
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.013 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.080      3.080  R        clock network delay
    Info (332115):      3.312      0.232     uTco  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      3.312      0.000 RR  CELL  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.950      0.638 RR    IC  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.230      1.280 RF  CELL  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.289      3.289  R        clock network delay
    Info (332115):     23.321      0.032           clock pessimism removed
    Info (332115):     23.301     -0.020           clock uncertainty
    Info (332115):     23.243     -0.058     uTsu  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Data Arrival Time  :     5.230
    Info (332115): Data Required Time :    23.243
    Info (332115): Slack              :    18.013 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.421
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.421 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.967      2.967  R        clock network delay
    Info (332115):      3.199      0.232     uTco  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      3.199      0.000 FF  CELL  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.805      0.606 FF    IC  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      4.971      1.166 FR  CELL  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.396      3.396  R        clock network delay
    Info (332115):      3.364     -0.032           clock pessimism removed
    Info (332115):      3.364      0.000           clock uncertainty
    Info (332115):      3.550      0.186      uTh  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Data Arrival Time  :     4.971
    Info (332115): Data Required Time :     3.550
    Info (332115): Slack              :     1.421 
    Info (332115): ===================================================================
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 1.506
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.506               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.330
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.330               0.000 iCLK 
Info (332146): Worst-case recovery slack is 18.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.181               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.282
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.282               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.644
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.644               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.506
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.506 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115): To Node      : EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.077      3.077  R        clock network delay
    Info (332115):      3.313      0.236     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115):      5.898      2.585 FR  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadataout[0]
    Info (332115):      6.885      0.987 RR    IC  DMEMTREGMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~0|datad
    Info (332115):      7.029      0.144 RR  CELL  DMEMTREGMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~0|combout
    Info (332115):      7.266      0.237 RR    IC  ALURD1MUX|\G_NBit_MUX2:0:MUXI|orgate|o_F~0|datad
    Info (332115):      7.410      0.144 RR  CELL  ALURD1MUX|\G_NBit_MUX2:0:MUXI|orgate|o_F~0|combout
    Info (332115):      7.782      0.372 RR    IC  MIPSALU|full32adder|add|\loop1:0:rippleAdder|g5or2|o_F~2|datac
    Info (332115):      8.045      0.263 RR  CELL  MIPSALU|full32adder|add|\loop1:0:rippleAdder|g5or2|o_F~2|combout
    Info (332115):      8.253      0.208 RR    IC  MIPSALU|full32adder|add|\loop2:1:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):      8.518      0.265 RR  CELL  MIPSALU|full32adder|add|\loop2:1:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):      8.727      0.209 RR    IC  MIPSALU|full32adder|add|\loop2:2:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):      8.992      0.265 RR  CELL  MIPSALU|full32adder|add|\loop2:2:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):      9.202      0.210 RR    IC  MIPSALU|full32adder|add|\loop2:3:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):      9.467      0.265 RR  CELL  MIPSALU|full32adder|add|\loop2:3:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):      9.675      0.208 RR    IC  MIPSALU|full32adder|add|\loop2:4:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):      9.819      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:4:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     10.028      0.209 RR    IC  MIPSALU|full32adder|add|\loop2:5:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     10.172      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:5:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     10.381      0.209 RR    IC  MIPSALU|full32adder|add|\loop2:6:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     10.525      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:6:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     10.735      0.210 RR    IC  MIPSALU|full32adder|add|\loop2:7:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     10.879      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:7:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     11.088      0.209 RR    IC  MIPSALU|full32adder|add|\loop2:8:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     11.232      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:8:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     11.438      0.206 RR    IC  MIPSALU|full32adder|add|\loop2:9:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     11.703      0.265 RR  CELL  MIPSALU|full32adder|add|\loop2:9:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     11.913      0.210 RR    IC  MIPSALU|full32adder|add|\loop2:10:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     12.057      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:10:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     12.268      0.211 RR    IC  MIPSALU|full32adder|add|\loop2:11:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     12.412      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:11:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     12.621      0.209 RR    IC  MIPSALU|full32adder|add|\loop2:12:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     12.765      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:12:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     12.975      0.210 RR    IC  MIPSALU|full32adder|add|\loop2:13:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     13.119      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:13:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     13.472      0.353 RR    IC  MIPSALU|full32adder|add|\loop2:14:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     13.616      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:14:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     13.825      0.209 RR    IC  MIPSALU|full32adder|add|\loop2:15:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     13.969      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:15:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     14.178      0.209 RR    IC  MIPSALU|full32adder|add|\loop2:16:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     14.322      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:16:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     14.533      0.211 RR    IC  MIPSALU|full32adder|add|\loop2:17:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     14.677      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:17:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     14.885      0.208 RR    IC  MIPSALU|full32adder|add|\loop2:18:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     15.029      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:18:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     15.234      0.205 RR    IC  MIPSALU|full32adder|add|\loop2:19:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     15.499      0.265 RR  CELL  MIPSALU|full32adder|add|\loop2:19:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     15.707      0.208 RR    IC  MIPSALU|full32adder|add|\loop2:20:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     15.851      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:20:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     16.059      0.208 RR    IC  MIPSALU|full32adder|add|\loop2:21:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     16.203      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:21:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     16.413      0.210 RR    IC  MIPSALU|full32adder|add|\loop2:22:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     16.557      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:22:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     16.765      0.208 RR    IC  MIPSALU|full32adder|add|\loop2:23:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     16.909      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:23:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     17.116      0.207 RR    IC  MIPSALU|full32adder|add|\loop2:24:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     17.381      0.265 RR  CELL  MIPSALU|full32adder|add|\loop2:24:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     17.591      0.210 RR    IC  MIPSALU|full32adder|add|\loop2:25:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     17.735      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:25:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     17.941      0.206 RR    IC  MIPSALU|full32adder|add|\loop2:26:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     18.206      0.265 RR  CELL  MIPSALU|full32adder|add|\loop2:26:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     18.415      0.209 RR    IC  MIPSALU|full32adder|add|\loop2:27:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     18.559      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:27:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     18.766      0.207 RR    IC  MIPSALU|full32adder|add|\loop2:28:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     19.031      0.265 RR  CELL  MIPSALU|full32adder|add|\loop2:28:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     19.237      0.206 RR    IC  MIPSALU|full32adder|add|\loop2:29:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     19.502      0.265 RR  CELL  MIPSALU|full32adder|add|\loop2:29:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     19.868      0.366 RR    IC  MIPSALU|full32adder|add|\loop2:30:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     20.012      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:30:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     20.206      0.194 RR    IC  MIPSALU|mux|o_output[0]~45|datad
    Info (332115):     20.350      0.144 RR  CELL  MIPSALU|mux|o_output[0]~45|combout
    Info (332115):     20.538      0.188 RR    IC  MIPSALU|mux|o_output[0]~46|datad
    Info (332115):     20.682      0.144 RR  CELL  MIPSALU|mux|o_output[0]~46|combout
    Info (332115):     20.870      0.188 RR    IC  MIPSALU|mux|o_output[0]~47|datad
    Info (332115):     21.014      0.144 RR  CELL  MIPSALU|mux|o_output[0]~47|combout
    Info (332115):     21.224      0.210 RR    IC  EXMEMREG|IFIDREG|\N_Bit_REG:69:DFFGI|s_Q|asdata
    Info (332115):     21.594      0.370 RR  CELL  EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.073      3.073  R        clock network delay
    Info (332115):     23.101      0.028           clock pessimism removed
    Info (332115):     23.081     -0.020           clock uncertainty
    Info (332115):     23.100      0.019     uTsu  EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q
    Info (332115): Data Arrival Time  :    21.594
    Info (332115): Data Required Time :    23.100
    Info (332115): Slack              :     1.506 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.330
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.330 
    Info (332115): ===================================================================
    Info (332115): From Node    : EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:68:DFFGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.647      2.647  R        clock network delay
    Info (332115):      2.860      0.213     uTco  EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:68:DFFGI|s_Q
    Info (332115):      2.860      0.000 RR  CELL  EXMEMREG|IFIDREG|\N_Bit_REG:68:DFFGI|s_Q|q
    Info (332115):      3.512      0.652 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadatain[8]
    Info (332115):      3.585      0.073 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.082      3.082  R        clock network delay
    Info (332115):      3.054     -0.028           clock pessimism removed
    Info (332115):      3.054      0.000           clock uncertainty
    Info (332115):      3.255      0.201      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Data Arrival Time  :     3.585
    Info (332115): Data Required Time :     3.255
    Info (332115): Slack              :     0.330 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.181
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.181 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.795      2.795  R        clock network delay
    Info (332115):      3.008      0.213     uTco  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      3.008      0.000 RR  CELL  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.606      0.598 RR    IC  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      4.754      1.148 RF  CELL  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.976      2.976  R        clock network delay
    Info (332115):     23.004      0.028           clock pessimism removed
    Info (332115):     22.984     -0.020           clock uncertainty
    Info (332115):     22.935     -0.049     uTsu  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Data Arrival Time  :     4.754
    Info (332115): Data Required Time :    22.935
    Info (332115): Slack              :    18.181 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.282
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.282 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.695      2.695  R        clock network delay
    Info (332115):      2.908      0.213     uTco  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      2.908      0.000 FF  CELL  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.450      0.542 FF    IC  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      4.499      1.049 FR  CELL  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.077      3.077  R        clock network delay
    Info (332115):      3.049     -0.028           clock pessimism removed
    Info (332115):      3.049      0.000           clock uncertainty
    Info (332115):      3.217      0.168      uTh  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Data Arrival Time  :     4.499
    Info (332115): Data Required Time :     3.217
    Info (332115): Slack              :     1.282 
    Info (332115): ===================================================================
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 6.613
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.613               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.123               0.000 iCLK 
Info (332146): Worst-case recovery slack is 19.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.021               0.000 iCLK 
Info (332146): Worst-case removal slack is 0.680
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.680               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.366               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.613
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.613 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg
    Info (332115): To Node      : MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:1:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.786      1.786  R        clock network delay
    Info (332115):      1.914      0.128     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg
    Info (332115):      3.048      1.134 RF  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a1|portadataout[0]
    Info (332115):      3.426      0.378 FF    IC  DMEMTREGMUX|\G_NBit_MUX:1:MUXI|orgate|o_F~0|datad
    Info (332115):      3.489      0.063 FF  CELL  DMEMTREGMUX|\G_NBit_MUX:1:MUXI|orgate|o_F~0|combout
    Info (332115):      3.863      0.374 FF    IC  WRITERADATAMUX|\G_NBit_MUX:1:MUXI|orgate|o_F~0|datad
    Info (332115):      3.926      0.063 FF  CELL  WRITERADATAMUX|\G_NBit_MUX:1:MUXI|orgate|o_F~0|combout
    Info (332115):      5.182      1.256 FF    IC  REGFILE|REG21|\N_Bit_REG:1:DFFGI|s_Q|asdata
    Info (332115):      5.357      0.175 FF  CELL  MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:1:DFFGI|s_Q
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     11.964      1.964  F        clock network delay
    Info (332115):     11.983      0.019           clock pessimism removed
    Info (332115):     11.963     -0.020           clock uncertainty
    Info (332115):     11.970      0.007     uTsu  MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:1:DFFGI|s_Q
    Info (332115): Data Arrival Time  :     5.357
    Info (332115): Data Required Time :    11.970
    Info (332115): Slack              :     6.613 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.123
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.123 
    Info (332115): ===================================================================
    Info (332115): From Node    : EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:60:DFFGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.518      1.518  R        clock network delay
    Info (332115):      1.623      0.105     uTco  EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:60:DFFGI|s_Q
    Info (332115):      1.623      0.000 RR  CELL  EXMEMREG|IFIDREG|\N_Bit_REG:60:DFFGI|s_Q|q
    Info (332115):      1.972      0.349 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a8|portadatain[4]
    Info (332115):      2.008      0.036 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.801      1.801  R        clock network delay
    Info (332115):      1.781     -0.020           clock pessimism removed
    Info (332115):      1.781      0.000           clock uncertainty
    Info (332115):      1.885      0.104      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): Data Arrival Time  :     2.008
    Info (332115): Data Required Time :     1.885
    Info (332115): Slack              :     0.123 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 19.021
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 19.021 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.640      1.640  R        clock network delay
    Info (332115):      1.745      0.105     uTco  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      1.745      0.000 FF  CELL  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.079      0.334 FF    IC  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      2.690      0.611 FR  CELL  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.736      1.736  R        clock network delay
    Info (332115):     21.756      0.020           clock pessimism removed
    Info (332115):     21.736     -0.020           clock uncertainty
    Info (332115):     21.711     -0.025     uTsu  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Data Arrival Time  :     2.690
    Info (332115): Data Required Time :    21.711
    Info (332115): Slack              :    19.021 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.680
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.680 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.579      1.579  R        clock network delay
    Info (332115):      1.684      0.105     uTco  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      1.684      0.000 RR  CELL  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      1.974      0.290 RR    IC  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      2.554      0.580 RF  CELL  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.804      1.804  R        clock network delay
    Info (332115):      1.784     -0.020           clock pessimism removed
    Info (332115):      1.784      0.000           clock uncertainty
    Info (332115):      1.874      0.090      uTh  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Data Arrival Time  :     2.554
    Info (332115): Data Required Time :     1.874
    Info (332115): Slack              :     0.680 
    Info (332115): ===================================================================
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 1254 megabytes
    Info: Processing ended: Fri Dec 10 22:09:10 2021
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:28
