/***************************************************************************//**
 *   @file   adrv904x/src/common/clkgen_routines.c
 *   @brief  Implements clkgen init and settings to be used by adrv904x examples.
 *   @author GMois (george.mois@analog.com)
********************************************************************************
 * Copyright 2025(c) Analog Devices, Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 *
 * 3. Neither the name of Analog Devices, Inc. nor the names of its
 *    contributors may be used to endorse or promote products derived from this
 *    software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES, INC. “AS IS” AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO
 * EVENT SHALL ANALOG DEVICES, INC. BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*******************************************************************************/

#include "clkgen_routines.h"

/**
 * @brief Init and set rates for axi_clkgen components
 * @param **rx_clkgen - axi_clkgen for Rx path
 * @param **tx_clkgen - axi_clkgen for Tx path
 * @param **orx_clkgen - axi_clkgen for ORx path
 * @param jesd204c_en - 1 if JESD204C
 * @return 0 in case of success, negative value otherwise
 */
int clkgen_setup(struct axi_clkgen **rx_clkgen, struct axi_clkgen **tx_clkgen,
		 struct axi_clkgen **orx_clkgen, uint8_t jesd204c_en)
{
#ifdef ORX_CLKGEN_BASEADDR
	uint32_t orx_div_rate_hz;
#endif
	uint32_t tx_div_rate_hz;
	uint32_t rx_div_rate_hz;
	uint32_t divisor = 40;
	int status;

	if (jesd204c_en)
		divisor = 66;

	struct axi_clkgen_init rx_clkgen_init = {
		.name = "rx_clkgen",
		.base = RX_CLKGEN_BASEADDR,
		.parent_rate = ADRV904X_DEVICE_CLK_KHZ * 1000
	};
	rx_div_rate_hz = ADRV904X_LANE_RATE_KHZ / divisor * 1000;

	struct axi_clkgen_init tx_clkgen_init = {
		.name = "tx_clkgen",
		.base = TX_CLKGEN_BASEADDR,
		.parent_rate = ADRV904X_DEVICE_CLK_KHZ * 1000
	};
	tx_div_rate_hz = ADRV904X_LANE_RATE_KHZ / divisor * 1000;

#ifdef ORX_CLKGEN_BASEADDR
	struct axi_clkgen_init orx_clkgen_init = {
		.name = "orx_clkgen",
		.base = ORX_CLKGEN_BASEADDR,
		.parent_rate = ADRV904X_DEVICE_CLK_KHZ * 1000
	};
	orx_div_rate_hz = ADRV904X_LANE_RATE_KHZ / divisor * 1000;
#endif

	status = axi_clkgen_init(rx_clkgen, &rx_clkgen_init);
	if (status) {
		pr_err("error: %s initialization error: %d\n", (*rx_clkgen)->name, status);
		goto error_0;
	}

	status = axi_clkgen_init(tx_clkgen, &tx_clkgen_init);
	if (status) {
		pr_err("error: %s initialization error: %d\n", (*tx_clkgen)->name, status);
		goto error_1;
	}

#ifdef ORX_CLKGEN_BASEADDR
	status = axi_clkgen_init(orx_clkgen, &orx_clkgen_init);
	if (status) {
		pr_err("error: %s initialization error: %d\n", (*orx_clkgen)->name, status);
		goto error_2;
	}
#endif

	status = axi_clkgen_set_rate(*rx_clkgen, rx_div_rate_hz);
	if (status != 0) {
		pr_err("error: %s: set rate failed\n", (*rx_clkgen)->name);
		goto error_3;
	}

	status = axi_clkgen_set_rate(*tx_clkgen, tx_div_rate_hz);
	if (status != 0) {
		pr_err("error: %s: set rate failed\n", (*tx_clkgen)->name);
		goto error_3;
	}

#ifdef ORX_CLKGEN_BASEADDR
	status = axi_clkgen_set_rate(*orx_clkgen, orx_div_rate_hz);
	if (status != 0) {
		pr_err("error: %s: set rate failed\n", (*orx_clkgen)->name);
		goto error_3;
	}
#endif

	return 0;
error_3:
#ifdef ORX_CLKGEN_BASEADDR
	axi_clkgen_remove(*orx_clkgen);
error_2:
#endif
	axi_clkgen_remove(*tx_clkgen);
error_1:
	axi_clkgen_remove(*rx_clkgen);
error_0:
	return status;
}

/**
 * @brief remove axi_clkgen structs.
 * @param rx_clkgen - axi_clkgen for Rx path
 * @param tx_clkgen - axi_clkgen for Tx path
 * @param orx_clkgen - axi_clkgen for ORx path
 * @return 0
 */
int clkgen_remove(struct axi_clkgen *rx_clkgen, struct axi_clkgen *tx_clkgen,
		  struct axi_clkgen *orx_clkgen)
{
	if (orx_clkgen)
		axi_clkgen_remove(orx_clkgen);

	if (tx_clkgen)
		axi_clkgen_remove(tx_clkgen);

	if (rx_clkgen)
		axi_clkgen_remove(rx_clkgen);

	return 0;
}
