Classic Timing Analyzer report for Processor
Tue Dec 08 17:23:15 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------+----------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                             ; To                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------+----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 7.740 ns                         ; init                                                             ; DataPath:DP1|ROM:romA|Q[4]       ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 13.225 ns                        ; DataPath:DP1|ROM:romA|Q[0]                                       ; RAMout[0]                        ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.556 ns                        ; init                                                             ; DataPath:DP1|ROM:romA|Q[1]       ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 59.38 MHz ( period = 16.840 ns ) ; DataPath:DP1|ROM:romA|rom[16][4]                                 ; DataPath:DP1|ROM:romA|Q[4]       ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[21][6] ; clk        ; clk      ; 1671         ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                  ;                                  ;            ;          ; 1671         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------+----------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; init            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 59.38 MHz ( period = 16.840 ns )                    ; DataPath:DP1|ROM:romA|rom[16][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.363 ns                ;
; N/A                                     ; 59.56 MHz ( period = 16.790 ns )                    ; DataPath:DP1|ROM:romA|rom[0][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.862 ns                ;
; N/A                                     ; 60.76 MHz ( period = 16.458 ns )                    ; DataPath:DP1|ROM:romA|rom[17][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 4.117 ns                ;
; N/A                                     ; 61.18 MHz ( period = 16.346 ns )                    ; DataPath:DP1|ROM:romA|rom[11][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.683 ns                ;
; N/A                                     ; 61.19 MHz ( period = 16.342 ns )                    ; DataPath:DP1|ROM:romA|rom[11][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 61.24 MHz ( period = 16.330 ns )                    ; DataPath:DP1|ROM:romA|rom[18][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.543 ns                ;
; N/A                                     ; 61.83 MHz ( period = 16.174 ns )                    ; DataPath:DP1|ROM:romA|rom[20][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 62.15 MHz ( period = 16.090 ns )                    ; DataPath:DP1|ROM:romA|rom[0][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.004 ns                ;
; N/A                                     ; 62.26 MHz ( period = 16.062 ns )                    ; DataPath:DP1|ROM:romA|rom[18][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.783 ns                ;
; N/A                                     ; 62.34 MHz ( period = 16.042 ns )                    ; DataPath:DP1|ROM:romA|rom[18][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 62.47 MHz ( period = 16.008 ns )                    ; DataPath:DP1|ROM:romA|rom[12][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 62.77 MHz ( period = 15.930 ns )                    ; DataPath:DP1|ROM:romA|rom[0][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; 62.86 MHz ( period = 15.908 ns )                    ; DataPath:DP1|ROM:romA|rom[1][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 4.419 ns                ;
; N/A                                     ; 63.14 MHz ( period = 15.838 ns )                    ; DataPath:DP1|ROM:romA|rom[21][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.634 ns                ;
; N/A                                     ; 63.19 MHz ( period = 15.826 ns )                    ; DataPath:DP1|ROM:romA|rom[14][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.748 ns                ;
; N/A                                     ; 63.24 MHz ( period = 15.812 ns )                    ; DataPath:DP1|ROM:romA|rom[19][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 63.49 MHz ( period = 15.750 ns )                    ; DataPath:DP1|ROM:romA|rom[21][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 63.57 MHz ( period = 15.730 ns )                    ; DataPath:DP1|ROM:romA|rom[19][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; 63.62 MHz ( period = 15.718 ns )                    ; DataPath:DP1|ROM:romA|rom[18][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.740 ns                ;
; N/A                                     ; 63.67 MHz ( period = 15.706 ns )                    ; DataPath:DP1|ROM:romA|rom[6][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.482 ns                ;
; N/A                                     ; 63.87 MHz ( period = 15.656 ns )                    ; DataPath:DP1|ROM:romA|rom[12][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.106 ns                ;
; N/A                                     ; 63.90 MHz ( period = 15.650 ns )                    ; DataPath:DP1|ROM:romA|rom[20][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; 64.09 MHz ( period = 15.604 ns )                    ; DataPath:DP1|ROM:romA|rom[11][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 64.13 MHz ( period = 15.594 ns )                    ; DataPath:DP1|ROM:romA|rom[0][7]  ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.766 ns                ;
; N/A                                     ; 64.22 MHz ( period = 15.572 ns )                    ; DataPath:DP1|ROM:romA|rom[11][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; 64.30 MHz ( period = 15.552 ns )                    ; DataPath:DP1|ROM:romA|rom[0][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 64.33 MHz ( period = 15.544 ns )                    ; DataPath:DP1|ROM:romA|rom[12][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 4.059 ns                ;
; N/A                                     ; 64.68 MHz ( period = 15.460 ns )                    ; DataPath:DP1|ROM:romA|rom[16][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 4.179 ns                ;
; N/A                                     ; 64.77 MHz ( period = 15.440 ns )                    ; DataPath:DP1|ROM:romA|rom[11][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 64.85 MHz ( period = 15.420 ns )                    ; DataPath:DP1|ROM:romA|rom[11][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.724 ns                ;
; N/A                                     ; 64.88 MHz ( period = 15.412 ns )                    ; DataPath:DP1|ROM:romA|rom[17][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.110 ns                ;
; N/A                                     ; 64.90 MHz ( period = 15.408 ns )                    ; DataPath:DP1|ROM:romA|rom[18][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 64.93 MHz ( period = 15.402 ns )                    ; DataPath:DP1|ROM:romA|rom[0][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.624 ns                ;
; N/A                                     ; 64.96 MHz ( period = 15.394 ns )                    ; DataPath:DP1|ROM:romA|rom[18][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; 64.96 MHz ( period = 15.394 ns )                    ; DataPath:DP1|ROM:romA|rom[15][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.171 ns                ;
; N/A                                     ; 64.97 MHz ( period = 15.392 ns )                    ; DataPath:DP1|ROM:romA|rom[11][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.736 ns                ;
; N/A                                     ; 65.20 MHz ( period = 15.338 ns )                    ; DataPath:DP1|ROM:romA|rom[17][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.543 ns                ;
; N/A                                     ; 65.29 MHz ( period = 15.316 ns )                    ; DataPath:DP1|ROM:romA|rom[19][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.522 ns                ;
; N/A                                     ; 65.33 MHz ( period = 15.308 ns )                    ; DataPath:DP1|ROM:romA|rom[1][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.726 ns                ;
; N/A                                     ; 65.63 MHz ( period = 15.238 ns )                    ; DataPath:DP1|ROM:romA|rom[19][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 65.63 MHz ( period = 15.238 ns )                    ; DataPath:DP1|ROM:romA|rom[5][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.817 ns                ;
; N/A                                     ; 65.70 MHz ( period = 15.220 ns )                    ; DataPath:DP1|ROM:romA|rom[21][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 65.75 MHz ( period = 15.208 ns )                    ; DataPath:DP1|ROM:romA|rom[18][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.518 ns                ;
; N/A                                     ; 65.90 MHz ( period = 15.174 ns )                    ; DataPath:DP1|ROM:romA|rom[18][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.338 ns                ;
; N/A                                     ; 65.91 MHz ( period = 15.172 ns )                    ; DataPath:DP1|ROM:romA|rom[15][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 66.03 MHz ( period = 15.144 ns )                    ; DataPath:DP1|ROM:romA|rom[21][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 66.09 MHz ( period = 15.132 ns )                    ; DataPath:DP1|ROM:romA|rom[21][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 66.10 MHz ( period = 15.128 ns )                    ; DataPath:DP1|ROM:romA|rom[13][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 66.12 MHz ( period = 15.124 ns )                    ; DataPath:DP1|ROM:romA|rom[16][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.007 ns                ;
; N/A                                     ; 66.19 MHz ( period = 15.108 ns )                    ; DataPath:DP1|ROM:romA|rom[13][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.103 ns                ;
; N/A                                     ; 66.19 MHz ( period = 15.108 ns )                    ; DataPath:DP1|ROM:romA|rom[12][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.833 ns                ;
; N/A                                     ; 66.21 MHz ( period = 15.104 ns )                    ; DataPath:DP1|ROM:romA|rom[2][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.499 ns                ;
; N/A                                     ; 66.28 MHz ( period = 15.088 ns )                    ; DataPath:DP1|ROM:romA|rom[14][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 66.47 MHz ( period = 15.044 ns )                    ; DataPath:DP1|ROM:romA|rom[21][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 66.53 MHz ( period = 15.030 ns )                    ; DataPath:DP1|ROM:romA|rom[19][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 66.56 MHz ( period = 15.024 ns )                    ; DataPath:DP1|ROM:romA|rom[16][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.895 ns                ;
; N/A                                     ; 66.60 MHz ( period = 15.016 ns )                    ; DataPath:DP1|ROM:romA|rom[10][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.403 ns                ;
; N/A                                     ; 66.62 MHz ( period = 15.010 ns )                    ; DataPath:DP1|ROM:romA|rom[19][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 66.63 MHz ( period = 15.008 ns )                    ; DataPath:DP1|ROM:romA|rom[13][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 66.63 MHz ( period = 15.008 ns )                    ; DataPath:DP1|ROM:romA|rom[17][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 66.74 MHz ( period = 14.984 ns )                    ; DataPath:DP1|ROM:romA|rom[12][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.802 ns                ;
; N/A                                     ; 66.82 MHz ( period = 14.966 ns )                    ; DataPath:DP1|ROM:romA|rom[12][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.776 ns                ;
; N/A                                     ; 66.84 MHz ( period = 14.962 ns )                    ; DataPath:DP1|ROM:romA|rom[20][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.058 ns                ;
; N/A                                     ; 66.86 MHz ( period = 14.956 ns )                    ; DataPath:DP1|ROM:romA|rom[11][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 66.88 MHz ( period = 14.952 ns )                    ; DataPath:DP1|ROM:romA|rom[21][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.317 ns                ;
; N/A                                     ; 67.02 MHz ( period = 14.922 ns )                    ; DataPath:DP1|ROM:romA|rom[4][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.200 ns                ;
; N/A                                     ; 67.04 MHz ( period = 14.916 ns )                    ; DataPath:DP1|ROM:romA|rom[0][3]  ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 67.17 MHz ( period = 14.888 ns )                    ; DataPath:DP1|ROM:romA|rom[0][0]  ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 67.28 MHz ( period = 14.864 ns )                    ; DataPath:DP1|ROM:romA|rom[3][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 4.652 ns                ;
; N/A                                     ; 67.33 MHz ( period = 14.852 ns )                    ; DataPath:DP1|ROM:romA|rom[13][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.464 ns                ;
; N/A                                     ; 67.38 MHz ( period = 14.842 ns )                    ; DataPath:DP1|ROM:romA|rom[15][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.242 ns                ;
; N/A                                     ; 67.39 MHz ( period = 14.840 ns )                    ; DataPath:DP1|ROM:romA|rom[12][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 67.70 MHz ( period = 14.772 ns )                    ; DataPath:DP1|ROM:romA|rom[17][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.374 ns                ;
; N/A                                     ; 67.90 MHz ( period = 14.728 ns )                    ; DataPath:DP1|ROM:romA|rom[1][7]  ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.947 ns                ;
; N/A                                     ; 67.93 MHz ( period = 14.722 ns )                    ; DataPath:DP1|ROM:romA|rom[14][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; 68.05 MHz ( period = 14.694 ns )                    ; DataPath:DP1|ROM:romA|rom[8][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; 68.09 MHz ( period = 14.686 ns )                    ; DataPath:DP1|ROM:romA|rom[1][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.915 ns                ;
; N/A                                     ; 68.20 MHz ( period = 14.662 ns )                    ; DataPath:DP1|ROM:romA|rom[21][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 68.23 MHz ( period = 14.656 ns )                    ; DataPath:DP1|ROM:romA|rom[14][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.693 ns                ;
; N/A                                     ; 68.32 MHz ( period = 14.636 ns )                    ; DataPath:DP1|ROM:romA|rom[10][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.928 ns                ;
; N/A                                     ; 68.33 MHz ( period = 14.634 ns )                    ; DataPath:DP1|ROM:romA|rom[15][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; 68.38 MHz ( period = 14.624 ns )                    ; DataPath:DP1|ROM:romA|rom[17][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.188 ns                ;
; N/A                                     ; 68.44 MHz ( period = 14.612 ns )                    ; DataPath:DP1|ROM:romA|rom[14][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 68.47 MHz ( period = 14.604 ns )                    ; DataPath:DP1|ROM:romA|rom[12][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.538 ns                ;
; N/A                                     ; 68.63 MHz ( period = 14.570 ns )                    ; DataPath:DP1|ROM:romA|rom[16][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 68.68 MHz ( period = 14.560 ns )                    ; DataPath:DP1|ROM:romA|rom[15][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.109 ns                ;
; N/A                                     ; 68.69 MHz ( period = 14.558 ns )                    ; DataPath:DP1|ROM:romA|rom[20][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.781 ns                ;
; N/A                                     ; 68.74 MHz ( period = 14.548 ns )                    ; DataPath:DP1|ROM:romA|rom[15][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 68.86 MHz ( period = 14.522 ns )                    ; DataPath:DP1|ROM:romA|rom[13][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.310 ns                ;
; N/A                                     ; 68.92 MHz ( period = 14.510 ns )                    ; DataPath:DP1|ROM:romA|rom[9][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 4.754 ns                ;
; N/A                                     ; 68.96 MHz ( period = 14.502 ns )                    ; DataPath:DP1|ROM:romA|rom[17][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 68.96 MHz ( period = 14.502 ns )                    ; DataPath:DP1|ROM:romA|rom[14][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 69.01 MHz ( period = 14.490 ns )                    ; DataPath:DP1|ROM:romA|rom[19][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 69.01 MHz ( period = 14.490 ns )                    ; DataPath:DP1|ROM:romA|rom[17][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 69.19 MHz ( period = 14.454 ns )                    ; DataPath:DP1|ROM:romA|rom[9][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.075 ns                ;
; N/A                                     ; 69.21 MHz ( period = 14.448 ns )                    ; DataPath:DP1|ROM:romA|rom[16][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.712 ns                ;
; N/A                                     ; 69.24 MHz ( period = 14.442 ns )                    ; DataPath:DP1|ROM:romA|rom[10][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.652 ns                ;
; N/A                                     ; 69.25 MHz ( period = 14.440 ns )                    ; DataPath:DP1|ROM:romA|rom[1][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 69.31 MHz ( period = 14.428 ns )                    ; DataPath:DP1|ROM:romA|rom[13][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.420 ns                ;
; N/A                                     ; 69.74 MHz ( period = 14.340 ns )                    ; DataPath:DP1|ROM:romA|rom[2][7]  ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 69.74 MHz ( period = 14.338 ns )                    ; DataPath:DP1|ROM:romA|rom[13][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 69.80 MHz ( period = 14.326 ns )                    ; DataPath:DP1|ROM:romA|rom[20][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; 69.81 MHz ( period = 14.324 ns )                    ; DataPath:DP1|ROM:romA|rom[9][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 69.95 MHz ( period = 14.296 ns )                    ; DataPath:DP1|ROM:romA|rom[7][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 69.98 MHz ( period = 14.290 ns )                    ; DataPath:DP1|ROM:romA|rom[10][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.716 ns                ;
; N/A                                     ; 70.15 MHz ( period = 14.256 ns )                    ; DataPath:DP1|ROM:romA|rom[1][0]  ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.755 ns                ;
; N/A                                     ; 70.25 MHz ( period = 14.234 ns )                    ; DataPath:DP1|ROM:romA|rom[15][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.113 ns                ;
; N/A                                     ; 70.29 MHz ( period = 14.226 ns )                    ; DataPath:DP1|ROM:romA|rom[2][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 4.505 ns                ;
; N/A                                     ; 70.32 MHz ( period = 14.220 ns )                    ; DataPath:DP1|ROM:romA|rom[15][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 70.34 MHz ( period = 14.216 ns )                    ; DataPath:DP1|ROM:romA|rom[8][0]  ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 4.355 ns                ;
; N/A                                     ; 70.36 MHz ( period = 14.212 ns )                    ; DataPath:DP1|ROM:romA|rom[5][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 4.073 ns                ;
; N/A                                     ; 70.42 MHz ( period = 14.200 ns )                    ; DataPath:DP1|ROM:romA|rom[19][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; 70.42 MHz ( period = 14.200 ns )                    ; DataPath:DP1|ROM:romA|rom[14][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 70.63 MHz ( period = 14.158 ns )                    ; DataPath:DP1|ROM:romA|rom[3][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.015 ns                ;
; N/A                                     ; 70.64 MHz ( period = 14.156 ns )                    ; DataPath:DP1|ROM:romA|rom[4][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 70.79 MHz ( period = 14.126 ns )                    ; DataPath:DP1|ROM:romA|rom[2][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 4.764 ns                ;
; N/A                                     ; 71.04 MHz ( period = 14.076 ns )                    ; DataPath:DP1|ROM:romA|rom[9][3]  ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; 71.10 MHz ( period = 14.064 ns )                    ; DataPath:DP1|ROM:romA|rom[5][7]  ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 4.043 ns                ;
; N/A                                     ; 71.26 MHz ( period = 14.034 ns )                    ; DataPath:DP1|ROM:romA|rom[9][0]  ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 71.34 MHz ( period = 14.018 ns )                    ; DataPath:DP1|ROM:romA|rom[10][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 71.48 MHz ( period = 13.990 ns )                    ; DataPath:DP1|ROM:romA|rom[10][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; 71.49 MHz ( period = 13.988 ns )                    ; DataPath:DP1|ROM:romA|rom[20][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 71.57 MHz ( period = 13.972 ns )                    ; DataPath:DP1|ROM:romA|rom[1][3]  ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.598 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; DataPath:DP1|ROM:romA|rom[16][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 72.06 MHz ( period = 13.878 ns )                    ; DataPath:DP1|ROM:romA|rom[6][7]  ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 4.038 ns                ;
; N/A                                     ; 72.10 MHz ( period = 13.870 ns )                    ; DataPath:DP1|ROM:romA|rom[4][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 72.13 MHz ( period = 13.864 ns )                    ; DataPath:DP1|ROM:romA|rom[4][3]  ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 4.572 ns                ;
; N/A                                     ; 72.14 MHz ( period = 13.862 ns )                    ; DataPath:DP1|ROM:romA|rom[16][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.402 ns                ;
; N/A                                     ; 72.30 MHz ( period = 13.832 ns )                    ; DataPath:DP1|ROM:romA|rom[20][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.438 ns                ;
; N/A                                     ; 72.70 MHz ( period = 13.756 ns )                    ; DataPath:DP1|ROM:romA|rom[5][3]  ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.623 ns                ;
; N/A                                     ; 72.78 MHz ( period = 13.740 ns )                    ; DataPath:DP1|ROM:romA|rom[10][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.449 ns                ;
; N/A                                     ; 72.85 MHz ( period = 13.726 ns )                    ; DataPath:DP1|ROM:romA|rom[10][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 72.92 MHz ( period = 13.714 ns )                    ; DataPath:DP1|ROM:romA|rom[23][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 5.307 ns                ;
; N/A                                     ; 72.94 MHz ( period = 13.710 ns )                    ; DataPath:DP1|ROM:romA|rom[2][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 73.11 MHz ( period = 13.678 ns )                    ; DataPath:DP1|ROM:romA|rom[27][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; 73.12 MHz ( period = 13.676 ns )                    ; DataPath:DP1|ROM:romA|rom[14][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.666 ns )                    ; DataPath:DP1|ROM:romA|rom[1][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; 73.41 MHz ( period = 13.622 ns )                    ; DataPath:DP1|ROM:romA|rom[13][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; 73.62 MHz ( period = 13.584 ns )                    ; DataPath:DP1|ROM:romA|rom[7][0]  ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 4.018 ns                ;
; N/A                                     ; 73.72 MHz ( period = 13.564 ns )                    ; DataPath:DP1|ROM:romA|rom[5][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.722 ns                ;
; N/A                                     ; 73.82 MHz ( period = 13.546 ns )                    ; DataPath:DP1|ROM:romA|rom[7][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; 73.89 MHz ( period = 13.534 ns )                    ; DataPath:DP1|ROM:romA|rom[5][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.780 ns                ;
; N/A                                     ; 73.93 MHz ( period = 13.526 ns )                    ; DataPath:DP1|ROM:romA|rom[22][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 5.043 ns                ;
; N/A                                     ; 73.94 MHz ( period = 13.524 ns )                    ; DataPath:DP1|ROM:romA|rom[8][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 74.05 MHz ( period = 13.504 ns )                    ; DataPath:DP1|ROM:romA|rom[8][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.845 ns                ;
; N/A                                     ; 74.17 MHz ( period = 13.482 ns )                    ; DataPath:DP1|ROM:romA|rom[20][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 74.26 MHz ( period = 13.466 ns )                    ; DataPath:DP1|ROM:romA|rom[6][0]  ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 4.079 ns                ;
; N/A                                     ; 74.56 MHz ( period = 13.412 ns )                    ; DataPath:DP1|ROM:romA|rom[6][3]  ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; 74.58 MHz ( period = 13.408 ns )                    ; DataPath:DP1|ROM:romA|rom[8][7]  ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.937 ns                ;
; N/A                                     ; 74.74 MHz ( period = 13.380 ns )                    ; DataPath:DP1|ROM:romA|rom[25][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 5.349 ns                ;
; N/A                                     ; 75.02 MHz ( period = 13.330 ns )                    ; DataPath:DP1|ROM:romA|rom[3][7]  ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.935 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; DataPath:DP1|ROM:romA|rom[5][0]  ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 75.20 MHz ( period = 13.298 ns )                    ; DataPath:DP1|ROM:romA|rom[5][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.890 ns                ;
; N/A                                     ; 75.22 MHz ( period = 13.294 ns )                    ; DataPath:DP1|ROM:romA|rom[28][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; 75.30 MHz ( period = 13.280 ns )                    ; DataPath:DP1|ROM:romA|rom[9][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 75.32 MHz ( period = 13.276 ns )                    ; DataPath:DP1|ROM:romA|rom[25][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 5.347 ns                ;
; N/A                                     ; 75.35 MHz ( period = 13.272 ns )                    ; DataPath:DP1|ROM:romA|rom[9][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 4.001 ns                ;
; N/A                                     ; 75.62 MHz ( period = 13.224 ns )                    ; DataPath:DP1|ROM:romA|rom[7][3]  ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; 75.72 MHz ( period = 13.206 ns )                    ; DataPath:DP1|ROM:romA|rom[6][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.916 ns                ;
; N/A                                     ; 75.75 MHz ( period = 13.202 ns )                    ; DataPath:DP1|ROM:romA|rom[4][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.873 ns                ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; DataPath:DP1|ROM:romA|rom[3][0]  ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.919 ns                ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; DataPath:DP1|ROM:romA|rom[6][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.831 ns                ;
; N/A                                     ; 75.79 MHz ( period = 13.194 ns )                    ; DataPath:DP1|ROM:romA|rom[8][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 75.79 MHz ( period = 13.194 ns )                    ; DataPath:DP1|ROM:romA|rom[3][3]  ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 4.108 ns                ;
; N/A                                     ; 76.06 MHz ( period = 13.148 ns )                    ; DataPath:DP1|ROM:romA|rom[22][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.243 ns                ;
; N/A                                     ; 76.37 MHz ( period = 13.094 ns )                    ; DataPath:DP1|ROM:romA|rom[9][7]  ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 4.032 ns                ;
; N/A                                     ; 76.41 MHz ( period = 13.088 ns )                    ; DataPath:DP1|ROM:romA|rom[3][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.999 ns                ;
; N/A                                     ; 76.45 MHz ( period = 13.080 ns )                    ; DataPath:DP1|ROM:romA|rom[4][0]  ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 4.153 ns                ;
; N/A                                     ; 76.55 MHz ( period = 13.064 ns )                    ; DataPath:DP1|ROM:romA|rom[2][3]  ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 4.250 ns                ;
; N/A                                     ; 76.97 MHz ( period = 12.992 ns )                    ; DataPath:DP1|ROM:romA|rom[2][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 4.030 ns                ;
; N/A                                     ; 76.99 MHz ( period = 12.988 ns )                    ; DataPath:DP1|ROM:romA|rom[8][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 77.57 MHz ( period = 12.892 ns )                    ; DataPath:DP1|ROM:romA|rom[2][0]  ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 4.182 ns                ;
; N/A                                     ; 77.58 MHz ( period = 12.890 ns )                    ; DataPath:DP1|ROM:romA|rom[6][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.562 ns                ;
; N/A                                     ; 77.65 MHz ( period = 12.878 ns )                    ; DataPath:DP1|ROM:romA|rom[4][7]  ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 4.033 ns                ;
; N/A                                     ; 77.74 MHz ( period = 12.864 ns )                    ; DataPath:DP1|ROM:romA|rom[28][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 4.920 ns                ;
; N/A                                     ; 77.92 MHz ( period = 12.834 ns )                    ; DataPath:DP1|ROM:romA|rom[23][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 4.366 ns                ;
; N/A                                     ; 78.42 MHz ( period = 12.752 ns )                    ; DataPath:DP1|ROM:romA|rom[30][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; 78.46 MHz ( period = 12.746 ns )                    ; DataPath:DP1|ROM:romA|rom[7][7]  ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 79.01 MHz ( period = 12.656 ns )                    ; DataPath:DP1|ROM:romA|rom[3][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.871 ns                ;
; N/A                                     ; 79.30 MHz ( period = 12.610 ns )                    ; DataPath:DP1|ROM:romA|rom[8][3]  ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 79.48 MHz ( period = 12.582 ns )                    ; DataPath:DP1|ROM:romA|rom[6][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.510 ns                ;
; N/A                                     ; 79.49 MHz ( period = 12.580 ns )                    ; DataPath:DP1|ROM:romA|rom[7][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 79.81 MHz ( period = 12.530 ns )                    ; DataPath:DP1|ROM:romA|rom[7][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.468 ns                ;
; N/A                                     ; 79.81 MHz ( period = 12.530 ns )                    ; DataPath:DP1|ROM:romA|rom[7][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 80.41 MHz ( period = 12.436 ns )                    ; DataPath:DP1|ROM:romA|rom[25][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; 80.50 MHz ( period = 12.422 ns )                    ; DataPath:DP1|ROM:romA|rom[28][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.688 ns                ;
; N/A                                     ; 80.96 MHz ( period = 12.352 ns )                    ; DataPath:DP1|ROM:romA|rom[23][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 80.97 MHz ( period = 12.350 ns )                    ; DataPath:DP1|ROM:romA|rom[3][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 81.46 MHz ( period = 12.276 ns )                    ; DataPath:DP1|ROM:romA|rom[25][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.272 ns                ;
; N/A                                     ; 82.21 MHz ( period = 12.164 ns )                    ; DataPath:DP1|ROM:romA|rom[4][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.692 ns                ;
; N/A                                     ; 82.22 MHz ( period = 12.162 ns )                    ; DataPath:DP1|ROM:romA|rom[22][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 4.181 ns                ;
; N/A                                     ; 83.47 MHz ( period = 11.980 ns )                    ; DataPath:DP1|ROM:romA|rom[22][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 4.171 ns                ;
; N/A                                     ; 83.70 MHz ( period = 11.948 ns )                    ; DataPath:DP1|ROM:romA|rom[25][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 5.133 ns                ;
; N/A                                     ; 84.32 MHz ( period = 11.860 ns )                    ; DataPath:DP1|ROM:romA|rom[30][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 84.73 MHz ( period = 11.802 ns )                    ; DataPath:DP1|ROM:romA|rom[26][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.544 ns                ;
; N/A                                     ; 84.88 MHz ( period = 11.782 ns )                    ; DataPath:DP1|ROM:romA|rom[23][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 85.88 MHz ( period = 11.644 ns )                    ; DataPath:DP1|ROM:romA|rom[24][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.127 ns                ;
; N/A                                     ; 86.03 MHz ( period = 11.624 ns )                    ; DataPath:DP1|ROM:romA|rom[30][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 86.28 MHz ( period = 11.590 ns )                    ; DataPath:DP1|ROM:romA|rom[27][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 4.520 ns                ;
; N/A                                     ; 86.66 MHz ( period = 11.540 ns )                    ; DataPath:DP1|ROM:romA|rom[22][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 4.213 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                           ;
+------------------------------------------+------------------------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                             ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[21][6] ; clk        ; clk      ; None                       ; None                       ; 1.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[18][2] ; clk        ; clk      ; None                       ; None                       ; 1.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[18][1] ; clk        ; clk      ; None                       ; None                       ; 1.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[17][3] ; clk        ; clk      ; None                       ; None                       ; 1.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[18][0] ; clk        ; clk      ; None                       ; None                       ; 1.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[18][5] ; clk        ; clk      ; None                       ; None                       ; 1.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[17][2] ; clk        ; clk      ; None                       ; None                       ; 1.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[19][2] ; clk        ; clk      ; None                       ; None                       ; 1.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[19][0] ; clk        ; clk      ; None                       ; None                       ; 1.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[19][6] ; clk        ; clk      ; None                       ; None                       ; 1.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[18][4] ; clk        ; clk      ; None                       ; None                       ; 1.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[17][1] ; clk        ; clk      ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[21][0] ; clk        ; clk      ; None                       ; None                       ; 1.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[19][7] ; clk        ; clk      ; None                       ; None                       ; 1.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[18][7] ; clk        ; clk      ; None                       ; None                       ; 1.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[17][0] ; clk        ; clk      ; None                       ; None                       ; 1.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[19][4] ; clk        ; clk      ; None                       ; None                       ; 1.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[18][6] ; clk        ; clk      ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[17][6] ; clk        ; clk      ; None                       ; None                       ; 1.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[11][7] ; clk        ; clk      ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[11][5] ; clk        ; clk      ; None                       ; None                       ; 1.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[19][3] ; clk        ; clk      ; None                       ; None                       ; 1.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[21][7] ; clk        ; clk      ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[11][1] ; clk        ; clk      ; None                       ; None                       ; 1.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[21][4] ; clk        ; clk      ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[17][5] ; clk        ; clk      ; None                       ; None                       ; 1.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[17][4] ; clk        ; clk      ; None                       ; None                       ; 1.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[19][1] ; clk        ; clk      ; None                       ; None                       ; 1.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[19][5] ; clk        ; clk      ; None                       ; None                       ; 1.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[11][4] ; clk        ; clk      ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[11][2] ; clk        ; clk      ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[16][1] ; clk        ; clk      ; None                       ; None                       ; 1.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[20][6] ; clk        ; clk      ; None                       ; None                       ; 1.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[16][7] ; clk        ; clk      ; None                       ; None                       ; 1.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[16][6] ; clk        ; clk      ; None                       ; None                       ; 1.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[13][6] ; clk        ; clk      ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[20][0] ; clk        ; clk      ; None                       ; None                       ; 1.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[21][1] ; clk        ; clk      ; None                       ; None                       ; 2.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[16][3] ; clk        ; clk      ; None                       ; None                       ; 1.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[13][0] ; clk        ; clk      ; None                       ; None                       ; 2.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[21][3] ; clk        ; clk      ; None                       ; None                       ; 2.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[11][6] ; clk        ; clk      ; None                       ; None                       ; 2.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[15][2] ; clk        ; clk      ; None                       ; None                       ; 2.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[18][3] ; clk        ; clk      ; None                       ; None                       ; 2.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[21][5] ; clk        ; clk      ; None                       ; None                       ; 2.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[16][0] ; clk        ; clk      ; None                       ; None                       ; 1.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[20][1] ; clk        ; clk      ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[16][4] ; clk        ; clk      ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[17][7] ; clk        ; clk      ; None                       ; None                       ; 2.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[20][4] ; clk        ; clk      ; None                       ; None                       ; 1.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[20][7] ; clk        ; clk      ; None                       ; None                       ; 1.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[13][4] ; clk        ; clk      ; None                       ; None                       ; 2.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[15][5] ; clk        ; clk      ; None                       ; None                       ; 2.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[16][2] ; clk        ; clk      ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[13][1] ; clk        ; clk      ; None                       ; None                       ; 2.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[16][5] ; clk        ; clk      ; None                       ; None                       ; 1.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[10][1] ; clk        ; clk      ; None                       ; None                       ; 1.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[15][2] ; clk        ; clk      ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[10][0] ; clk        ; clk      ; None                       ; None                       ; 1.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[12][1] ; clk        ; clk      ; None                       ; None                       ; 2.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[15][1] ; clk        ; clk      ; None                       ; None                       ; 2.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[20][3] ; clk        ; clk      ; None                       ; None                       ; 1.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[12][0] ; clk        ; clk      ; None                       ; None                       ; 2.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[11][3] ; clk        ; clk      ; None                       ; None                       ; 2.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[15][0] ; clk        ; clk      ; None                       ; None                       ; 2.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[11][3] ; clk        ; clk      ; None                       ; None                       ; 2.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[12][4] ; clk        ; clk      ; None                       ; None                       ; 2.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[13][6] ; clk        ; clk      ; None                       ; None                       ; 2.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[21][2] ; clk        ; clk      ; None                       ; None                       ; 2.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[11][2] ; clk        ; clk      ; None                       ; None                       ; 2.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[11][4] ; clk        ; clk      ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[1][1]  ; clk        ; clk      ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[12][7] ; clk        ; clk      ; None                       ; None                       ; 2.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[20][2] ; clk        ; clk      ; None                       ; None                       ; 2.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[11][0] ; clk        ; clk      ; None                       ; None                       ; 2.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[11][0] ; clk        ; clk      ; None                       ; None                       ; 2.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[13][1] ; clk        ; clk      ; None                       ; None                       ; 2.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[5][6]  ; clk        ; clk      ; None                       ; None                       ; 1.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[11][3] ; clk        ; clk      ; None                       ; None                       ; 2.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[13][3] ; clk        ; clk      ; None                       ; None                       ; 2.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[14][0] ; clk        ; clk      ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[13][6] ; clk        ; clk      ; None                       ; None                       ; 2.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[12][6] ; clk        ; clk      ; None                       ; None                       ; 2.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[15][7] ; clk        ; clk      ; None                       ; None                       ; 3.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[1][6]  ; clk        ; clk      ; None                       ; None                       ; 2.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[5][4]  ; clk        ; clk      ; None                       ; None                       ; 2.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[10][7] ; clk        ; clk      ; None                       ; None                       ; 2.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[10][4] ; clk        ; clk      ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[12][7] ; clk        ; clk      ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[13][7] ; clk        ; clk      ; None                       ; None                       ; 2.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[15][7] ; clk        ; clk      ; None                       ; None                       ; 2.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[7][6]  ; clk        ; clk      ; None                       ; None                       ; 2.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[14][7] ; clk        ; clk      ; None                       ; None                       ; 2.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[0][2]  ; clk        ; clk      ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[14][1] ; clk        ; clk      ; None                       ; None                       ; 2.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[14][7] ; clk        ; clk      ; None                       ; None                       ; 2.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[14][4] ; clk        ; clk      ; None                       ; None                       ; 2.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[14][5] ; clk        ; clk      ; None                       ; None                       ; 2.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[12][6] ; clk        ; clk      ; None                       ; None                       ; 2.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[12][2] ; clk        ; clk      ; None                       ; None                       ; 2.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[12][3] ; clk        ; clk      ; None                       ; None                       ; 2.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[15][7] ; clk        ; clk      ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[13][7] ; clk        ; clk      ; None                       ; None                       ; 2.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[1][2]  ; clk        ; clk      ; None                       ; None                       ; 2.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[5][7]  ; clk        ; clk      ; None                       ; None                       ; 2.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[20][5] ; clk        ; clk      ; None                       ; None                       ; 2.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[1][7]  ; clk        ; clk      ; None                       ; None                       ; 2.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[12][5] ; clk        ; clk      ; None                       ; None                       ; 2.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[11][1] ; clk        ; clk      ; None                       ; None                       ; 2.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[1][3]  ; clk        ; clk      ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[15][6] ; clk        ; clk      ; None                       ; None                       ; 3.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[12][5] ; clk        ; clk      ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[7][4]  ; clk        ; clk      ; None                       ; None                       ; 2.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[1][1]  ; clk        ; clk      ; None                       ; None                       ; 2.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[13][0] ; clk        ; clk      ; None                       ; None                       ; 3.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[10][6] ; clk        ; clk      ; None                       ; None                       ; 2.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[5][6]  ; clk        ; clk      ; None                       ; None                       ; 1.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[24][2] ; clk        ; clk      ; None                       ; None                       ; 0.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[13][3] ; clk        ; clk      ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[11][0] ; clk        ; clk      ; None                       ; None                       ; 3.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[8][7]  ; clk        ; clk      ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[15][5] ; clk        ; clk      ; None                       ; None                       ; 3.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[12][0] ; clk        ; clk      ; None                       ; None                       ; 2.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[12][1] ; clk        ; clk      ; None                       ; None                       ; 2.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[13][0] ; clk        ; clk      ; None                       ; None                       ; 2.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[8][2]  ; clk        ; clk      ; None                       ; None                       ; 1.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[8][1]  ; clk        ; clk      ; None                       ; None                       ; 2.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[5][4]  ; clk        ; clk      ; None                       ; None                       ; 2.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[3][2]  ; clk        ; clk      ; None                       ; None                       ; 1.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[5][0]  ; clk        ; clk      ; None                       ; None                       ; 2.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[5][1]  ; clk        ; clk      ; None                       ; None                       ; 2.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[15][0] ; clk        ; clk      ; None                       ; None                       ; 3.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[7][3]  ; clk        ; clk      ; None                       ; None                       ; 2.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[6][3]  ; clk        ; clk      ; None                       ; None                       ; 2.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[11][5] ; clk        ; clk      ; None                       ; None                       ; 3.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[11][7] ; clk        ; clk      ; None                       ; None                       ; 3.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[14][4] ; clk        ; clk      ; None                       ; None                       ; 2.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[13][5] ; clk        ; clk      ; None                       ; None                       ; 3.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[5][0]  ; clk        ; clk      ; None                       ; None                       ; 2.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[23][6] ; clk        ; clk      ; None                       ; None                       ; 1.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[0][0]  ; clk        ; clk      ; None                       ; None                       ; 3.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[11][6] ; clk        ; clk      ; None                       ; None                       ; 3.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[24][6] ; clk        ; clk      ; None                       ; None                       ; 0.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[1][4]  ; clk        ; clk      ; None                       ; None                       ; 2.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[11][1] ; clk        ; clk      ; None                       ; None                       ; 3.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[9][7]  ; clk        ; clk      ; None                       ; None                       ; 1.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[11][2] ; clk        ; clk      ; None                       ; None                       ; 3.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[11][4] ; clk        ; clk      ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[13][5] ; clk        ; clk      ; None                       ; None                       ; 3.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[0][3]  ; clk        ; clk      ; None                       ; None                       ; 3.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[9][1]  ; clk        ; clk      ; None                       ; None                       ; 2.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[14][4] ; clk        ; clk      ; None                       ; None                       ; 2.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[10][6] ; clk        ; clk      ; None                       ; None                       ; 2.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[9][0]  ; clk        ; clk      ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[11][6] ; clk        ; clk      ; None                       ; None                       ; 3.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[24][7] ; clk        ; clk      ; None                       ; None                       ; 0.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[4][1]  ; clk        ; clk      ; None                       ; None                       ; 2.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[15][4] ; clk        ; clk      ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[11][5] ; clk        ; clk      ; None                       ; None                       ; 3.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[11][7] ; clk        ; clk      ; None                       ; None                       ; 3.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[15][4] ; clk        ; clk      ; None                       ; None                       ; 3.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[10][2] ; clk        ; clk      ; None                       ; None                       ; 2.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[14][2] ; clk        ; clk      ; None                       ; None                       ; 3.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[10][7] ; clk        ; clk      ; None                       ; None                       ; 2.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[1][5]  ; clk        ; clk      ; None                       ; None                       ; 2.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[5][6]  ; clk        ; clk      ; None                       ; None                       ; 2.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[8][4]  ; clk        ; clk      ; None                       ; None                       ; 2.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[0][5]  ; clk        ; clk      ; None                       ; None                       ; 3.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[11][3] ; clk        ; clk      ; None                       ; None                       ; 3.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[10][4] ; clk        ; clk      ; None                       ; None                       ; 2.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[13][2] ; clk        ; clk      ; None                       ; None                       ; 3.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[2][1]  ; clk        ; clk      ; None                       ; None                       ; 2.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[15][5] ; clk        ; clk      ; None                       ; None                       ; 3.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[10][3] ; clk        ; clk      ; None                       ; None                       ; 3.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[15][2] ; clk        ; clk      ; None                       ; None                       ; 3.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[11][2] ; clk        ; clk      ; None                       ; None                       ; 3.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[23][1] ; clk        ; clk      ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[11][4] ; clk        ; clk      ; None                       ; None                       ; 3.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[14][3] ; clk        ; clk      ; None                       ; None                       ; 3.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[6][1]  ; clk        ; clk      ; None                       ; None                       ; 2.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[10][3] ; clk        ; clk      ; None                       ; None                       ; 2.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[2][4]  ; clk        ; clk      ; None                       ; None                       ; 2.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[14][4] ; clk        ; clk      ; None                       ; None                       ; 3.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[11][6] ; clk        ; clk      ; None                       ; None                       ; 3.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[0][1]  ; clk        ; clk      ; None                       ; None                       ; 3.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[23][7] ; clk        ; clk      ; None                       ; None                       ; 1.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[15][3] ; clk        ; clk      ; None                       ; None                       ; 3.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[7][5]  ; clk        ; clk      ; None                       ; None                       ; 2.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[0][7]  ; clk        ; clk      ; None                       ; None                       ; 3.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[14][5] ; clk        ; clk      ; None                       ; None                       ; 3.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[14][0] ; clk        ; clk      ; None                       ; None                       ; 3.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[8][7]  ; clk        ; clk      ; None                       ; None                       ; 1.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[29][6] ; clk        ; clk      ; None                       ; None                       ; 1.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[31][4] ; clk        ; clk      ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[8][0]  ; clk        ; clk      ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[12][3] ; clk        ; clk      ; None                       ; None                       ; 3.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[30][7] ; clk        ; clk      ; None                       ; None                       ; 1.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[13][7] ; clk        ; clk      ; None                       ; None                       ; 3.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[31][6] ; clk        ; clk      ; None                       ; None                       ; 1.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[30][0] ; clk        ; clk      ; None                       ; None                       ; 1.668 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)              ;                                  ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+------------------------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                         ; To Clock ;
+-------+--------------+------------+------+----------------------------+----------+
; N/A   ; None         ; 7.740 ns   ; init ; DataPath:DP1|ROM:romA|Q[4] ; clk      ;
; N/A   ; None         ; 7.547 ns   ; init ; DataPath:DP1|ROM:romA|Q[0] ; clk      ;
; N/A   ; None         ; 7.544 ns   ; init ; DataPath:DP1|ROM:romA|Q[6] ; clk      ;
; N/A   ; None         ; 7.497 ns   ; init ; DataPath:DP1|ROM:romA|Q[5] ; clk      ;
; N/A   ; None         ; 7.345 ns   ; init ; DataPath:DP1|ROM:romA|Q[3] ; clk      ;
; N/A   ; None         ; 7.326 ns   ; init ; DataPath:DP1|ROM:romA|Q[2] ; clk      ;
; N/A   ; None         ; 7.235 ns   ; init ; DataPath:DP1|ROM:romA|Q[7] ; clk      ;
; N/A   ; None         ; 7.148 ns   ; init ; DataPath:DP1|ROM:romA|Q[1] ; clk      ;
+-------+--------------+------------+------+----------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                               ;
+-------+--------------+------------+------------------------------------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                             ; To            ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------+---------------+------------+
; N/A   ; None         ; 13.225 ns  ; DataPath:DP1|ROM:romA|Q[0]                                       ; RAMout[0]     ; clk        ;
; N/A   ; None         ; 13.123 ns  ; DataPath:DP1|ROM:romA|Q[2]                                       ; RAMout[2]     ; clk        ;
; N/A   ; None         ; 12.884 ns  ; DataPath:DP1|ROM:romA|Q[5]                                       ; RAMout[5]     ; clk        ;
; N/A   ; None         ; 12.852 ns  ; DataPath:DP1|ROM:romA|Q[6]                                       ; RAMout[6]     ; clk        ;
; N/A   ; None         ; 12.811 ns  ; DataPath:DP1|ROM:romA|Q[4]                                       ; RAMout[4]     ; clk        ;
; N/A   ; None         ; 12.742 ns  ; DataPath:DP1|ROM:romA|Q[3]                                       ; RAMout[3]     ; clk        ;
; N/A   ; None         ; 12.545 ns  ; DataPath:DP1|ROM:romA|Q[1]                                       ; RAMout[1]     ; clk        ;
; N/A   ; None         ; 12.501 ns  ; DataPath:DP1|ROM:romA|Q[7]                                       ; RAMout[7]     ; clk        ;
; N/A   ; None         ; 11.957 ns  ; CU:CU1|CurrState.store                                           ; MeminstOut[4] ; clk        ;
; N/A   ; None         ; 11.743 ns  ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; MeminstOut[4] ; clk        ;
; N/A   ; None         ; 11.049 ns  ; CU:CU1|CurrState.decode                                          ; MeminstOut[4] ; clk        ;
; N/A   ; None         ; 10.789 ns  ; DataPath:DP1|InstructionCycleOperations:ICO|Register:PC|A_Reg[0] ; MeminstOut[0] ; clk        ;
; N/A   ; None         ; 10.686 ns  ; DataPath:DP1|InstructionCycleOperations:ICO|Register:PC|A_Reg[3] ; MeminstOut[3] ; clk        ;
; N/A   ; None         ; 10.494 ns  ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[0] ; MeminstOut[0] ; clk        ;
; N/A   ; None         ; 10.378 ns  ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; regAOut[4]    ; clk        ;
; N/A   ; None         ; 10.338 ns  ; DataPath:DP1|InstructionCycleOperations:ICO|Register:PC|A_Reg[1] ; MeminstOut[1] ; clk        ;
; N/A   ; None         ; 10.310 ns  ; DataPath:DP1|InstructionCycleOperations:ICO|Register:PC|A_Reg[2] ; MeminstOut[2] ; clk        ;
; N/A   ; None         ; 10.290 ns  ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[2] ; MeminstOut[2] ; clk        ;
; N/A   ; None         ; 10.244 ns  ; CU:CU1|CurrState.store                                           ; MeminstOut[2] ; clk        ;
; N/A   ; None         ; 10.199 ns  ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[0] ; IR40[0]       ; clk        ;
; N/A   ; None         ; 10.182 ns  ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[3] ; MeminstOut[3] ; clk        ;
; N/A   ; None         ; 10.043 ns  ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; out[4]        ; clk        ;
; N/A   ; None         ; 9.992 ns   ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[1] ; IR40[1]       ; clk        ;
; N/A   ; None         ; 9.944 ns   ; DataPath:DP1|InstructionCycleOperations:ICO|Register:PC|A_Reg[4] ; MeminstOut[4] ; clk        ;
; N/A   ; None         ; 9.807 ns   ; CU:CU1|CurrState.store                                           ; MeminstOut[0] ; clk        ;
; N/A   ; None         ; 9.783 ns   ; CU:CU1|CurrState.store                                           ; MeminstOut[3] ; clk        ;
; N/A   ; None         ; 9.771 ns   ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[1] ; MeminstOut[1] ; clk        ;
; N/A   ; None         ; 9.697 ns   ; CU:CU1|CurrState.decode                                          ; MeminstOut[0] ; clk        ;
; N/A   ; None         ; 9.673 ns   ; CU:CU1|CurrState.decode                                          ; MeminstOut[3] ; clk        ;
; N/A   ; None         ; 9.499 ns   ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[3] ; IR40[3]       ; clk        ;
; N/A   ; None         ; 9.403 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; out[3]        ; clk        ;
; N/A   ; None         ; 9.365 ns   ; CU:CU1|CurrState.store                                           ; MeminstOut[1] ; clk        ;
; N/A   ; None         ; 9.335 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; out[7]        ; clk        ;
; N/A   ; None         ; 9.325 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; regAOut[3]    ; clk        ;
; N/A   ; None         ; 9.276 ns   ; CU:CU1|CurrState.decode                                          ; MeminstOut[2] ; clk        ;
; N/A   ; None         ; 9.257 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; out[5]        ; clk        ;
; N/A   ; None         ; 9.256 ns   ; CU:CU1|CurrState.decode                                          ; MeminstOut[1] ; clk        ;
; N/A   ; None         ; 9.247 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; regAOut[5]    ; clk        ;
; N/A   ; None         ; 9.093 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; out[0]        ; clk        ;
; N/A   ; None         ; 9.083 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; regAOut[0]    ; clk        ;
; N/A   ; None         ; 9.066 ns   ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; IR40[4]       ; clk        ;
; N/A   ; None         ; 8.764 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; out[2]        ; clk        ;
; N/A   ; None         ; 8.744 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; regAOut[7]    ; clk        ;
; N/A   ; None         ; 8.682 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; out[6]        ; clk        ;
; N/A   ; None         ; 8.657 ns   ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[2] ; IR40[2]       ; clk        ;
; N/A   ; None         ; 8.515 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; regAOut[1]    ; clk        ;
; N/A   ; None         ; 8.495 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; regAOut[2]    ; clk        ;
; N/A   ; None         ; 8.492 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; out[1]        ; clk        ;
; N/A   ; None         ; 8.335 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; regAOut[6]    ; clk        ;
+-------+--------------+------------+------------------------------------------------------------------+---------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                         ; To Clock ;
+---------------+-------------+-----------+------+----------------------------+----------+
; N/A           ; None        ; -2.556 ns ; init ; DataPath:DP1|ROM:romA|Q[1] ; clk      ;
; N/A           ; None        ; -2.655 ns ; init ; DataPath:DP1|ROM:romA|Q[6] ; clk      ;
; N/A           ; None        ; -2.704 ns ; init ; DataPath:DP1|ROM:romA|Q[2] ; clk      ;
; N/A           ; None        ; -2.717 ns ; init ; DataPath:DP1|ROM:romA|Q[4] ; clk      ;
; N/A           ; None        ; -2.738 ns ; init ; DataPath:DP1|ROM:romA|Q[7] ; clk      ;
; N/A           ; None        ; -2.742 ns ; init ; DataPath:DP1|ROM:romA|Q[0] ; clk      ;
; N/A           ; None        ; -2.864 ns ; init ; DataPath:DP1|ROM:romA|Q[3] ; clk      ;
; N/A           ; None        ; -3.001 ns ; init ; DataPath:DP1|ROM:romA|Q[5] ; clk      ;
+---------------+-------------+-----------+------+----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Dec 08 17:23:15 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "DataPath:DP1|ROM:romA|Q[0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|Q[5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[31][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[29][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[30][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[26][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|Q[2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[23][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[7][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[15][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[19][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[17][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[13][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[5][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[21][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|Q[1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[22][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[6][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[14][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[20][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[8][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[24][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[10][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[2][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[18][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|Q[3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[27][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[3][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[11][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[25][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[9][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[1][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[28][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[4][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[12][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[16][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[30][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[26][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[29][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[31][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|Q[4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[0][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[22][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[6][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[14][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[20][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[8][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[24][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[2][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[18][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[10][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[5][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[21][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[13][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[7][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[23][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[15][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[19][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[17][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[28][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[4][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[12][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[16][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[27][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[3][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[11][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[25][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[9][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[1][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[26][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[30][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[29][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[31][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[26][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[30][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[29][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[31][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[0][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[20][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[24][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[8][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[10][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[2][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[18][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[22][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[6][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[14][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[13][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[5][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[21][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[23][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[7][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[15][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[17][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[19][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[30][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[26][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[29][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[31][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[2][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[18][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[10][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[20][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[8][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[24][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[22][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[6][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[14][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[13][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[5][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[21][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[23][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[7][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[15][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[17][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[19][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[28][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[4][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[12][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[16][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[25][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[9][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[1][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[27][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[3][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[11][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[30][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[26][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[29][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[31][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[22][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[6][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[14][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[10][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[2][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[18][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[24][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[8][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[5][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[21][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[13][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[7][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[23][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[15][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[28][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[4][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[12][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[16][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[25][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[9][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[1][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[27][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[3][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[11][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[0][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[6][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[22][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[14][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[20][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[24][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[8][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[2][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[18][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[10][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[13][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[5][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[21][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[23][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[7][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[15][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[17][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[19][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[4][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[12][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[28][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[20][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[16][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[3][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[11][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[27][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[19][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[9][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[1][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[25][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[17][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[0][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[28][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[4][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[12][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[16][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[25][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[9][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[1][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[27][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[3][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[11][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[0][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[0][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|Q[6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[29][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[31][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[30][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[26][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[13][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[5][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[21][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[17][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[19][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[7][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[23][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[15][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[6][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[22][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[14][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[8][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[24][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[20][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[10][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[2][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[18][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[25][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[9][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[1][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[27][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[3][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[11][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[16][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[28][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[4][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[12][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[0][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|Q[7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[26][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[30][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[31][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[29][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[2][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[18][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[10][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[6][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[22][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[14][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[24][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[8][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[20][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[17][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[19][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[23][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[7][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[15][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[5][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[21][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[13][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[16][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[28][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[4][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[12][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[25][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[9][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[1][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[27][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[3][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[11][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[0][7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "init" is a latch enable. Will not compute fmax for this pin.
Warning: Found 57 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[0][0]~402" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[11][0]~289" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[22][0]~395" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[10][0]~334" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[16][0]~403" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[12][0]~397" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[14][0]~364" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[1][0]~389" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[11][0]~386" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[11][0]~543" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[3][0]~304" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[13][0]~378" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[18][0]~420" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[2][0]~349" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[10][0]~546" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[23][0]~394" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[4][0]~398" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[28][0]~399" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[20][0]~421" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[14][0]~548" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[7][0]~376" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[22][0]~396" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[21][0]~384" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[7][0]~542" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[1][0]~377" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[13][0]~379" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[9][0]~388" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[17][0]~387" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[25][0]~390" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[3][0]~544" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[19][0]~407" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[27][0]~410" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[15][0]~391" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[7][0]~319" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[23][0]~383" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[2][0]~547" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[19][0]~385" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[24][0]~401" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[8][0]~400" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[30][0]~393" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[23][0]~392" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[6][0]~404" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[22][0]~429" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[5][0]~382" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[31][0]~380" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[7][0]~545" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[23][0]~416" as buffer
    Info: Detected ripple clock "DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4]" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[26][0]~418" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[30][0]~427" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[29][0]~381" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[31][0]~414" as buffer
    Info: Detected ripple clock "DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[3]" as buffer
    Info: Detected ripple clock "DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[1]" as buffer
    Info: Detected ripple clock "DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[2]" as buffer
    Info: Detected ripple clock "DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[0]" as buffer
    Info: Detected ripple clock "CU:CU1|CurrState.store" as buffer
Info: Clock "clk" has Internal fmax of 59.38 MHz between source register "DataPath:DP1|ROM:romA|rom[16][4]" and destination register "DataPath:DP1|ROM:romA|Q[4]" (period= 16.84 ns)
    Info: + Longest register to register delay is 4.363 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y14_N8; Fanout = 1; REG Node = 'DataPath:DP1|ROM:romA|rom[16][4]'
        Info: 2: + IC(0.908 ns) + CELL(0.545 ns) = 1.453 ns; Loc. = LCCOMB_X28_Y17_N26; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux3~21'
        Info: 3: + IC(0.296 ns) + CELL(0.178 ns) = 1.927 ns; Loc. = LCCOMB_X28_Y17_N2; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux3~22'
        Info: 4: + IC(0.293 ns) + CELL(0.178 ns) = 2.398 ns; Loc. = LCCOMB_X28_Y17_N20; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux3~23'
        Info: 5: + IC(0.296 ns) + CELL(0.322 ns) = 3.016 ns; Loc. = LCCOMB_X28_Y17_N18; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux3~27'
        Info: 6: + IC(0.557 ns) + CELL(0.319 ns) = 3.892 ns; Loc. = LCCOMB_X28_Y17_N0; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux3~28'
        Info: 7: + IC(0.293 ns) + CELL(0.178 ns) = 4.363 ns; Loc. = LCCOMB_X28_Y17_N16; Fanout = 4; REG Node = 'DataPath:DP1|ROM:romA|Q[4]'
        Info: Total cell delay = 1.720 ns ( 39.42 % )
        Info: Total interconnect delay = 2.643 ns ( 60.58 % )
    Info: - Smallest clock skew is -2.386 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.350 ns
            Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(1.490 ns) + CELL(0.879 ns) = 3.385 ns; Loc. = LCFF_X29_Y18_N11; Fanout = 150; REG Node = 'CU:CU1|CurrState.store'
            Info: 3: + IC(2.111 ns) + CELL(0.000 ns) = 5.496 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'CU:CU1|CurrState.store~clkctrl'
            Info: 4: + IC(1.532 ns) + CELL(0.322 ns) = 7.350 ns; Loc. = LCCOMB_X28_Y17_N16; Fanout = 4; REG Node = 'DataPath:DP1|ROM:romA|Q[4]'
            Info: Total cell delay = 2.217 ns ( 30.16 % )
            Info: Total interconnect delay = 5.133 ns ( 69.84 % )
        Info: - Longest clock path from clock "clk" to source register is 9.736 ns
            Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(1.678 ns) + CELL(0.879 ns) = 3.573 ns; Loc. = LCFF_X29_Y17_N5; Fanout = 17; REG Node = 'DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[3]'
            Info: 3: + IC(1.272 ns) + CELL(0.322 ns) = 5.167 ns; Loc. = LCCOMB_X28_Y20_N6; Fanout = 3; COMB Node = 'DataPath:DP1|ROM:romA|rom[22][0]~395'
            Info: 4: + IC(0.330 ns) + CELL(0.541 ns) = 6.038 ns; Loc. = LCCOMB_X28_Y20_N26; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|rom[16][0]~403'
            Info: 5: + IC(2.036 ns) + CELL(0.000 ns) = 8.074 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'DataPath:DP1|ROM:romA|rom[16][0]~403clkctrl'
            Info: 6: + IC(1.484 ns) + CELL(0.178 ns) = 9.736 ns; Loc. = LCCOMB_X27_Y14_N8; Fanout = 1; REG Node = 'DataPath:DP1|ROM:romA|rom[16][4]'
            Info: Total cell delay = 2.936 ns ( 30.16 % )
            Info: Total interconnect delay = 6.800 ns ( 69.84 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.671 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6]" and destination pin or register "DataPath:DP1|ROM:romA|rom[21][6]" for clock "clk" (Hold time is 5.801 ns)
    Info: + Largest clock skew is 7.565 ns
        Info: + Longest clock path from clock "clk" to destination register is 10.485 ns
            Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(1.681 ns) + CELL(0.879 ns) = 3.576 ns; Loc. = LCFF_X30_Y16_N19; Fanout = 17; REG Node = 'DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[0]'
            Info: 3: + IC(1.314 ns) + CELL(0.322 ns) = 5.212 ns; Loc. = LCCOMB_X29_Y19_N28; Fanout = 4; COMB Node = 'DataPath:DP1|ROM:romA|rom[23][0]~383'
            Info: 4: + IC(1.111 ns) + CELL(0.322 ns) = 6.645 ns; Loc. = LCCOMB_X34_Y19_N10; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|rom[21][0]~384'
            Info: 5: + IC(1.986 ns) + CELL(0.000 ns) = 8.631 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'DataPath:DP1|ROM:romA|rom[21][0]~384clkctrl'
            Info: 6: + IC(1.532 ns) + CELL(0.322 ns) = 10.485 ns; Loc. = LCCOMB_X30_Y17_N2; Fanout = 1; REG Node = 'DataPath:DP1|ROM:romA|rom[21][6]'
            Info: Total cell delay = 2.861 ns ( 27.29 % )
            Info: Total interconnect delay = 7.624 ns ( 72.71 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.920 ns
            Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.195 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.123 ns) + CELL(0.602 ns) = 2.920 ns; Loc. = LCFF_X32_Y18_N17; Fanout = 36; REG Node = 'DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6]'
            Info: Total cell delay = 1.618 ns ( 55.41 % )
            Info: Total interconnect delay = 1.302 ns ( 44.59 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 1.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y18_N17; Fanout = 36; REG Node = 'DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6]'
        Info: 2: + IC(0.966 ns) + CELL(0.521 ns) = 1.487 ns; Loc. = LCCOMB_X30_Y17_N2; Fanout = 1; REG Node = 'DataPath:DP1|ROM:romA|rom[21][6]'
        Info: Total cell delay = 0.521 ns ( 35.04 % )
        Info: Total interconnect delay = 0.966 ns ( 64.96 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "DataPath:DP1|ROM:romA|Q[4]" (data pin = "init", clock pin = "clk") is 7.740 ns
    Info: + Longest pin to register delay is 13.419 ns
        Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_A11; Fanout = 82; CLK Node = 'init'
        Info: 2: + IC(6.701 ns) + CELL(0.483 ns) = 8.037 ns; Loc. = LCCOMB_X28_Y15_N16; Fanout = 32; COMB Node = 'DataPath:DP1|ROM:romA|Mux0~0'
        Info: 3: + IC(1.592 ns) + CELL(0.178 ns) = 9.807 ns; Loc. = LCCOMB_X29_Y21_N26; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux3~25'
        Info: 4: + IC(0.304 ns) + CELL(0.521 ns) = 10.632 ns; Loc. = LCCOMB_X29_Y21_N12; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux3~26'
        Info: 5: + IC(0.919 ns) + CELL(0.521 ns) = 12.072 ns; Loc. = LCCOMB_X28_Y17_N18; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux3~27'
        Info: 6: + IC(0.557 ns) + CELL(0.319 ns) = 12.948 ns; Loc. = LCCOMB_X28_Y17_N0; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux3~28'
        Info: 7: + IC(0.293 ns) + CELL(0.178 ns) = 13.419 ns; Loc. = LCCOMB_X28_Y17_N16; Fanout = 4; REG Node = 'DataPath:DP1|ROM:romA|Q[4]'
        Info: Total cell delay = 3.053 ns ( 22.75 % )
        Info: Total interconnect delay = 10.366 ns ( 77.25 % )
    Info: + Micro setup delay of destination is 1.671 ns
    Info: - Shortest clock path from clock "clk" to destination register is 7.350 ns
        Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'
        Info: 2: + IC(1.490 ns) + CELL(0.879 ns) = 3.385 ns; Loc. = LCFF_X29_Y18_N11; Fanout = 150; REG Node = 'CU:CU1|CurrState.store'
        Info: 3: + IC(2.111 ns) + CELL(0.000 ns) = 5.496 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'CU:CU1|CurrState.store~clkctrl'
        Info: 4: + IC(1.532 ns) + CELL(0.322 ns) = 7.350 ns; Loc. = LCCOMB_X28_Y17_N16; Fanout = 4; REG Node = 'DataPath:DP1|ROM:romA|Q[4]'
        Info: Total cell delay = 2.217 ns ( 30.16 % )
        Info: Total interconnect delay = 5.133 ns ( 69.84 % )
Info: tco from clock "clk" to destination pin "RAMout[0]" through register "DataPath:DP1|ROM:romA|Q[0]" is 13.225 ns
    Info: + Longest clock path from clock "clk" to source register is 7.378 ns
        Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'
        Info: 2: + IC(1.490 ns) + CELL(0.879 ns) = 3.385 ns; Loc. = LCFF_X29_Y18_N11; Fanout = 150; REG Node = 'CU:CU1|CurrState.store'
        Info: 3: + IC(2.111 ns) + CELL(0.000 ns) = 5.496 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'CU:CU1|CurrState.store~clkctrl'
        Info: 4: + IC(1.560 ns) + CELL(0.322 ns) = 7.378 ns; Loc. = LCCOMB_X30_Y16_N28; Fanout = 4; REG Node = 'DataPath:DP1|ROM:romA|Q[0]'
        Info: Total cell delay = 2.217 ns ( 30.05 % )
        Info: Total interconnect delay = 5.161 ns ( 69.95 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.847 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y16_N28; Fanout = 4; REG Node = 'DataPath:DP1|ROM:romA|Q[0]'
        Info: 2: + IC(2.851 ns) + CELL(2.996 ns) = 5.847 ns; Loc. = PIN_B13; Fanout = 0; PIN Node = 'RAMout[0]'
        Info: Total cell delay = 2.996 ns ( 51.24 % )
        Info: Total interconnect delay = 2.851 ns ( 48.76 % )
Info: th for register "DataPath:DP1|ROM:romA|Q[1]" (data pin = "init", clock pin = "clk") is -2.556 ns
    Info: + Longest clock path from clock "clk" to destination register is 7.322 ns
        Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'
        Info: 2: + IC(1.490 ns) + CELL(0.879 ns) = 3.385 ns; Loc. = LCFF_X29_Y18_N11; Fanout = 150; REG Node = 'CU:CU1|CurrState.store'
        Info: 3: + IC(2.111 ns) + CELL(0.000 ns) = 5.496 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'CU:CU1|CurrState.store~clkctrl'
        Info: 4: + IC(1.504 ns) + CELL(0.322 ns) = 7.322 ns; Loc. = LCCOMB_X30_Y19_N24; Fanout = 4; REG Node = 'DataPath:DP1|ROM:romA|Q[1]'
        Info: Total cell delay = 2.217 ns ( 30.28 % )
        Info: Total interconnect delay = 5.105 ns ( 69.72 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 9.878 ns
        Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_A11; Fanout = 82; CLK Node = 'init'
        Info: 2: + IC(6.096 ns) + CELL(0.278 ns) = 7.227 ns; Loc. = LCCOMB_X30_Y22_N0; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux6~24'
        Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 7.692 ns; Loc. = LCCOMB_X30_Y22_N26; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux6~26'
        Info: 4: + IC(0.908 ns) + CELL(0.178 ns) = 8.778 ns; Loc. = LCCOMB_X30_Y19_N16; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux6~27'
        Info: 5: + IC(0.308 ns) + CELL(0.319 ns) = 9.405 ns; Loc. = LCCOMB_X30_Y19_N12; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux6~28'
        Info: 6: + IC(0.295 ns) + CELL(0.178 ns) = 9.878 ns; Loc. = LCCOMB_X30_Y19_N24; Fanout = 4; REG Node = 'DataPath:DP1|ROM:romA|Q[1]'
        Info: Total cell delay = 1.984 ns ( 20.09 % )
        Info: Total interconnect delay = 7.894 ns ( 79.91 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 269 warnings
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Tue Dec 08 17:23:16 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


