--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Vadar.twx Vadar.ncd -o Vadar.twr Vadar.pcf -ucf Vadar.ucf

Design file:              Vadar.ncd
Physical constraint file: Vadar.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "CLK_100M" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1913 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.071ns.
--------------------------------------------------------------------------------

Paths for end point UART1/UART_Rx1/Temp_0 (SLICE_X70Y120.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART1/UART_Rx1/Count_7 (FF)
  Destination:          UART1/UART_Rx1/Temp_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.991ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.561 - 0.606)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART1/UART_Rx1/Count_7 to UART1/UART_Rx1/Temp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y134.DQ     Tcko                  0.341   UART1/UART_Rx1/Count<7>
                                                       UART1/UART_Rx1/Count_7
    SLICE_X65Y134.B1     net (fanout=3)        0.601   UART1/UART_Rx1/Count<7>
    SLICE_X65Y134.B      Tilo                  0.097   UART1/UART_Rx1/out1
                                                       UART1/UART_Rx1/out1
    SLICE_X65Y135.B4     net (fanout=2)        0.408   UART1/UART_Rx1/out
    SLICE_X65Y135.B      Tilo                  0.097   UART1/UART_Rx1/Count<10>
                                                       UART1/UART_Rx1/out3
    SLICE_X70Y128.A5     net (fanout=18)       0.717   UART1/UART_Rx1/n0022
    SLICE_X70Y128.A      Tilo                  0.097   UART1/UART_Rx1/_n0116_inv
                                                       UART1/UART_Rx1/_n0116_inv1
    SLICE_X70Y120.CE     net (fanout=2)        0.514   UART1/UART_Rx1/_n0116_inv
    SLICE_X70Y120.CLK    Tceck                 0.119   UART1/UART_Rx1/Temp<3>
                                                       UART1/UART_Rx1/Temp_0
    -------------------------------------------------  ---------------------------
    Total                                      2.991ns (0.751ns logic, 2.240ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART1/UART_Rx1/Count_6 (FF)
  Destination:          UART1/UART_Rx1/Temp_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.988ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.561 - 0.606)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART1/UART_Rx1/Count_6 to UART1/UART_Rx1/Temp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y134.CQ     Tcko                  0.341   UART1/UART_Rx1/Count<7>
                                                       UART1/UART_Rx1/Count_6
    SLICE_X65Y134.B2     net (fanout=3)        0.598   UART1/UART_Rx1/Count<6>
    SLICE_X65Y134.B      Tilo                  0.097   UART1/UART_Rx1/out1
                                                       UART1/UART_Rx1/out1
    SLICE_X65Y135.B4     net (fanout=2)        0.408   UART1/UART_Rx1/out
    SLICE_X65Y135.B      Tilo                  0.097   UART1/UART_Rx1/Count<10>
                                                       UART1/UART_Rx1/out3
    SLICE_X70Y128.A5     net (fanout=18)       0.717   UART1/UART_Rx1/n0022
    SLICE_X70Y128.A      Tilo                  0.097   UART1/UART_Rx1/_n0116_inv
                                                       UART1/UART_Rx1/_n0116_inv1
    SLICE_X70Y120.CE     net (fanout=2)        0.514   UART1/UART_Rx1/_n0116_inv
    SLICE_X70Y120.CLK    Tceck                 0.119   UART1/UART_Rx1/Temp<3>
                                                       UART1/UART_Rx1/Temp_0
    -------------------------------------------------  ---------------------------
    Total                                      2.988ns (0.751ns logic, 2.237ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART1/UART_Rx1/Count_5 (FF)
  Destination:          UART1/UART_Rx1/Temp_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.974ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.561 - 0.606)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART1/UART_Rx1/Count_5 to UART1/UART_Rx1/Temp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y134.BQ     Tcko                  0.341   UART1/UART_Rx1/Count<7>
                                                       UART1/UART_Rx1/Count_5
    SLICE_X65Y134.B3     net (fanout=3)        0.584   UART1/UART_Rx1/Count<5>
    SLICE_X65Y134.B      Tilo                  0.097   UART1/UART_Rx1/out1
                                                       UART1/UART_Rx1/out1
    SLICE_X65Y135.B4     net (fanout=2)        0.408   UART1/UART_Rx1/out
    SLICE_X65Y135.B      Tilo                  0.097   UART1/UART_Rx1/Count<10>
                                                       UART1/UART_Rx1/out3
    SLICE_X70Y128.A5     net (fanout=18)       0.717   UART1/UART_Rx1/n0022
    SLICE_X70Y128.A      Tilo                  0.097   UART1/UART_Rx1/_n0116_inv
                                                       UART1/UART_Rx1/_n0116_inv1
    SLICE_X70Y120.CE     net (fanout=2)        0.514   UART1/UART_Rx1/_n0116_inv
    SLICE_X70Y120.CLK    Tceck                 0.119   UART1/UART_Rx1/Temp<3>
                                                       UART1/UART_Rx1/Temp_0
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (0.751ns logic, 2.223ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point UART1/UART_Rx1/Temp_1 (SLICE_X70Y120.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART1/UART_Rx1/Count_7 (FF)
  Destination:          UART1/UART_Rx1/Temp_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.991ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.561 - 0.606)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART1/UART_Rx1/Count_7 to UART1/UART_Rx1/Temp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y134.DQ     Tcko                  0.341   UART1/UART_Rx1/Count<7>
                                                       UART1/UART_Rx1/Count_7
    SLICE_X65Y134.B1     net (fanout=3)        0.601   UART1/UART_Rx1/Count<7>
    SLICE_X65Y134.B      Tilo                  0.097   UART1/UART_Rx1/out1
                                                       UART1/UART_Rx1/out1
    SLICE_X65Y135.B4     net (fanout=2)        0.408   UART1/UART_Rx1/out
    SLICE_X65Y135.B      Tilo                  0.097   UART1/UART_Rx1/Count<10>
                                                       UART1/UART_Rx1/out3
    SLICE_X70Y128.A5     net (fanout=18)       0.717   UART1/UART_Rx1/n0022
    SLICE_X70Y128.A      Tilo                  0.097   UART1/UART_Rx1/_n0116_inv
                                                       UART1/UART_Rx1/_n0116_inv1
    SLICE_X70Y120.CE     net (fanout=2)        0.514   UART1/UART_Rx1/_n0116_inv
    SLICE_X70Y120.CLK    Tceck                 0.119   UART1/UART_Rx1/Temp<3>
                                                       UART1/UART_Rx1/Temp_1
    -------------------------------------------------  ---------------------------
    Total                                      2.991ns (0.751ns logic, 2.240ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART1/UART_Rx1/Count_6 (FF)
  Destination:          UART1/UART_Rx1/Temp_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.988ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.561 - 0.606)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART1/UART_Rx1/Count_6 to UART1/UART_Rx1/Temp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y134.CQ     Tcko                  0.341   UART1/UART_Rx1/Count<7>
                                                       UART1/UART_Rx1/Count_6
    SLICE_X65Y134.B2     net (fanout=3)        0.598   UART1/UART_Rx1/Count<6>
    SLICE_X65Y134.B      Tilo                  0.097   UART1/UART_Rx1/out1
                                                       UART1/UART_Rx1/out1
    SLICE_X65Y135.B4     net (fanout=2)        0.408   UART1/UART_Rx1/out
    SLICE_X65Y135.B      Tilo                  0.097   UART1/UART_Rx1/Count<10>
                                                       UART1/UART_Rx1/out3
    SLICE_X70Y128.A5     net (fanout=18)       0.717   UART1/UART_Rx1/n0022
    SLICE_X70Y128.A      Tilo                  0.097   UART1/UART_Rx1/_n0116_inv
                                                       UART1/UART_Rx1/_n0116_inv1
    SLICE_X70Y120.CE     net (fanout=2)        0.514   UART1/UART_Rx1/_n0116_inv
    SLICE_X70Y120.CLK    Tceck                 0.119   UART1/UART_Rx1/Temp<3>
                                                       UART1/UART_Rx1/Temp_1
    -------------------------------------------------  ---------------------------
    Total                                      2.988ns (0.751ns logic, 2.237ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART1/UART_Rx1/Count_5 (FF)
  Destination:          UART1/UART_Rx1/Temp_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.974ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.561 - 0.606)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART1/UART_Rx1/Count_5 to UART1/UART_Rx1/Temp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y134.BQ     Tcko                  0.341   UART1/UART_Rx1/Count<7>
                                                       UART1/UART_Rx1/Count_5
    SLICE_X65Y134.B3     net (fanout=3)        0.584   UART1/UART_Rx1/Count<5>
    SLICE_X65Y134.B      Tilo                  0.097   UART1/UART_Rx1/out1
                                                       UART1/UART_Rx1/out1
    SLICE_X65Y135.B4     net (fanout=2)        0.408   UART1/UART_Rx1/out
    SLICE_X65Y135.B      Tilo                  0.097   UART1/UART_Rx1/Count<10>
                                                       UART1/UART_Rx1/out3
    SLICE_X70Y128.A5     net (fanout=18)       0.717   UART1/UART_Rx1/n0022
    SLICE_X70Y128.A      Tilo                  0.097   UART1/UART_Rx1/_n0116_inv
                                                       UART1/UART_Rx1/_n0116_inv1
    SLICE_X70Y120.CE     net (fanout=2)        0.514   UART1/UART_Rx1/_n0116_inv
    SLICE_X70Y120.CLK    Tceck                 0.119   UART1/UART_Rx1/Temp<3>
                                                       UART1/UART_Rx1/Temp_1
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (0.751ns logic, 2.223ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point UART1/UART_Rx1/Temp_2 (SLICE_X70Y120.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART1/UART_Rx1/Count_7 (FF)
  Destination:          UART1/UART_Rx1/Temp_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.991ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.561 - 0.606)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART1/UART_Rx1/Count_7 to UART1/UART_Rx1/Temp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y134.DQ     Tcko                  0.341   UART1/UART_Rx1/Count<7>
                                                       UART1/UART_Rx1/Count_7
    SLICE_X65Y134.B1     net (fanout=3)        0.601   UART1/UART_Rx1/Count<7>
    SLICE_X65Y134.B      Tilo                  0.097   UART1/UART_Rx1/out1
                                                       UART1/UART_Rx1/out1
    SLICE_X65Y135.B4     net (fanout=2)        0.408   UART1/UART_Rx1/out
    SLICE_X65Y135.B      Tilo                  0.097   UART1/UART_Rx1/Count<10>
                                                       UART1/UART_Rx1/out3
    SLICE_X70Y128.A5     net (fanout=18)       0.717   UART1/UART_Rx1/n0022
    SLICE_X70Y128.A      Tilo                  0.097   UART1/UART_Rx1/_n0116_inv
                                                       UART1/UART_Rx1/_n0116_inv1
    SLICE_X70Y120.CE     net (fanout=2)        0.514   UART1/UART_Rx1/_n0116_inv
    SLICE_X70Y120.CLK    Tceck                 0.119   UART1/UART_Rx1/Temp<3>
                                                       UART1/UART_Rx1/Temp_2
    -------------------------------------------------  ---------------------------
    Total                                      2.991ns (0.751ns logic, 2.240ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART1/UART_Rx1/Count_6 (FF)
  Destination:          UART1/UART_Rx1/Temp_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.988ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.561 - 0.606)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART1/UART_Rx1/Count_6 to UART1/UART_Rx1/Temp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y134.CQ     Tcko                  0.341   UART1/UART_Rx1/Count<7>
                                                       UART1/UART_Rx1/Count_6
    SLICE_X65Y134.B2     net (fanout=3)        0.598   UART1/UART_Rx1/Count<6>
    SLICE_X65Y134.B      Tilo                  0.097   UART1/UART_Rx1/out1
                                                       UART1/UART_Rx1/out1
    SLICE_X65Y135.B4     net (fanout=2)        0.408   UART1/UART_Rx1/out
    SLICE_X65Y135.B      Tilo                  0.097   UART1/UART_Rx1/Count<10>
                                                       UART1/UART_Rx1/out3
    SLICE_X70Y128.A5     net (fanout=18)       0.717   UART1/UART_Rx1/n0022
    SLICE_X70Y128.A      Tilo                  0.097   UART1/UART_Rx1/_n0116_inv
                                                       UART1/UART_Rx1/_n0116_inv1
    SLICE_X70Y120.CE     net (fanout=2)        0.514   UART1/UART_Rx1/_n0116_inv
    SLICE_X70Y120.CLK    Tceck                 0.119   UART1/UART_Rx1/Temp<3>
                                                       UART1/UART_Rx1/Temp_2
    -------------------------------------------------  ---------------------------
    Total                                      2.988ns (0.751ns logic, 2.237ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART1/UART_Rx1/Count_5 (FF)
  Destination:          UART1/UART_Rx1/Temp_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.974ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.561 - 0.606)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART1/UART_Rx1/Count_5 to UART1/UART_Rx1/Temp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y134.BQ     Tcko                  0.341   UART1/UART_Rx1/Count<7>
                                                       UART1/UART_Rx1/Count_5
    SLICE_X65Y134.B3     net (fanout=3)        0.584   UART1/UART_Rx1/Count<5>
    SLICE_X65Y134.B      Tilo                  0.097   UART1/UART_Rx1/out1
                                                       UART1/UART_Rx1/out1
    SLICE_X65Y135.B4     net (fanout=2)        0.408   UART1/UART_Rx1/out
    SLICE_X65Y135.B      Tilo                  0.097   UART1/UART_Rx1/Count<10>
                                                       UART1/UART_Rx1/out3
    SLICE_X70Y128.A5     net (fanout=18)       0.717   UART1/UART_Rx1/n0022
    SLICE_X70Y128.A      Tilo                  0.097   UART1/UART_Rx1/_n0116_inv
                                                       UART1/UART_Rx1/_n0116_inv1
    SLICE_X70Y120.CE     net (fanout=2)        0.514   UART1/UART_Rx1/_n0116_inv
    SLICE_X70Y120.CLK    Tceck                 0.119   UART1/UART_Rx1/Temp<3>
                                                       UART1/UART_Rx1/Temp_2
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (0.751ns logic, 2.223ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "CLK_100M" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UART1/UART_Tx1/Temp_1 (SLICE_X70Y117.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Tx_Data_1 (FF)
  Destination:          UART1/UART_Tx1/Temp_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.072 - 0.058)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Tx_Data_1 to UART1/UART_Tx1/Temp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y117.BQ     Tcko                  0.141   Tx_Data<3>
                                                       Tx_Data_1
    SLICE_X70Y117.C6     net (fanout=1)        0.053   Tx_Data<1>
    SLICE_X70Y117.CLK    Tah         (-Th)     0.076   UART1/UART_Tx1/Temp<2>
                                                       UART1/UART_Tx1/Temp_1_dpot
                                                       UART1/UART_Tx1/Temp_1
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.065ns logic, 0.053ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point UART1/UART_Tx1/Temp_0 (SLICE_X70Y117.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Tx_Data_0 (FF)
  Destination:          UART1/UART_Tx1/Temp_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.072 - 0.058)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Tx_Data_0 to UART1/UART_Tx1/Temp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y117.AQ     Tcko                  0.141   Tx_Data<3>
                                                       Tx_Data_0
    SLICE_X70Y117.A5     net (fanout=1)        0.086   Tx_Data<0>
    SLICE_X70Y117.CLK    Tah         (-Th)     0.075   UART1/UART_Tx1/Temp<2>
                                                       UART1/UART_Tx1/Temp_0_dpot
                                                       UART1/UART_Tx1/Temp_0
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.066ns logic, 0.086ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point UART1/UART_Tx1/Temp_6 (SLICE_X70Y118.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART1/UART_Tx1/Temp_7 (FF)
  Destination:          UART1/UART_Tx1/Temp_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.077 - 0.064)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UART1/UART_Tx1/Temp_7 to UART1/UART_Tx1/Temp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y118.AQ     Tcko                  0.141   UART1/UART_Tx1/Temp<7>
                                                       UART1/UART_Tx1/Temp_7
    SLICE_X70Y118.D6     net (fanout=2)        0.109   UART1/UART_Tx1/Temp<7>
    SLICE_X70Y118.CLK    Tah         (-Th)     0.076   UART1/UART_Tx1/Temp<6>
                                                       UART1/UART_Tx1/Temp_6_dpot
                                                       UART1/UART_Tx1/Temp_6
    -------------------------------------------------  ---------------------------
    Total                                      0.174ns (0.065ns logic, 0.109ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "CLK_100M" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: Clk_BUFGP/BUFG/I0
  Logical resource: Clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: Clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SS_Driver1/Count<3>/CLK
  Logical resource: SS_Driver1/Count_0/CK
  Location pin: SLICE_X74Y103.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SS_Driver1/Count<3>/CLK
  Logical resource: SS_Driver1/Count_0/CK
  Location pin: SLICE_X74Y103.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.071|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1913 paths, 0 nets, and 472 connections

Design statistics:
   Minimum period:   3.071ns{1}   (Maximum frequency: 325.627MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 14 10:27:42 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



