# system info cpu on 2024.08.25.18:59:23
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1724637534
#
#
# Files generated for cpu on 2024.08.25.18:59:23
files:
filepath,kind,attributes,module,is_top
simulation/cpu.v,VERILOG,,cpu,true
simulation/submodules/cpu_BTN_Edit.v,VERILOG,,cpu_BTN_Edit,false
simulation/submodules/cpu_Buzzer.v,VERILOG,,cpu_Buzzer,false
simulation/submodules/cpu_CPU.v,VERILOG,,cpu_CPU,false
simulation/submodules/cpu_Input_Timer.v,VERILOG,,cpu_Input_Timer,false
simulation/submodules/cpu_JTAG.v,VERILOG,,cpu_JTAG,false
simulation/submodules/cpu_LED_Hour_Tens.v,VERILOG,,cpu_LED_Hour_Tens,false
simulation/submodules/cpu_RAM.hex,HEX,,cpu_RAM,false
simulation/submodules/cpu_RAM.v,VERILOG,,cpu_RAM,false
simulation/submodules/cpu_SW_States.v,VERILOG,,cpu_SW_States,false
simulation/submodules/cpu_timer.v,VERILOG,,cpu_timer,false
simulation/submodules/cpu_mm_interconnect_0.v,VERILOG,,cpu_mm_interconnect_0,false
simulation/submodules/cpu_irq_mapper.sv,SYSTEM_VERILOG,,cpu_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/cpu_CPU_cpu.sdc,SDC,,cpu_CPU_cpu,false
simulation/submodules/cpu_CPU_cpu.v,VERILOG,,cpu_CPU_cpu,false
simulation/submodules/cpu_CPU_cpu_debug_slave_sysclk.v,VERILOG,,cpu_CPU_cpu,false
simulation/submodules/cpu_CPU_cpu_debug_slave_tck.v,VERILOG,,cpu_CPU_cpu,false
simulation/submodules/cpu_CPU_cpu_debug_slave_wrapper.v,VERILOG,,cpu_CPU_cpu,false
simulation/submodules/cpu_CPU_cpu_nios2_waves.do,OTHER,,cpu_CPU_cpu,false
simulation/submodules/cpu_CPU_cpu_ociram_default_contents.dat,DAT,,cpu_CPU_cpu,false
simulation/submodules/cpu_CPU_cpu_ociram_default_contents.hex,HEX,,cpu_CPU_cpu,false
simulation/submodules/cpu_CPU_cpu_ociram_default_contents.mif,MIF,,cpu_CPU_cpu,false
simulation/submodules/cpu_CPU_cpu_rf_ram_a.dat,DAT,,cpu_CPU_cpu,false
simulation/submodules/cpu_CPU_cpu_rf_ram_a.hex,HEX,,cpu_CPU_cpu,false
simulation/submodules/cpu_CPU_cpu_rf_ram_a.mif,MIF,,cpu_CPU_cpu,false
simulation/submodules/cpu_CPU_cpu_rf_ram_b.dat,DAT,,cpu_CPU_cpu,false
simulation/submodules/cpu_CPU_cpu_rf_ram_b.hex,HEX,,cpu_CPU_cpu,false
simulation/submodules/cpu_CPU_cpu_rf_ram_b.mif,MIF,,cpu_CPU_cpu,false
simulation/submodules/cpu_CPU_cpu_test_bench.v,VERILOG,,cpu_CPU_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/cpu_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_router,false
simulation/submodules/cpu_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_router_001,false
simulation/submodules/cpu_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_router_002,false
simulation/submodules/cpu_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_router_005,false
simulation/submodules/cpu_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_cmd_demux,false
simulation/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/cpu_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_cmd_mux,false
simulation/submodules/cpu_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/cpu_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_rsp_demux,false
simulation/submodules/cpu_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_rsp_demux_003,false
simulation/submodules/cpu_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_rsp_mux,false
simulation/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,cpu_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
cpu.BTN_Edit,cpu_BTN_Edit
cpu.Buzzer,cpu_Buzzer
cpu.CPU,cpu_CPU
cpu.CPU.cpu,cpu_CPU_cpu
cpu.Input_Timer,cpu_Input_Timer
cpu.JTAG,cpu_JTAG
cpu.LED_Hour_Tens,cpu_LED_Hour_Tens
cpu.LED_Hour_Units,cpu_LED_Hour_Tens
cpu.LED_Minutes_Tens,cpu_LED_Hour_Tens
cpu.LED_Minutes_Units,cpu_LED_Hour_Tens
cpu.LED_Seconds_Tens,cpu_LED_Hour_Tens
cpu.LED_Seconds_Units,cpu_LED_Hour_Tens
cpu.RAM,cpu_RAM
cpu.SW_States,cpu_SW_States
cpu.timer,cpu_timer
cpu.mm_interconnect_0,cpu_mm_interconnect_0
cpu.mm_interconnect_0.CPU_data_master_translator,altera_merlin_master_translator
cpu.mm_interconnect_0.CPU_instruction_master_translator,altera_merlin_master_translator
cpu.mm_interconnect_0.JTAG_avalon_jtag_slave_translator,altera_merlin_slave_translator
cpu.mm_interconnect_0.CPU_debug_mem_slave_translator,altera_merlin_slave_translator
cpu.mm_interconnect_0.RAM_s1_translator,altera_merlin_slave_translator
cpu.mm_interconnect_0.LED_Seconds_Units_s1_translator,altera_merlin_slave_translator
cpu.mm_interconnect_0.timer_s1_translator,altera_merlin_slave_translator
cpu.mm_interconnect_0.LED_Seconds_Tens_s1_translator,altera_merlin_slave_translator
cpu.mm_interconnect_0.LED_Minutes_Tens_s1_translator,altera_merlin_slave_translator
cpu.mm_interconnect_0.LED_Hour_Units_s1_translator,altera_merlin_slave_translator
cpu.mm_interconnect_0.LED_Hour_Tens_s1_translator,altera_merlin_slave_translator
cpu.mm_interconnect_0.LED_Minutes_Units_s1_translator,altera_merlin_slave_translator
cpu.mm_interconnect_0.BTN_Edit_s1_translator,altera_merlin_slave_translator
cpu.mm_interconnect_0.SW_States_s1_translator,altera_merlin_slave_translator
cpu.mm_interconnect_0.Buzzer_s1_translator,altera_merlin_slave_translator
cpu.mm_interconnect_0.Input_Timer_s1_translator,altera_merlin_slave_translator
cpu.mm_interconnect_0.CPU_data_master_agent,altera_merlin_master_agent
cpu.mm_interconnect_0.CPU_instruction_master_agent,altera_merlin_master_agent
cpu.mm_interconnect_0.JTAG_avalon_jtag_slave_agent,altera_merlin_slave_agent
cpu.mm_interconnect_0.CPU_debug_mem_slave_agent,altera_merlin_slave_agent
cpu.mm_interconnect_0.RAM_s1_agent,altera_merlin_slave_agent
cpu.mm_interconnect_0.LED_Seconds_Units_s1_agent,altera_merlin_slave_agent
cpu.mm_interconnect_0.timer_s1_agent,altera_merlin_slave_agent
cpu.mm_interconnect_0.LED_Seconds_Tens_s1_agent,altera_merlin_slave_agent
cpu.mm_interconnect_0.LED_Minutes_Tens_s1_agent,altera_merlin_slave_agent
cpu.mm_interconnect_0.LED_Hour_Units_s1_agent,altera_merlin_slave_agent
cpu.mm_interconnect_0.LED_Hour_Tens_s1_agent,altera_merlin_slave_agent
cpu.mm_interconnect_0.LED_Minutes_Units_s1_agent,altera_merlin_slave_agent
cpu.mm_interconnect_0.BTN_Edit_s1_agent,altera_merlin_slave_agent
cpu.mm_interconnect_0.SW_States_s1_agent,altera_merlin_slave_agent
cpu.mm_interconnect_0.Buzzer_s1_agent,altera_merlin_slave_agent
cpu.mm_interconnect_0.Input_Timer_s1_agent,altera_merlin_slave_agent
cpu.mm_interconnect_0.JTAG_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
cpu.mm_interconnect_0.CPU_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
cpu.mm_interconnect_0.RAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cpu.mm_interconnect_0.LED_Seconds_Units_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cpu.mm_interconnect_0.timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cpu.mm_interconnect_0.LED_Seconds_Tens_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cpu.mm_interconnect_0.LED_Minutes_Tens_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cpu.mm_interconnect_0.LED_Hour_Units_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cpu.mm_interconnect_0.LED_Hour_Tens_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cpu.mm_interconnect_0.LED_Minutes_Units_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cpu.mm_interconnect_0.BTN_Edit_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cpu.mm_interconnect_0.SW_States_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cpu.mm_interconnect_0.Buzzer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cpu.mm_interconnect_0.Input_Timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cpu.mm_interconnect_0.router,cpu_mm_interconnect_0_router
cpu.mm_interconnect_0.router_001,cpu_mm_interconnect_0_router_001
cpu.mm_interconnect_0.router_002,cpu_mm_interconnect_0_router_002
cpu.mm_interconnect_0.router_003,cpu_mm_interconnect_0_router_002
cpu.mm_interconnect_0.router_004,cpu_mm_interconnect_0_router_002
cpu.mm_interconnect_0.router_005,cpu_mm_interconnect_0_router_005
cpu.mm_interconnect_0.router_006,cpu_mm_interconnect_0_router_005
cpu.mm_interconnect_0.router_007,cpu_mm_interconnect_0_router_005
cpu.mm_interconnect_0.router_008,cpu_mm_interconnect_0_router_005
cpu.mm_interconnect_0.router_009,cpu_mm_interconnect_0_router_005
cpu.mm_interconnect_0.router_010,cpu_mm_interconnect_0_router_005
cpu.mm_interconnect_0.router_011,cpu_mm_interconnect_0_router_005
cpu.mm_interconnect_0.router_012,cpu_mm_interconnect_0_router_005
cpu.mm_interconnect_0.router_013,cpu_mm_interconnect_0_router_005
cpu.mm_interconnect_0.router_014,cpu_mm_interconnect_0_router_005
cpu.mm_interconnect_0.router_015,cpu_mm_interconnect_0_router_005
cpu.mm_interconnect_0.cmd_demux,cpu_mm_interconnect_0_cmd_demux
cpu.mm_interconnect_0.cmd_demux_001,cpu_mm_interconnect_0_cmd_demux_001
cpu.mm_interconnect_0.cmd_mux,cpu_mm_interconnect_0_cmd_mux
cpu.mm_interconnect_0.cmd_mux_001,cpu_mm_interconnect_0_cmd_mux
cpu.mm_interconnect_0.cmd_mux_002,cpu_mm_interconnect_0_cmd_mux
cpu.mm_interconnect_0.cmd_mux_003,cpu_mm_interconnect_0_cmd_mux_003
cpu.mm_interconnect_0.cmd_mux_004,cpu_mm_interconnect_0_cmd_mux_003
cpu.mm_interconnect_0.cmd_mux_005,cpu_mm_interconnect_0_cmd_mux_003
cpu.mm_interconnect_0.cmd_mux_006,cpu_mm_interconnect_0_cmd_mux_003
cpu.mm_interconnect_0.cmd_mux_007,cpu_mm_interconnect_0_cmd_mux_003
cpu.mm_interconnect_0.cmd_mux_008,cpu_mm_interconnect_0_cmd_mux_003
cpu.mm_interconnect_0.cmd_mux_009,cpu_mm_interconnect_0_cmd_mux_003
cpu.mm_interconnect_0.cmd_mux_010,cpu_mm_interconnect_0_cmd_mux_003
cpu.mm_interconnect_0.cmd_mux_011,cpu_mm_interconnect_0_cmd_mux_003
cpu.mm_interconnect_0.cmd_mux_012,cpu_mm_interconnect_0_cmd_mux_003
cpu.mm_interconnect_0.cmd_mux_013,cpu_mm_interconnect_0_cmd_mux_003
cpu.mm_interconnect_0.rsp_demux,cpu_mm_interconnect_0_rsp_demux
cpu.mm_interconnect_0.rsp_demux_001,cpu_mm_interconnect_0_rsp_demux
cpu.mm_interconnect_0.rsp_demux_002,cpu_mm_interconnect_0_rsp_demux
cpu.mm_interconnect_0.rsp_demux_003,cpu_mm_interconnect_0_rsp_demux_003
cpu.mm_interconnect_0.rsp_demux_004,cpu_mm_interconnect_0_rsp_demux_003
cpu.mm_interconnect_0.rsp_demux_005,cpu_mm_interconnect_0_rsp_demux_003
cpu.mm_interconnect_0.rsp_demux_006,cpu_mm_interconnect_0_rsp_demux_003
cpu.mm_interconnect_0.rsp_demux_007,cpu_mm_interconnect_0_rsp_demux_003
cpu.mm_interconnect_0.rsp_demux_008,cpu_mm_interconnect_0_rsp_demux_003
cpu.mm_interconnect_0.rsp_demux_009,cpu_mm_interconnect_0_rsp_demux_003
cpu.mm_interconnect_0.rsp_demux_010,cpu_mm_interconnect_0_rsp_demux_003
cpu.mm_interconnect_0.rsp_demux_011,cpu_mm_interconnect_0_rsp_demux_003
cpu.mm_interconnect_0.rsp_demux_012,cpu_mm_interconnect_0_rsp_demux_003
cpu.mm_interconnect_0.rsp_demux_013,cpu_mm_interconnect_0_rsp_demux_003
cpu.mm_interconnect_0.rsp_mux,cpu_mm_interconnect_0_rsp_mux
cpu.mm_interconnect_0.rsp_mux_001,cpu_mm_interconnect_0_rsp_mux_001
cpu.mm_interconnect_0.avalon_st_adapter,cpu_mm_interconnect_0_avalon_st_adapter
cpu.mm_interconnect_0.avalon_st_adapter.error_adapter_0,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cpu.mm_interconnect_0.avalon_st_adapter_001,cpu_mm_interconnect_0_avalon_st_adapter
cpu.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cpu.mm_interconnect_0.avalon_st_adapter_002,cpu_mm_interconnect_0_avalon_st_adapter
cpu.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cpu.mm_interconnect_0.avalon_st_adapter_003,cpu_mm_interconnect_0_avalon_st_adapter
cpu.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cpu.mm_interconnect_0.avalon_st_adapter_004,cpu_mm_interconnect_0_avalon_st_adapter
cpu.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cpu.mm_interconnect_0.avalon_st_adapter_005,cpu_mm_interconnect_0_avalon_st_adapter
cpu.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cpu.mm_interconnect_0.avalon_st_adapter_006,cpu_mm_interconnect_0_avalon_st_adapter
cpu.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cpu.mm_interconnect_0.avalon_st_adapter_007,cpu_mm_interconnect_0_avalon_st_adapter
cpu.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cpu.mm_interconnect_0.avalon_st_adapter_008,cpu_mm_interconnect_0_avalon_st_adapter
cpu.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cpu.mm_interconnect_0.avalon_st_adapter_009,cpu_mm_interconnect_0_avalon_st_adapter
cpu.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cpu.mm_interconnect_0.avalon_st_adapter_010,cpu_mm_interconnect_0_avalon_st_adapter
cpu.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cpu.mm_interconnect_0.avalon_st_adapter_011,cpu_mm_interconnect_0_avalon_st_adapter
cpu.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cpu.mm_interconnect_0.avalon_st_adapter_012,cpu_mm_interconnect_0_avalon_st_adapter
cpu.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cpu.mm_interconnect_0.avalon_st_adapter_013,cpu_mm_interconnect_0_avalon_st_adapter
cpu.mm_interconnect_0.avalon_st_adapter_013.error_adapter_0,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cpu.irq_mapper,cpu_irq_mapper
cpu.rst_controller,altera_reset_controller
