/* USER CODE BEGIN Header */
/**
  **********************************************************************************************************************
  * @file    lpbam_master_reloadseq_config.c
  * @author  MCD Application Team
  * @brief   Provide LPBAM Master application ReloadSeq configuration services.
  **********************************************************************************************************************
  * @attention
  *
  * Copyright (c) 2023 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  **********************************************************************************************************************
  */
/* USER CODE END Header */
/* Includes ----------------------------------------------------------------------------------------------------------*/
#include "lpbam_master.h"

/* Private typedef ---------------------------------------------------------------------------------------------------*/
/* USER CODE BEGIN PTD */
#include <stdbool.h>
/* USER CODE END PTD */

/* Private define --------------------------------------------------------------------------------------------------*/
#define MASTER_Q_IDX (0U)
#define DMA_TIMEOUT_DURATION (0x1000U)

/* USER CODE BEGIN PD */

/* USER CODE END PD */

/* Private macro -----------------------------------------------------------------------------------------------------*/
/* USER CODE BEGIN PM */

/* USER CODE END PM */

/* External variables ------------------------------------------------------------------------------------------------*/
/* IP handler declaration */
extern I2C_HandleTypeDef hi2c3;
extern RTC_HandleTypeDef hrtc;

/* LPBAM queues declaration */
extern DMA_QListTypeDef Master_Q;

/* USER CODE BEGIN EV */
extern bool DMA_TC_flag;
extern bool DMA_error_flag;
extern bool i2c3_er_flag;
extern bool i2c3_rx_complete_flag;
extern bool i2c3_tx_complete_flag;
/* USER CODE END EV */

/* Private function prototypes ---------------------------------------------------------------------------------------*/

/* LPBAM I2C3 management APIs */
static void MX_I2C3_Init(void);
static void MX_I2C3_MspInit(I2C_HandleTypeDef *hi2c3);
static void MX_I2C3_MspDeInit(I2C_HandleTypeDef *hi2c3);
static void MX_I2C3_DeInit(void);

/* LPBAM RTC management APIs */
static void MX_RTC_Init(void);
static void MX_RTC_MspInit(RTC_HandleTypeDef *hrtc);
static void MX_RTC_MspDeInit(RTC_HandleTypeDef *hrtc);
static void MX_RTC_DeInit(void);

/* LPBAM autonomous mode management APIs */
static void MX_AutonomousMode_Init(void);
static void MX_AutonomousMode_DeInit(void);

/* LPBAM queue linking/unlinking APIs */
static void MX_Master_Q_Link(DMA_HandleTypeDef *hdma);
static void MX_Master_Q_UnLink(DMA_HandleTypeDef *hdma);

/* LPBAM DMA user callback APIs */
static void MX_Master_Q_DMA_Error_Callback(DMA_HandleTypeDef *hdma);
static void MX_Master_Q_DMA_TC_Callback(DMA_HandleTypeDef *hdma);
/* LPBAM DMA NVIC API */
static void MX_DMA_NVIC_Config(DMA_HandleTypeDef *hdma, uint32_t PreemptPriority, uint32_t SubPriority);

/* USER CODE BEGIN PFP */
static void I2C3_Error_Callback(I2C_HandleTypeDef *hi2c3);
static void I2C3_Rx_complete_Callback(I2C_HandleTypeDef *hi2c3);
static void I2C3_Tx_complete_Callback(I2C_HandleTypeDef *hi2c3);

/* USER CODE END PFP */

/* Exported functions ----------------------------------------------------------------------------------------------*/
/**
  * @brief  Master application ReloadSeq scenario initialization
  * @param  None
  * @retval None
  */
void MX_Master_ReloadSeq_Init(void)
{
  /* LPBAM I2C3 initialization */
  MX_I2C3_Init();

  /* LPBAM RTC initialization */
  MX_RTC_Init();

  /* Autonomous Mode initialization */
  MX_AutonomousMode_Init();

  /* USER CODE BEGIN Master_ReloadSeq_Init */

  /* USER CODE END Master_ReloadSeq_Init */
}

/**
  * @brief Master application ReloadSeq scenario de-initialization
  * @param None
  * @retval None
  */
void MX_Master_ReloadSeq_DeInit(void)
{
  /* LPBAM I2C3 De-initialization */
  MX_I2C3_DeInit();

  /* LPBAM RTC De-initialization */
  MX_RTC_DeInit();

  /* Autonomous mode de-initialization */
  MX_AutonomousMode_DeInit();

  /* USER CODE BEGIN Master_ReloadSeq_DeInit */

  /* USER CODE END Master_ReloadSeq_DeInit */
}

/**
  * @brief Master application ReloadSeq scenario link
  * @param None
  * @retval None
  */
void MX_Master_ReloadSeq_Link(DMA_HandleTypeDef *hdma)
{
  /* USER CODE BEGIN Master_ReloadSeq_Link 0 */

  /* USER CODE END Master_ReloadSeq_Link 0 */

  /* Link Master queue to DMA channel */
  MX_Master_Q_Link(&hdma[MASTER_Q_IDX]);

  /* USER CODE BEGIN LINK MASTER_Q_IDX */

  /* USER CODE END LINK MASTER_Q_IDX */

  /* USER CODE BEGIN Master_ReloadSeq_Link 1 */

  /* USER CODE END Master_ReloadSeq_Link 1 */
}

/**
  * @brief Master application ReloadSeq scenario unlink
  * @param hdma :Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the specified
  *              DMA Channel
  * @retval None
  */
void MX_Master_ReloadSeq_UnLink(DMA_HandleTypeDef *hdma)
{
  /* USER CODE BEGIN Master_ReloadSeq_UnLink 0 */

  /* USER CODE END Master_ReloadSeq_UnLink 0 */

  /* LPBAM unLink Master queue to DMA channel */
  MX_Master_Q_UnLink(&hdma[MASTER_Q_IDX]);

  /* USER CODE BEGIN UNLINK MASTER_Q_IDX */

  /* USER CODE END UNLINK MASTER_Q_IDX */

  /* USER CODE BEGIN Master_ReloadSeq_UnLink 1 */

  /* USER CODE END Master_ReloadSeq_UnLink 1 */
}

/**
  * @brief Master application ReloadSeq scenario start
  * @retval None
  */
void MX_Master_ReloadSeq_Start(DMA_HandleTypeDef *hdma)
{
  /* LPBAM start DMA channel in linked-list mode */
  if (HAL_DMAEx_List_Start(&hdma[MASTER_Q_IDX]) != HAL_OK)
  {
    Error_Handler();
  }

  /* USER CODE BEGIN Master_ReloadSeq_Start */

  /* USER CODE END Master_ReloadSeq_Start */
}

/**
  * @brief Master application ReloadSeq scenario stop
  * @retval None
  */
void MX_Master_ReloadSeq_Stop(DMA_HandleTypeDef *hdma)
{
  /* LPBAM stop DMA channel in linked-list mode */
  if ((hdma[MASTER_Q_IDX].State == HAL_DMA_STATE_BUSY) && (hdma[MASTER_Q_IDX].LinkedListQueue->FirstCircularNode != 0U))
  {
    if (HAL_DMA_Abort(&hdma[MASTER_Q_IDX]) != HAL_OK)
    {
      Error_Handler();
    }
  }

  /* Check if DMA channel interrupt is enabled */
  if ((hdma[MASTER_Q_IDX].State == HAL_DMA_STATE_BUSY) && (__HAL_DMA_GET_IT_SOURCE(&hdma[MASTER_Q_IDX], DMA_IT_TC) == 0U))
  {
    if (HAL_DMA_PollForTransfer(&hdma[MASTER_Q_IDX], HAL_DMA_FULL_TRANSFER, DMA_TIMEOUT_DURATION) != HAL_OK)
    {
      Error_Handler();
    }
  }

  /* USER CODE BEGIN Master_ReloadSeq_Stop */

  /* USER CODE END Master_ReloadSeq_Stop */
}

/**
  * @brief Master application ReloadSeq autonomous mode init
  * @param None
  * @retval None
  */
static void MX_AutonomousMode_Init(void)
{
  /* Enable LPDMA1 Sleep Clock */
  __HAL_RCC_LPDMA1_CLK_SLEEP_ENABLE();
  /* Enable LPDMA1 Autonomous Mode */
  __HAL_RCC_LPDMA1_CLKAM_ENABLE();

  /* Enable SRAM4 Sleep Clock */
  __HAL_RCC_SRAM4_CLK_SLEEP_ENABLE();
  /* Enable SRAM4 Autonomous Mode */
  __HAL_RCC_SRAM4_CLKAM_ENABLE();

  /* Enable I2C3 Sleep Clock */
  __HAL_RCC_I2C3_CLK_SLEEP_ENABLE();
  /* Enable I2C3 Autonomous Mode */
  __HAL_RCC_I2C3_CLKAM_ENABLE();

  /* Enable RTC Sleep Clock */
   __HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE();
  /* Enable RTC Autonomous Mode */
   __HAL_RCC_RTCAPB_CLKAM_ENABLE();

  /* USER CODE BEGIN AutonomousMode_Init */

  /* USER CODE END AutonomousMode_Init */
}

/**
  * @brief  Master application ReloadSeq autonomous mode deinit
  * @param  None
  * @retval None
  */
static void MX_AutonomousMode_DeInit(void)
{
  /* Disable LPDMA1 Sleep Clock */
  __HAL_RCC_LPDMA1_CLK_SLEEP_DISABLE();
  /* Disable LPDMA1 Autonomous Mode */
  __HAL_RCC_LPDMA1_CLKAM_DISABLE();

  /* Disable SRAM4 Sleep Clock */
  __HAL_RCC_SRAM4_CLK_SLEEP_DISABLE();
  /* Disable SRAM4 Autonomous Mode */
  __HAL_RCC_SRAM4_CLKAM_DISABLE();

  /* Disable I2C3 Sleep Clock */
  __HAL_RCC_I2C3_CLK_SLEEP_DISABLE();
  /* Disable I2C3 Autonomous Mode */
  __HAL_RCC_I2C3_CLKAM_DISABLE();

  /* Disable RTC Sleep Clock */
   __HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE();
  /* Disable RTC Autonomous Mode */
   __HAL_RCC_RTCAPB_CLKAM_DISABLE();

  /* USER CODE BEGIN AutonomousMode_DeInit */

  /* USER CODE END AutonomousMode_DeInit */
}

/**
  * @brief I2C3 initialization.
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
  /* USER CODE BEGIN I2C3_Init 0 */

  /* USER CODE END I2C3_Init 0 */

  I2C_AutonomousModeConfTypeDef sConfigI2C3 = {0};

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */

  /* Set I2C3 instance */
  hi2c3.Instance = I2C3;

  /* Register I2C msp callbacks */
  if (HAL_I2C_RegisterCallback(&hi2c3, HAL_I2C_MSPINIT_CB_ID, MX_I2C3_MspInit) != HAL_OK)
  {
    Error_Handler();
  }
  /* Register I2C msp callbacks */
  if (HAL_I2C_RegisterCallback(&hi2c3, HAL_I2C_MSPDEINIT_CB_ID, MX_I2C3_MspDeInit) != HAL_OK)
  {
    Error_Handler();
  }
  hi2c3.Instance = I2C3;
  hi2c3.Init.Timing = 0x00100D14;
  hi2c3.Init.OwnAddress1 = 236;
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c3.Init.OwnAddress2 = 0;
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
  {
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
  {
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
  {
    Error_Handler();
  }

  /** Configure Autonomous Mode
  */
  sConfigI2C3.TriggerState = I2C_AUTO_MODE_ENABLE;
  sConfigI2C3.TriggerSelection = I2C_GRP2_RTC_WUT_TRG;
  sConfigI2C3.TriggerPolarity = I2C_TRIG_POLARITY_RISING;
  if (HAL_I2CEx_SetConfigAutonomousMode(&hi2c3, &sConfigI2C3) != HAL_OK)
  {
    Error_Handler();
  }

  /** Configuration in LPBAM context
  */
  __HAL_I2C_ENABLE_IT(&hi2c3, I2C_IT_ERRI);
  if (HAL_I2CEx_EnableWakeUp(&hi2c3) != HAL_OK)
  {
    Error_Handler();
  }
  if (ADV_LPBAM_I2C_EnableDMARequests(I2C3) != LPBAM_OK)
  {
    Error_Handler();
  }
  /** Register ISR
  */
  if (ADV_LPBAM_I2C_RegisterISR(&hi2c3) != LPBAM_OK)
  {
    Error_Handler();
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* Enable transfer complete interrupt */
//  __HAL_I2C_ENABLE_IT(&hi2c3, I2C_IT_TCI);
//  __HAL_I2C_ENABLE_IT(&hi2c3, I2C_IT_RXI);
//  __HAL_I2C_ENABLE_IT(&hi2c3, I2C_IT_TXI);

  /* Enable DMA request according to enabled interrupts */
  if (ADV_LPBAM_I2C_EnableDMARequests(I2C3) != LPBAM_OK)
  {
    Error_Handler();
  }

  /* Register i2c3 error callback */
  if (HAL_I2C_RegisterCallback(&hi2c3, HAL_I2C_ERROR_CB_ID, I2C3_Error_Callback) != HAL_OK)
  {
    Error_Handler();
  }

  /* Register i2c3 Rx complete callback */
//  if (HAL_I2C_RegisterCallback(&hi2c3, HAL_I2C_MASTER_RX_COMPLETE_CB_ID, I2C3_Rx_complete_Callback) != HAL_OK)
//  {
//    Error_Handler();
//  }
//
//  if (HAL_I2C_RegisterCallback(&hi2c3, HAL_I2C_MASTER_TX_COMPLETE_CB_ID, I2C3_Tx_complete_Callback) != HAL_OK)
//  {
//    Error_Handler();
//  }
  /* USER CODE END I2C3_Init 2 */

}

/**
  * @brief I2C3 de-initialization.
  * @param None
  * @retval None
  */
static void MX_I2C3_DeInit(void)
{
  /* USER CODE BEGIN I2C3_DeInit 0 */

  /* USER CODE END I2C3_DeInit 0 */

  /* Set I2C3 instance */
  hi2c3.Instance = I2C3;

  /* UnRegister I2C msp callbacks */
  if (HAL_I2C_UnRegisterCallback(&hi2c3, HAL_I2C_MSPINIT_CB_ID) != HAL_OK)
  {
    Error_Handler();
  }
  /* Init I2C3 peripheral */
  if (HAL_I2C_DeInit(&hi2c3) != HAL_OK)
  {
    Error_Handler();
  }
  /* UnRegister I2C msp callbacks */
  if (HAL_I2C_UnRegisterCallback(&hi2c3, HAL_I2C_MSPDEINIT_CB_ID) != HAL_OK)
  {
    Error_Handler();
  }

  /* USER CODE BEGIN I2C3_DeInit 1 */

  /* USER CODE END I2C3_DeInit 1 */
}

/**
  * @brief I2C3 MSP initialization.
  * @retval None
  */
static void MX_I2C3_MspInit(I2C_HandleTypeDef* i2cHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  if(i2cHandle->Instance==I2C3)
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_MSIK;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
    {
      Error_Handler();
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
    /**I2C3 GPIO Configuration
    PC0     ------> I2C3_SCL
    PC1     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin|I2C3_SDA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();

    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}

/**
  * @brief I2C3 MSP de-initialization.
  * @retval None
  */
static void MX_I2C3_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{

  if (i2cHandle->Instance==I2C3)
  {
  /* USER CODE BEGIN I2C3_MspDeInit 0 */

  /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();

    /**I2C3 GPIO Configuration
    PC0     ------> I2C3_SCL
    PC1     ------> I2C3_SDA
    */
    HAL_GPIO_DeInit(I2C3_SCL_GPIO_Port, I2C3_SCL_Pin);

    HAL_GPIO_DeInit(I2C3_SDA_GPIO_Port, I2C3_SDA_Pin);

    /* I2C3 interrupt Deinit */
    HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
    HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
}

/**
  * @brief RTC initialization.
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */

  /* Set RTC instance */
  hrtc.Instance = RTC;

  /* Register RTC msp callbacks */
  if (HAL_RTC_RegisterCallback(&hrtc, HAL_RTC_MSPINIT_CB_ID, MX_RTC_MspInit) != HAL_OK)
  {
    Error_Handler();
  }
  /* Register RTC msp callbacks */
  if (HAL_RTC_RegisterCallback(&hrtc, HAL_RTC_MSPDEINIT_CB_ID, MX_RTC_MspDeInit) != HAL_OK)
  {
    Error_Handler();
  }

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
  hrtc.Init.AsynchPrediv = 127;
  hrtc.Init.SynchPrediv = 255;
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
  hrtc.Init.BinMode = RTC_BINARY_NONE;
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
  {
    Error_Handler();
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 5, RTC_WAKEUPCLOCK_CK_SPRE_16BITS, 0) != HAL_OK)
  {
    Error_Handler();
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}

/**
  * @brief RTC de-initialization.
  * @param None
  * @retval None
  */
static void MX_RTC_DeInit(void)
{
  /* USER CODE BEGIN RTC_DeInit 0 */

  /* USER CODE END RTC_DeInit 0 */

  /* Set RTC instance */
  hrtc.Instance = RTC;

  /* UnRegister RTC msp callbacks */
  if (HAL_RTC_UnRegisterCallback(&hrtc, HAL_RTC_MSPINIT_CB_ID) != HAL_OK)
  {
    Error_Handler();
  }
  /* Init RTC peripheral */
  if (HAL_RTC_DeInit(&hrtc) != HAL_OK)
  {
    Error_Handler();
  }
  /* UnRegister RTC msp callbacks */
  if (HAL_RTC_UnRegisterCallback(&hrtc, HAL_RTC_MSPDEINIT_CB_ID) != HAL_OK)
  {
    Error_Handler();
  }

  /* USER CODE BEGIN RTC_DeInit 1 */

  /* USER CODE END RTC_DeInit 1 */
}

/**
  * @brief RTC MSP initialization.
  * @retval None
  */
static void MX_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  if(rtcHandle->Instance==RTC)
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
    {
      Error_Handler();
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
    __HAL_RCC_RTCAPB_CLK_ENABLE();
    __HAL_RCC_RTCAPB_CLKAM_ENABLE();
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}

/**
  * @brief RTC MSP de-initialization.
  * @retval None
  */
static void MX_RTC_MspDeInit(RTC_HandleTypeDef* rtcHandle)
{

  if (rtcHandle->Instance==RTC)
  {
  /* USER CODE BEGIN RTC_MspDeInit 0 */

  /* USER CODE END RTC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_RTC_DISABLE();
    __HAL_RCC_RTCAPB_CLK_DISABLE();
    __HAL_RCC_RTCAPB_CLKAM_DISABLE();
  /* USER CODE BEGIN RTC_MspDeInit 1 */

  /* USER CODE END RTC_MspDeInit 1 */
  }
}

/**
  * @brief  Master queue link
  * @retval None
  */
static void MX_Master_Q_Link(DMA_HandleTypeDef *hdma)
{
  /* Enable LPDMA1 clock */
  __HAL_RCC_LPDMA1_CLK_ENABLE();

  hdma->InitLinkedList.Priority = DMA_LOW_PRIORITY_HIGH_WEIGHT;
  hdma->InitLinkedList.LinkStepMode = DMA_LSM_FULL_EXECUTION;
  hdma->InitLinkedList.TransferEventMode = DMA_TCEM_LAST_LL_ITEM_TRANSFER;
  hdma->InitLinkedList.LinkedListMode = DMA_LINKEDLIST_NORMAL;
  if (HAL_DMAEx_List_Init(hdma) != HAL_OK)
  {
    Error_Handler();
  }
  if (HAL_DMAEx_List_LinkQ(hdma, &Master_Q) != HAL_OK)
  {
    Error_Handler();
  }
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_DTE|DMA_IT_ULE
                              |DMA_IT_USE//|DMA_IT_TC
                              |DMA_IT_TO);

  /* Register DMA channel error callbacks */
  if (HAL_DMA_RegisterCallback(hdma, HAL_DMA_XFER_ERROR_CB_ID, MX_Master_Q_DMA_Error_Callback) != HAL_OK)
  {
    Error_Handler();
  }
  if (HAL_DMA_RegisterCallback(hdma, HAL_DMA_XFER_HALFCPLT_CB_ID, MX_Master_Q_DMA_Error_Callback) != HAL_OK)
  {
    Error_Handler();
  }
  if (HAL_DMA_RegisterCallback(hdma, HAL_DMA_XFER_ABORT_CB_ID, MX_Master_Q_DMA_Error_Callback) != HAL_OK)
  {
    Error_Handler();
  }
  if (HAL_DMA_RegisterCallback(hdma, HAL_DMA_XFER_SUSPEND_CB_ID, MX_Master_Q_DMA_Error_Callback) != HAL_OK)
  {
    Error_Handler();
  }
//  if (HAL_DMA_RegisterCallback(hdma, HAL_DMA_XFER_CPLT_CB_ID, MX_Master_Q_DMA_TC_Callback) != HAL_OK)
//  {
//    Error_Handler();
//  }
  MX_DMA_NVIC_Config(hdma, 0, 0);
}

/**
  * @brief  Master queue unlink
  * @retval None
  */
static void MX_Master_Q_UnLink(DMA_HandleTypeDef *hdma)
{
  /* UnLink Master queue to DMA channel */
  if (HAL_DMAEx_List_UnLinkQ(hdma) != HAL_OK)
  {
    Error_Handler();
  }

  /* UnRegister DMA channel error callbacks */
  if (HAL_DMA_UnRegisterCallback(hdma, HAL_DMA_XFER_ERROR_CB_ID) != HAL_OK)
  {
    Error_Handler();
  }

  /* Register DMA channel transfer complete callbacks */
  if (HAL_DMA_UnRegisterCallback(hdma, HAL_DMA_XFER_CPLT_CB_ID) != HAL_OK)
  {
    Error_Handler();
  }

  /* DMA linked list de-init */
  if (HAL_DMAEx_List_DeInit(hdma) != HAL_OK)
  {
    Error_Handler();
  }
}

/**
  * @brief  Master queue dma error callback
  * @retval None
  */
static void MX_Master_Q_DMA_Error_Callback(DMA_HandleTypeDef *hdma)
{
  /* USER CODE BEGIN Master_DMA_Error_Callback */
  DMA_error_flag = true;
  /* USER CODE END Master_DMA_Error_Callback */
}

/**
  * @brief  Master queue dma transfer complete callbacks
  * @retval None
  */
static void MX_Master_Q_DMA_TC_Callback(DMA_HandleTypeDef *hdma)
{
  /* USER CODE BEGIN Master_DMA_TC_Callback */
  DMA_TC_flag = true;
  /* USER CODE END Master_DMA_TC_Callback */
}

/* USER CODE BEGIN Master_ReloadSeq_Config */
/**
  * @brief  i2c3 error callback
  * @param  None
  * @retval None
  */
static void I2C3_Error_Callback(I2C_HandleTypeDef *hi2c3)
{
  i2c3_er_flag = true;
//  Error_Handler();
}

static void I2C3_Rx_complete_Callback(I2C_HandleTypeDef *hi2c3)
{
  i2c3_rx_complete_flag = true;
}

static void I2C3_Tx_complete_Callback(I2C_HandleTypeDef *hi2c3)
{
  i2c3_tx_complete_flag = true;
}
/* USER CODE END Master_ReloadSeq_Config */

/**
  * @brief DMA channel NVIC configuration
  * @retval None
  */
static void MX_DMA_NVIC_Config(DMA_HandleTypeDef *hdma, uint32_t PreemptPriority, uint32_t SubPriority)
{
  IRQn_Type irq = LPDMA1_Channel0_IRQn;

  /* Check DMA channel instance */
  switch ((uint32_t)hdma->Instance)
  {
    case (uint32_t)LPDMA1_Channel0: /* DMA channel_0 */
    {
      irq = LPDMA1_Channel0_IRQn;
      break;
    }

    case (uint32_t)LPDMA1_Channel1: /* DMA channel_1 */
    {
      irq = LPDMA1_Channel1_IRQn;
      break;
    }

    case (uint32_t)LPDMA1_Channel2: /* DMA channel_2 */
    {
      irq = LPDMA1_Channel2_IRQn;
      break;
    }

    case (uint32_t)LPDMA1_Channel3: /* DMA channel_3 */
    {
      irq = LPDMA1_Channel3_IRQn;
      break;
    }
  }

  /* Enable NVIC for DMA channel */
  HAL_NVIC_SetPriority(irq, PreemptPriority, SubPriority);
  HAL_NVIC_EnableIRQ(irq);
}
