#include <stdio.h>
#include <stdint.h>
#include <stddef.h>
#include <assert.h>

struct rcc {
  volatile uint32_t SECCFGR;
  volatile uint8_t _reserved[252]; // Checked
  volatile uint32_t MP_SREQSETR;  
  volatile uint32_t MP_SREQCLRR;
  volatile uint32_t MP_APRSTCR;
  volatile uint32_t MP_APRSTSR;
  volatile uint32_t PWRLPDLYCR;
  volatile uint32_t MP_GRSTCSETR;
  volatile uint32_t BR_RSTSCLRR;
  volatile uint32_t MP_RSTSSETR;
  volatile uint32_t MP_RSTSCLRR;
  volatile uint32_t MP_IWDGFZSETR;  
  volatile uint32_t MP_IWDGFZCLRR;
  volatile uint8_t _reserved0[212];  // Checked
  volatile uint32_t MP_CIER;
  volatile uint32_t MP_CIFR;
  volatile uint8_t _reserved1[500];
  volatile uint32_t BDCR;
  volatile uint32_t RDLSICR;
  volatile uint8_t _reserved2[20];
  volatile uint32_t OCENSETR;  
  volatile uint32_t OCENCLRR;
  volatile uint32_t OCRDYR;
  volatile uint8_t _reserved3[16];  
  volatile uint32_t HSICFGR;
  volatile uint32_t CSICFGR;
  volatile uint8_t _reserved4[20];    
  volatile uint32_t MCO1CFGR;
  volatile uint32_t MCO2CFGR;
  volatile uint32_t DBGCFGR;
  volatile uint8_t _reserved5[16];      
  volatile uint32_t RCK12SELR;
  volatile uint32_t RCK3SELR;
  volatile uint32_t RCK4SELR;
  volatile uint8_t _reserved6[16];        
  volatile uint32_t PLL1CR;
  volatile uint32_t PLL1CFGR1;
  volatile uint32_t PLL1CFGR2;
  volatile uint32_t PLL1FRACR;
  volatile uint32_t PLL1CSGR;
  volatile uint8_t _reserved7[24];
  volatile uint32_t PLL2CR;
  volatile uint32_t PLL2CFGR1;  
  volatile uint32_t PLL2CFGR2;
  volatile uint32_t PLL2FRACR;
  volatile uint32_t PLL2CSGR;
  volatile uint8_t _reserved8[24];
  volatile uint32_t PLL3CR;
  volatile uint32_t PLL3CFGR1;  
  volatile uint32_t PLL3CFGR2;
  volatile uint32_t PLL3CSGR;
  volatile uint8_t _reserved9[24];  
  volatile uint32_t PLL4CR;
  volatile uint32_t PLL4CFGR1;
  volatile uint32_t PLL4CFGR2;
  volatile uint32_t PLL4FRACR;
  volatile uint32_t PLL4CSGR;
  volatile uint8_t _reserved10[11];
 volatile uint32_t MPCKSELR;  
  volatile uint32_t ASSCKSELR;
  volatile uint32_t MSSCKSELR;
  volatile uint32_t CPERCKSELR;
  volatile uint8_t _reserved11[12];  
  volatile uint32_t RTCDIVR;
  volatile uint32_t MPCKDIVR;
  volatile uint32_t AXIDIVIR;  
  volatile uint32_t MLAHBDIVR;
  volatile uint32_t APB1DIVR;
  volatile uint32_t APB2DIVR;
  volatile uint32_t APB3DIVR;
  volatile uint32_t APB4DIVR;
  volatile uint32_t APB5DIVR;
  volatile uint32_t APB6DIVR;
  volatile uint8_t _reserved12[20];    
  volatile uint32_t TIMG1PRER;
  volatile uint32_t TIMG2PRER;
  volatile uint32_t TIMG3PRER;
  volatile uint8_t _reserved13[16];
  volatile uint32_t DDRITFCR;
  volatile uint8_t _reserved14[56];
  volatile uint32_t I2C12CKSELR;
  volatile uint32_t I2C345CKSELR;  
  volatile uint32_t SPI2S1CKSELR;
  volatile uint32_t SPI2S23CKSELR;
  volatile uint32_t SPI45CKSELR;
  volatile uint32_t UART12CKSELR;
  volatile uint32_t UART35CKSELR;
  volatile uint32_t UART4CKSELR;
  volatile uint32_t UART6CKSELR;
  volatile uint32_t UART78CKSELR;
  volatile uint32_t LPTIM1CKSELR;
  volatile uint32_t LPTIM23CKSELR;
  volatile uint32_t LPTIM45CKSELR;
  volatile uint32_t SAI1CKSELR;
  volatile uint32_t SAI2CKSELR;    
  volatile uint32_t FDCANCKSELR;
  volatile uint32_t SPDIFCKSELR;
  volatile uint32_t ADC12CKSELR;
  volatile uint32_t SDMMC12CKSELR;
  volatile uint32_t ETH12CKSELR;
  volatile uint32_t USBCKSELR;  
  volatile uint32_t QSPICKSELR;
  volatile uint32_t FMCCKSELR;
  volatile uint32_t RNG1CKSELR;
  volatile uint32_t STGENCKSELR;
  volatile uint32_t DCMIPPCKSELR;
  volatile uint32_t SAESSCKSELR;
  volatile uint8_t _reserved15[48];  
  volatile uint32_t APB1RSTSETR;
  volatile uint32_t APB1RSTCLRR;
  volatile uint32_t APB2RSTSETR;
  volatile uint32_t APB2RSTCLRR;
  volatile uint32_t APB3RSTSETR;
  volatile uint32_t APB3RSTCLRR;
  volatile uint32_t APB4RSTSETR;
  volatile uint32_t APB4RSTCLRR;
  volatile uint32_t APB5RSTSETR;
  volatile uint32_t APB5RSTCLRR;
  volatile uint32_t APB6RSTSETR;    
  volatile uint32_t APB6RSTCLRR;
  volatile uint32_t AHB2RSTSETR;
  volatile uint32_t AHB2RSTCLRR;
  volatile uint8_t _reserved16[4];    
  volatile uint32_t AHB4RSTSETR;
  volatile uint32_t AHB4RSTCLRR;
  volatile uint32_t AHB5RSTSETR;
  volatile uint32_t AHB5RSTCLRR;
  volatile uint32_t AHB6RSTSETR;
  volatile uint32_t AHB6RSTCLRR;
  volatile uint8_t _reserved17[4];      
  volatile uint32_t MP_APB1ENSETR;
  volatile uint32_t MP_APB1ENCLRR;
  volatile uint32_t MP_APB2ENSETR;
  volatile uint32_t MP_APB2ENCLRR;
  volatile uint32_t MP_APB3ENSETR;
  volatile uint32_t MP_APB3ENCLRR;
  volatile uint32_t MP_S_APB3ENSETR;
  volatile uint32_t MP_S_APB3ENCLRR;
  volatile uint32_t MP_NS_APB3ENSETR;  
  volatile uint32_t MP_NS_APB3ENCLRR;
  volatile uint32_t MP_APB4ENSETR;
  volatile uint32_t MP_APB4ENCLRR;
  volatile uint32_t MP_S_APB4ENSETR;
  volatile uint32_t MP_S_APB4ENCLRR;
  volatile uint32_t MP_NS_APB4ENSETR;
  volatile uint32_t MP_NS_APB4ENCLRR;
  volatile uint32_t MP_APB5ENSETR;
  volatile uint32_t MP_APB5ENCLRR;
  volatile uint32_t MP_APB6ENSETR;
  volatile uint32_t MP_APB6ENCLRR;
  volatile uint32_t MP_AHB2ENSETR;
  volatile uint32_t MP_AHB2ENCLRR;
  volatile uint8_t _reserved18[12];
  volatile uint32_t MP_S_AHB4ENSETR;  
  volatile uint32_t MP_S_AHB4ENCLRR;
  volatile uint32_t MP_NS_AHB4ENSETR;
  volatile uint32_t MP_NS_AHB4ENCLRR;
  volatile uint32_t MP_AHB5ENSETR;
  volatile uint32_t MP_AHB5ENCLRR;
  volatile uint32_t MP_AHB6ENSETR;
  volatile uint32_t MP_AHB6ENCLRR;
  volatile uint32_t MP_S_AHB6ENSETR;
  volatile uint32_t MP_S_AHB6ENCLRR;
  volatile uint32_t MP_NS_AHB6ENSETR;
  volatile uint32_t MP_NS_AHB6ENCLRR;
  volatile uint8_t _reserved19[100];
  volatile uint32_t MP_APB1LPENSETR;
  volatile uint32_t MP_APB1LPENCLRR;
  volatile uint32_t MP_APB2LPENSETR;
  volatile uint32_t MP_APB2LPENCLRR;
  volatile uint32_t MP_APB3LPENSETR;
  volatile uint32_t MP_APB3LPENCLRR;
  volatile uint32_t MP_S_APB3LPENSETR;
  volatile uint32_t MP_S_APB3LPENCLRR;
  volatile uint32_t MP_NS_APB3LPENSETR;
  volatile uint32_t MP_NS_APB3LPENCLRR;
  volatile uint32_t MP_APB4LPENSETR;
  volatile uint32_t MP_APB4LPENCLRR;
  volatile uint32_t MP_S_APB4LPENSETR;
  volatile uint32_t MP_S_APB4LPENCLRR;
  volatile uint32_t MP_NS_APB4LPENSETR;
  volatile uint32_t MP_NS_APB4LPENCLRR;
  volatile uint32_t MP_APB5LPENSETR;  
  volatile uint32_t MP_APB5LPENCLRR;
  volatile uint32_t MP_APB6LPENSETR;
  volatile uint32_t MP_APB6LPENCLRR;
  volatile uint32_t MP_AHB2LPENSETR;
  volatile uint32_t MP_AHB2LPENCLRR;
  volatile uint32_t MP_S_AHB4LPENSETR;
  volatile uint32_t MP_S_AHB4LPENCLRR;
  volatile uint32_t MP_NS_AHB4LPENSETR;
  volatile uint32_t MP_NS_AHB4LPENCLRR;
  volatile uint32_t MP_AHB5LPENSETR;
  volatile uint32_t MP_AHB5LPENCLRR;
  volatile uint32_t MP_AHB6LPENSETR;
  volatile uint32_t MP_AHB6LPENCLRR;
  volatile uint32_t MP_S_AHB6LPENSETR;
  volatile uint32_t MP_S_AHB6LPENCLRR;
  volatile uint32_t MP_NS_AHB6LPENSETR;
  volatile uint32_t MP_NS_AHB6LPENCLRR;
  volatile uint32_t MP_S_AXIMLPENSETR;
  volatile uint32_t MP_S_AXIMLPENCLRR;
  volatile uint32_t MP_NS_AXIMLPENSETR;
  volatile uint32_t MP_NS_AXIMLPENCLRR;  
  volatile uint32_t MP_MLAHBLPENSETR;
  volatile uint32_t MP_MLAHBLPENCLRR;
  volatile uint8_t _reserved20[12];  
  volatile uint32_t APB3SECSR;
  volatile uint32_t APB4SECSR;
  volatile uint32_t APB5SECSR;
  volatile uint32_t APB6SECSR;
  volatile uint32_t AHB2SECSR;
  volatile uint32_t _reserved21;    
  volatile uint32_t AHB5SECSR;
  volatile uint32_t AHB6SECSR;
  volatile uint32_t _reserved22[1808];      
  volatile uint32_t VERR;
  volatile uint32_t IDR;
  volatile uint32_t SIDR;
};




int main() {
  printf("offsetof MP_SREQSETR: 0x%x\n", offsetof(struct rcc, MP_SREQSETR));
  assert( offsetof(struct rcc, MP_SREQSETR) == 0x100);
  
  printf("offsetof MP_CIER: 0x%x\n", offsetof(struct rcc, MP_CIER));
  assert( offsetof(struct rcc, MP_CIER) == 0x200);

  printf("offsetof SIDR: 0x%x\n", offsetof(struct rcc, SIDR));
  
  assert( offsetof(struct rcc, SIDR) == 0xFFC);
}
