~/OSNT-PLUS/hw/projects/osnt/hw ❯

      jw2282@nf-server02 09:21:58
~/OSNT-PLUS/hw/projects/osnt/hw ❯
                                                                                                                                                           loading j
w2282@nf-server02 09:21:58 [3135]
~/OSNT-PLUS/hw/projects/osnt/hw ❯                                                                                                                                  m
~/OSNT-PLUS/hw/projects/osnt/hw ❯ source ~/OSNT-PLUS/tools/settings.sh && make -C ~/OSNT-PLUS osnt-cores && make -C $NF_DESIGN_DIR/hw clean && make -C $NF_DESIGN_DI
R/hw
[ok]    All parameters has been checked.
[ok]    Vivado Version (2020.2) has been checked.
     NFPLUS_FOLDER  :   /home/jw2282/OSNT-PLUS
     BOARD_NAME     :   au250
     NF_PROJECT_NAME:   osnt
Done...
make: Entering directory '/home/jw2282/OSNT-PLUS'
make -C hw/lib/contrib/osnt_packet_cutter_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_packet_cutter_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* web* xsim* xvlog*
vivado -mode tcl -source osnt_packet_cutter.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_packet_cutter.tcl
# set design              osnt_packet_cutter
# set top                 osnt_packet_cutter
# set ip_version          1.00
# set ip_version_display  v1_00
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_packet_cutter_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_packet_cutter.v"
# read_verilog "./hdl/verilog/packet_cutter_cpu_regs_defines.v"
# read_verilog "./hdl/verilog/packet_cutter.v"
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RW_REGS' by 5 for port or parameter 'rw_regs'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RW_REGS' by 5 for port or parameter 'rw_defaults'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RO_REGS' by 2 for port or parameter 'ro_regs'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/packet_cutter_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-414] HDL Parameter 'C_FAMILY': Parameter name is reserved.
WARNING: [IP_Flow 19-3158] Bus Interface 'M_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {1024} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {1024} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S_AXI -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces M_AXIS -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-414] HDL Parameter 'C_FAMILY': Parameter name is reserved.
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXI' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 10:58:21 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_packet_cutter_v1_0_0'
make -C hw/lib/contrib/osnt_inter_packet_delay_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_inter_packet_delay_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* web* xsim* xvlog*
vivado -mode tcl -source osnt_inter_packet_delay.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_inter_packet_delay.tcl
# set design              osnt_inter_packet_delay
# set top                 osnt_inter_packet_delay
# set ip_version          1.00
# set ip_version_display  v1_00
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_inter_packet_delay_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_inter_packet_delay.v"
# read_verilog "./hdl/verilog/inter_packet_delay_cpu_regs.v"
# read_verilog "./hdl/verilog/inter_packet_delay.v"
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rw_regs' has a dependency on the module local parameter or undefined parameter 'NUM_RW_REGS'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/inter_packet_delay_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm0_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m1_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s1_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'm0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'm1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axi' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 10:58:34 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_inter_packet_delay_v1_0_0'
make -C hw/lib/contrib/osnt_extract_metadata_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_extract_metadata_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* xsim* xvlog*
vivado -mode tcl -source osnt_extract_metadata.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_extract_metadata.tcl
# set design              osnt_extract_metadata
# set top                 osnt_extract_metadata
# set ip_version          1.00
# set ip_version_display  v1_00
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_extract_metadata_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_extract_metadata.v"
# read_verilog "./hdl/verilog/extract_metadata.v"
# read_verilog "./hdl/verilog/extract_metadata_cpu_regs.v"
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RW_REGS' by 2 for port or parameter 'rw_regs'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/extract_metadata_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'm_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axi' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 10:58:47 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_extract_metadata_v1_0_0'
make -C hw/lib/contrib/osnt_bram_pcap_replay_uengine_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_pcap_replay_uengine_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* xsim* web* xvlog* *blk* ip_proj/ ip_user_files/
vivado -mode tcl -source osnt_bram_pcap_replay_uengine.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_bram_pcap_replay_uengine.tcl
# set design              osnt_bram_pcap_replay_uengine
# set top                 osnt_bram_pcap_replay_uengine
# set ip_version          1.00
# set ip_version_display  v1_00
# set proj_dir            ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_pcap_replay_uengine_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# set sub_ip_name  "bram_fifo_conv_512to128_0"
# create_ip -name axis_dwidth_converter -vendor xilinx.com -library ip -module_name $sub_ip_name -dir ./${proj_dir}
# set_property -dict {
#    CONFIG.M_TDATA_NUM_BYTES {16}
#    CONFIG.TUSER_BITS_PER_BYTE {8}
#    CONFIG.HAS_TLAST {1}
#    CONFIG.HAS_TKEEP {1}} [get_ips ${sub_ip_name}]
# set_property CONFIG.S_TDATA_NUM_BYTES {64} [get_ips ${sub_ip_name}]
# generate_target {instantiation_template} [get_files ./${proj_dir}/${sub_ip_name}/${sub_ip_name}.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_fifo_conv_512to128_0'...
# generate_target all [get_files  ./${proj_dir}/${sub_ip_name}/${sub_ip_name}.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_fifo_conv_512to128_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram_fifo_conv_512to128_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram_fifo_conv_512to128_0'...
# set sub_ip_name  "bram_fifo_conv_128to512_0"
# create_ip -name axis_dwidth_converter -vendor xilinx.com -library ip -module_name ${sub_ip_name} -dir ./${proj_dir}
# set_property -dict {
#    CONFIG.S_TDATA_NUM_BYTES {16}
#    CONFIG.TUSER_BITS_PER_BYTE {8}
#    CONFIG.HAS_TLAST {1}
#    CONFIG.HAS_TKEEP {1}} [get_ips ${sub_ip_name}]
# set_property CONFIG.M_TDATA_NUM_BYTES {64} [get_ips ${sub_ip_name}]
# generate_target {instantiation_template} [get_files ./${proj_dir}/${sub_ip_name}/${sub_ip_name}.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_fifo_conv_128to512_0'...
# generate_target all [get_files  ./${proj_dir}/${sub_ip_name}/${sub_ip_name}.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_fifo_conv_128to512_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram_fifo_conv_128to512_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram_fifo_conv_128to512_0'...
# read_verilog "./hdl/verilog/bram_pcap_replay_uengine_cpu_regs.v"
# read_verilog "./hdl/verilog/osnt_bram_pcap_replay_uengine.v"
# read_verilog "./hdl/verilog/pre_pcap_bram_store.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RW_REGS' by 14 for port or parameter 'rw_regs'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/bram_pcap_replay_uengine_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm0_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m1_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'm0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'm1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axi' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 10:59:01 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_pcap_replay_uengine_v1_0_0'
make -C hw/lib/contrib/osnt_stamp_counter_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_stamp_counter_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
vivado -mode batch -source osnt_stamp_counter.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_stamp_counter.tcl
# set design osnt_stamp_counter
# set top osnt_stamp_counter
# set device $::env(DEVICE)
# set proj_dir ./ip_proj
# set ip_version 1.0
# set lib_name NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_stamp_counter_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# puts "osnt_stamp_counter"
osnt_stamp_counter
# read_verilog "./hdl/osnt_stamp_counter.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
WARNING: [IP_Flow 19-5661] Bus Interface 'ACLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::add_user_parameter {TIMESTAMP_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters TIMESTAMP_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters TIMESTAMP_WIDTH]
# set_property value {64} [ipx::get_user_parameters TIMESTAMP_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters TIMESTAMP_WIDTH]
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_stamp_counter_v1_0_0/ip_proj'.)
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'ACLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 10:59:15 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_stamp_counter_v1_0_0'
make -C hw/lib/contrib/osnt_mac_attachment_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
vivado -mode batch -source osnt_mac_attachment.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_mac_attachment.tcl
# set device          $::env(DEVICE)
# set ip_name           {osnt_mac_attachment}
# set lib_name          {NetFPGA}
# set vendor_name       {NetFPGA}
# set ip_display_name   {osnt_mac_attachment}
# set ip_description    {10G Ethernet attachment for NetFPGA NFPLUS}
# set vendor_display_name {NetFPGA}
# set vendor_company_url        {http://www.netfpga.org}
# set ip_version                {1.0}
# set proj_dir          ./ip_proj
# set_param project.singleFileAddWarning.Threshold 500
# set subcore_names {\
#               nf_axis_converter\
#               fallthrough_small_fifo\
# }
# set source_dir { \
#               hdl\
# }
# set VerilogFiles [list]
# set VerilogFiles [concat \
#                       [glob -nocomplain hdl]]
# set rtl_dirs  [list]
# set rtl_dirs  [concat \
#                       hdl]
# set top_module_name {osnt_mac_attachment}
# set top_module_file ./hdl/$top_module_name.v
# puts "top_file: $top_module_file \n"
top_file: ./hdl/osnt_mac_attachment.v

# set bus_interfaces {\
#       xilinx.com:signal:clock:1.0\
#       xilinx.com:signal:reset:1.0\
#       xilinx.com:interface:axis_rtl:1.0\
# }
# create_project -name ${ip_name} -force -dir "./${proj_dir}" -part ${device}
# set_property source_mgmt_mode All [current_project]
# set_property top $top_module_name [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# foreach rtl_dir $rtl_dirs {
#         set_property include_dirs $rtl_dirs [current_fileset]
# }
# foreach verilog_file $VerilogFiles {
#       add_files -norecurse ${verilog_file}
# }
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_1_9 -dir ./${proj_dir}
# set_property -dict [list \
#       CONFIG.Component_Name {fifo_generator_1_9} \
#       CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} \
#       CONFIG.Performance_Options {First_Word_Fall_Through} \
#       CONFIG.Input_Data_Width {1} \
#       CONFIG.Input_Depth {16} \
#       CONFIG.Output_Data_Width {1} \
#       CONFIG.Output_Depth {16} \
#       CONFIG.Reset_Type {Asynchronous_Reset} \
#       CONFIG.Full_Flags_Reset_Value {1} \
#       CONFIG.Data_Count_Width {4} \
#       CONFIG.Write_Data_Count_Width {4} \
#       CONFIG.Read_Data_Count_Width {4} \
#       CONFIG.Full_Threshold_Assert_Value {15} \
#       CONFIG.Full_Threshold_Negate_Value {14} \
#       CONFIG.Empty_Threshold_Assert_Value {4} \
#       CONFIG.Empty_Threshold_Negate_Value {5} \
#       CONFIG.Enable_Safety_Circuit {true}] [get_ips fifo_generator_1_9]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'fifo_generator_1_9' to 'fifo_generator_1_9' is not allowed and is ignored.
# generate_target {instantiation_template} [get_files ./${proj_dir}/fifo_generator_1_9/fifo_generator_1_9.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_1_9'...
# generate_target all [get_files  ./${proj_dir}/fifo_generator_1_9/fifo_generator_1_9.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_1_9'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_1_9'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_1_9'...
# ipx::package_project -force -import_files ./${proj_dir}/fifo_generator_1_9/fifo_generator_1_9.xci
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4656] Synthesis file group is packaged with a Dependency property value 'hdl' although it may not be recognized as a synthesis -include_dir pro
perty after IP delivery.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0/hdl/osnt_mac_att
achment_cpu_regs.v'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/osnt_mac_attachment_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4656] Synthesis file group is packaged with a Dependency property value 'hdl' although it may not be recognized as a synthesis -include_dir pro
perty after IP delivery.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0/hdl/osnt_mac_att
achment_cpu_regs.v'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/osnt_mac_attachment_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name                     ${ip_name} [ipx::current_core]
# set_property library                  ${lib_name} [ipx::current_core]
# set_property vendor_display_name      ${vendor_display_name} [ipx::current_core]
# set_property company_url              ${vendor_company_url} [ipx::current_core]
# set_property vendor                   ${vendor_name} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy                         {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version                  ${ip_version} [ipx::current_core]
# set_property display_name             ${ip_display_name} [ipx::current_core]
# set_property description              ${ip_description} [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:nf_axis_converter:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:nf_axis_converter:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::remove_all_hdl_parameter [ipx::current_core]
# ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file $top_module_file -top_module_name $top_module_name
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
# ipx::infer_user_parameters [ipx::current_core]
# set_property value_validation_type list [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list {1024 512 256 64} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list {1024 512 256 64} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# set_property value_validation_list {0 1} [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list 128 [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list 128 [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# set_property value_validation_list {0 1} [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# set_property value_validation_list 64 [ipx::get_user_parameters TIMESTAMP_WIDTH -of_objects [ipx::current_core]]
# ipx::remove_all_port [ipx::current_core]
# ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file $top_module_file -top_module_name $top_module_name
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
# foreach bus_standard ${bus_interfaces} {
#       ipx::infer_bus_interfaces ${bus_standard} [ipx::current_core]
# }
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
# ipx::add_bus_interface clk156 [ipx::current_core]
# set_property abstraction_type_vlnv xilinx.com:signal:clock_rtl:1.0 [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property bus_type_vlnv xilinx.com:signal:clock:1.0 [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property interface_mode slave [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# ipx::add_port_map CLK [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property physical_name clk156 [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property value m_axis_mac:s_axis_mac [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_interface areset_clk156 [ipx::current_core]
# set_property abstraction_type_vlnv xilinx.com:signal:reset_rtl:1.0 [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property bus_type_vlnv xilinx.com:signal:reset:1.0 [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property interface_mode slave [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# ipx::add_port_map RST [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property physical_name areset_clk156 [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter POLARITY [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property value ACTIVE_HIGH [ipx::get_bus_parameters POLARITY -of_objects [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axis_aclk -of_objects [ipx::current_core]]
# set_property value m_axis_pipe:s_axis_pipe [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axis_aclk -of_objects [ipx::current_core
]]]
# ipx::add_bus_parameter TDATA_NUM_BYTES [ipx::get_bus_interfaces m_axis_pipe -of_objects [ipx::current_core]]
# set_property description {TDATA Width (bytes)} [ipx::get_bus_parameters TDATA_NUM_BYTES -of_objects [ipx::get_bus_interfaces m_axis_pipe -of_objects [ipx::current
_core]]]
# set_property value 32 [ipx::get_bus_parameters TDATA_NUM_BYTES -of_objects [ipx::get_bus_interfaces m_axis_pipe -of_objects [ipx::current_core]]]
# ipx::check_integrity [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-3834] Port 'm_axis_pipe_tdata': Port mapped to the logical port 'TDATA' of 'xilinx.com:interface:axis:1.0' interface must have a width
 of multiples of 8 bits.  The current port width is '1'.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# write_peripheral [ipx::current_core]
# ipx::create_xgui_files [ipx::current_core]
# ipx::update_checksums [ipx::current_core]
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 10:59:32 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0'
make -C hw/lib/contrib/osnt_rate_limiter_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_rate_limiter_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* xsim* xvlog* web*
vivado -mode tcl -source osnt_rate_limiter.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_rate_limiter.tcl
# set design              osnt_rate_limiter
# set top                 osnt_rate_limiter
# set ip_version          1.0
# set ip_version_display  v1_0
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_rate_limiter_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_rate_limiter.v"
# read_verilog "./hdl/verilog/rate_limiter_simple.v"
# read_verilog "./hdl/verilog/rate_limiter_cpu_regs.v"
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rw_regs' has a dependency on the module local parameter or undefined parameter 'NUM_RW_REGS'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/rate_limiter_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/rate_limiter_cpu_regs.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm0_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m1_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s1_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'm0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'm1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axi' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 10:59:45 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_rate_limiter_v1_0_0'
make -C hw/lib/contrib/osnt_bram_v1_1_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_v1_1_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* web* xsim* xvlog* isim* fuse* *pcap_mem*
vivado -mode tcl -source osnt_bram.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_bram.tcl
# set design              osnt_bram
# set top                 osnt_bram
# set ip_version          1.10
# set ip_version_display  v1_10
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_v1_1_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_bram.v"
# update_compile_order -fileset sim_1
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'bram_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-861] XGUI layout file basename "xgui/osnt_bram_v1_0.tcl" does not have the current IP <name>_v<version> format. If the IP name or version was chan
ged recently, recreate this file to update the file format.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 10:59:59 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_v1_1_0'
/////////////////////////////////////////
//      OSNT library cores created.
/////////////////////////////////////////
make: Leaving directory '/home/jw2282/OSNT-PLUS'
make: Entering directory '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw'
rm -rf project
rm -f vivado*
rm -rf ip_repo
make: Leaving directory '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw'
make: Entering directory '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw'
echo "Create reference project under folder /project";
Create reference project under folder /project

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source tcl/osnt.tcl
# set design $::env(NF_PROJECT_NAME)
# set top top
# set device $::env(DEVICE)
# set board  $::env(BOARD)
# set board_name  $::env(BOARD_NAME)
# set proj_dir ./project
# set public_repo_dir $::env(NFPLUS_FOLDER)/hw/lib
# set repo_dir ./ip_repo
# set project_constraints "${public_repo_dir}/common/constraints/${board_name}_general.xdc"
# set start_time [exec date +%s]
# set_param general.maxThreads 8
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter max_loop_limit 200000"
# set datapath_width_bit    1024
# set tx_datapath_width_bit 512
# set timestamp_width_bit   64
# set datapath_freq_mhz     250
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device}
# set_property board_part ${board} [current_project]
# set_property source_mgmt_mode DisplayOnly [current_project]
# set_property top ${top} [current_fileset]
# if {[string match $board_name "au280"]} {
#       set_property verilog_define { {BOARD_AU280} {au280} {__synthesis__} } [current_fileset]
#       set board_param "AU280"
# } elseif {[string match $board_name "au250"]} {
#       set_property verilog_define { {BOARD_AU250} {__synthesis__} } [current_fileset]
#       set board_param "AU250"
# } elseif {[string match $board_name "au200"]} {
#       set_property verilog_define { {BOARD_AU200} {__synthesis__} } [current_fileset]
#       set board_param "AU200"
# } elseif {[string match $board_name "vcu1525"]} {
#       set_property verilog_define { {BOARD_VCU1525} {__synthesis__} } [current_fileset]
#       set board_param "VCU1525"
# }
# set_property generic "C_NF_DATA_WIDTH=${datapath_width_bit} BOARD=\"${board_param}\"" [current_fileset]
# puts "Creating User Datapath reference project"
Creating User Datapath reference project
# create_fileset -constrset -quiet constraints
# file copy ${public_repo_dir}/ ${repo_dir}
# set_property ip_repo_paths ${repo_dir} [current_fileset]
# add_files -fileset constraints -norecurse ${project_constraints}
# if {[string match $board_name "au280"]} {
#       add_files -fileset constraints -norecurse ./constraints/au280_timing.tcl
# } elseif {[string match $board_name "au200"]} {
#       add_files -fileset constraints -norecurse ${public_repo_dir}/common/constraints/au200_vcu1525_timing.tcl
#       add_files -fileset constraints -norecurse ./constraints/au200_vcu1525_user_timing.tcl
# } elseif {[string match $board_name "vcu1525"]} {
#       add_files -fileset constraints -norecurse ${public_repo_dir}/common/constraints/au200_vcu1525_timing.tcl
#       add_files -fileset constraints -norecurse ./constraints/au200_vcu1525_user_timing.tcl
# } else {
#       add_files -fileset constraints -norecurse ${public_repo_dir}/common/constraints/au250_timing.tcl
# }
# set_property is_enabled true [get_files ${project_constraints}]
# set_property constrset constraints [get_runs synth_1]
# set_property constrset constraints [get_runs impl_1]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# create_ip -name osnt_extract_metadata -vendor NetFPGA -library NetFPGA -module_name osnt_extract_metadata_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_extract_metadata_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_extract_metadata_ip]
# set_property generate_synth_checkpoint false [get_files osnt_extract_metadata_ip.xci]
# reset_target all [get_ips osnt_extract_metadata_ip]
# generate_target all [get_ips osnt_extract_metadata_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_extract_metadata_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_extract_metadata_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_extract_metadata_ip'...
# create_ip -name nic_output_port_lookup -vendor NetFPGA -library NetFPGA -module_name nic_output_port_lookup_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips nic_output_port_lookup_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips nic_output_port_lookup_ip]
# set_property CONFIG.C_S_AXI_ADDR_WIDTH 12 [get_ips nic_output_port_lookup_ip]
# set_property generate_synth_checkpoint false [get_files nic_output_port_lookup_ip.xci]
# reset_target all [get_ips nic_output_port_lookup_ip]
# generate_target all [get_ips nic_output_port_lookup_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'nic_output_port_lookup_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nic_output_port_lookup_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nic_output_port_lookup_ip'...
# create_ip -name osnt_bram_pcap_replay_uengine -vendor NetFPGA -library NetFPGA -module_name osnt_bram_pcap_replay_uengine_ip
WARNING: [IP_Flow 19-4832] The IP name 'osnt_bram_pcap_replay_uengine_ip' you have specified is long. The Windows operating system has path length limitations. It i
s recommended you use shorter names to reduce the likelihood of issues.
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_bram_pcap_replay_uengine_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_bram_pcap_replay_uengine_ip]
# set_property generate_synth_checkpoint false [get_files osnt_bram_pcap_replay_uengine_ip.xci]
# reset_target all [get_ips osnt_bram_pcap_replay_uengine_ip]
# generate_target all [get_ips osnt_bram_pcap_replay_uengine_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_bram_pcap_replay_uengine_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_bram_pcap_replay_uengine_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_bram_pcap_replay_uengine_ip'...
# create_ip -name osnt_bram -version 1.10 -vendor NetFPGA -library NetFPGA -module_name osnt_bram_ip
# set_property generate_synth_checkpoint false [get_files osnt_bram_ip.xci]
# reset_target all [get_ips osnt_bram_ip]
# generate_target all [get_ips osnt_bram_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_bram_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_bram_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_bram_ip'...
# create_ip -name osnt_inter_packet_delay -vendor NetFPGA -library NetFPGA -module_name osnt_inter_packet_delay_ip
WARNING: [IP_Flow 19-4832] The IP name 'osnt_inter_packet_delay_ip' you have specified is long. The Windows operating system has path length limitations. It is reco
mmended you use shorter names to reduce the likelihood of issues.
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_inter_packet_delay_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_inter_packet_delay_ip]
# set_property generate_synth_checkpoint false [get_files osnt_inter_packet_delay_ip.xci]
# reset_target all [get_ips osnt_inter_packet_delay_ip]
# generate_target all [get_ips osnt_inter_packet_delay_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_inter_packet_delay_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_inter_packet_delay_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_inter_packet_delay_ip'...
# create_ip -name osnt_rate_limiter -vendor NetFPGA -library NetFPGA -module_name osnt_rate_limiter_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_rate_limiter_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_rate_limiter_ip]
# set_property generate_synth_checkpoint false [get_files osnt_rate_limiter_ip.xci]
# reset_target all [get_ips osnt_rate_limiter_ip]
# generate_target all [get_ips osnt_rate_limiter_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_rate_limiter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_rate_limiter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_rate_limiter_ip'...
# create_ip -name input_arbiter -vendor NetFPGA -library NetFPGA -module_name input_arbiter_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${datapath_width_bit} [get_ips input_arbiter_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${datapath_width_bit} [get_ips input_arbiter_ip]
# set_property CONFIG.C_S_AXI_ADDR_WIDTH 12 [get_ips input_arbiter_ip]
# set_property generate_synth_checkpoint false [get_files input_arbiter_ip.xci]
# reset_target all [get_ips input_arbiter_ip]
# generate_target all [get_ips input_arbiter_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'input_arbiter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'input_arbiter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'input_arbiter_ip'...
# create_ip -name xilinx_shell -vendor xilinx -library xilinx -module_name xilinx_shell_ip
# set_property CONFIG.MAX_PKT_LEN 1518 [get_ips xilinx_shell_ip]
# set_property CONFIG.NUM_QUEUE 2048 [get_ips xilinx_shell_ip]
# set_property CONFIG.NUM_PHYS_FUNC 2 [get_ips xilinx_shell_ip]
# set_property CONFIG.NUM_CMAC_PORT 2 [get_ips xilinx_shell_ip]
# set_property generate_synth_checkpoint false [get_files xilinx_shell_ip.xci]
# reset_target all [get_ips xilinx_shell_ip]
# generate_target all [get_ips xilinx_shell_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xilinx_shell_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xilinx_shell_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xilinx_shell_ip'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xilinx_shell_ip'...
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [xilinx.com:ip:ecc:2.0-1] qdma_subsystem_c2h_ecc: before
INFO: [xilinx.com:ip:ecc:2.0-1] qdma_subsystem_c2h_ecc: before
INFO: [xilinx.com:ip:ecc:2.0-1] qdma_subsystem_c2h_ecc: before
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PF3_INTERRUPT_PIN' from 'NONE' to 'INTA' has been ignored for IP 'xilinx_shell_ip/q
dma_no_sriov/qdma_no_sriov_pcie4_ip'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PF2_INTERRUPT_PIN' from 'NONE' to 'INTA' has been ignored for IP 'xilinx_shell_ip/q
dma_no_sriov/qdma_no_sriov_pcie4_ip'
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
generate_target: Time (s): cpu = 00:02:28 ; elapsed = 00:02:49 . Memory (MB): peak = 3447.852 ; gain = 1026.941 ; free physical = 58461 ; free virtual = 61640
# create_ip -name osnt_stamp_counter -vendor NetFPGA -library NetFPGA -module_name osnt_stamp_counter_ip
# set_property CONFIG.TIMESTAMP_WIDTH ${timestamp_width_bit} [get_ips osnt_stamp_counter_ip]
# set_property generate_synth_checkpoint false [get_files osnt_stamp_counter_ip.xci]
# reset_target all [get_ips osnt_stamp_counter_ip]
# generate_target all [get_ips osnt_stamp_counter_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_stamp_counter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_stamp_counter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_stamp_counter_ip'...
# create_ip -name osnt_mac_attachment -vendor NetFPGA -library NetFPGA -module_name osnt_mac_attachment_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${datapath_width_bit} [get_ips osnt_mac_attachment_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_mac_attachment_ip]
# set_property generate_synth_checkpoint false [get_files osnt_mac_attachment_ip.xci]
# reset_target all [get_ips osnt_mac_attachment_ip]
# generate_target all [get_ips osnt_mac_attachment_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_mac_attachment_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_mac_attachment_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_mac_attachment_ip'...
# create_ip -name nf_mac_attachment -vendor NetFPGA -library NetFPGA -module_name nf_mac_attachment_dma_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips nf_mac_attachment_dma_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${datapath_width_bit} [get_ips nf_mac_attachment_dma_ip]
# set_property CONFIG.C_DEFAULT_VALUE_ENABLE 0 [get_ips nf_mac_attachment_dma_ip]
# set_property generate_synth_checkpoint false [get_files nf_mac_attachment_dma_ip.xci]
# reset_target all [get_ips nf_mac_attachment_dma_ip]
# generate_target all [get_ips nf_mac_attachment_dma_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'nf_mac_attachment_dma_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nf_mac_attachment_dma_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nf_mac_attachment_dma_ip'...
# create_ip -name axi_crossbar -vendor xilinx.com -library ip -module_name axi_crossbar_0
# set_property -dict [list \
# CONFIG.NUM_MI {8}                           \
# CONFIG.PROTOCOL {AXI4LITE}                   \
# CONFIG.CONNECTIVITY_MODE {SASD}              \
# CONFIG.R_REGISTER {1}                        \
# CONFIG.S00_WRITE_ACCEPTANCE {1}              \
# CONFIG.S01_WRITE_ACCEPTANCE {1}              \
# CONFIG.S02_WRITE_ACCEPTANCE {1}              \
# CONFIG.S03_WRITE_ACCEPTANCE {1}              \
# CONFIG.S04_WRITE_ACCEPTANCE {1}              \
# CONFIG.S05_WRITE_ACCEPTANCE {1}              \
# CONFIG.S06_WRITE_ACCEPTANCE {1}              \
# CONFIG.S07_WRITE_ACCEPTANCE {1}              \
# CONFIG.S08_WRITE_ACCEPTANCE {1}              \
# CONFIG.S09_WRITE_ACCEPTANCE {1}              \
# CONFIG.S10_WRITE_ACCEPTANCE {1}              \
# CONFIG.S11_WRITE_ACCEPTANCE {1}              \
# CONFIG.S12_WRITE_ACCEPTANCE {1}              \
# CONFIG.S13_WRITE_ACCEPTANCE {1}              \
# CONFIG.S14_WRITE_ACCEPTANCE {1}              \
# CONFIG.S15_WRITE_ACCEPTANCE {1}              \
# CONFIG.S00_READ_ACCEPTANCE {1}               \
# CONFIG.S01_READ_ACCEPTANCE {1}               \
# CONFIG.S02_READ_ACCEPTANCE {1}               \
# CONFIG.S03_READ_ACCEPTANCE {1}               \
# CONFIG.S04_READ_ACCEPTANCE {1}               \
# CONFIG.S05_READ_ACCEPTANCE {1}               \
# CONFIG.S06_READ_ACCEPTANCE {1}               \
# CONFIG.S07_READ_ACCEPTANCE {1}               \
# CONFIG.S08_READ_ACCEPTANCE {1}               \
# CONFIG.S09_READ_ACCEPTANCE {1}               \
# CONFIG.S10_READ_ACCEPTANCE {1}               \
# CONFIG.S11_READ_ACCEPTANCE {1}               \
# CONFIG.S12_READ_ACCEPTANCE {1}               \
# CONFIG.S13_READ_ACCEPTANCE {1}               \
# CONFIG.S14_READ_ACCEPTANCE {1}               \
# CONFIG.S15_READ_ACCEPTANCE {1}               \
# CONFIG.M00_WRITE_ISSUING {1}                 \
# CONFIG.M01_WRITE_ISSUING {1}                 \
# CONFIG.M02_WRITE_ISSUING {1}                 \
# CONFIG.M03_WRITE_ISSUING {1}                 \
# CONFIG.M04_WRITE_ISSUING {1}                 \
# CONFIG.M05_WRITE_ISSUING {1}                 \
# CONFIG.M06_WRITE_ISSUING {1}                 \
# CONFIG.M07_WRITE_ISSUING {1}                 \
# CONFIG.M08_WRITE_ISSUING {1}                 \
# CONFIG.M09_WRITE_ISSUING {1}                 \
# CONFIG.M10_WRITE_ISSUING {1}                 \
# CONFIG.M11_WRITE_ISSUING {1}                 \
# CONFIG.M12_WRITE_ISSUING {1}                 \
# CONFIG.M13_WRITE_ISSUING {1}                 \
# CONFIG.M14_WRITE_ISSUING {1}                 \
# CONFIG.M15_WRITE_ISSUING {1}                 \
# CONFIG.M00_READ_ISSUING {1}                  \
# CONFIG.M01_READ_ISSUING {1}                  \
# CONFIG.M02_READ_ISSUING {1}                  \
# CONFIG.M03_READ_ISSUING {1}                  \
# CONFIG.M04_READ_ISSUING {1}                  \
# CONFIG.M05_READ_ISSUING {1}                  \
# CONFIG.M06_READ_ISSUING {1}                  \
# CONFIG.M07_READ_ISSUING {1}                  \
# CONFIG.M08_READ_ISSUING {1}                  \
# CONFIG.M09_READ_ISSUING {1}                  \
# CONFIG.M10_READ_ISSUING {1}                  \
# CONFIG.M11_READ_ISSUING {1}                  \
# CONFIG.M12_READ_ISSUING {1}                  \
# CONFIG.M13_READ_ISSUING {1}                  \
# CONFIG.M14_READ_ISSUING {1}                  \
# CONFIG.M15_READ_ISSUING {1}                  \
# CONFIG.S00_SINGLE_THREAD {1}                 \
# CONFIG.M00_A00_ADDR_WIDTH {12}               \
# CONFIG.M01_A00_ADDR_WIDTH {12}               \
# CONFIG.M02_A00_ADDR_WIDTH {12}               \
# CONFIG.M03_A00_ADDR_WIDTH {12}               \
# CONFIG.M04_A00_ADDR_WIDTH {12}               \
# CONFIG.M05_A00_ADDR_WIDTH {12}               \
# CONFIG.M06_A00_ADDR_WIDTH {12}               \
# CONFIG.M07_A00_ADDR_WIDTH {12}               \
# CONFIG.M00_A00_BASE_ADDR {0x0000000000000000}\
# CONFIG.M01_A00_BASE_ADDR {0x0000000000001000}\
# CONFIG.M02_A00_BASE_ADDR {0x0000000000002000}\
# CONFIG.M03_A00_BASE_ADDR {0x0000000000003000}\
# CONFIG.M04_A00_BASE_ADDR {0x0000000000004000}\
# CONFIG.M05_A00_BASE_ADDR {0x0000000000005000}\
# CONFIG.M06_A00_BASE_ADDR {0x0000000000006000}\
# CONFIG.M07_A00_BASE_ADDR {0x0000000000007000}] [get_ips axi_crossbar_0]
# set_property generate_synth_checkpoint false [get_files axi_crossbar_0.xci]
# reset_target all [get_ips axi_crossbar_0]
# generate_target all [get_ips axi_crossbar_0]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_crossbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_crossbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_crossbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_crossbar_0'...
# create_ip -name axi_clock_converter -vendor xilinx.com -library ip -module_name axi_clock_converter_0
# set_property -dict {
#     CONFIG.PROTOCOL {AXI4LITE}
#     CONFIG.DATA_WIDTH {32}
#     CONFIG.ID_WIDTH {0}
#     CONFIG.AWUSER_WIDTH {0}
#     CONFIG.ARUSER_WIDTH {0}
#     CONFIG.RUSER_WIDTH {0}
#     CONFIG.WUSER_WIDTH {0}
#     CONFIG.BUSER_WIDTH {0}
#     CONFIG.SI_CLK.FREQ_HZ {250000000}
#     CONFIG.MI_CLK.FREQ_HZ ${datapath_freq_mhz}000000
#     CONFIG.ACLK_ASYNC {1}
#     CONFIG.SYNCHRONIZATION_STAGES {3}
# } [get_ips axi_clock_converter_0]
# set_property generate_synth_checkpoint false [get_files axi_clock_converter_0.xci]
# reset_target all [get_ips axi_clock_converter_0]
# generate_target all [get_ips axi_clock_converter_0]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_clock_converter_0'...
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_clock_converter_0'...
# create_ip -name axi_crossbar -vendor xilinx.com -library ip -module_name axi_crossbar_1
# set_property -dict [list \
# CONFIG.NUM_MI {3}                           \
# CONFIG.PROTOCOL {AXI4LITE}                   \
# CONFIG.CONNECTIVITY_MODE {SASD}              \
# CONFIG.R_REGISTER {1}                        \
# CONFIG.S00_WRITE_ACCEPTANCE {1}              \
# CONFIG.S01_WRITE_ACCEPTANCE {1}              \
# CONFIG.S02_WRITE_ACCEPTANCE {1}              \
# CONFIG.S03_WRITE_ACCEPTANCE {1}              \
# CONFIG.S04_WRITE_ACCEPTANCE {1}              \
# CONFIG.S05_WRITE_ACCEPTANCE {1}              \
# CONFIG.S06_WRITE_ACCEPTANCE {1}              \
# CONFIG.S07_WRITE_ACCEPTANCE {1}              \
# CONFIG.S08_WRITE_ACCEPTANCE {1}              \
# CONFIG.S09_WRITE_ACCEPTANCE {1}              \
# CONFIG.S10_WRITE_ACCEPTANCE {1}              \
# CONFIG.S11_WRITE_ACCEPTANCE {1}              \
# CONFIG.S12_WRITE_ACCEPTANCE {1}              \
# CONFIG.S13_WRITE_ACCEPTANCE {1}              \
# CONFIG.S14_WRITE_ACCEPTANCE {1}              \
# CONFIG.S15_WRITE_ACCEPTANCE {1}              \
# CONFIG.S00_READ_ACCEPTANCE {1}               \
# CONFIG.S01_READ_ACCEPTANCE {1}               \
# CONFIG.S02_READ_ACCEPTANCE {1}               \
# CONFIG.S03_READ_ACCEPTANCE {1}               \
# CONFIG.S04_READ_ACCEPTANCE {1}               \
# CONFIG.S05_READ_ACCEPTANCE {1}               \
# CONFIG.S06_READ_ACCEPTANCE {1}               \
# CONFIG.S07_READ_ACCEPTANCE {1}               \
# CONFIG.S08_READ_ACCEPTANCE {1}               \
# CONFIG.S09_READ_ACCEPTANCE {1}               \
# CONFIG.S10_READ_ACCEPTANCE {1}               \
# CONFIG.S11_READ_ACCEPTANCE {1}               \
# CONFIG.S12_READ_ACCEPTANCE {1}               \
# CONFIG.S13_READ_ACCEPTANCE {1}               \
# CONFIG.S14_READ_ACCEPTANCE {1}               \
# CONFIG.S15_READ_ACCEPTANCE {1}               \
# CONFIG.M00_WRITE_ISSUING {1}                 \
# CONFIG.M01_WRITE_ISSUING {1}                 \
# CONFIG.M02_WRITE_ISSUING {1}                 \
# CONFIG.M03_WRITE_ISSUING {1}                 \
# CONFIG.M04_WRITE_ISSUING {1}                 \
# CONFIG.M05_WRITE_ISSUING {1}                 \
# CONFIG.M06_WRITE_ISSUING {1}                 \
# CONFIG.M07_WRITE_ISSUING {1}                 \
# CONFIG.M08_WRITE_ISSUING {1}                 \
# CONFIG.M09_WRITE_ISSUING {1}                 \
# CONFIG.M10_WRITE_ISSUING {1}                 \
# CONFIG.M11_WRITE_ISSUING {1}                 \
# CONFIG.M12_WRITE_ISSUING {1}                 \
# CONFIG.M13_WRITE_ISSUING {1}                 \
# CONFIG.M14_WRITE_ISSUING {1}                 \
# CONFIG.M15_WRITE_ISSUING {1}                 \
# CONFIG.M00_READ_ISSUING {1}                  \
# CONFIG.M01_READ_ISSUING {1}                  \
# CONFIG.M02_READ_ISSUING {1}                  \
# CONFIG.M03_READ_ISSUING {1}                  \
# CONFIG.M04_READ_ISSUING {1}                  \
# CONFIG.M05_READ_ISSUING {1}                  \
# CONFIG.M06_READ_ISSUING {1}                  \
# CONFIG.M07_READ_ISSUING {1}                  \
# CONFIG.M08_READ_ISSUING {1}                  \
# CONFIG.M09_READ_ISSUING {1}                  \
# CONFIG.M10_READ_ISSUING {1}                  \
# CONFIG.M11_READ_ISSUING {1}                  \
# CONFIG.M12_READ_ISSUING {1}                  \
# CONFIG.M13_READ_ISSUING {1}                  \
# CONFIG.M14_READ_ISSUING {1}                  \
# CONFIG.M15_READ_ISSUING {1}                  \
# CONFIG.S00_SINGLE_THREAD {1}                 \
# CONFIG.M00_A00_ADDR_WIDTH {12}               \
# CONFIG.M01_A00_ADDR_WIDTH {12}               \
# CONFIG.M02_A00_ADDR_WIDTH {12}               \
# CONFIG.M00_A00_BASE_ADDR {0x0000000000000000}\
# CONFIG.M01_A00_BASE_ADDR {0x0000000000001000}\
# CONFIG.M02_A00_BASE_ADDR {0x0000000000002000}] [get_ips axi_crossbar_1]
# set_property generate_synth_checkpoint false [get_files axi_crossbar_1.xci]
# reset_target all [get_ips axi_crossbar_1]
# generate_target all [get_ips axi_crossbar_1]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_crossbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_crossbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_crossbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_crossbar_1'...
# create_ip -name clk_wiz -vendor xilinx.com -library ip -module_name clk_wiz_1
# if {[string match "${datapath_freq_mhz}" "200"]} {
# #200MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {5} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {24.000} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.000} \
#               CONFIG.CLKOUT1_JITTER {119.392} \
#               CONFIG.CLKOUT1_PHASE_ERROR {154.678}] [get_ips clk_wiz_1]
# } elseif {[string match "${datapath_freq_mhz}" "250"]} {
# #250MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {250.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {1} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {4.750} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.750} \
#               CONFIG.CLKOUT1_JITTER {85.152} \
#               CONFIG.CLKOUT1_PHASE_ERROR {78.266}] [get_ips clk_wiz_1]
# } elseif {[string match "${datapath_freq_mhz}" "260"]} {
# #260MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {260.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {25} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {120.250} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.625} \
#               CONFIG.CLKOUT1_JITTER {182.359} \
#               CONFIG.CLKOUT1_PHASE_ERROR {351.991}] [get_ips clk_wiz_10]
# } elseif {[string match "${datapath_freq_mhz}" "280"]} {
# #280MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {280.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {25} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {119.000} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.250} \
#               CONFIG.CLKOUT1_JITTER {183.720} \
#               CONFIG.CLKOUT1_PHASE_ERROR {357.524}] [get_ips clk_wiz_1]
# } elseif {[string match "${datapath_freq_mhz}" "300"]} {
# #300MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {300.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {5} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {24.000} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.000} \
#               CONFIG.CLKOUT1_JITTER {111.430} \
#               CONFIG.CLKOUT1_PHASE_ERROR {154.678}] [get_ips clk_wiz_1]
# } elseif {[string match "${datapath_freq_mhz}" "320"]} {
# #320MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {320.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {5} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {24.000} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.750} \
#               CONFIG.CLKOUT1_JITTER {110.215} \
#               CONFIG.CLKOUT1_PHASE_ERROR {154.678}] [get_ips clk_wiz_1]
# } else {
#       puts "Error: the specified clock is error"
#       exit -1
# }
# set_property generate_synth_checkpoint false [get_files clk_wiz_1.xci]
# reset_target all [get_ips clk_wiz_1]
# generate_target all [get_ips clk_wiz_1]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
# read_verilog     "./hdl/nf_datapath.v"
# read_verilog -sv "./hdl/top_wrapper.sv"
# read_verilog -sv "./hdl/osnt_attachment.sv"
# read_verilog     "./hdl/top.v"
# create_run -flow {Vivado Synthesis 2020} synth
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constraints
Run is defaulting to part: xcu250-figd2104-2L-e
# set_property write_incremental_synth_checkpoint true [get_runs synth_1]
# set_property AUTO_INCREMENTAL_CHECKPOINT 1 [get_runs synth_1]
# create_run impl -parent_run synth -flow {Vivado Implementation 2020}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constraints
Run is defaulting to parent run part: xcu250-figd2104-2L-e
# set_property strategy Performance_BalanceSLRs [get_runs impl_1]
# set_property steps.phys_opt_design.is_enabled true [get_runs impl_1]
# set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE ExploreWithHoldFix [get_runs impl_1]
# set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE Explore [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.is_enabled true [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_1]
# set_property SEVERITY {Warning} [get_drc_checks UCIO-1]
# launch_runs synth
[Sun Apr 28 11:03:08 2024] Launched synth...
Run output will be captured here: /home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/synth/runme.log
# wait_on_run synth
[Sun Apr 28 11:03:08 2024] Waiting for synth to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top top -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
CRITICAL WARNING: [filemgmt 20-1741] File 'tx_queue.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* osnt_mac_attachment_ip (/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/tx_queue.v)
* nf_mac_attachment_dma_ip (/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/hdl/tx_queue.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16816
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_dsc_trq_ctl with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projec
ts/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:45689]
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_dsc_trq_ctl with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projec
ts/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:45690]
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_pcie_rq with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/o
snt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:112662]
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_pcie_rq with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/o
snt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:112663]
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_pcie_rq with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/o
snt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:112664]
WARNING: [Synth 8-2306] macro XPREG redefined [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_
v4_0_vlsyn_rfs.sv:147338]
WARNING: [Synth 8-2306] macro XPREG_EN redefined [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qd
ma_v4_0_vlsyn_rfs.sv:147348]
WARNING: [Synth 8-2306] macro XLREG_EDGE redefined [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/
qdma_v4_0_vlsyn_rfs.sv:151203]
WARNING: [Synth 8-6901] identifier 'core_clk' is used before its declaration [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/hdl/top.v:158]
WARNING: [Synth 8-2507] parameter declaration becomes local in small_fifo with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project
/osnt.gen/sources_1/ip/osnt_extract_metadata_ip/hdl/small_fifo.v:65]
ERROR: [Synth 8-1852] concurrent assignment to a non-net m0_axis_tdata is not permitted [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/os
nt_bram_pcap_replay_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:834]
ERROR: [Synth 8-1852] concurrent assignment to a non-net m0_axis_tkeep is not permitted [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/os
nt_bram_pcap_replay_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:835]
ERROR: [Synth 8-1852] concurrent assignment to a non-net m0_axis_tuser is not permitted [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/os
nt_bram_pcap_replay_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:836]
ERROR: [Synth 8-1852] concurrent assignment to a non-net m0_axis_tlast is not permitted [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/os
nt_bram_pcap_replay_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:837]
ERROR: [Synth 8-1852] concurrent assignment to a non-net m0_axis_tvalid is not permitted [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/o
snt_bram_pcap_replay_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:838]
ERROR: [Synth 8-1852] concurrent assignment to a non-net fifo_rden is not permitted [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_b
ram_pcap_replay_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:839]
INFO: [Synth 8-2350] module osnt_bram_pcap_replay_uengine ignored due to previous errors [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/o
snt_bram_pcap_replay_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:31]
Failed to read verilog '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_pcap_replay_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_
uengine.v'
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 10 Warnings, 1 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:03:54 2024...
[Sun Apr 28 11:04:06 2024] synth finished
WARNING: [Vivado 12-8222] Failed run(s) : 'synth'
wait_on_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 3541.668 ; gain = 0.000 ; free physical = 58308 ; free virtual = 61603
# launch_runs impl_1
[Sun Apr 28 11:04:06 2024] Launched synth_1...
Run output will be captured here: /home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/synth_1/runme.log
[Sun Apr 28 11:04:06 2024] Launched impl_1...
Run output will be captured here: /home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Apr 28 11:04:06 2024] Waiting for impl_1 to finish...
 [Sun Apr 28 11:05:05 2024] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'synth_1'
wait_on_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 3541.668 ; gain = 0.000 ; free physical = 58308 ; free virtual = 61604
# open_checkpoint project/${design}.runs/impl_1/top_postroute_physopt.dcp
Command: open_checkpoint project/osnt.runs/impl_1/top_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3541.668 ; gain = 0.000 ; free physical = 58307 ; free virtual = 61603
ERROR: [Common 17-69] Command failed: File '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/impl_1/top_postroute_physopt.dcp' does not exist
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:05:05 2024...
make: *** [Makefile:36: project] Error 1
make: Leaving directory '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw'
~/OSNT-PLUS/h/p/o/hw ❯                                                                                 х 2 7m 23s main +5 !9 ?13 jw2282@nf-server02 11:05:17 [3139]
~/OSNT-PLUS/h/p/osnt/hw ❯ source ~/OSNT-PLUS/tools/settings.sh && make -C ~/OSNT-PLUS osnt-cores && make -C $NF_DESIGN_DIR/hw clean && make -C $NF_DESIGN_DIR/hw
[ok]    All parameters has been checked.
[ok]    Vivado Version (2020.2) has been checked.
     NFPLUS_FOLDER  :   /home/jw2282/OSNT-PLUS
     BOARD_NAME     :   au250
     NF_PROJECT_NAME:   osnt
Done...
make: Entering directory '/home/jw2282/OSNT-PLUS'
make -C hw/lib/contrib/osnt_packet_cutter_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_packet_cutter_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* web* xsim* xvlog*
vivado -mode tcl -source osnt_packet_cutter.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_packet_cutter.tcl
# set design              osnt_packet_cutter
# set top                 osnt_packet_cutter
# set ip_version          1.00
# set ip_version_display  v1_00
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_packet_cutter_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_packet_cutter.v"
# read_verilog "./hdl/verilog/packet_cutter_cpu_regs_defines.v"
# read_verilog "./hdl/verilog/packet_cutter.v"
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RW_REGS' by 5 for port or parameter 'rw_regs'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RW_REGS' by 5 for port or parameter 'rw_defaults'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RO_REGS' by 2 for port or parameter 'ro_regs'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/packet_cutter_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-414] HDL Parameter 'C_FAMILY': Parameter name is reserved.
WARNING: [IP_Flow 19-3158] Bus Interface 'M_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {1024} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {1024} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S_AXI -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces M_AXIS -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-414] HDL Parameter 'C_FAMILY': Parameter name is reserved.
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXI' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:10:12 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_packet_cutter_v1_0_0'
make -C hw/lib/contrib/osnt_inter_packet_delay_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_inter_packet_delay_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* web* xsim* xvlog*
vivado -mode tcl -source osnt_inter_packet_delay.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_inter_packet_delay.tcl
# set design              osnt_inter_packet_delay
# set top                 osnt_inter_packet_delay
# set ip_version          1.00
# set ip_version_display  v1_00
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_inter_packet_delay_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_inter_packet_delay.v"
# read_verilog "./hdl/verilog/inter_packet_delay_cpu_regs.v"
# read_verilog "./hdl/verilog/inter_packet_delay.v"
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rw_regs' has a dependency on the module local parameter or undefined parameter 'NUM_RW_REGS'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/inter_packet_delay_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm0_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m1_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s1_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'm0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'm1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axi' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:10:25 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_inter_packet_delay_v1_0_0'
make -C hw/lib/contrib/osnt_extract_metadata_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_extract_metadata_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* xsim* xvlog*
vivado -mode tcl -source osnt_extract_metadata.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_extract_metadata.tcl
# set design              osnt_extract_metadata
# set top                 osnt_extract_metadata
# set ip_version          1.00
# set ip_version_display  v1_00
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_extract_metadata_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_extract_metadata.v"
# read_verilog "./hdl/verilog/extract_metadata.v"
# read_verilog "./hdl/verilog/extract_metadata_cpu_regs.v"
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RW_REGS' by 2 for port or parameter 'rw_regs'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/extract_metadata_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'm_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axi' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:10:38 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_extract_metadata_v1_0_0'
make -C hw/lib/contrib/osnt_bram_pcap_replay_uengine_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_pcap_replay_uengine_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* xsim* web* xvlog* *blk* ip_proj/ ip_user_files/
vivado -mode tcl -source osnt_bram_pcap_replay_uengine.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_bram_pcap_replay_uengine.tcl
# set design              osnt_bram_pcap_replay_uengine
# set top                 osnt_bram_pcap_replay_uengine
# set ip_version          1.00
# set ip_version_display  v1_00
# set proj_dir            ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_pcap_replay_uengine_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# set sub_ip_name  "bram_fifo_conv_512to128_0"
# create_ip -name axis_dwidth_converter -vendor xilinx.com -library ip -module_name $sub_ip_name -dir ./${proj_dir}
# set_property -dict {
#    CONFIG.M_TDATA_NUM_BYTES {16}
#    CONFIG.TUSER_BITS_PER_BYTE {8}
#    CONFIG.HAS_TLAST {1}
#    CONFIG.HAS_TKEEP {1}} [get_ips ${sub_ip_name}]
# set_property CONFIG.S_TDATA_NUM_BYTES {64} [get_ips ${sub_ip_name}]
# generate_target {instantiation_template} [get_files ./${proj_dir}/${sub_ip_name}/${sub_ip_name}.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_fifo_conv_512to128_0'...
# generate_target all [get_files  ./${proj_dir}/${sub_ip_name}/${sub_ip_name}.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_fifo_conv_512to128_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram_fifo_conv_512to128_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram_fifo_conv_512to128_0'...
# set sub_ip_name  "bram_fifo_conv_128to512_0"
# create_ip -name axis_dwidth_converter -vendor xilinx.com -library ip -module_name ${sub_ip_name} -dir ./${proj_dir}
# set_property -dict {
#    CONFIG.S_TDATA_NUM_BYTES {16}
#    CONFIG.TUSER_BITS_PER_BYTE {8}
#    CONFIG.HAS_TLAST {1}
#    CONFIG.HAS_TKEEP {1}} [get_ips ${sub_ip_name}]
# set_property CONFIG.M_TDATA_NUM_BYTES {64} [get_ips ${sub_ip_name}]
# generate_target {instantiation_template} [get_files ./${proj_dir}/${sub_ip_name}/${sub_ip_name}.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_fifo_conv_128to512_0'...
# generate_target all [get_files  ./${proj_dir}/${sub_ip_name}/${sub_ip_name}.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_fifo_conv_128to512_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram_fifo_conv_128to512_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram_fifo_conv_128to512_0'...
# read_verilog "./hdl/verilog/bram_pcap_replay_uengine_cpu_regs.v"
# read_verilog "./hdl/verilog/osnt_bram_pcap_replay_uengine.v"
# read_verilog "./hdl/verilog/pre_pcap_bram_store.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RW_REGS' by 14 for port or parameter 'rw_regs'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/bram_pcap_replay_uengine_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm0_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m1_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'm0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'm1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axi' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:10:52 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_pcap_replay_uengine_v1_0_0'
make -C hw/lib/contrib/osnt_stamp_counter_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_stamp_counter_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
vivado -mode batch -source osnt_stamp_counter.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_stamp_counter.tcl
# set design osnt_stamp_counter
# set top osnt_stamp_counter
# set device $::env(DEVICE)
# set proj_dir ./ip_proj
# set ip_version 1.0
# set lib_name NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_stamp_counter_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# puts "osnt_stamp_counter"
osnt_stamp_counter
# read_verilog "./hdl/osnt_stamp_counter.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
WARNING: [IP_Flow 19-5661] Bus Interface 'ACLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::add_user_parameter {TIMESTAMP_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters TIMESTAMP_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters TIMESTAMP_WIDTH]
# set_property value {64} [ipx::get_user_parameters TIMESTAMP_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters TIMESTAMP_WIDTH]
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_stamp_counter_v1_0_0/ip_proj'.)
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'ACLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:11:06 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_stamp_counter_v1_0_0'
make -C hw/lib/contrib/osnt_mac_attachment_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
vivado -mode batch -source osnt_mac_attachment.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_mac_attachment.tcl
# set device          $::env(DEVICE)
# set ip_name           {osnt_mac_attachment}
# set lib_name          {NetFPGA}
# set vendor_name       {NetFPGA}
# set ip_display_name   {osnt_mac_attachment}
# set ip_description    {10G Ethernet attachment for NetFPGA NFPLUS}
# set vendor_display_name {NetFPGA}
# set vendor_company_url        {http://www.netfpga.org}
# set ip_version                {1.0}
# set proj_dir          ./ip_proj
# set_param project.singleFileAddWarning.Threshold 500
# set subcore_names {\
#               nf_axis_converter\
#               fallthrough_small_fifo\
# }
# set source_dir { \
#               hdl\
# }
# set VerilogFiles [list]
# set VerilogFiles [concat \
#                       [glob -nocomplain hdl]]
# set rtl_dirs  [list]
# set rtl_dirs  [concat \
#                       hdl]
# set top_module_name {osnt_mac_attachment}
# set top_module_file ./hdl/$top_module_name.v
# puts "top_file: $top_module_file \n"
top_file: ./hdl/osnt_mac_attachment.v

# set bus_interfaces {\
#       xilinx.com:signal:clock:1.0\
#       xilinx.com:signal:reset:1.0\
#       xilinx.com:interface:axis_rtl:1.0\
# }
# create_project -name ${ip_name} -force -dir "./${proj_dir}" -part ${device}
# set_property source_mgmt_mode All [current_project]
# set_property top $top_module_name [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# foreach rtl_dir $rtl_dirs {
#         set_property include_dirs $rtl_dirs [current_fileset]
# }
# foreach verilog_file $VerilogFiles {
#       add_files -norecurse ${verilog_file}
# }
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_1_9 -dir ./${proj_dir}
# set_property -dict [list \
#       CONFIG.Component_Name {fifo_generator_1_9} \
#       CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} \
#       CONFIG.Performance_Options {First_Word_Fall_Through} \
#       CONFIG.Input_Data_Width {1} \
#       CONFIG.Input_Depth {16} \
#       CONFIG.Output_Data_Width {1} \
#       CONFIG.Output_Depth {16} \
#       CONFIG.Reset_Type {Asynchronous_Reset} \
#       CONFIG.Full_Flags_Reset_Value {1} \
#       CONFIG.Data_Count_Width {4} \
#       CONFIG.Write_Data_Count_Width {4} \
#       CONFIG.Read_Data_Count_Width {4} \
#       CONFIG.Full_Threshold_Assert_Value {15} \
#       CONFIG.Full_Threshold_Negate_Value {14} \
#       CONFIG.Empty_Threshold_Assert_Value {4} \
#       CONFIG.Empty_Threshold_Negate_Value {5} \
#       CONFIG.Enable_Safety_Circuit {true}] [get_ips fifo_generator_1_9]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'fifo_generator_1_9' to 'fifo_generator_1_9' is not allowed and is ignored.
# generate_target {instantiation_template} [get_files ./${proj_dir}/fifo_generator_1_9/fifo_generator_1_9.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_1_9'...
# generate_target all [get_files  ./${proj_dir}/fifo_generator_1_9/fifo_generator_1_9.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_1_9'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_1_9'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_1_9'...
# ipx::package_project -force -import_files ./${proj_dir}/fifo_generator_1_9/fifo_generator_1_9.xci
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4656] Synthesis file group is packaged with a Dependency property value 'hdl' although it may not be recognized as a synthesis -include_dir pro
perty after IP delivery.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0/hdl/osnt_mac_att
achment_cpu_regs.v'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/osnt_mac_attachment_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4656] Synthesis file group is packaged with a Dependency property value 'hdl' although it may not be recognized as a synthesis -include_dir pro
perty after IP delivery.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0/hdl/osnt_mac_att
achment_cpu_regs.v'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/osnt_mac_attachment_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name                     ${ip_name} [ipx::current_core]
# set_property library                  ${lib_name} [ipx::current_core]
# set_property vendor_display_name      ${vendor_display_name} [ipx::current_core]
# set_property company_url              ${vendor_company_url} [ipx::current_core]
# set_property vendor                   ${vendor_name} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy                         {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version                  ${ip_version} [ipx::current_core]
# set_property display_name             ${ip_display_name} [ipx::current_core]
# set_property description              ${ip_description} [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:nf_axis_converter:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:nf_axis_converter:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::remove_all_hdl_parameter [ipx::current_core]
# ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file $top_module_file -top_module_name $top_module_name
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
# ipx::infer_user_parameters [ipx::current_core]
# set_property value_validation_type list [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list {1024 512 256 64} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list {1024 512 256 64} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# set_property value_validation_list {0 1} [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list 128 [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list 128 [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# set_property value_validation_list {0 1} [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# set_property value_validation_list 64 [ipx::get_user_parameters TIMESTAMP_WIDTH -of_objects [ipx::current_core]]
# ipx::remove_all_port [ipx::current_core]
# ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file $top_module_file -top_module_name $top_module_name
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
# foreach bus_standard ${bus_interfaces} {
#       ipx::infer_bus_interfaces ${bus_standard} [ipx::current_core]
# }
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
# ipx::add_bus_interface clk156 [ipx::current_core]
# set_property abstraction_type_vlnv xilinx.com:signal:clock_rtl:1.0 [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property bus_type_vlnv xilinx.com:signal:clock:1.0 [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property interface_mode slave [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# ipx::add_port_map CLK [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property physical_name clk156 [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property value m_axis_mac:s_axis_mac [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_interface areset_clk156 [ipx::current_core]
# set_property abstraction_type_vlnv xilinx.com:signal:reset_rtl:1.0 [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property bus_type_vlnv xilinx.com:signal:reset:1.0 [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property interface_mode slave [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# ipx::add_port_map RST [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property physical_name areset_clk156 [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter POLARITY [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property value ACTIVE_HIGH [ipx::get_bus_parameters POLARITY -of_objects [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axis_aclk -of_objects [ipx::current_core]]
# set_property value m_axis_pipe:s_axis_pipe [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axis_aclk -of_objects [ipx::current_core
]]]
# ipx::add_bus_parameter TDATA_NUM_BYTES [ipx::get_bus_interfaces m_axis_pipe -of_objects [ipx::current_core]]
# set_property description {TDATA Width (bytes)} [ipx::get_bus_parameters TDATA_NUM_BYTES -of_objects [ipx::get_bus_interfaces m_axis_pipe -of_objects [ipx::current
_core]]]
# set_property value 32 [ipx::get_bus_parameters TDATA_NUM_BYTES -of_objects [ipx::get_bus_interfaces m_axis_pipe -of_objects [ipx::current_core]]]
# ipx::check_integrity [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-3834] Port 'm_axis_pipe_tdata': Port mapped to the logical port 'TDATA' of 'xilinx.com:interface:axis:1.0' interface must have a width
 of multiples of 8 bits.  The current port width is '1'.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# write_peripheral [ipx::current_core]
# ipx::create_xgui_files [ipx::current_core]
# ipx::update_checksums [ipx::current_core]
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:11:23 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0'
make -C hw/lib/contrib/osnt_rate_limiter_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_rate_limiter_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* xsim* xvlog* web*
vivado -mode tcl -source osnt_rate_limiter.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_rate_limiter.tcl
# set design              osnt_rate_limiter
# set top                 osnt_rate_limiter
# set ip_version          1.0
# set ip_version_display  v1_0
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_rate_limiter_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_rate_limiter.v"
# read_verilog "./hdl/verilog/rate_limiter_simple.v"
# read_verilog "./hdl/verilog/rate_limiter_cpu_regs.v"
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rw_regs' has a dependency on the module local parameter or undefined parameter 'NUM_RW_REGS'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/rate_limiter_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/rate_limiter_cpu_regs.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm0_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m1_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s1_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'm0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'm1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axi' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:11:36 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_rate_limiter_v1_0_0'
make -C hw/lib/contrib/osnt_bram_v1_1_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_v1_1_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* web* xsim* xvlog* isim* fuse* *pcap_mem*
vivado -mode tcl -source osnt_bram.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_bram.tcl
# set design              osnt_bram
# set top                 osnt_bram
# set ip_version          1.10
# set ip_version_display  v1_10
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_v1_1_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_bram.v"
# update_compile_order -fileset sim_1
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'bram_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-861] XGUI layout file basename "xgui/osnt_bram_v1_0.tcl" does not have the current IP <name>_v<version> format. If the IP name or version was chan
ged recently, recreate this file to update the file format.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:11:49 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_v1_1_0'
/////////////////////////////////////////
//      OSNT library cores created.
/////////////////////////////////////////
make: Leaving directory '/home/jw2282/OSNT-PLUS'
make: Entering directory '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw'
rm -rf project
rm -f vivado*
rm -rf ip_repo
make: Leaving directory '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw'
make: Entering directory '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw'
echo "Create reference project under folder /project";
Create reference project under folder /project

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source tcl/osnt.tcl
# set design $::env(NF_PROJECT_NAME)
# set top top
# set device $::env(DEVICE)
# set board  $::env(BOARD)
# set board_name  $::env(BOARD_NAME)
# set proj_dir ./project
# set public_repo_dir $::env(NFPLUS_FOLDER)/hw/lib
# set repo_dir ./ip_repo
# set project_constraints "${public_repo_dir}/common/constraints/${board_name}_general.xdc"
# set start_time [exec date +%s]
# set_param general.maxThreads 8
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter max_loop_limit 200000"
# set datapath_width_bit    1024
# set tx_datapath_width_bit 512
# set timestamp_width_bit   64
# set datapath_freq_mhz     250
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device}
# set_property board_part ${board} [current_project]
# set_property source_mgmt_mode DisplayOnly [current_project]
# set_property top ${top} [current_fileset]
# if {[string match $board_name "au280"]} {
#       set_property verilog_define { {BOARD_AU280} {au280} {__synthesis__} } [current_fileset]
#       set board_param "AU280"
# } elseif {[string match $board_name "au250"]} {
#       set_property verilog_define { {BOARD_AU250} {__synthesis__} } [current_fileset]
#       set board_param "AU250"
# } elseif {[string match $board_name "au200"]} {
#       set_property verilog_define { {BOARD_AU200} {__synthesis__} } [current_fileset]
#       set board_param "AU200"
# } elseif {[string match $board_name "vcu1525"]} {
#       set_property verilog_define { {BOARD_VCU1525} {__synthesis__} } [current_fileset]
#       set board_param "VCU1525"
# }
# set_property generic "C_NF_DATA_WIDTH=${datapath_width_bit} BOARD=\"${board_param}\"" [current_fileset]
# puts "Creating User Datapath reference project"
Creating User Datapath reference project
# create_fileset -constrset -quiet constraints
# file copy ${public_repo_dir}/ ${repo_dir}
# set_property ip_repo_paths ${repo_dir} [current_fileset]
# add_files -fileset constraints -norecurse ${project_constraints}
# if {[string match $board_name "au280"]} {
#       add_files -fileset constraints -norecurse ./constraints/au280_timing.tcl
# } elseif {[string match $board_name "au200"]} {
#       add_files -fileset constraints -norecurse ${public_repo_dir}/common/constraints/au200_vcu1525_timing.tcl
#       add_files -fileset constraints -norecurse ./constraints/au200_vcu1525_user_timing.tcl
# } elseif {[string match $board_name "vcu1525"]} {
#       add_files -fileset constraints -norecurse ${public_repo_dir}/common/constraints/au200_vcu1525_timing.tcl
#       add_files -fileset constraints -norecurse ./constraints/au200_vcu1525_user_timing.tcl
# } else {
#       add_files -fileset constraints -norecurse ${public_repo_dir}/common/constraints/au250_timing.tcl
# }
# set_property is_enabled true [get_files ${project_constraints}]
# set_property constrset constraints [get_runs synth_1]
# set_property constrset constraints [get_runs impl_1]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# create_ip -name osnt_extract_metadata -vendor NetFPGA -library NetFPGA -module_name osnt_extract_metadata_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_extract_metadata_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_extract_metadata_ip]
# set_property generate_synth_checkpoint false [get_files osnt_extract_metadata_ip.xci]
# reset_target all [get_ips osnt_extract_metadata_ip]
# generate_target all [get_ips osnt_extract_metadata_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_extract_metadata_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_extract_metadata_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_extract_metadata_ip'...
# create_ip -name nic_output_port_lookup -vendor NetFPGA -library NetFPGA -module_name nic_output_port_lookup_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips nic_output_port_lookup_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips nic_output_port_lookup_ip]
# set_property CONFIG.C_S_AXI_ADDR_WIDTH 12 [get_ips nic_output_port_lookup_ip]
# set_property generate_synth_checkpoint false [get_files nic_output_port_lookup_ip.xci]
# reset_target all [get_ips nic_output_port_lookup_ip]
# generate_target all [get_ips nic_output_port_lookup_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'nic_output_port_lookup_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nic_output_port_lookup_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nic_output_port_lookup_ip'...
# create_ip -name osnt_bram_pcap_replay_uengine -vendor NetFPGA -library NetFPGA -module_name osnt_bram_pcap_replay_uengine_ip
WARNING: [IP_Flow 19-4832] The IP name 'osnt_bram_pcap_replay_uengine_ip' you have specified is long. The Windows operating system has path length limitations. It i
s recommended you use shorter names to reduce the likelihood of issues.
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_bram_pcap_replay_uengine_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_bram_pcap_replay_uengine_ip]
# set_property generate_synth_checkpoint false [get_files osnt_bram_pcap_replay_uengine_ip.xci]
# reset_target all [get_ips osnt_bram_pcap_replay_uengine_ip]
# generate_target all [get_ips osnt_bram_pcap_replay_uengine_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_bram_pcap_replay_uengine_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_bram_pcap_replay_uengine_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_bram_pcap_replay_uengine_ip'...
# create_ip -name osnt_bram -version 1.10 -vendor NetFPGA -library NetFPGA -module_name osnt_bram_ip
# set_property generate_synth_checkpoint false [get_files osnt_bram_ip.xci]
# reset_target all [get_ips osnt_bram_ip]
# generate_target all [get_ips osnt_bram_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_bram_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_bram_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_bram_ip'...
# create_ip -name osnt_inter_packet_delay -vendor NetFPGA -library NetFPGA -module_name osnt_inter_packet_delay_ip
WARNING: [IP_Flow 19-4832] The IP name 'osnt_inter_packet_delay_ip' you have specified is long. The Windows operating system has path length limitations. It is reco
mmended you use shorter names to reduce the likelihood of issues.
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_inter_packet_delay_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_inter_packet_delay_ip]
# set_property generate_synth_checkpoint false [get_files osnt_inter_packet_delay_ip.xci]
# reset_target all [get_ips osnt_inter_packet_delay_ip]
# generate_target all [get_ips osnt_inter_packet_delay_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_inter_packet_delay_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_inter_packet_delay_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_inter_packet_delay_ip'...
# create_ip -name osnt_rate_limiter -vendor NetFPGA -library NetFPGA -module_name osnt_rate_limiter_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_rate_limiter_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_rate_limiter_ip]
# set_property generate_synth_checkpoint false [get_files osnt_rate_limiter_ip.xci]
# reset_target all [get_ips osnt_rate_limiter_ip]
# generate_target all [get_ips osnt_rate_limiter_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_rate_limiter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_rate_limiter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_rate_limiter_ip'...
# create_ip -name input_arbiter -vendor NetFPGA -library NetFPGA -module_name input_arbiter_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${datapath_width_bit} [get_ips input_arbiter_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${datapath_width_bit} [get_ips input_arbiter_ip]
# set_property CONFIG.C_S_AXI_ADDR_WIDTH 12 [get_ips input_arbiter_ip]
# set_property generate_synth_checkpoint false [get_files input_arbiter_ip.xci]
# reset_target all [get_ips input_arbiter_ip]
# generate_target all [get_ips input_arbiter_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'input_arbiter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'input_arbiter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'input_arbiter_ip'...
# create_ip -name xilinx_shell -vendor xilinx -library xilinx -module_name xilinx_shell_ip
# set_property CONFIG.MAX_PKT_LEN 1518 [get_ips xilinx_shell_ip]
# set_property CONFIG.NUM_QUEUE 2048 [get_ips xilinx_shell_ip]
# set_property CONFIG.NUM_PHYS_FUNC 2 [get_ips xilinx_shell_ip]
# set_property CONFIG.NUM_CMAC_PORT 2 [get_ips xilinx_shell_ip]
# set_property generate_synth_checkpoint false [get_files xilinx_shell_ip.xci]
# reset_target all [get_ips xilinx_shell_ip]
# generate_target all [get_ips xilinx_shell_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xilinx_shell_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xilinx_shell_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xilinx_shell_ip'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xilinx_shell_ip'...
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [xilinx.com:ip:ecc:2.0-1] qdma_subsystem_c2h_ecc: before
INFO: [xilinx.com:ip:ecc:2.0-1] qdma_subsystem_c2h_ecc: before
INFO: [xilinx.com:ip:ecc:2.0-1] qdma_subsystem_c2h_ecc: before
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PF3_INTERRUPT_PIN' from 'NONE' to 'INTA' has been ignored for IP 'xilinx_shell_ip/q
dma_no_sriov/qdma_no_sriov_pcie4_ip'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PF2_INTERRUPT_PIN' from 'NONE' to 'INTA' has been ignored for IP 'xilinx_shell_ip/q
dma_no_sriov/qdma_no_sriov_pcie4_ip'
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
generate_target: Time (s): cpu = 00:02:27 ; elapsed = 00:02:48 . Memory (MB): peak = 3447.852 ; gain = 1026.941 ; free physical = 58428 ; free virtual = 61619
# create_ip -name osnt_stamp_counter -vendor NetFPGA -library NetFPGA -module_name osnt_stamp_counter_ip
# set_property CONFIG.TIMESTAMP_WIDTH ${timestamp_width_bit} [get_ips osnt_stamp_counter_ip]
# set_property generate_synth_checkpoint false [get_files osnt_stamp_counter_ip.xci]
# reset_target all [get_ips osnt_stamp_counter_ip]
# generate_target all [get_ips osnt_stamp_counter_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_stamp_counter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_stamp_counter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_stamp_counter_ip'...
# create_ip -name osnt_mac_attachment -vendor NetFPGA -library NetFPGA -module_name osnt_mac_attachment_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${datapath_width_bit} [get_ips osnt_mac_attachment_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_mac_attachment_ip]
# set_property generate_synth_checkpoint false [get_files osnt_mac_attachment_ip.xci]
# reset_target all [get_ips osnt_mac_attachment_ip]
# generate_target all [get_ips osnt_mac_attachment_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_mac_attachment_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_mac_attachment_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_mac_attachment_ip'...
# create_ip -name nf_mac_attachment -vendor NetFPGA -library NetFPGA -module_name nf_mac_attachment_dma_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips nf_mac_attachment_dma_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${datapath_width_bit} [get_ips nf_mac_attachment_dma_ip]
# set_property CONFIG.C_DEFAULT_VALUE_ENABLE 0 [get_ips nf_mac_attachment_dma_ip]
# set_property generate_synth_checkpoint false [get_files nf_mac_attachment_dma_ip.xci]
# reset_target all [get_ips nf_mac_attachment_dma_ip]
# generate_target all [get_ips nf_mac_attachment_dma_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'nf_mac_attachment_dma_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nf_mac_attachment_dma_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nf_mac_attachment_dma_ip'...
# create_ip -name axi_crossbar -vendor xilinx.com -library ip -module_name axi_crossbar_0
# set_property -dict [list \
# CONFIG.NUM_MI {8}                           \
# CONFIG.PROTOCOL {AXI4LITE}                   \
# CONFIG.CONNECTIVITY_MODE {SASD}              \
# CONFIG.R_REGISTER {1}                        \
# CONFIG.S00_WRITE_ACCEPTANCE {1}              \
# CONFIG.S01_WRITE_ACCEPTANCE {1}              \
# CONFIG.S02_WRITE_ACCEPTANCE {1}              \
# CONFIG.S03_WRITE_ACCEPTANCE {1}              \
# CONFIG.S04_WRITE_ACCEPTANCE {1}              \
# CONFIG.S05_WRITE_ACCEPTANCE {1}              \
# CONFIG.S06_WRITE_ACCEPTANCE {1}              \
# CONFIG.S07_WRITE_ACCEPTANCE {1}              \
# CONFIG.S08_WRITE_ACCEPTANCE {1}              \
# CONFIG.S09_WRITE_ACCEPTANCE {1}              \
# CONFIG.S10_WRITE_ACCEPTANCE {1}              \
# CONFIG.S11_WRITE_ACCEPTANCE {1}              \
# CONFIG.S12_WRITE_ACCEPTANCE {1}              \
# CONFIG.S13_WRITE_ACCEPTANCE {1}              \
# CONFIG.S14_WRITE_ACCEPTANCE {1}              \
# CONFIG.S15_WRITE_ACCEPTANCE {1}              \
# CONFIG.S00_READ_ACCEPTANCE {1}               \
# CONFIG.S01_READ_ACCEPTANCE {1}               \
# CONFIG.S02_READ_ACCEPTANCE {1}               \
# CONFIG.S03_READ_ACCEPTANCE {1}               \
# CONFIG.S04_READ_ACCEPTANCE {1}               \
# CONFIG.S05_READ_ACCEPTANCE {1}               \
# CONFIG.S06_READ_ACCEPTANCE {1}               \
# CONFIG.S07_READ_ACCEPTANCE {1}               \
# CONFIG.S08_READ_ACCEPTANCE {1}               \
# CONFIG.S09_READ_ACCEPTANCE {1}               \
# CONFIG.S10_READ_ACCEPTANCE {1}               \
# CONFIG.S11_READ_ACCEPTANCE {1}               \
# CONFIG.S12_READ_ACCEPTANCE {1}               \
# CONFIG.S13_READ_ACCEPTANCE {1}               \
# CONFIG.S14_READ_ACCEPTANCE {1}               \
# CONFIG.S15_READ_ACCEPTANCE {1}               \
# CONFIG.M00_WRITE_ISSUING {1}                 \
# CONFIG.M01_WRITE_ISSUING {1}                 \
# CONFIG.M02_WRITE_ISSUING {1}                 \
# CONFIG.M03_WRITE_ISSUING {1}                 \
# CONFIG.M04_WRITE_ISSUING {1}                 \
# CONFIG.M05_WRITE_ISSUING {1}                 \
# CONFIG.M06_WRITE_ISSUING {1}                 \
# CONFIG.M07_WRITE_ISSUING {1}                 \
# CONFIG.M08_WRITE_ISSUING {1}                 \
# CONFIG.M09_WRITE_ISSUING {1}                 \
# CONFIG.M10_WRITE_ISSUING {1}                 \
# CONFIG.M11_WRITE_ISSUING {1}                 \
# CONFIG.M12_WRITE_ISSUING {1}                 \
# CONFIG.M13_WRITE_ISSUING {1}                 \
# CONFIG.M14_WRITE_ISSUING {1}                 \
# CONFIG.M15_WRITE_ISSUING {1}                 \
# CONFIG.M00_READ_ISSUING {1}                  \
# CONFIG.M01_READ_ISSUING {1}                  \
# CONFIG.M02_READ_ISSUING {1}                  \
# CONFIG.M03_READ_ISSUING {1}                  \
# CONFIG.M04_READ_ISSUING {1}                  \
# CONFIG.M05_READ_ISSUING {1}                  \
# CONFIG.M06_READ_ISSUING {1}                  \
# CONFIG.M07_READ_ISSUING {1}                  \
# CONFIG.M08_READ_ISSUING {1}                  \
# CONFIG.M09_READ_ISSUING {1}                  \
# CONFIG.M10_READ_ISSUING {1}                  \
# CONFIG.M11_READ_ISSUING {1}                  \
# CONFIG.M12_READ_ISSUING {1}                  \
# CONFIG.M13_READ_ISSUING {1}                  \
# CONFIG.M14_READ_ISSUING {1}                  \
# CONFIG.M15_READ_ISSUING {1}                  \
# CONFIG.S00_SINGLE_THREAD {1}                 \
# CONFIG.M00_A00_ADDR_WIDTH {12}               \
# CONFIG.M01_A00_ADDR_WIDTH {12}               \
# CONFIG.M02_A00_ADDR_WIDTH {12}               \
# CONFIG.M03_A00_ADDR_WIDTH {12}               \
# CONFIG.M04_A00_ADDR_WIDTH {12}               \
# CONFIG.M05_A00_ADDR_WIDTH {12}               \
# CONFIG.M06_A00_ADDR_WIDTH {12}               \
# CONFIG.M07_A00_ADDR_WIDTH {12}               \
# CONFIG.M00_A00_BASE_ADDR {0x0000000000000000}\
# CONFIG.M01_A00_BASE_ADDR {0x0000000000001000}\
# CONFIG.M02_A00_BASE_ADDR {0x0000000000002000}\
# CONFIG.M03_A00_BASE_ADDR {0x0000000000003000}\
# CONFIG.M04_A00_BASE_ADDR {0x0000000000004000}\
# CONFIG.M05_A00_BASE_ADDR {0x0000000000005000}\
# CONFIG.M06_A00_BASE_ADDR {0x0000000000006000}\
# CONFIG.M07_A00_BASE_ADDR {0x0000000000007000}] [get_ips axi_crossbar_0]
# set_property generate_synth_checkpoint false [get_files axi_crossbar_0.xci]
# reset_target all [get_ips axi_crossbar_0]
# generate_target all [get_ips axi_crossbar_0]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_crossbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_crossbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_crossbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_crossbar_0'...
# create_ip -name axi_clock_converter -vendor xilinx.com -library ip -module_name axi_clock_converter_0
# set_property -dict {
#     CONFIG.PROTOCOL {AXI4LITE}
#     CONFIG.DATA_WIDTH {32}
#     CONFIG.ID_WIDTH {0}
#     CONFIG.AWUSER_WIDTH {0}
#     CONFIG.ARUSER_WIDTH {0}
#     CONFIG.RUSER_WIDTH {0}
#     CONFIG.WUSER_WIDTH {0}
#     CONFIG.BUSER_WIDTH {0}
#     CONFIG.SI_CLK.FREQ_HZ {250000000}
#     CONFIG.MI_CLK.FREQ_HZ ${datapath_freq_mhz}000000
#     CONFIG.ACLK_ASYNC {1}
#     CONFIG.SYNCHRONIZATION_STAGES {3}
# } [get_ips axi_clock_converter_0]
# set_property generate_synth_checkpoint false [get_files axi_clock_converter_0.xci]
# reset_target all [get_ips axi_clock_converter_0]
# generate_target all [get_ips axi_clock_converter_0]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_clock_converter_0'...
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_clock_converter_0'...
# create_ip -name axi_crossbar -vendor xilinx.com -library ip -module_name axi_crossbar_1
# set_property -dict [list \
# CONFIG.NUM_MI {3}                           \
# CONFIG.PROTOCOL {AXI4LITE}                   \
# CONFIG.CONNECTIVITY_MODE {SASD}              \
# CONFIG.R_REGISTER {1}                        \
# CONFIG.S00_WRITE_ACCEPTANCE {1}              \
# CONFIG.S01_WRITE_ACCEPTANCE {1}              \
# CONFIG.S02_WRITE_ACCEPTANCE {1}              \
# CONFIG.S03_WRITE_ACCEPTANCE {1}              \
# CONFIG.S04_WRITE_ACCEPTANCE {1}              \
# CONFIG.S05_WRITE_ACCEPTANCE {1}              \
# CONFIG.S06_WRITE_ACCEPTANCE {1}              \
# CONFIG.S07_WRITE_ACCEPTANCE {1}              \
# CONFIG.S08_WRITE_ACCEPTANCE {1}              \
# CONFIG.S09_WRITE_ACCEPTANCE {1}              \
# CONFIG.S10_WRITE_ACCEPTANCE {1}              \
# CONFIG.S11_WRITE_ACCEPTANCE {1}              \
# CONFIG.S12_WRITE_ACCEPTANCE {1}              \
# CONFIG.S13_WRITE_ACCEPTANCE {1}              \
# CONFIG.S14_WRITE_ACCEPTANCE {1}              \
# CONFIG.S15_WRITE_ACCEPTANCE {1}              \
# CONFIG.S00_READ_ACCEPTANCE {1}               \
# CONFIG.S01_READ_ACCEPTANCE {1}               \
# CONFIG.S02_READ_ACCEPTANCE {1}               \
# CONFIG.S03_READ_ACCEPTANCE {1}               \
# CONFIG.S04_READ_ACCEPTANCE {1}               \
# CONFIG.S05_READ_ACCEPTANCE {1}               \
# CONFIG.S06_READ_ACCEPTANCE {1}               \
# CONFIG.S07_READ_ACCEPTANCE {1}               \
# CONFIG.S08_READ_ACCEPTANCE {1}               \
# CONFIG.S09_READ_ACCEPTANCE {1}               \
# CONFIG.S10_READ_ACCEPTANCE {1}               \
# CONFIG.S11_READ_ACCEPTANCE {1}               \
# CONFIG.S12_READ_ACCEPTANCE {1}               \
# CONFIG.S13_READ_ACCEPTANCE {1}               \
# CONFIG.S14_READ_ACCEPTANCE {1}               \
# CONFIG.S15_READ_ACCEPTANCE {1}               \
# CONFIG.M00_WRITE_ISSUING {1}                 \
# CONFIG.M01_WRITE_ISSUING {1}                 \
# CONFIG.M02_WRITE_ISSUING {1}                 \
# CONFIG.M03_WRITE_ISSUING {1}                 \
# CONFIG.M04_WRITE_ISSUING {1}                 \
# CONFIG.M05_WRITE_ISSUING {1}                 \
# CONFIG.M06_WRITE_ISSUING {1}                 \
# CONFIG.M07_WRITE_ISSUING {1}                 \
# CONFIG.M08_WRITE_ISSUING {1}                 \
# CONFIG.M09_WRITE_ISSUING {1}                 \
# CONFIG.M10_WRITE_ISSUING {1}                 \
# CONFIG.M11_WRITE_ISSUING {1}                 \
# CONFIG.M12_WRITE_ISSUING {1}                 \
# CONFIG.M13_WRITE_ISSUING {1}                 \
# CONFIG.M14_WRITE_ISSUING {1}                 \
# CONFIG.M15_WRITE_ISSUING {1}                 \
# CONFIG.M00_READ_ISSUING {1}                  \
# CONFIG.M01_READ_ISSUING {1}                  \
# CONFIG.M02_READ_ISSUING {1}                  \
# CONFIG.M03_READ_ISSUING {1}                  \
# CONFIG.M04_READ_ISSUING {1}                  \
# CONFIG.M05_READ_ISSUING {1}                  \
# CONFIG.M06_READ_ISSUING {1}                  \
# CONFIG.M07_READ_ISSUING {1}                  \
# CONFIG.M08_READ_ISSUING {1}                  \
# CONFIG.M09_READ_ISSUING {1}                  \
# CONFIG.M10_READ_ISSUING {1}                  \
# CONFIG.M11_READ_ISSUING {1}                  \
# CONFIG.M12_READ_ISSUING {1}                  \
# CONFIG.M13_READ_ISSUING {1}                  \
# CONFIG.M14_READ_ISSUING {1}                  \
# CONFIG.M15_READ_ISSUING {1}                  \
# CONFIG.S00_SINGLE_THREAD {1}                 \
# CONFIG.M00_A00_ADDR_WIDTH {12}               \
# CONFIG.M01_A00_ADDR_WIDTH {12}               \
# CONFIG.M02_A00_ADDR_WIDTH {12}               \
# CONFIG.M00_A00_BASE_ADDR {0x0000000000000000}\
# CONFIG.M01_A00_BASE_ADDR {0x0000000000001000}\
# CONFIG.M02_A00_BASE_ADDR {0x0000000000002000}] [get_ips axi_crossbar_1]
# set_property generate_synth_checkpoint false [get_files axi_crossbar_1.xci]
# reset_target all [get_ips axi_crossbar_1]
# generate_target all [get_ips axi_crossbar_1]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_crossbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_crossbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_crossbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_crossbar_1'...
# create_ip -name clk_wiz -vendor xilinx.com -library ip -module_name clk_wiz_1
# if {[string match "${datapath_freq_mhz}" "200"]} {
# #200MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {5} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {24.000} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.000} \
#               CONFIG.CLKOUT1_JITTER {119.392} \
#               CONFIG.CLKOUT1_PHASE_ERROR {154.678}] [get_ips clk_wiz_1]
# } elseif {[string match "${datapath_freq_mhz}" "250"]} {
# #250MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {250.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {1} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {4.750} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.750} \
#               CONFIG.CLKOUT1_JITTER {85.152} \
#               CONFIG.CLKOUT1_PHASE_ERROR {78.266}] [get_ips clk_wiz_1]
# } elseif {[string match "${datapath_freq_mhz}" "260"]} {
# #260MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {260.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {25} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {120.250} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.625} \
#               CONFIG.CLKOUT1_JITTER {182.359} \
#               CONFIG.CLKOUT1_PHASE_ERROR {351.991}] [get_ips clk_wiz_10]
# } elseif {[string match "${datapath_freq_mhz}" "280"]} {
# #280MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {280.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {25} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {119.000} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.250} \
#               CONFIG.CLKOUT1_JITTER {183.720} \
#               CONFIG.CLKOUT1_PHASE_ERROR {357.524}] [get_ips clk_wiz_1]
# } elseif {[string match "${datapath_freq_mhz}" "300"]} {
# #300MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {300.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {5} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {24.000} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.000} \
#               CONFIG.CLKOUT1_JITTER {111.430} \
#               CONFIG.CLKOUT1_PHASE_ERROR {154.678}] [get_ips clk_wiz_1]
# } elseif {[string match "${datapath_freq_mhz}" "320"]} {
# #320MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {320.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {5} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {24.000} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.750} \
#               CONFIG.CLKOUT1_JITTER {110.215} \
#               CONFIG.CLKOUT1_PHASE_ERROR {154.678}] [get_ips clk_wiz_1]
# } else {
#       puts "Error: the specified clock is error"
#       exit -1
# }
# set_property generate_synth_checkpoint false [get_files clk_wiz_1.xci]
# reset_target all [get_ips clk_wiz_1]
# generate_target all [get_ips clk_wiz_1]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
# read_verilog     "./hdl/nf_datapath.v"
# read_verilog -sv "./hdl/top_wrapper.sv"
# read_verilog -sv "./hdl/osnt_attachment.sv"
# read_verilog     "./hdl/top.v"
# create_run -flow {Vivado Synthesis 2020} synth
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constraints
Run is defaulting to part: xcu250-figd2104-2L-e
# set_property write_incremental_synth_checkpoint true [get_runs synth_1]
# set_property AUTO_INCREMENTAL_CHECKPOINT 1 [get_runs synth_1]
# create_run impl -parent_run synth -flow {Vivado Implementation 2020}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constraints
Run is defaulting to parent run part: xcu250-figd2104-2L-e
# set_property strategy Performance_BalanceSLRs [get_runs impl_1]
# set_property steps.phys_opt_design.is_enabled true [get_runs impl_1]
# set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE ExploreWithHoldFix [get_runs impl_1]
# set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE Explore [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.is_enabled true [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_1]
# set_property SEVERITY {Warning} [get_drc_checks UCIO-1]
# launch_runs synth
[Sun Apr 28 11:14:56 2024] Launched synth...
Run output will be captured here: /home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/synth/runme.log
# wait_on_run synth
[Sun Apr 28 11:14:56 2024] Waiting for synth to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top top -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
CRITICAL WARNING: [filemgmt 20-1741] File 'tx_queue.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* osnt_mac_attachment_ip (/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/tx_queue.v)
* nf_mac_attachment_dma_ip (/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/hdl/tx_queue.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18782
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_dsc_trq_ctl with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projec
ts/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:45689]
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_dsc_trq_ctl with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projec
ts/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:45690]
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_pcie_rq with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/o
snt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:112662]
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_pcie_rq with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/o
snt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:112663]
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_pcie_rq with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/o
snt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:112664]
WARNING: [Synth 8-2306] macro XPREG redefined [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_
v4_0_vlsyn_rfs.sv:147338]
WARNING: [Synth 8-2306] macro XPREG_EN redefined [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qd
ma_v4_0_vlsyn_rfs.sv:147348]
WARNING: [Synth 8-2306] macro XLREG_EDGE redefined [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/
qdma_v4_0_vlsyn_rfs.sv:151203]
WARNING: [Synth 8-6901] identifier 'core_clk' is used before its declaration [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/hdl/top.v:158]
WARNING: [Synth 8-2507] parameter declaration becomes local in small_fifo with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project
/osnt.gen/sources_1/ip/osnt_extract_metadata_ip/hdl/small_fifo.v:65]
ERROR: [Synth 8-1852] concurrent assignment to a non-net fifo_rden is not permitted [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_b
ram_pcap_replay_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:839]
INFO: [Synth 8-2350] module osnt_bram_pcap_replay_uengine ignored due to previous errors [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/o
snt_bram_pcap_replay_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:31]
Failed to read verilog '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_pcap_replay_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_
uengine.v'
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 10 Warnings, 1 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:15:43 2024...
[Sun Apr 28 11:15:55 2024] synth finished
WARNING: [Vivado 12-8222] Failed run(s) : 'synth'
wait_on_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 3565.680 ; gain = 0.000 ; free physical = 58285 ; free virtual = 61583
# launch_runs impl_1
[Sun Apr 28 11:15:55 2024] Launched synth_1...
Run output will be captured here: /home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/synth_1/runme.log
[Sun Apr 28 11:15:55 2024] Launched impl_1...
Run output will be captured here: /home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Apr 28 11:15:55 2024] Waiting for impl_1 to finish...
[Sun Apr 28 11:16:54 2024] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'synth_1'
wait_on_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 3565.680 ; gain = 0.000 ; free physical = 58265 ; free virtual = 61564
# open_checkpoint project/${design}.runs/impl_1/top_postroute_physopt.dcp
Command: open_checkpoint project/osnt.runs/impl_1/top_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3565.680 ; gain = 0.000 ; free physical = 58265 ; free virtual = 61563
ERROR: [Common 17-69] Command failed: File '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/impl_1/top_postroute_physopt.dcp' does not exist
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:16:54 2024...
make: *** [Makefile:36: project] Error 1
make: Leaving directory '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw'
~/OSNT-PLUS/h/p/o/hw ❯ source ~/OSNT-PLUS/tools/settings.sh && make -C ~/OSNT-PLUS osnt-cores && make -C $NF_DESIGN_DIR/hw clean && make -C $NF_DESIGN_DIR/hw
[ok]    All parameters has been checked.
[ok]    Vivado Version (2020.2) has been checked.
     NFPLUS_FOLDER  :   /home/jw2282/OSNT-PLUS
     BOARD_NAME     :   au250
     NF_PROJECT_NAME:   osnt
Done...
make: Entering directory '/home/jw2282/OSNT-PLUS'
make -C hw/lib/contrib/osnt_packet_cutter_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_packet_cutter_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* web* xsim* xvlog*
vivado -mode tcl -source osnt_packet_cutter.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_packet_cutter.tcl
# set design              osnt_packet_cutter
# set top                 osnt_packet_cutter
# set ip_version          1.00
# set ip_version_display  v1_00
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_packet_cutter_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_packet_cutter.v"
# read_verilog "./hdl/verilog/packet_cutter_cpu_regs_defines.v"
# read_verilog "./hdl/verilog/packet_cutter.v"
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RW_REGS' by 5 for port or parameter 'rw_regs'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RW_REGS' by 5 for port or parameter 'rw_defaults'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RO_REGS' by 2 for port or parameter 'ro_regs'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/packet_cutter_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-414] HDL Parameter 'C_FAMILY': Parameter name is reserved.
WARNING: [IP_Flow 19-3158] Bus Interface 'M_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {1024} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {1024} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S_AXI -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces M_AXIS -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-414] HDL Parameter 'C_FAMILY': Parameter name is reserved.
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXI' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:17:42 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_packet_cutter_v1_0_0'
make -C hw/lib/contrib/osnt_inter_packet_delay_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_inter_packet_delay_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* web* xsim* xvlog*
vivado -mode tcl -source osnt_inter_packet_delay.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_inter_packet_delay.tcl
# set design              osnt_inter_packet_delay
# set top                 osnt_inter_packet_delay
# set ip_version          1.00
# set ip_version_display  v1_00
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_inter_packet_delay_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_inter_packet_delay.v"
# read_verilog "./hdl/verilog/inter_packet_delay_cpu_regs.v"
# read_verilog "./hdl/verilog/inter_packet_delay.v"
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rw_regs' has a dependency on the module local parameter or undefined parameter 'NUM_RW_REGS'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/inter_packet_delay_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm0_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m1_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s1_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'm0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'm1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axi' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:17:55 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_inter_packet_delay_v1_0_0'
make -C hw/lib/contrib/osnt_extract_metadata_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_extract_metadata_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* xsim* xvlog*
vivado -mode tcl -source osnt_extract_metadata.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_extract_metadata.tcl
# set design              osnt_extract_metadata
# set top                 osnt_extract_metadata
# set ip_version          1.00
# set ip_version_display  v1_00
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_extract_metadata_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_extract_metadata.v"
# read_verilog "./hdl/verilog/extract_metadata.v"
# read_verilog "./hdl/verilog/extract_metadata_cpu_regs.v"
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RW_REGS' by 2 for port or parameter 'rw_regs'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/extract_metadata_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'm_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axi' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:18:08 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_extract_metadata_v1_0_0'
make -C hw/lib/contrib/osnt_bram_pcap_replay_uengine_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_pcap_replay_uengine_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* xsim* web* xvlog* *blk* ip_proj/ ip_user_files/
vivado -mode tcl -source osnt_bram_pcap_replay_uengine.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_bram_pcap_replay_uengine.tcl
# set design              osnt_bram_pcap_replay_uengine
# set top                 osnt_bram_pcap_replay_uengine
# set ip_version          1.00
# set ip_version_display  v1_00
# set proj_dir            ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_pcap_replay_uengine_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# set sub_ip_name  "bram_fifo_conv_512to128_0"
# create_ip -name axis_dwidth_converter -vendor xilinx.com -library ip -module_name $sub_ip_name -dir ./${proj_dir}
# set_property -dict {
#    CONFIG.M_TDATA_NUM_BYTES {16}
#    CONFIG.TUSER_BITS_PER_BYTE {8}
#    CONFIG.HAS_TLAST {1}
#    CONFIG.HAS_TKEEP {1}} [get_ips ${sub_ip_name}]
# set_property CONFIG.S_TDATA_NUM_BYTES {64} [get_ips ${sub_ip_name}]
# generate_target {instantiation_template} [get_files ./${proj_dir}/${sub_ip_name}/${sub_ip_name}.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_fifo_conv_512to128_0'...
# generate_target all [get_files  ./${proj_dir}/${sub_ip_name}/${sub_ip_name}.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_fifo_conv_512to128_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram_fifo_conv_512to128_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram_fifo_conv_512to128_0'...
# set sub_ip_name  "bram_fifo_conv_128to512_0"
# create_ip -name axis_dwidth_converter -vendor xilinx.com -library ip -module_name ${sub_ip_name} -dir ./${proj_dir}
# set_property -dict {
#    CONFIG.S_TDATA_NUM_BYTES {16}
#    CONFIG.TUSER_BITS_PER_BYTE {8}
#    CONFIG.HAS_TLAST {1}
#    CONFIG.HAS_TKEEP {1}} [get_ips ${sub_ip_name}]
# set_property CONFIG.M_TDATA_NUM_BYTES {64} [get_ips ${sub_ip_name}]
# generate_target {instantiation_template} [get_files ./${proj_dir}/${sub_ip_name}/${sub_ip_name}.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_fifo_conv_128to512_0'...
# generate_target all [get_files  ./${proj_dir}/${sub_ip_name}/${sub_ip_name}.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_fifo_conv_128to512_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram_fifo_conv_128to512_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram_fifo_conv_128to512_0'...
# read_verilog "./hdl/verilog/bram_pcap_replay_uengine_cpu_regs.v"
# read_verilog "./hdl/verilog/osnt_bram_pcap_replay_uengine.v"
# read_verilog "./hdl/verilog/pre_pcap_bram_store.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RW_REGS' by 14 for port or parameter 'rw_regs'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/bram_pcap_replay_uengine_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm0_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m1_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'm0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'm1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axi' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:18:22 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_pcap_replay_uengine_v1_0_0'
make -C hw/lib/contrib/osnt_stamp_counter_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_stamp_counter_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
vivado -mode batch -source osnt_stamp_counter.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_stamp_counter.tcl
# set design osnt_stamp_counter
# set top osnt_stamp_counter
# set device $::env(DEVICE)
# set proj_dir ./ip_proj
# set ip_version 1.0
# set lib_name NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_stamp_counter_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# puts "osnt_stamp_counter"
osnt_stamp_counter
# read_verilog "./hdl/osnt_stamp_counter.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
WARNING: [IP_Flow 19-5661] Bus Interface 'ACLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::add_user_parameter {TIMESTAMP_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters TIMESTAMP_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters TIMESTAMP_WIDTH]
# set_property value {64} [ipx::get_user_parameters TIMESTAMP_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters TIMESTAMP_WIDTH]
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_stamp_counter_v1_0_0/ip_proj'.)
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'ACLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:18:36 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_stamp_counter_v1_0_0'
make -C hw/lib/contrib/osnt_mac_attachment_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
vivado -mode batch -source osnt_mac_attachment.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_mac_attachment.tcl
# set device          $::env(DEVICE)
# set ip_name           {osnt_mac_attachment}
# set lib_name          {NetFPGA}
# set vendor_name       {NetFPGA}
# set ip_display_name   {osnt_mac_attachment}
# set ip_description    {10G Ethernet attachment for NetFPGA NFPLUS}
# set vendor_display_name {NetFPGA}
# set vendor_company_url        {http://www.netfpga.org}
# set ip_version                {1.0}
# set proj_dir          ./ip_proj
# set_param project.singleFileAddWarning.Threshold 500
# set subcore_names {\
#               nf_axis_converter\
#               fallthrough_small_fifo\
# }
# set source_dir { \
#               hdl\
# }
# set VerilogFiles [list]
# set VerilogFiles [concat \
#                       [glob -nocomplain hdl]]
# set rtl_dirs  [list]
# set rtl_dirs  [concat \
#                       hdl]
# set top_module_name {osnt_mac_attachment}
# set top_module_file ./hdl/$top_module_name.v
# puts "top_file: $top_module_file \n"
top_file: ./hdl/osnt_mac_attachment.v

# set bus_interfaces {\
#       xilinx.com:signal:clock:1.0\
#       xilinx.com:signal:reset:1.0\
#       xilinx.com:interface:axis_rtl:1.0\
# }
# create_project -name ${ip_name} -force -dir "./${proj_dir}" -part ${device}
# set_property source_mgmt_mode All [current_project]
# set_property top $top_module_name [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# foreach rtl_dir $rtl_dirs {
#         set_property include_dirs $rtl_dirs [current_fileset]
# }
# foreach verilog_file $VerilogFiles {
#       add_files -norecurse ${verilog_file}
# }
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_1_9 -dir ./${proj_dir}
# set_property -dict [list \
#       CONFIG.Component_Name {fifo_generator_1_9} \
#       CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} \
#       CONFIG.Performance_Options {First_Word_Fall_Through} \
#       CONFIG.Input_Data_Width {1} \
#       CONFIG.Input_Depth {16} \
#       CONFIG.Output_Data_Width {1} \
#       CONFIG.Output_Depth {16} \
#       CONFIG.Reset_Type {Asynchronous_Reset} \
#       CONFIG.Full_Flags_Reset_Value {1} \
#       CONFIG.Data_Count_Width {4} \
#       CONFIG.Write_Data_Count_Width {4} \
#       CONFIG.Read_Data_Count_Width {4} \
#       CONFIG.Full_Threshold_Assert_Value {15} \
#       CONFIG.Full_Threshold_Negate_Value {14} \
#       CONFIG.Empty_Threshold_Assert_Value {4} \
#       CONFIG.Empty_Threshold_Negate_Value {5} \
#       CONFIG.Enable_Safety_Circuit {true}] [get_ips fifo_generator_1_9]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'fifo_generator_1_9' to 'fifo_generator_1_9' is not allowed and is ignored.
# generate_target {instantiation_template} [get_files ./${proj_dir}/fifo_generator_1_9/fifo_generator_1_9.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_1_9'...
# generate_target all [get_files  ./${proj_dir}/fifo_generator_1_9/fifo_generator_1_9.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_1_9'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_1_9'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_1_9'...
# ipx::package_project -force -import_files ./${proj_dir}/fifo_generator_1_9/fifo_generator_1_9.xci
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4656] Synthesis file group is packaged with a Dependency property value 'hdl' although it may not be recognized as a synthesis -include_dir pro
perty after IP delivery.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0/hdl/osnt_mac_att
achment_cpu_regs.v'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/osnt_mac_attachment_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4656] Synthesis file group is packaged with a Dependency property value 'hdl' although it may not be recognized as a synthesis -include_dir pro
perty after IP delivery.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0/hdl/osnt_mac_att
achment_cpu_regs.v'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/osnt_mac_attachment_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name                     ${ip_name} [ipx::current_core]
# set_property library                  ${lib_name} [ipx::current_core]
# set_property vendor_display_name      ${vendor_display_name} [ipx::current_core]
# set_property company_url              ${vendor_company_url} [ipx::current_core]
# set_property vendor                   ${vendor_name} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy                         {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version                  ${ip_version} [ipx::current_core]
# set_property display_name             ${ip_display_name} [ipx::current_core]
# set_property description              ${ip_description} [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:nf_axis_converter:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:nf_axis_converter:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::remove_all_hdl_parameter [ipx::current_core]
# ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file $top_module_file -top_module_name $top_module_name
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
# ipx::infer_user_parameters [ipx::current_core]
# set_property value_validation_type list [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list {1024 512 256 64} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list {1024 512 256 64} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# set_property value_validation_list {0 1} [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list 128 [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list 128 [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# set_property value_validation_list {0 1} [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# set_property value_validation_list 64 [ipx::get_user_parameters TIMESTAMP_WIDTH -of_objects [ipx::current_core]]
# ipx::remove_all_port [ipx::current_core]
# ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file $top_module_file -top_module_name $top_module_name
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
# foreach bus_standard ${bus_interfaces} {
#       ipx::infer_bus_interfaces ${bus_standard} [ipx::current_core]
# }
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
# ipx::add_bus_interface clk156 [ipx::current_core]
# set_property abstraction_type_vlnv xilinx.com:signal:clock_rtl:1.0 [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property bus_type_vlnv xilinx.com:signal:clock:1.0 [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property interface_mode slave [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# ipx::add_port_map CLK [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property physical_name clk156 [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property value m_axis_mac:s_axis_mac [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_interface areset_clk156 [ipx::current_core]
# set_property abstraction_type_vlnv xilinx.com:signal:reset_rtl:1.0 [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property bus_type_vlnv xilinx.com:signal:reset:1.0 [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property interface_mode slave [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# ipx::add_port_map RST [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property physical_name areset_clk156 [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter POLARITY [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property value ACTIVE_HIGH [ipx::get_bus_parameters POLARITY -of_objects [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axis_aclk -of_objects [ipx::current_core]]
# set_property value m_axis_pipe:s_axis_pipe [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axis_aclk -of_objects [ipx::current_core
]]]
# ipx::add_bus_parameter TDATA_NUM_BYTES [ipx::get_bus_interfaces m_axis_pipe -of_objects [ipx::current_core]]
# set_property description {TDATA Width (bytes)} [ipx::get_bus_parameters TDATA_NUM_BYTES -of_objects [ipx::get_bus_interfaces m_axis_pipe -of_objects [ipx::current
_core]]]
# set_property value 32 [ipx::get_bus_parameters TDATA_NUM_BYTES -of_objects [ipx::get_bus_interfaces m_axis_pipe -of_objects [ipx::current_core]]]
# ipx::check_integrity [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-3834] Port 'm_axis_pipe_tdata': Port mapped to the logical port 'TDATA' of 'xilinx.com:interface:axis:1.0' interface must have a width
 of multiples of 8 bits.  The current port width is '1'.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# write_peripheral [ipx::current_core]
# ipx::create_xgui_files [ipx::current_core]
# ipx::update_checksums [ipx::current_core]
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:18:53 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0'
make -C hw/lib/contrib/osnt_rate_limiter_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_rate_limiter_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* xsim* xvlog* web*
vivado -mode tcl -source osnt_rate_limiter.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_rate_limiter.tcl
# set design              osnt_rate_limiter
# set top                 osnt_rate_limiter
# set ip_version          1.0
# set ip_version_display  v1_0
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_rate_limiter_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_rate_limiter.v"
# read_verilog "./hdl/verilog/rate_limiter_simple.v"
# read_verilog "./hdl/verilog/rate_limiter_cpu_regs.v"
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rw_regs' has a dependency on the module local parameter or undefined parameter 'NUM_RW_REGS'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/rate_limiter_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/rate_limiter_cpu_regs.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm0_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m1_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s1_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'm0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'm1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axi' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:19:06 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_rate_limiter_v1_0_0'
make -C hw/lib/contrib/osnt_bram_v1_1_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_v1_1_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* web* xsim* xvlog* isim* fuse* *pcap_mem*
vivado -mode tcl -source osnt_bram.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_bram.tcl
# set design              osnt_bram
# set top                 osnt_bram
# set ip_version          1.10
# set ip_version_display  v1_10
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_v1_1_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_bram.v"
# update_compile_order -fileset sim_1
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'bram_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-861] XGUI layout file basename "xgui/osnt_bram_v1_0.tcl" does not have the current IP <name>_v<version> format. If the IP name or version was chan
ged recently, recreate this file to update the file format.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:19:19 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_v1_1_0'
/////////////////////////////////////////
//      OSNT library cores created.
/////////////////////////////////////////
make: Leaving directory '/home/jw2282/OSNT-PLUS'
make: Entering directory '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw'
rm -rf project
rm -f vivado*
rm -rf ip_repo
make: Leaving directory '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw'
make: Entering directory '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw'
echo "Create reference project under folder /project";
Create reference project under folder /project

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source tcl/osnt.tcl
# set design $::env(NF_PROJECT_NAME)
# set top top
# set device $::env(DEVICE)
# set board  $::env(BOARD)
# set board_name  $::env(BOARD_NAME)
# set proj_dir ./project
# set public_repo_dir $::env(NFPLUS_FOLDER)/hw/lib
# set repo_dir ./ip_repo
# set project_constraints "${public_repo_dir}/common/constraints/${board_name}_general.xdc"
# set start_time [exec date +%s]
# set_param general.maxThreads 8
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter max_loop_limit 200000"
# set datapath_width_bit    1024
# set tx_datapath_width_bit 512
# set timestamp_width_bit   64
# set datapath_freq_mhz     250
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device}
# set_property board_part ${board} [current_project]
# set_property source_mgmt_mode DisplayOnly [current_project]
# set_property top ${top} [current_fileset]
# if {[string match $board_name "au280"]} {
#       set_property verilog_define { {BOARD_AU280} {au280} {__synthesis__} } [current_fileset]
#       set board_param "AU280"
# } elseif {[string match $board_name "au250"]} {
#       set_property verilog_define { {BOARD_AU250} {__synthesis__} } [current_fileset]
#       set board_param "AU250"
# } elseif {[string match $board_name "au200"]} {
#       set_property verilog_define { {BOARD_AU200} {__synthesis__} } [current_fileset]
#       set board_param "AU200"
# } elseif {[string match $board_name "vcu1525"]} {
#       set_property verilog_define { {BOARD_VCU1525} {__synthesis__} } [current_fileset]
#       set board_param "VCU1525"
# }
# set_property generic "C_NF_DATA_WIDTH=${datapath_width_bit} BOARD=\"${board_param}\"" [current_fileset]
# puts "Creating User Datapath reference project"
Creating User Datapath reference project
# create_fileset -constrset -quiet constraints
# file copy ${public_repo_dir}/ ${repo_dir}
# set_property ip_repo_paths ${repo_dir} [current_fileset]
# add_files -fileset constraints -norecurse ${project_constraints}
# if {[string match $board_name "au280"]} {
#       add_files -fileset constraints -norecurse ./constraints/au280_timing.tcl
# } elseif {[string match $board_name "au200"]} {
#       add_files -fileset constraints -norecurse ${public_repo_dir}/common/constraints/au200_vcu1525_timing.tcl
#       add_files -fileset constraints -norecurse ./constraints/au200_vcu1525_user_timing.tcl
# } elseif {[string match $board_name "vcu1525"]} {
#       add_files -fileset constraints -norecurse ${public_repo_dir}/common/constraints/au200_vcu1525_timing.tcl
#       add_files -fileset constraints -norecurse ./constraints/au200_vcu1525_user_timing.tcl
# } else {
#       add_files -fileset constraints -norecurse ${public_repo_dir}/common/constraints/au250_timing.tcl
# }
# set_property is_enabled true [get_files ${project_constraints}]
# set_property constrset constraints [get_runs synth_1]
# set_property constrset constraints [get_runs impl_1]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# create_ip -name osnt_extract_metadata -vendor NetFPGA -library NetFPGA -module_name osnt_extract_metadata_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_extract_metadata_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_extract_metadata_ip]
# set_property generate_synth_checkpoint false [get_files osnt_extract_metadata_ip.xci]
# reset_target all [get_ips osnt_extract_metadata_ip]
# generate_target all [get_ips osnt_extract_metadata_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_extract_metadata_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_extract_metadata_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_extract_metadata_ip'...
# create_ip -name nic_output_port_lookup -vendor NetFPGA -library NetFPGA -module_name nic_output_port_lookup_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips nic_output_port_lookup_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips nic_output_port_lookup_ip]
# set_property CONFIG.C_S_AXI_ADDR_WIDTH 12 [get_ips nic_output_port_lookup_ip]
# set_property generate_synth_checkpoint false [get_files nic_output_port_lookup_ip.xci]
# reset_target all [get_ips nic_output_port_lookup_ip]
# generate_target all [get_ips nic_output_port_lookup_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'nic_output_port_lookup_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nic_output_port_lookup_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nic_output_port_lookup_ip'...
# create_ip -name osnt_bram_pcap_replay_uengine -vendor NetFPGA -library NetFPGA -module_name osnt_bram_pcap_replay_uengine_ip
WARNING: [IP_Flow 19-4832] The IP name 'osnt_bram_pcap_replay_uengine_ip' you have specified is long. The Windows operating system has path length limitations. It i
s recommended you use shorter names to reduce the likelihood of issues.
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_bram_pcap_replay_uengine_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_bram_pcap_replay_uengine_ip]
# set_property generate_synth_checkpoint false [get_files osnt_bram_pcap_replay_uengine_ip.xci]
# reset_target all [get_ips osnt_bram_pcap_replay_uengine_ip]
# generate_target all [get_ips osnt_bram_pcap_replay_uengine_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_bram_pcap_replay_uengine_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_bram_pcap_replay_uengine_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_bram_pcap_replay_uengine_ip'...
# create_ip -name osnt_bram -version 1.10 -vendor NetFPGA -library NetFPGA -module_name osnt_bram_ip
# set_property generate_synth_checkpoint false [get_files osnt_bram_ip.xci]
# reset_target all [get_ips osnt_bram_ip]
# generate_target all [get_ips osnt_bram_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_bram_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_bram_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_bram_ip'...
# create_ip -name osnt_inter_packet_delay -vendor NetFPGA -library NetFPGA -module_name osnt_inter_packet_delay_ip
WARNING: [IP_Flow 19-4832] The IP name 'osnt_inter_packet_delay_ip' you have specified is long. The Windows operating system has path length limitations. It is reco
mmended you use shorter names to reduce the likelihood of issues.
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_inter_packet_delay_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_inter_packet_delay_ip]
# set_property generate_synth_checkpoint false [get_files osnt_inter_packet_delay_ip.xci]
# reset_target all [get_ips osnt_inter_packet_delay_ip]
# generate_target all [get_ips osnt_inter_packet_delay_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_inter_packet_delay_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_inter_packet_delay_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_inter_packet_delay_ip'...
# create_ip -name osnt_rate_limiter -vendor NetFPGA -library NetFPGA -module_name osnt_rate_limiter_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_rate_limiter_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_rate_limiter_ip]
# set_property generate_synth_checkpoint false [get_files osnt_rate_limiter_ip.xci]
# reset_target all [get_ips osnt_rate_limiter_ip]
# generate_target all [get_ips osnt_rate_limiter_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_rate_limiter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_rate_limiter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_rate_limiter_ip'...
# create_ip -name input_arbiter -vendor NetFPGA -library NetFPGA -module_name input_arbiter_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${datapath_width_bit} [get_ips input_arbiter_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${datapath_width_bit} [get_ips input_arbiter_ip]
# set_property CONFIG.C_S_AXI_ADDR_WIDTH 12 [get_ips input_arbiter_ip]
# set_property generate_synth_checkpoint false [get_files input_arbiter_ip.xci]
# reset_target all [get_ips input_arbiter_ip]
# generate_target all [get_ips input_arbiter_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'input_arbiter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'input_arbiter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'input_arbiter_ip'...
# create_ip -name xilinx_shell -vendor xilinx -library xilinx -module_name xilinx_shell_ip
# set_property CONFIG.MAX_PKT_LEN 1518 [get_ips xilinx_shell_ip]
# set_property CONFIG.NUM_QUEUE 2048 [get_ips xilinx_shell_ip]
# set_property CONFIG.NUM_PHYS_FUNC 2 [get_ips xilinx_shell_ip]
# set_property CONFIG.NUM_CMAC_PORT 2 [get_ips xilinx_shell_ip]
# set_property generate_synth_checkpoint false [get_files xilinx_shell_ip.xci]
# reset_target all [get_ips xilinx_shell_ip]
# generate_target all [get_ips xilinx_shell_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xilinx_shell_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xilinx_shell_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xilinx_shell_ip'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xilinx_shell_ip'...
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [xilinx.com:ip:ecc:2.0-1] qdma_subsystem_c2h_ecc: before
INFO: [xilinx.com:ip:ecc:2.0-1] qdma_subsystem_c2h_ecc: before
INFO: [xilinx.com:ip:ecc:2.0-1] qdma_subsystem_c2h_ecc: before
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PF3_INTERRUPT_PIN' from 'NONE' to 'INTA' has been ignored for IP 'xilinx_shell_ip/q
dma_no_sriov/qdma_no_sriov_pcie4_ip'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PF2_INTERRUPT_PIN' from 'NONE' to 'INTA' has been ignored for IP 'xilinx_shell_ip/q
dma_no_sriov/qdma_no_sriov_pcie4_ip'
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
generate_target: Time (s): cpu = 00:02:26 ; elapsed = 00:02:46 . Memory (MB): peak = 3447.852 ; gain = 1026.941 ; free physical = 58399 ; free virtual = 61591
# create_ip -name osnt_stamp_counter -vendor NetFPGA -library NetFPGA -module_name osnt_stamp_counter_ip
# set_property CONFIG.TIMESTAMP_WIDTH ${timestamp_width_bit} [get_ips osnt_stamp_counter_ip]
# set_property generate_synth_checkpoint false [get_files osnt_stamp_counter_ip.xci]
# reset_target all [get_ips osnt_stamp_counter_ip]
# generate_target all [get_ips osnt_stamp_counter_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_stamp_counter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_stamp_counter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_stamp_counter_ip'...
# create_ip -name osnt_mac_attachment -vendor NetFPGA -library NetFPGA -module_name osnt_mac_attachment_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${datapath_width_bit} [get_ips osnt_mac_attachment_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_mac_attachment_ip]
# set_property generate_synth_checkpoint false [get_files osnt_mac_attachment_ip.xci]
# reset_target all [get_ips osnt_mac_attachment_ip]
# generate_target all [get_ips osnt_mac_attachment_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_mac_attachment_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_mac_attachment_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_mac_attachment_ip'...
# create_ip -name nf_mac_attachment -vendor NetFPGA -library NetFPGA -module_name nf_mac_attachment_dma_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips nf_mac_attachment_dma_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${datapath_width_bit} [get_ips nf_mac_attachment_dma_ip]
# set_property CONFIG.C_DEFAULT_VALUE_ENABLE 0 [get_ips nf_mac_attachment_dma_ip]
# set_property generate_synth_checkpoint false [get_files nf_mac_attachment_dma_ip.xci]
# reset_target all [get_ips nf_mac_attachment_dma_ip]
# generate_target all [get_ips nf_mac_attachment_dma_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'nf_mac_attachment_dma_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nf_mac_attachment_dma_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nf_mac_attachment_dma_ip'...
# create_ip -name axi_crossbar -vendor xilinx.com -library ip -module_name axi_crossbar_0
# set_property -dict [list \
# CONFIG.NUM_MI {8}                           \
# CONFIG.PROTOCOL {AXI4LITE}                   \
# CONFIG.CONNECTIVITY_MODE {SASD}              \
# CONFIG.R_REGISTER {1}                        \
# CONFIG.S00_WRITE_ACCEPTANCE {1}              \
# CONFIG.S01_WRITE_ACCEPTANCE {1}              \
# CONFIG.S02_WRITE_ACCEPTANCE {1}              \
# CONFIG.S03_WRITE_ACCEPTANCE {1}              \
# CONFIG.S04_WRITE_ACCEPTANCE {1}              \
# CONFIG.S05_WRITE_ACCEPTANCE {1}              \
# CONFIG.S06_WRITE_ACCEPTANCE {1}              \
# CONFIG.S07_WRITE_ACCEPTANCE {1}              \
# CONFIG.S08_WRITE_ACCEPTANCE {1}              \
# CONFIG.S09_WRITE_ACCEPTANCE {1}              \
# CONFIG.S10_WRITE_ACCEPTANCE {1}              \
# CONFIG.S11_WRITE_ACCEPTANCE {1}              \
# CONFIG.S12_WRITE_ACCEPTANCE {1}              \
# CONFIG.S13_WRITE_ACCEPTANCE {1}              \
# CONFIG.S14_WRITE_ACCEPTANCE {1}              \
# CONFIG.S15_WRITE_ACCEPTANCE {1}              \
# CONFIG.S00_READ_ACCEPTANCE {1}               \
# CONFIG.S01_READ_ACCEPTANCE {1}               \
# CONFIG.S02_READ_ACCEPTANCE {1}               \
# CONFIG.S03_READ_ACCEPTANCE {1}               \
# CONFIG.S04_READ_ACCEPTANCE {1}               \
# CONFIG.S05_READ_ACCEPTANCE {1}               \
# CONFIG.S06_READ_ACCEPTANCE {1}               \
# CONFIG.S07_READ_ACCEPTANCE {1}               \
# CONFIG.S08_READ_ACCEPTANCE {1}               \
# CONFIG.S09_READ_ACCEPTANCE {1}               \
# CONFIG.S10_READ_ACCEPTANCE {1}               \
# CONFIG.S11_READ_ACCEPTANCE {1}               \
# CONFIG.S12_READ_ACCEPTANCE {1}               \
# CONFIG.S13_READ_ACCEPTANCE {1}               \
# CONFIG.S14_READ_ACCEPTANCE {1}               \
# CONFIG.S15_READ_ACCEPTANCE {1}               \
# CONFIG.M00_WRITE_ISSUING {1}                 \
# CONFIG.M01_WRITE_ISSUING {1}                 \
# CONFIG.M02_WRITE_ISSUING {1}                 \
# CONFIG.M03_WRITE_ISSUING {1}                 \
# CONFIG.M04_WRITE_ISSUING {1}                 \
# CONFIG.M05_WRITE_ISSUING {1}                 \
# CONFIG.M06_WRITE_ISSUING {1}                 \
# CONFIG.M07_WRITE_ISSUING {1}                 \
# CONFIG.M08_WRITE_ISSUING {1}                 \
# CONFIG.M09_WRITE_ISSUING {1}                 \
# CONFIG.M10_WRITE_ISSUING {1}                 \
# CONFIG.M11_WRITE_ISSUING {1}                 \
# CONFIG.M12_WRITE_ISSUING {1}                 \
# CONFIG.M13_WRITE_ISSUING {1}                 \
# CONFIG.M14_WRITE_ISSUING {1}                 \
# CONFIG.M15_WRITE_ISSUING {1}                 \
# CONFIG.M00_READ_ISSUING {1}                  \
# CONFIG.M01_READ_ISSUING {1}                  \
# CONFIG.M02_READ_ISSUING {1}                  \
# CONFIG.M03_READ_ISSUING {1}                  \
# CONFIG.M04_READ_ISSUING {1}                  \
# CONFIG.M05_READ_ISSUING {1}                  \
# CONFIG.M06_READ_ISSUING {1}                  \
# CONFIG.M07_READ_ISSUING {1}                  \
# CONFIG.M08_READ_ISSUING {1}                  \
# CONFIG.M09_READ_ISSUING {1}                  \
# CONFIG.M10_READ_ISSUING {1}                  \
# CONFIG.M11_READ_ISSUING {1}                  \
# CONFIG.M12_READ_ISSUING {1}                  \
# CONFIG.M13_READ_ISSUING {1}                  \
# CONFIG.M14_READ_ISSUING {1}                  \
# CONFIG.M15_READ_ISSUING {1}                  \
# CONFIG.S00_SINGLE_THREAD {1}                 \
# CONFIG.M00_A00_ADDR_WIDTH {12}               \
# CONFIG.M01_A00_ADDR_WIDTH {12}               \
# CONFIG.M02_A00_ADDR_WIDTH {12}               \
# CONFIG.M03_A00_ADDR_WIDTH {12}               \
# CONFIG.M04_A00_ADDR_WIDTH {12}               \
# CONFIG.M05_A00_ADDR_WIDTH {12}               \
# CONFIG.M06_A00_ADDR_WIDTH {12}               \
# CONFIG.M07_A00_ADDR_WIDTH {12}               \
# CONFIG.M00_A00_BASE_ADDR {0x0000000000000000}\
# CONFIG.M01_A00_BASE_ADDR {0x0000000000001000}\
# CONFIG.M02_A00_BASE_ADDR {0x0000000000002000}\
# CONFIG.M03_A00_BASE_ADDR {0x0000000000003000}\
# CONFIG.M04_A00_BASE_ADDR {0x0000000000004000}\
# CONFIG.M05_A00_BASE_ADDR {0x0000000000005000}\
# CONFIG.M06_A00_BASE_ADDR {0x0000000000006000}\
# CONFIG.M07_A00_BASE_ADDR {0x0000000000007000}] [get_ips axi_crossbar_0]
# set_property generate_synth_checkpoint false [get_files axi_crossbar_0.xci]
# reset_target all [get_ips axi_crossbar_0]
# generate_target all [get_ips axi_crossbar_0]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_crossbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_crossbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_crossbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_crossbar_0'...
# create_ip -name axi_clock_converter -vendor xilinx.com -library ip -module_name axi_clock_converter_0
# set_property -dict {
#     CONFIG.PROTOCOL {AXI4LITE}
#     CONFIG.DATA_WIDTH {32}
#     CONFIG.ID_WIDTH {0}
#     CONFIG.AWUSER_WIDTH {0}
#     CONFIG.ARUSER_WIDTH {0}
#     CONFIG.RUSER_WIDTH {0}
#     CONFIG.WUSER_WIDTH {0}
#     CONFIG.BUSER_WIDTH {0}
#     CONFIG.SI_CLK.FREQ_HZ {250000000}
#     CONFIG.MI_CLK.FREQ_HZ ${datapath_freq_mhz}000000
#     CONFIG.ACLK_ASYNC {1}
#     CONFIG.SYNCHRONIZATION_STAGES {3}
# } [get_ips axi_clock_converter_0]
# set_property generate_synth_checkpoint false [get_files axi_clock_converter_0.xci]
# reset_target all [get_ips axi_clock_converter_0]
# generate_target all [get_ips axi_clock_converter_0]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_clock_converter_0'...
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_clock_converter_0'...
# create_ip -name axi_crossbar -vendor xilinx.com -library ip -module_name axi_crossbar_1
# set_property -dict [list \
# CONFIG.NUM_MI {3}                           \
# CONFIG.PROTOCOL {AXI4LITE}                   \
# CONFIG.CONNECTIVITY_MODE {SASD}              \
# CONFIG.R_REGISTER {1}                        \
# CONFIG.S00_WRITE_ACCEPTANCE {1}              \
# CONFIG.S01_WRITE_ACCEPTANCE {1}              \
# CONFIG.S02_WRITE_ACCEPTANCE {1}              \
# CONFIG.S03_WRITE_ACCEPTANCE {1}              \
# CONFIG.S04_WRITE_ACCEPTANCE {1}              \
# CONFIG.S05_WRITE_ACCEPTANCE {1}              \
# CONFIG.S06_WRITE_ACCEPTANCE {1}              \
# CONFIG.S07_WRITE_ACCEPTANCE {1}              \
# CONFIG.S08_WRITE_ACCEPTANCE {1}              \
# CONFIG.S09_WRITE_ACCEPTANCE {1}              \
# CONFIG.S10_WRITE_ACCEPTANCE {1}              \
# CONFIG.S11_WRITE_ACCEPTANCE {1}              \
# CONFIG.S12_WRITE_ACCEPTANCE {1}              \
# CONFIG.S13_WRITE_ACCEPTANCE {1}              \
# CONFIG.S14_WRITE_ACCEPTANCE {1}              \
# CONFIG.S15_WRITE_ACCEPTANCE {1}              \
# CONFIG.S00_READ_ACCEPTANCE {1}               \
# CONFIG.S01_READ_ACCEPTANCE {1}               \
# CONFIG.S02_READ_ACCEPTANCE {1}               \
# CONFIG.S03_READ_ACCEPTANCE {1}               \
# CONFIG.S04_READ_ACCEPTANCE {1}               \
# CONFIG.S05_READ_ACCEPTANCE {1}               \
# CONFIG.S06_READ_ACCEPTANCE {1}               \
# CONFIG.S07_READ_ACCEPTANCE {1}               \
# CONFIG.S08_READ_ACCEPTANCE {1}               \
# CONFIG.S09_READ_ACCEPTANCE {1}               \
# CONFIG.S10_READ_ACCEPTANCE {1}               \
# CONFIG.S11_READ_ACCEPTANCE {1}               \
# CONFIG.S12_READ_ACCEPTANCE {1}               \
# CONFIG.S13_READ_ACCEPTANCE {1}               \
# CONFIG.S14_READ_ACCEPTANCE {1}               \
# CONFIG.S15_READ_ACCEPTANCE {1}               \
# CONFIG.M00_WRITE_ISSUING {1}                 \
# CONFIG.M01_WRITE_ISSUING {1}                 \
# CONFIG.M02_WRITE_ISSUING {1}                 \
# CONFIG.M03_WRITE_ISSUING {1}                 \
# CONFIG.M04_WRITE_ISSUING {1}                 \
# CONFIG.M05_WRITE_ISSUING {1}                 \
# CONFIG.M06_WRITE_ISSUING {1}                 \
# CONFIG.M07_WRITE_ISSUING {1}                 \
# CONFIG.M08_WRITE_ISSUING {1}                 \
# CONFIG.M09_WRITE_ISSUING {1}                 \
# CONFIG.M10_WRITE_ISSUING {1}                 \
# CONFIG.M11_WRITE_ISSUING {1}                 \
# CONFIG.M12_WRITE_ISSUING {1}                 \
# CONFIG.M13_WRITE_ISSUING {1}                 \
# CONFIG.M14_WRITE_ISSUING {1}                 \
# CONFIG.M15_WRITE_ISSUING {1}                 \
# CONFIG.M00_READ_ISSUING {1}                  \
# CONFIG.M01_READ_ISSUING {1}                  \
# CONFIG.M02_READ_ISSUING {1}                  \
# CONFIG.M03_READ_ISSUING {1}                  \
# CONFIG.M04_READ_ISSUING {1}                  \
# CONFIG.M05_READ_ISSUING {1}                  \
# CONFIG.M06_READ_ISSUING {1}                  \
# CONFIG.M07_READ_ISSUING {1}                  \
# CONFIG.M08_READ_ISSUING {1}                  \
# CONFIG.M09_READ_ISSUING {1}                  \
# CONFIG.M10_READ_ISSUING {1}                  \
# CONFIG.M11_READ_ISSUING {1}                  \
# CONFIG.M12_READ_ISSUING {1}                  \
# CONFIG.M13_READ_ISSUING {1}                  \
# CONFIG.M14_READ_ISSUING {1}                  \
# CONFIG.M15_READ_ISSUING {1}                  \
# CONFIG.S00_SINGLE_THREAD {1}                 \
# CONFIG.M00_A00_ADDR_WIDTH {12}               \
# CONFIG.M01_A00_ADDR_WIDTH {12}               \
# CONFIG.M02_A00_ADDR_WIDTH {12}               \
# CONFIG.M00_A00_BASE_ADDR {0x0000000000000000}\
# CONFIG.M01_A00_BASE_ADDR {0x0000000000001000}\
# CONFIG.M02_A00_BASE_ADDR {0x0000000000002000}] [get_ips axi_crossbar_1]
# set_property generate_synth_checkpoint false [get_files axi_crossbar_1.xci]
# reset_target all [get_ips axi_crossbar_1]
# generate_target all [get_ips axi_crossbar_1]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_crossbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_crossbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_crossbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_crossbar_1'...
# create_ip -name clk_wiz -vendor xilinx.com -library ip -module_name clk_wiz_1
# if {[string match "${datapath_freq_mhz}" "200"]} {
# #200MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {5} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {24.000} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.000} \
#               CONFIG.CLKOUT1_JITTER {119.392} \
#               CONFIG.CLKOUT1_PHASE_ERROR {154.678}] [get_ips clk_wiz_1]
# } elseif {[string match "${datapath_freq_mhz}" "250"]} {
# #250MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {250.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {1} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {4.750} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.750} \
#               CONFIG.CLKOUT1_JITTER {85.152} \
#               CONFIG.CLKOUT1_PHASE_ERROR {78.266}] [get_ips clk_wiz_1]
# } elseif {[string match "${datapath_freq_mhz}" "260"]} {
# #260MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {260.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {25} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {120.250} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.625} \
#               CONFIG.CLKOUT1_JITTER {182.359} \
#               CONFIG.CLKOUT1_PHASE_ERROR {351.991}] [get_ips clk_wiz_10]
# } elseif {[string match "${datapath_freq_mhz}" "280"]} {
# #280MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {280.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {25} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {119.000} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.250} \
#               CONFIG.CLKOUT1_JITTER {183.720} \
#               CONFIG.CLKOUT1_PHASE_ERROR {357.524}] [get_ips clk_wiz_1]
# } elseif {[string match "${datapath_freq_mhz}" "300"]} {
# #300MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {300.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {5} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {24.000} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.000} \
#               CONFIG.CLKOUT1_JITTER {111.430} \
#               CONFIG.CLKOUT1_PHASE_ERROR {154.678}] [get_ips clk_wiz_1]
# } elseif {[string match "${datapath_freq_mhz}" "320"]} {
# #320MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {320.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {5} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {24.000} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.750} \
#               CONFIG.CLKOUT1_JITTER {110.215} \
#               CONFIG.CLKOUT1_PHASE_ERROR {154.678}] [get_ips clk_wiz_1]
# } else {
#       puts "Error: the specified clock is error"
#       exit -1
# }
# set_property generate_synth_checkpoint false [get_files clk_wiz_1.xci]
# reset_target all [get_ips clk_wiz_1]
# generate_target all [get_ips clk_wiz_1]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
# read_verilog     "./hdl/nf_datapath.v"
# read_verilog -sv "./hdl/top_wrapper.sv"
# read_verilog -sv "./hdl/osnt_attachment.sv"
# read_verilog     "./hdl/top.v"
# create_run -flow {Vivado Synthesis 2020} synth
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constraints
Run is defaulting to part: xcu250-figd2104-2L-e
# set_property write_incremental_synth_checkpoint true [get_runs synth_1]
# set_property AUTO_INCREMENTAL_CHECKPOINT 1 [get_runs synth_1]
# create_run impl -parent_run synth -flow {Vivado Implementation 2020}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constraints
Run is defaulting to parent run part: xcu250-figd2104-2L-e
# set_property strategy Performance_BalanceSLRs [get_runs impl_1]
# set_property steps.phys_opt_design.is_enabled true [get_runs impl_1]
# set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE ExploreWithHoldFix [get_runs impl_1]
# set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE Explore [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.is_enabled true [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_1]
# set_property SEVERITY {Warning} [get_drc_checks UCIO-1]
# launch_runs synth
[Sun Apr 28 11:22:24 2024] Launched synth...
Run output will be captured here: /home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/synth/runme.log
# wait_on_run synth
[Sun Apr 28 11:22:24 2024] Waiting for synth to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top top -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
CRITICAL WARNING: [filemgmt 20-1741] File 'tx_queue.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* osnt_mac_attachment_ip (/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/tx_queue.v)
* nf_mac_attachment_dma_ip (/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/hdl/tx_queue.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20371
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_dsc_trq_ctl with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projec
ts/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:45689]
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_dsc_trq_ctl with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projec
ts/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:45690]
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_pcie_rq with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/o
snt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:112662]
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_pcie_rq with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/o
snt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:112663]
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_pcie_rq with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/o
snt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:112664]
WARNING: [Synth 8-2306] macro XPREG redefined [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_
v4_0_vlsyn_rfs.sv:147338]
WARNING: [Synth 8-2306] macro XPREG_EN redefined [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qd
ma_v4_0_vlsyn_rfs.sv:147348]
WARNING: [Synth 8-2306] macro XLREG_EDGE redefined [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/
qdma_v4_0_vlsyn_rfs.sv:151203]
WARNING: [Synth 8-6901] identifier 'core_clk' is used before its declaration [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/hdl/top.v:158]
WARNING: [Synth 8-2507] parameter declaration becomes local in small_fifo with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project
/osnt.gen/sources_1/ip/osnt_extract_metadata_ip/hdl/small_fifo.v:65]
ERROR: [Synth 8-2576] procedural assignment to a non-register fifo_rden is not permitted [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/o
snt_bram_pcap_replay_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:847]
ERROR: [Synth 8-2576] procedural assignment to a non-register fifo_rden is not permitted [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/o
snt_bram_pcap_replay_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:856]
ERROR: [Synth 8-2576] procedural assignment to a non-register fifo_rden is not permitted [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/o
snt_bram_pcap_replay_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:865]
INFO: [Synth 8-2350] module osnt_bram_pcap_replay_uengine ignored due to previous errors [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/o
snt_bram_pcap_replay_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:31]
Failed to read verilog '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_pcap_replay_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_
uengine.v'
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 10 Warnings, 1 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:23:11 2024...
[Sun Apr 28 11:23:23 2024] synth finished
WARNING: [Vivado 12-8222] Failed run(s) : 'synth'
wait_on_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 3541.668 ; gain = 0.000 ; free physical = 58257 ; free virtual = 61556
# launch_runs impl_1
[Sun Apr 28 11:23:23 2024] Launched synth_1...
Run output will be captured here: /home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/synth_1/runme.log
[Sun Apr 28 11:23:23 2024] Launched impl_1...
Run output will be captured here: /home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Apr 28 11:23:23 2024] Waiting for impl_1 to finish...
[Sun Apr 28 11:24:22 2024] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'synth_1'
wait_on_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 3541.668 ; gain = 0.000 ; free physical = 58256 ; free virtual = 61555
# open_checkpoint project/${design}.runs/impl_1/top_postroute_physopt.dcp
Command: open_checkpoint project/osnt.runs/impl_1/top_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3541.668 ; gain = 0.000 ; free physical = 58255 ; free virtual = 61555
ERROR: [Common 17-69] Command failed: File '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/impl_1/top_postroute_physopt.dcp' does not exist
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:24:22 2024...
make: *** [Makefile:36: project] Error 1
make: Leaving directory '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw'
~/OSNT-PLUS/h/p/o/hw ❯ source ~/OSNT-PLUS/tools/settings.sh && make -C ~/OSNT-PLUS osnt-cores && make -C $NF_DESIGN_DIR/hw clean && make -C $NF_DESIGN_DIR/hw
[ok]    All parameters has been checked.
[ok]    Vivado Version (2020.2) has been checked.
     NFPLUS_FOLDER  :   /home/jw2282/OSNT-PLUS
     BOARD_NAME     :   au250
     NF_PROJECT_NAME:   osnt
Done...
make: Entering directory '/home/jw2282/OSNT-PLUS'
make -C hw/lib/contrib/osnt_packet_cutter_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_packet_cutter_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* web* xsim* xvlog*
vivado -mode tcl -source osnt_packet_cutter.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_packet_cutter.tcl
# set design              osnt_packet_cutter
# set top                 osnt_packet_cutter
# set ip_version          1.00
# set ip_version_display  v1_00
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_packet_cutter_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_packet_cutter.v"
# read_verilog "./hdl/verilog/packet_cutter_cpu_regs_defines.v"
# read_verilog "./hdl/verilog/packet_cutter.v"
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RW_REGS' by 5 for port or parameter 'rw_regs'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RW_REGS' by 5 for port or parameter 'rw_defaults'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RO_REGS' by 2 for port or parameter 'ro_regs'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/packet_cutter_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-414] HDL Parameter 'C_FAMILY': Parameter name is reserved.
WARNING: [IP_Flow 19-3158] Bus Interface 'M_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {1024} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {1024} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S_AXI -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces M_AXIS -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-414] HDL Parameter 'C_FAMILY': Parameter name is reserved.
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXI' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:26:54 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_packet_cutter_v1_0_0'
make -C hw/lib/contrib/osnt_inter_packet_delay_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_inter_packet_delay_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* web* xsim* xvlog*
vivado -mode tcl -source osnt_inter_packet_delay.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_inter_packet_delay.tcl
# set design              osnt_inter_packet_delay
# set top                 osnt_inter_packet_delay
# set ip_version          1.00
# set ip_version_display  v1_00
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_inter_packet_delay_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_inter_packet_delay.v"
# read_verilog "./hdl/verilog/inter_packet_delay_cpu_regs.v"
# read_verilog "./hdl/verilog/inter_packet_delay.v"
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rw_regs' has a dependency on the module local parameter or undefined parameter 'NUM_RW_REGS'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/inter_packet_delay_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm0_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m1_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s1_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'm0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'm1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axi' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:27:07 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_inter_packet_delay_v1_0_0'
make -C hw/lib/contrib/osnt_extract_metadata_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_extract_metadata_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* xsim* xvlog*
vivado -mode tcl -source osnt_extract_metadata.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_extract_metadata.tcl
# set design              osnt_extract_metadata
# set top                 osnt_extract_metadata
# set ip_version          1.00
# set ip_version_display  v1_00
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_extract_metadata_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_extract_metadata.v"
# read_verilog "./hdl/verilog/extract_metadata.v"
# read_verilog "./hdl/verilog/extract_metadata_cpu_regs.v"
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RW_REGS' by 2 for port or parameter 'rw_regs'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/extract_metadata_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'm_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axi' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:27:20 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_extract_metadata_v1_0_0'
make -C hw/lib/contrib/osnt_bram_pcap_replay_uengine_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_pcap_replay_uengine_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* xsim* web* xvlog* *blk* ip_proj/ ip_user_files/
vivado -mode tcl -source osnt_bram_pcap_replay_uengine.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_bram_pcap_replay_uengine.tcl
# set design              osnt_bram_pcap_replay_uengine
# set top                 osnt_bram_pcap_replay_uengine
# set ip_version          1.00
# set ip_version_display  v1_00
# set proj_dir            ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_pcap_replay_uengine_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# set sub_ip_name  "bram_fifo_conv_512to128_0"
# create_ip -name axis_dwidth_converter -vendor xilinx.com -library ip -module_name $sub_ip_name -dir ./${proj_dir}
# set_property -dict {
#    CONFIG.M_TDATA_NUM_BYTES {16}
#    CONFIG.TUSER_BITS_PER_BYTE {8}
#    CONFIG.HAS_TLAST {1}
#    CONFIG.HAS_TKEEP {1}} [get_ips ${sub_ip_name}]
# set_property CONFIG.S_TDATA_NUM_BYTES {64} [get_ips ${sub_ip_name}]
# generate_target {instantiation_template} [get_files ./${proj_dir}/${sub_ip_name}/${sub_ip_name}.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_fifo_conv_512to128_0'...
# generate_target all [get_files  ./${proj_dir}/${sub_ip_name}/${sub_ip_name}.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_fifo_conv_512to128_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram_fifo_conv_512to128_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram_fifo_conv_512to128_0'...
# set sub_ip_name  "bram_fifo_conv_128to512_0"
# create_ip -name axis_dwidth_converter -vendor xilinx.com -library ip -module_name ${sub_ip_name} -dir ./${proj_dir}
# set_property -dict {
#    CONFIG.S_TDATA_NUM_BYTES {16}
#    CONFIG.TUSER_BITS_PER_BYTE {8}
#    CONFIG.HAS_TLAST {1}
#    CONFIG.HAS_TKEEP {1}} [get_ips ${sub_ip_name}]
# set_property CONFIG.M_TDATA_NUM_BYTES {64} [get_ips ${sub_ip_name}]
# generate_target {instantiation_template} [get_files ./${proj_dir}/${sub_ip_name}/${sub_ip_name}.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_fifo_conv_128to512_0'...
# generate_target all [get_files  ./${proj_dir}/${sub_ip_name}/${sub_ip_name}.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_fifo_conv_128to512_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram_fifo_conv_128to512_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram_fifo_conv_128to512_0'...
# read_verilog "./hdl/verilog/bram_pcap_replay_uengine_cpu_regs.v"
# read_verilog "./hdl/verilog/osnt_bram_pcap_replay_uengine.v"
# read_verilog "./hdl/verilog/pre_pcap_bram_store.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_RW_REGS' by 14 for port or parameter 'rw_regs'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/bram_pcap_replay_uengine_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm0_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m1_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'm0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'm1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axi' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:27:34 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_pcap_replay_uengine_v1_0_0'
make -C hw/lib/contrib/osnt_stamp_counter_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_stamp_counter_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
vivado -mode batch -source osnt_stamp_counter.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_stamp_counter.tcl
# set design osnt_stamp_counter
# set top osnt_stamp_counter
# set device $::env(DEVICE)
# set proj_dir ./ip_proj
# set ip_version 1.0
# set lib_name NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_stamp_counter_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# puts "osnt_stamp_counter"
osnt_stamp_counter
# read_verilog "./hdl/osnt_stamp_counter.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
WARNING: [IP_Flow 19-5661] Bus Interface 'ACLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::add_user_parameter {TIMESTAMP_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters TIMESTAMP_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters TIMESTAMP_WIDTH]
# set_property value {64} [ipx::get_user_parameters TIMESTAMP_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters TIMESTAMP_WIDTH]
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_stamp_counter_v1_0_0/ip_proj'.)
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'ACLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:27:48 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_stamp_counter_v1_0_0'
make -C hw/lib/contrib/osnt_mac_attachment_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
vivado -mode batch -source osnt_mac_attachment.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_mac_attachment.tcl
# set device          $::env(DEVICE)
# set ip_name           {osnt_mac_attachment}
# set lib_name          {NetFPGA}
# set vendor_name       {NetFPGA}
# set ip_display_name   {osnt_mac_attachment}
# set ip_description    {10G Ethernet attachment for NetFPGA NFPLUS}
# set vendor_display_name {NetFPGA}
# set vendor_company_url        {http://www.netfpga.org}
# set ip_version                {1.0}
# set proj_dir          ./ip_proj
# set_param project.singleFileAddWarning.Threshold 500
# set subcore_names {\
#               nf_axis_converter\
#               fallthrough_small_fifo\
# }
# set source_dir { \
#               hdl\
# }
# set VerilogFiles [list]
# set VerilogFiles [concat \
#                       [glob -nocomplain hdl]]
# set rtl_dirs  [list]
# set rtl_dirs  [concat \
#                       hdl]
# set top_module_name {osnt_mac_attachment}
# set top_module_file ./hdl/$top_module_name.v
# puts "top_file: $top_module_file \n"
top_file: ./hdl/osnt_mac_attachment.v

# set bus_interfaces {\
#       xilinx.com:signal:clock:1.0\
#       xilinx.com:signal:reset:1.0\
#       xilinx.com:interface:axis_rtl:1.0\
# }
# create_project -name ${ip_name} -force -dir "./${proj_dir}" -part ${device}
# set_property source_mgmt_mode All [current_project]
# set_property top $top_module_name [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# foreach rtl_dir $rtl_dirs {
#         set_property include_dirs $rtl_dirs [current_fileset]
# }
# foreach verilog_file $VerilogFiles {
#       add_files -norecurse ${verilog_file}
# }
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_1_9 -dir ./${proj_dir}
# set_property -dict [list \
#       CONFIG.Component_Name {fifo_generator_1_9} \
#       CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} \
#       CONFIG.Performance_Options {First_Word_Fall_Through} \
#       CONFIG.Input_Data_Width {1} \
#       CONFIG.Input_Depth {16} \
#       CONFIG.Output_Data_Width {1} \
#       CONFIG.Output_Depth {16} \
#       CONFIG.Reset_Type {Asynchronous_Reset} \
#       CONFIG.Full_Flags_Reset_Value {1} \
#       CONFIG.Data_Count_Width {4} \
#       CONFIG.Write_Data_Count_Width {4} \
#       CONFIG.Read_Data_Count_Width {4} \
#       CONFIG.Full_Threshold_Assert_Value {15} \
#       CONFIG.Full_Threshold_Negate_Value {14} \
#       CONFIG.Empty_Threshold_Assert_Value {4} \
#       CONFIG.Empty_Threshold_Negate_Value {5} \
#       CONFIG.Enable_Safety_Circuit {true}] [get_ips fifo_generator_1_9]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'fifo_generator_1_9' to 'fifo_generator_1_9' is not allowed and is ignored.
# generate_target {instantiation_template} [get_files ./${proj_dir}/fifo_generator_1_9/fifo_generator_1_9.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_1_9'...
# generate_target all [get_files  ./${proj_dir}/fifo_generator_1_9/fifo_generator_1_9.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_1_9'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_1_9'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_1_9'...
# ipx::package_project -force -import_files ./${proj_dir}/fifo_generator_1_9/fifo_generator_1_9.xci
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4656] Synthesis file group is packaged with a Dependency property value 'hdl' although it may not be recognized as a synthesis -include_dir pro
perty after IP delivery.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0/hdl/osnt_mac_att
achment_cpu_regs.v'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/osnt_mac_attachment_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4656] Synthesis file group is packaged with a Dependency property value 'hdl' although it may not be recognized as a synthesis -include_dir pro
perty after IP delivery.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0/hdl/osnt_mac_att
achment_cpu_regs.v'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/osnt_mac_attachment_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name                     ${ip_name} [ipx::current_core]
# set_property library                  ${lib_name} [ipx::current_core]
# set_property vendor_display_name      ${vendor_display_name} [ipx::current_core]
# set_property company_url              ${vendor_company_url} [ipx::current_core]
# set_property vendor                   ${vendor_name} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy                         {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version                  ${ip_version} [ipx::current_core]
# set_property display_name             ${ip_display_name} [ipx::current_core]
# set_property description              ${ip_description} [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:nf_axis_converter:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:nf_axis_converter:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::remove_all_hdl_parameter [ipx::current_core]
# ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file $top_module_file -top_module_name $top_module_name
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
# ipx::infer_user_parameters [ipx::current_core]
# set_property value_validation_type list [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list {1024 512 256 64} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list {1024 512 256 64} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# set_property value_validation_list {0 1} [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list 128 [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list 128 [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# set_property value_validation_list {0 1} [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# set_property value_validation_list 64 [ipx::get_user_parameters TIMESTAMP_WIDTH -of_objects [ipx::current_core]]
# ipx::remove_all_port [ipx::current_core]
# ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file $top_module_file -top_module_name $top_module_name
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
# foreach bus_standard ${bus_interfaces} {
#       ipx::infer_bus_interfaces ${bus_standard} [ipx::current_core]
# }
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
# ipx::add_bus_interface clk156 [ipx::current_core]
# set_property abstraction_type_vlnv xilinx.com:signal:clock_rtl:1.0 [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property bus_type_vlnv xilinx.com:signal:clock:1.0 [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property interface_mode slave [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# ipx::add_port_map CLK [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property physical_name clk156 [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property value m_axis_mac:s_axis_mac [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_interface areset_clk156 [ipx::current_core]
# set_property abstraction_type_vlnv xilinx.com:signal:reset_rtl:1.0 [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property bus_type_vlnv xilinx.com:signal:reset:1.0 [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property interface_mode slave [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# ipx::add_port_map RST [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property physical_name areset_clk156 [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter POLARITY [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property value ACTIVE_HIGH [ipx::get_bus_parameters POLARITY -of_objects [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axis_aclk -of_objects [ipx::current_core]]
# set_property value m_axis_pipe:s_axis_pipe [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axis_aclk -of_objects [ipx::current_core
]]]
# ipx::add_bus_parameter TDATA_NUM_BYTES [ipx::get_bus_interfaces m_axis_pipe -of_objects [ipx::current_core]]
# set_property description {TDATA Width (bytes)} [ipx::get_bus_parameters TDATA_NUM_BYTES -of_objects [ipx::get_bus_interfaces m_axis_pipe -of_objects [ipx::current
_core]]]
# set_property value 32 [ipx::get_bus_parameters TDATA_NUM_BYTES -of_objects [ipx::get_bus_interfaces m_axis_pipe -of_objects [ipx::current_core]]]
# ipx::check_integrity [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-3834] Port 'm_axis_pipe_tdata': Port mapped to the logical port 'TDATA' of 'xilinx.com:interface:axis:1.0' interface must have a width
 of multiples of 8 bits.  The current port width is '1'.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of
the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# write_peripheral [ipx::current_core]
# ipx::create_xgui_files [ipx::current_core]
# ipx::update_checksums [ipx::current_core]
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:28:05 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_mac_attachment_v1_0_0'
make -C hw/lib/contrib/osnt_rate_limiter_v1_0_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_rate_limiter_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* xsim* xvlog* web*
vivado -mode tcl -source osnt_rate_limiter.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_rate_limiter.tcl
# set design              osnt_rate_limiter
# set top                 osnt_rate_limiter
# set ip_version          1.0
# set ip_version_display  v1_0
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_rate_limiter_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_rate_limiter.v"
# read_verilog "./hdl/verilog/rate_limiter_simple.v"
# read_verilog "./hdl/verilog/rate_limiter_cpu_regs.v"
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rw_regs' has a dependency on the module local parameter or undefined parameter 'NUM_RW_REGS'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/rate_limiter_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/verilog/rate_limiter_cpu_regs.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's0_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm0_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m1_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s0_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s1_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'm0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'm1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's0_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's1_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axi' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:28:18 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_rate_limiter_v1_0_0'
make -C hw/lib/contrib/osnt_bram_v1_1_0/
make[1]: Entering directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_v1_1_0'
rm -rf vivado*.* *.xml xgui/ .Xil* pro* ip* web* xsim* xvlog* isim* fuse* *pcap_mem*
vivado -mode tcl -source osnt_bram.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source osnt_bram.tcl
# set design              osnt_bram
# set top                 osnt_bram
# set ip_version          1.10
# set ip_version_display  v1_10
# set proj_dir            ./ip_proj
# source ../osnt_lib/osnt_ip_set_common.tcl
## set   device         $::env(DEVICE)
## set   fpga_family    {{virtexuplus} {Production} {virtexuplushbm} {Production}}
## set   project_dir    ./project
## set   lib_name       NetFPGA
## set   url_path       http://www.netfpga.org
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jw2282/OSNT-PLUS/hw/lib' may become invalid. A better location for the repository
 would be in a path adjacent to the project. (Current project location is '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_v1_1_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# read_verilog "./hdl/verilog/osnt_bram.v"
# update_compile_order -fileset sim_1
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'bram_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source ../osnt_lib/osnt_ip_property_common.tcl
## set_property   vendor               ${lib_name}                      [ipx::current_core]
## set_property   library              ${lib_name}                      [ipx::current_core]
## set_property   version              ${ip_version}                    [ipx::current_core]
## set_property   display_name         ${design}_${ip_version_display}  [ipx::current_core]
## set_property   description          ${design}_${ip_version_display}  [ipx::current_core]
## set_property   taxonomy             {{/NetFPGA/Generic}}             [ipx::current_core]
## set_property   vendor_display_name  ${lib_name}                      [ipx::current_core]
## set_property   company_url          ${url_path}                      [ipx::current_core]
## set_property   supported_families   ${fpga_family}                   [ipx::current_core]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-861] XGUI layout file basename "xgui/osnt_bram_v1_0.tcl" does not have the current IP <name>_v<version> format. If the IP name or version was chan
ged recently, recreate this file to update the file format.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:28:32 2024...
make[1]: Leaving directory '/home/jw2282/OSNT-PLUS/hw/lib/contrib/osnt_bram_v1_1_0'
/////////////////////////////////////////
//      OSNT library cores created.
/////////////////////////////////////////
make: Leaving directory '/home/jw2282/OSNT-PLUS'
make: Entering directory '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw'
rm -rf project
rm -f vivado*
rm -rf ip_repo
make: Leaving directory '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw'
make: Entering directory '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw'
echo "Create reference project under folder /project";
Create reference project under folder /project

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source tcl/osnt.tcl
# set design $::env(NF_PROJECT_NAME)
# set top top
# set device $::env(DEVICE)
# set board  $::env(BOARD)
# set board_name  $::env(BOARD_NAME)
# set proj_dir ./project
# set public_repo_dir $::env(NFPLUS_FOLDER)/hw/lib
# set repo_dir ./ip_repo
# set project_constraints "${public_repo_dir}/common/constraints/${board_name}_general.xdc"
# set start_time [exec date +%s]
# set_param general.maxThreads 8
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter max_loop_limit 200000"
# set datapath_width_bit    1024
# set tx_datapath_width_bit 512
# set timestamp_width_bit   64
# set datapath_freq_mhz     250
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device}
# set_property board_part ${board} [current_project]
# set_property source_mgmt_mode DisplayOnly [current_project]
# set_property top ${top} [current_fileset]
# if {[string match $board_name "au280"]} {
#       set_property verilog_define { {BOARD_AU280} {au280} {__synthesis__} } [current_fileset]
#       set board_param "AU280"
# } elseif {[string match $board_name "au250"]} {
#       set_property verilog_define { {BOARD_AU250} {__synthesis__} } [current_fileset]
#       set board_param "AU250"
# } elseif {[string match $board_name "au200"]} {
#       set_property verilog_define { {BOARD_AU200} {__synthesis__} } [current_fileset]
#       set board_param "AU200"
# } elseif {[string match $board_name "vcu1525"]} {
#       set_property verilog_define { {BOARD_VCU1525} {__synthesis__} } [current_fileset]
#       set board_param "VCU1525"
# }
# set_property generic "C_NF_DATA_WIDTH=${datapath_width_bit} BOARD=\"${board_param}\"" [current_fileset]
# puts "Creating User Datapath reference project"
Creating User Datapath reference project
# create_fileset -constrset -quiet constraints
# file copy ${public_repo_dir}/ ${repo_dir}
# set_property ip_repo_paths ${repo_dir} [current_fileset]
# add_files -fileset constraints -norecurse ${project_constraints}
# if {[string match $board_name "au280"]} {
#       add_files -fileset constraints -norecurse ./constraints/au280_timing.tcl
# } elseif {[string match $board_name "au200"]} {
#       add_files -fileset constraints -norecurse ${public_repo_dir}/common/constraints/au200_vcu1525_timing.tcl
#       add_files -fileset constraints -norecurse ./constraints/au200_vcu1525_user_timing.tcl
# } elseif {[string match $board_name "vcu1525"]} {
#       add_files -fileset constraints -norecurse ${public_repo_dir}/common/constraints/au200_vcu1525_timing.tcl
#       add_files -fileset constraints -norecurse ./constraints/au200_vcu1525_user_timing.tcl
# } else {
#       add_files -fileset constraints -norecurse ${public_repo_dir}/common/constraints/au250_timing.tcl
# }
# set_property is_enabled true [get_files ${project_constraints}]
# set_property constrset constraints [get_runs synth_1]
# set_property constrset constraints [get_runs impl_1]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
# create_ip -name osnt_extract_metadata -vendor NetFPGA -library NetFPGA -module_name osnt_extract_metadata_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_extract_metadata_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_extract_metadata_ip]
# set_property generate_synth_checkpoint false [get_files osnt_extract_metadata_ip.xci]
# reset_target all [get_ips osnt_extract_metadata_ip]
# generate_target all [get_ips osnt_extract_metadata_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_extract_metadata_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_extract_metadata_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_extract_metadata_ip'...
# create_ip -name nic_output_port_lookup -vendor NetFPGA -library NetFPGA -module_name nic_output_port_lookup_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips nic_output_port_lookup_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips nic_output_port_lookup_ip]
# set_property CONFIG.C_S_AXI_ADDR_WIDTH 12 [get_ips nic_output_port_lookup_ip]
# set_property generate_synth_checkpoint false [get_files nic_output_port_lookup_ip.xci]
# reset_target all [get_ips nic_output_port_lookup_ip]
# generate_target all [get_ips nic_output_port_lookup_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'nic_output_port_lookup_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nic_output_port_lookup_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nic_output_port_lookup_ip'...
# create_ip -name osnt_bram_pcap_replay_uengine -vendor NetFPGA -library NetFPGA -module_name osnt_bram_pcap_replay_uengine_ip
WARNING: [IP_Flow 19-4832] The IP name 'osnt_bram_pcap_replay_uengine_ip' you have specified is long. The Windows operating system has path length limitations. It i
s recommended you use shorter names to reduce the likelihood of issues.
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_bram_pcap_replay_uengine_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_bram_pcap_replay_uengine_ip]
# set_property generate_synth_checkpoint false [get_files osnt_bram_pcap_replay_uengine_ip.xci]
# reset_target all [get_ips osnt_bram_pcap_replay_uengine_ip]
# generate_target all [get_ips osnt_bram_pcap_replay_uengine_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_bram_pcap_replay_uengine_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_bram_pcap_replay_uengine_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_bram_pcap_replay_uengine_ip'...
# create_ip -name osnt_bram -version 1.10 -vendor NetFPGA -library NetFPGA -module_name osnt_bram_ip
# set_property generate_synth_checkpoint false [get_files osnt_bram_ip.xci]
# reset_target all [get_ips osnt_bram_ip]
# generate_target all [get_ips osnt_bram_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_bram_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_bram_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_bram_ip'...
# create_ip -name osnt_inter_packet_delay -vendor NetFPGA -library NetFPGA -module_name osnt_inter_packet_delay_ip
WARNING: [IP_Flow 19-4832] The IP name 'osnt_inter_packet_delay_ip' you have specified is long. The Windows operating system has path length limitations. It is reco
mmended you use shorter names to reduce the likelihood of issues.
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_inter_packet_delay_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_inter_packet_delay_ip]
# set_property generate_synth_checkpoint false [get_files osnt_inter_packet_delay_ip.xci]
# reset_target all [get_ips osnt_inter_packet_delay_ip]
# generate_target all [get_ips osnt_inter_packet_delay_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_inter_packet_delay_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_inter_packet_delay_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_inter_packet_delay_ip'...
# create_ip -name osnt_rate_limiter -vendor NetFPGA -library NetFPGA -module_name osnt_rate_limiter_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_rate_limiter_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_rate_limiter_ip]
# set_property generate_synth_checkpoint false [get_files osnt_rate_limiter_ip.xci]
# reset_target all [get_ips osnt_rate_limiter_ip]
# generate_target all [get_ips osnt_rate_limiter_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_rate_limiter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_rate_limiter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_rate_limiter_ip'...
# create_ip -name input_arbiter -vendor NetFPGA -library NetFPGA -module_name input_arbiter_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${datapath_width_bit} [get_ips input_arbiter_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${datapath_width_bit} [get_ips input_arbiter_ip]
# set_property CONFIG.C_S_AXI_ADDR_WIDTH 12 [get_ips input_arbiter_ip]
# set_property generate_synth_checkpoint false [get_files input_arbiter_ip.xci]
# reset_target all [get_ips input_arbiter_ip]
# generate_target all [get_ips input_arbiter_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'input_arbiter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'input_arbiter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'input_arbiter_ip'...
# create_ip -name xilinx_shell -vendor xilinx -library xilinx -module_name xilinx_shell_ip
# set_property CONFIG.MAX_PKT_LEN 1518 [get_ips xilinx_shell_ip]
# set_property CONFIG.NUM_QUEUE 2048 [get_ips xilinx_shell_ip]
# set_property CONFIG.NUM_PHYS_FUNC 2 [get_ips xilinx_shell_ip]
# set_property CONFIG.NUM_CMAC_PORT 2 [get_ips xilinx_shell_ip]
# set_property generate_synth_checkpoint false [get_files xilinx_shell_ip.xci]
# reset_target all [get_ips xilinx_shell_ip]
# generate_target all [get_ips xilinx_shell_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xilinx_shell_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xilinx_shell_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xilinx_shell_ip'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xilinx_shell_ip'...
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [xilinx.com:ip:ecc:2.0-1] qdma_subsystem_c2h_ecc: before
INFO: [xilinx.com:ip:ecc:2.0-1] qdma_subsystem_c2h_ecc: before
INFO: [xilinx.com:ip:ecc:2.0-1] qdma_subsystem_c2h_ecc: before
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PF3_INTERRUPT_PIN' from 'NONE' to 'INTA' has been ignored for IP 'xilinx_shell_ip/q
dma_no_sriov/qdma_no_sriov_pcie4_ip'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PF2_INTERRUPT_PIN' from 'NONE' to 'INTA' has been ignored for IP 'xilinx_shell_ip/q
dma_no_sriov/qdma_no_sriov_pcie4_ip'
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
generate_target: Time (s): cpu = 00:02:27 ; elapsed = 00:02:48 . Memory (MB): peak = 3447.848 ; gain = 1026.941 ; free physical = 58436 ; free virtual = 61629
# create_ip -name osnt_stamp_counter -vendor NetFPGA -library NetFPGA -module_name osnt_stamp_counter_ip
# set_property CONFIG.TIMESTAMP_WIDTH ${timestamp_width_bit} [get_ips osnt_stamp_counter_ip]
# set_property generate_synth_checkpoint false [get_files osnt_stamp_counter_ip.xci]
# reset_target all [get_ips osnt_stamp_counter_ip]
# generate_target all [get_ips osnt_stamp_counter_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_stamp_counter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_stamp_counter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_stamp_counter_ip'...
# create_ip -name osnt_mac_attachment -vendor NetFPGA -library NetFPGA -module_name osnt_mac_attachment_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${datapath_width_bit} [get_ips osnt_mac_attachment_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips osnt_mac_attachment_ip]
# set_property generate_synth_checkpoint false [get_files osnt_mac_attachment_ip.xci]
# reset_target all [get_ips osnt_mac_attachment_ip]
# generate_target all [get_ips osnt_mac_attachment_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'osnt_mac_attachment_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'osnt_mac_attachment_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'osnt_mac_attachment_ip'...
# create_ip -name nf_mac_attachment -vendor NetFPGA -library NetFPGA -module_name nf_mac_attachment_dma_ip
# set_property CONFIG.C_M_AXIS_DATA_WIDTH ${tx_datapath_width_bit} [get_ips nf_mac_attachment_dma_ip]
# set_property CONFIG.C_S_AXIS_DATA_WIDTH ${datapath_width_bit} [get_ips nf_mac_attachment_dma_ip]
# set_property CONFIG.C_DEFAULT_VALUE_ENABLE 0 [get_ips nf_mac_attachment_dma_ip]
# set_property generate_synth_checkpoint false [get_files nf_mac_attachment_dma_ip.xci]
# reset_target all [get_ips nf_mac_attachment_dma_ip]
# generate_target all [get_ips nf_mac_attachment_dma_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'nf_mac_attachment_dma_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nf_mac_attachment_dma_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nf_mac_attachment_dma_ip'...
# create_ip -name axi_crossbar -vendor xilinx.com -library ip -module_name axi_crossbar_0
# set_property -dict [list \
# CONFIG.NUM_MI {8}                           \
# CONFIG.PROTOCOL {AXI4LITE}                   \
# CONFIG.CONNECTIVITY_MODE {SASD}              \
# CONFIG.R_REGISTER {1}                        \
# CONFIG.S00_WRITE_ACCEPTANCE {1}              \
# CONFIG.S01_WRITE_ACCEPTANCE {1}              \
# CONFIG.S02_WRITE_ACCEPTANCE {1}              \
# CONFIG.S03_WRITE_ACCEPTANCE {1}              \
# CONFIG.S04_WRITE_ACCEPTANCE {1}              \
# CONFIG.S05_WRITE_ACCEPTANCE {1}              \
# CONFIG.S06_WRITE_ACCEPTANCE {1}              \
# CONFIG.S07_WRITE_ACCEPTANCE {1}              \
# CONFIG.S08_WRITE_ACCEPTANCE {1}              \
# CONFIG.S09_WRITE_ACCEPTANCE {1}              \
# CONFIG.S10_WRITE_ACCEPTANCE {1}              \
# CONFIG.S11_WRITE_ACCEPTANCE {1}              \
# CONFIG.S12_WRITE_ACCEPTANCE {1}              \
# CONFIG.S13_WRITE_ACCEPTANCE {1}              \
# CONFIG.S14_WRITE_ACCEPTANCE {1}              \
# CONFIG.S15_WRITE_ACCEPTANCE {1}              \
# CONFIG.S00_READ_ACCEPTANCE {1}               \
# CONFIG.S01_READ_ACCEPTANCE {1}               \
# CONFIG.S02_READ_ACCEPTANCE {1}               \
# CONFIG.S03_READ_ACCEPTANCE {1}               \
# CONFIG.S04_READ_ACCEPTANCE {1}               \
# CONFIG.S05_READ_ACCEPTANCE {1}               \
# CONFIG.S06_READ_ACCEPTANCE {1}               \
# CONFIG.S07_READ_ACCEPTANCE {1}               \
# CONFIG.S08_READ_ACCEPTANCE {1}               \
# CONFIG.S09_READ_ACCEPTANCE {1}               \
# CONFIG.S10_READ_ACCEPTANCE {1}               \
# CONFIG.S11_READ_ACCEPTANCE {1}               \
# CONFIG.S12_READ_ACCEPTANCE {1}               \
# CONFIG.S13_READ_ACCEPTANCE {1}               \
# CONFIG.S14_READ_ACCEPTANCE {1}               \
# CONFIG.S15_READ_ACCEPTANCE {1}               \
# CONFIG.M00_WRITE_ISSUING {1}                 \
# CONFIG.M01_WRITE_ISSUING {1}                 \
# CONFIG.M02_WRITE_ISSUING {1}                 \
# CONFIG.M03_WRITE_ISSUING {1}                 \
# CONFIG.M04_WRITE_ISSUING {1}                 \
# CONFIG.M05_WRITE_ISSUING {1}                 \
# CONFIG.M06_WRITE_ISSUING {1}                 \
# CONFIG.M07_WRITE_ISSUING {1}                 \
# CONFIG.M08_WRITE_ISSUING {1}                 \
# CONFIG.M09_WRITE_ISSUING {1}                 \
# CONFIG.M10_WRITE_ISSUING {1}                 \
# CONFIG.M11_WRITE_ISSUING {1}                 \
# CONFIG.M12_WRITE_ISSUING {1}                 \
# CONFIG.M13_WRITE_ISSUING {1}                 \
# CONFIG.M14_WRITE_ISSUING {1}                 \
# CONFIG.M15_WRITE_ISSUING {1}                 \
# CONFIG.M00_READ_ISSUING {1}                  \
# CONFIG.M01_READ_ISSUING {1}                  \
# CONFIG.M02_READ_ISSUING {1}                  \
# CONFIG.M03_READ_ISSUING {1}                  \
# CONFIG.M04_READ_ISSUING {1}                  \
# CONFIG.M05_READ_ISSUING {1}                  \
# CONFIG.M06_READ_ISSUING {1}                  \
# CONFIG.M07_READ_ISSUING {1}                  \
# CONFIG.M08_READ_ISSUING {1}                  \
# CONFIG.M09_READ_ISSUING {1}                  \
# CONFIG.M10_READ_ISSUING {1}                  \
# CONFIG.M11_READ_ISSUING {1}                  \
# CONFIG.M12_READ_ISSUING {1}                  \
# CONFIG.M13_READ_ISSUING {1}                  \
# CONFIG.M14_READ_ISSUING {1}                  \
# CONFIG.M15_READ_ISSUING {1}                  \
# CONFIG.S00_SINGLE_THREAD {1}                 \
# CONFIG.M00_A00_ADDR_WIDTH {12}               \
# CONFIG.M01_A00_ADDR_WIDTH {12}               \
# CONFIG.M02_A00_ADDR_WIDTH {12}               \
# CONFIG.M03_A00_ADDR_WIDTH {12}               \
# CONFIG.M04_A00_ADDR_WIDTH {12}               \
# CONFIG.M05_A00_ADDR_WIDTH {12}               \
# CONFIG.M06_A00_ADDR_WIDTH {12}               \
# CONFIG.M07_A00_ADDR_WIDTH {12}               \
# CONFIG.M00_A00_BASE_ADDR {0x0000000000000000}\
# CONFIG.M01_A00_BASE_ADDR {0x0000000000001000}\
# CONFIG.M02_A00_BASE_ADDR {0x0000000000002000}\
# CONFIG.M03_A00_BASE_ADDR {0x0000000000003000}\
# CONFIG.M04_A00_BASE_ADDR {0x0000000000004000}\
# CONFIG.M05_A00_BASE_ADDR {0x0000000000005000}\
# CONFIG.M06_A00_BASE_ADDR {0x0000000000006000}\
# CONFIG.M07_A00_BASE_ADDR {0x0000000000007000}] [get_ips axi_crossbar_0]
# set_property generate_synth_checkpoint false [get_files axi_crossbar_0.xci]
# reset_target all [get_ips axi_crossbar_0]
# generate_target all [get_ips axi_crossbar_0]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_crossbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_crossbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_crossbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_crossbar_0'...
# create_ip -name axi_clock_converter -vendor xilinx.com -library ip -module_name axi_clock_converter_0
# set_property -dict {
#     CONFIG.PROTOCOL {AXI4LITE}
#     CONFIG.DATA_WIDTH {32}
#     CONFIG.ID_WIDTH {0}
#     CONFIG.AWUSER_WIDTH {0}
#     CONFIG.ARUSER_WIDTH {0}
#     CONFIG.RUSER_WIDTH {0}
#     CONFIG.WUSER_WIDTH {0}
#     CONFIG.BUSER_WIDTH {0}
#     CONFIG.SI_CLK.FREQ_HZ {250000000}
#     CONFIG.MI_CLK.FREQ_HZ ${datapath_freq_mhz}000000
#     CONFIG.ACLK_ASYNC {1}
#     CONFIG.SYNCHRONIZATION_STAGES {3}
# } [get_ips axi_clock_converter_0]
# set_property generate_synth_checkpoint false [get_files axi_clock_converter_0.xci]
# reset_target all [get_ips axi_clock_converter_0]
# generate_target all [get_ips axi_clock_converter_0]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_clock_converter_0'...
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_clock_converter_0'...
# create_ip -name axi_crossbar -vendor xilinx.com -library ip -module_name axi_crossbar_1
# set_property -dict [list \
# CONFIG.NUM_MI {3}                           \
# CONFIG.PROTOCOL {AXI4LITE}                   \
# CONFIG.CONNECTIVITY_MODE {SASD}              \
# CONFIG.R_REGISTER {1}                        \
# CONFIG.S00_WRITE_ACCEPTANCE {1}              \
# CONFIG.S01_WRITE_ACCEPTANCE {1}              \
# CONFIG.S02_WRITE_ACCEPTANCE {1}              \
# CONFIG.S03_WRITE_ACCEPTANCE {1}              \
# CONFIG.S04_WRITE_ACCEPTANCE {1}              \
# CONFIG.S05_WRITE_ACCEPTANCE {1}              \
# CONFIG.S06_WRITE_ACCEPTANCE {1}              \
# CONFIG.S07_WRITE_ACCEPTANCE {1}              \
# CONFIG.S08_WRITE_ACCEPTANCE {1}              \
# CONFIG.S09_WRITE_ACCEPTANCE {1}              \
# CONFIG.S10_WRITE_ACCEPTANCE {1}              \
# CONFIG.S11_WRITE_ACCEPTANCE {1}              \
# CONFIG.S12_WRITE_ACCEPTANCE {1}              \
# CONFIG.S13_WRITE_ACCEPTANCE {1}              \
# CONFIG.S14_WRITE_ACCEPTANCE {1}              \
# CONFIG.S15_WRITE_ACCEPTANCE {1}              \
# CONFIG.S00_READ_ACCEPTANCE {1}               \
# CONFIG.S01_READ_ACCEPTANCE {1}               \
# CONFIG.S02_READ_ACCEPTANCE {1}               \
# CONFIG.S03_READ_ACCEPTANCE {1}               \
# CONFIG.S04_READ_ACCEPTANCE {1}               \
# CONFIG.S05_READ_ACCEPTANCE {1}               \
# CONFIG.S06_READ_ACCEPTANCE {1}               \
# CONFIG.S07_READ_ACCEPTANCE {1}               \
# CONFIG.S08_READ_ACCEPTANCE {1}               \
# CONFIG.S09_READ_ACCEPTANCE {1}               \
# CONFIG.S10_READ_ACCEPTANCE {1}               \
# CONFIG.S11_READ_ACCEPTANCE {1}               \
# CONFIG.S12_READ_ACCEPTANCE {1}               \
# CONFIG.S13_READ_ACCEPTANCE {1}               \
# CONFIG.S14_READ_ACCEPTANCE {1}               \
# CONFIG.S15_READ_ACCEPTANCE {1}               \
# CONFIG.M00_WRITE_ISSUING {1}                 \
# CONFIG.M01_WRITE_ISSUING {1}                 \
# CONFIG.M02_WRITE_ISSUING {1}                 \
# CONFIG.M03_WRITE_ISSUING {1}                 \
# CONFIG.M04_WRITE_ISSUING {1}                 \
# CONFIG.M05_WRITE_ISSUING {1}                 \
# CONFIG.M06_WRITE_ISSUING {1}                 \
# CONFIG.M07_WRITE_ISSUING {1}                 \
# CONFIG.M08_WRITE_ISSUING {1}                 \
# CONFIG.M09_WRITE_ISSUING {1}                 \
# CONFIG.M10_WRITE_ISSUING {1}                 \
# CONFIG.M11_WRITE_ISSUING {1}                 \
# CONFIG.M12_WRITE_ISSUING {1}                 \
# CONFIG.M13_WRITE_ISSUING {1}                 \
# CONFIG.M14_WRITE_ISSUING {1}                 \
# CONFIG.M15_WRITE_ISSUING {1}                 \
# CONFIG.M00_READ_ISSUING {1}                  \
# CONFIG.M01_READ_ISSUING {1}                  \
# CONFIG.M02_READ_ISSUING {1}                  \
# CONFIG.M03_READ_ISSUING {1}                  \
# CONFIG.M04_READ_ISSUING {1}                  \
# CONFIG.M05_READ_ISSUING {1}                  \
# CONFIG.M06_READ_ISSUING {1}                  \
# CONFIG.M07_READ_ISSUING {1}                  \
# CONFIG.M08_READ_ISSUING {1}                  \
# CONFIG.M09_READ_ISSUING {1}                  \
# CONFIG.M10_READ_ISSUING {1}                  \
# CONFIG.M11_READ_ISSUING {1}                  \
# CONFIG.M12_READ_ISSUING {1}                  \
# CONFIG.M13_READ_ISSUING {1}                  \
# CONFIG.M14_READ_ISSUING {1}                  \
# CONFIG.M15_READ_ISSUING {1}                  \
# CONFIG.S00_SINGLE_THREAD {1}                 \
# CONFIG.M00_A00_ADDR_WIDTH {12}               \
# CONFIG.M01_A00_ADDR_WIDTH {12}               \
# CONFIG.M02_A00_ADDR_WIDTH {12}               \
# CONFIG.M00_A00_BASE_ADDR {0x0000000000000000}\
# CONFIG.M01_A00_BASE_ADDR {0x0000000000001000}\
# CONFIG.M02_A00_BASE_ADDR {0x0000000000002000}] [get_ips axi_crossbar_1]
# set_property generate_synth_checkpoint false [get_files axi_crossbar_1.xci]
# reset_target all [get_ips axi_crossbar_1]
# generate_target all [get_ips axi_crossbar_1]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_crossbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_crossbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_crossbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_crossbar_1'...
# create_ip -name clk_wiz -vendor xilinx.com -library ip -module_name clk_wiz_1
# if {[string match "${datapath_freq_mhz}" "200"]} {
# #200MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {5} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {24.000} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.000} \
#               CONFIG.CLKOUT1_JITTER {119.392} \
#               CONFIG.CLKOUT1_PHASE_ERROR {154.678}] [get_ips clk_wiz_1]
# } elseif {[string match "${datapath_freq_mhz}" "250"]} {
# #250MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {250.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {1} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {4.750} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.750} \
#               CONFIG.CLKOUT1_JITTER {85.152} \
#               CONFIG.CLKOUT1_PHASE_ERROR {78.266}] [get_ips clk_wiz_1]
# } elseif {[string match "${datapath_freq_mhz}" "260"]} {
# #260MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {260.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {25} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {120.250} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.625} \
#               CONFIG.CLKOUT1_JITTER {182.359} \
#               CONFIG.CLKOUT1_PHASE_ERROR {351.991}] [get_ips clk_wiz_10]
# } elseif {[string match "${datapath_freq_mhz}" "280"]} {
# #280MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {280.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {25} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {119.000} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.250} \
#               CONFIG.CLKOUT1_JITTER {183.720} \
#               CONFIG.CLKOUT1_PHASE_ERROR {357.524}] [get_ips clk_wiz_1]
# } elseif {[string match "${datapath_freq_mhz}" "300"]} {
# #300MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {300.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {5} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {24.000} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.000} \
#               CONFIG.CLKOUT1_JITTER {111.430} \
#               CONFIG.CLKOUT1_PHASE_ERROR {154.678}] [get_ips clk_wiz_1]
# } elseif {[string match "${datapath_freq_mhz}" "320"]} {
# #320MHz clock
#       set_property -dict [list \
#               CONFIG.PRIM_IN_FREQ {250.000} \
#               CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {320.000} \
#               CONFIG.CLKIN1_JITTER_PS {40.0} \
#               CONFIG.MMCM_DIVCLK_DIVIDE {5} \
#               CONFIG.MMCM_CLKFBOUT_MULT_F {24.000} \
#               CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#               CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#               CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.750} \
#               CONFIG.CLKOUT1_JITTER {110.215} \
#               CONFIG.CLKOUT1_PHASE_ERROR {154.678}] [get_ips clk_wiz_1]
# } else {
#       puts "Error: the specified clock is error"
#       exit -1
# }
# set_property generate_synth_checkpoint false [get_files clk_wiz_1.xci]
# reset_target all [get_ips clk_wiz_1]
# generate_target all [get_ips clk_wiz_1]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
# read_verilog     "./hdl/nf_datapath.v"
# read_verilog -sv "./hdl/top_wrapper.sv"
# read_verilog -sv "./hdl/osnt_attachment.sv"
# read_verilog     "./hdl/top.v"
# create_run -flow {Vivado Synthesis 2020} synth
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constraints
Run is defaulting to part: xcu250-figd2104-2L-e
# set_property write_incremental_synth_checkpoint true [get_runs synth_1]
# set_property AUTO_INCREMENTAL_CHECKPOINT 1 [get_runs synth_1]
# create_run impl -parent_run synth -flow {Vivado Implementation 2020}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constraints
Run is defaulting to parent run part: xcu250-figd2104-2L-e
# set_property strategy Performance_BalanceSLRs [get_runs impl_1]
# set_property steps.phys_opt_design.is_enabled true [get_runs impl_1]
# set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE ExploreWithHoldFix [get_runs impl_1]
# set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE Explore [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.is_enabled true [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_1]
# set_property SEVERITY {Warning} [get_drc_checks UCIO-1]
# launch_runs synth
[Sun Apr 28 11:31:39 2024] Launched synth...
Run output will be captured here: /home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/synth/runme.log
# wait_on_run synth
[Sun Apr 28 11:31:39 2024] Waiting for synth to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top top -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
CRITICAL WARNING: [filemgmt 20-1741] File 'tx_queue.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* osnt_mac_attachment_ip (/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/tx_queue.v)
* nf_mac_attachment_dma_ip (/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/hdl/tx_queue.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22019
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_dsc_trq_ctl with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projec
ts/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:45689]
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_dsc_trq_ctl with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projec
ts/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:45690]
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_pcie_rq with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/o
snt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:112662]
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_pcie_rq with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/o
snt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:112663]
WARNING: [Synth 8-2507] parameter declaration becomes local in qdma_v4_0_2_dma5_pcie_rq with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/o
snt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:112664]
WARNING: [Synth 8-2306] macro XPREG redefined [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_
v4_0_vlsyn_rfs.sv:147338]
WARNING: [Synth 8-2306] macro XPREG_EN redefined [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qd
ma_v4_0_vlsyn_rfs.sv:147348]
WARNING: [Synth 8-2306] macro XLREG_EDGE redefined [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/
qdma_v4_0_vlsyn_rfs.sv:151203]
WARNING: [Synth 8-6901] identifier 'core_clk' is used before its declaration [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/hdl/top.v:158]
WARNING: [Synth 8-2507] parameter declaration becomes local in small_fifo with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project
/osnt.gen/sources_1/ip/osnt_extract_metadata_ip/hdl/small_fifo.v:65]
WARNING: [Synth 8-2507] parameter declaration becomes local in inter_packet_delay with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw
/project/osnt.gen/sources_1/ip/osnt_inter_packet_delay_ip/hdl/verilog/inter_packet_delay.v:89]
WARNING: [Synth 8-2507] parameter declaration becomes local in inter_packet_delay with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw
/project/osnt.gen/sources_1/ip/osnt_inter_packet_delay_ip/hdl/verilog/inter_packet_delay.v:90]
WARNING: [Synth 8-2507] parameter declaration becomes local in rate_limiter with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/proje
ct/osnt.gen/sources_1/ip/osnt_rate_limiter_ip/hdl/verilog/rate_limiter_simple.v:95]
WARNING: [Synth 8-2507] parameter declaration becomes local in rate_limiter with formal parameter declaration list [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/proje
ct/osnt.gen/sources_1/ip/osnt_rate_limiter_ip/hdl/verilog/rate_limiter_simple.v:96]
WARNING: [Synth 8-2306] macro REG_ID_DEFAULT redefined [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/input_arbiter_ip/hdl/input_arbiter_
cpu_regs_defines.v:41]
WARNING: [Synth 8-2306] macro REG_ID_DEFAULT redefined [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/osnt_mac
_attachment_cpu_regs_defines.v:34]
WARNING: [Synth 8-2306] macro REG_ID_DEFAULT redefined [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/hdl/nf_mac
_attachment_cpu_regs_defines.v:34]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module tx_queue [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac
_attachment_dma_ip/hdl/tx_queue.v:37]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 3273.395 ; gain = 341.719 ; free physical = 56268 ; free virtual = 59
568
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/hdl/top.v:29]
        Parameter SIMULATIOM bound to: FALSE - type: string
        Parameter BOARD bound to: AU250 - type: string
        Parameter C_NF_DATA_WIDTH bound to: 1024 - type: integer
        Parameter C_NF_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_IF_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_IF_TUSER_WIDTH bound to: 128 - type: integer
        Parameter NF_C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter NF_C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/jw2282/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32998]
        Parameter CAPACITANCE bound to: DONT_CARE - type: string
        Parameter DIFF_TERM bound to: FALSE - type: string
        Parameter DQS_BIAS bound to: FALSE - type: string
        Parameter IBUF_DELAY_VALUE bound to: 0 - type: string
        Parameter IBUF_LOW_PWR bound to: TRUE - type: string
        Parameter IFD_DELAY_VALUE bound to: AUTO - type: string
        Parameter IOSTANDARD bound to: DEFAULT - type: string
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/home/jw2282/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32998]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/jw2282/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [/home/jw2282/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1_clk_wiz' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v
:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/jw2282/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
        Parameter CAPACITANCE bound to: DONT_CARE - type: string
        Parameter IBUF_DELAY_VALUE bound to: 0 - type: string
        Parameter IBUF_LOW_PWR bound to: TRUE - type: string
        Parameter IFD_DELAY_VALUE bound to: AUTO - type: string
        Parameter IOSTANDARD bound to: DEFAULT - type: string
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (3#1) [/home/jw2282/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [/home/jw2282/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40391]
        Parameter BANDWIDTH bound to: OPTIMIZED - type: string
        Parameter CLKFBOUT_MULT_F bound to: 4.750000 - type: double
        Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double
        Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string
        Parameter CLKIN1_PERIOD bound to: 4.000000 - type: double
        Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double
        Parameter CLKOUT0_DIVIDE_F bound to: 4.750000 - type: double
        Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double
        Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double
        Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string
        Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer
        Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double
        Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double
        Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string
        Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer
        Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double
        Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double
        Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string
        Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer
        Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double
        Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double
        Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string
        Parameter CLKOUT4_CASCADE bound to: FALSE - type: string
        Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer
        Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double
        Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double
        Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string
        Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer
        Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double
        Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double
        Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string
        Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer
        Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double
        Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double
        Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string
        Parameter COMPENSATION bound to: AUTO - type: string
        Parameter DIVCLK_DIVIDE bound to: 1 - type: integer
        Parameter IS_CLKFBIN_INVERTED bound to: 1'b0
        Parameter IS_CLKIN1_INVERTED bound to: 1'b0
        Parameter IS_CLKIN2_INVERTED bound to: 1'b0
        Parameter IS_CLKINSEL_INVERTED bound to: 1'b0
        Parameter IS_PSEN_INVERTED bound to: 1'b0
        Parameter IS_PSINCDEC_INVERTED bound to: 1'b0
        Parameter IS_PWRDWN_INVERTED bound to: 1'b0
        Parameter IS_RST_INVERTED bound to: 1'b0
        Parameter REF_JITTER1 bound to: 0.010000 - type: double
        Parameter REF_JITTER2 bound to: 0.010000 - type: double
        Parameter SS_EN bound to: FALSE - type: string
        Parameter SS_MODE bound to: CENTER_HIGH - type: string
        Parameter SS_MOD_PERIOD bound to: 10000 - type: integer
        Parameter STARTUP_WAIT bound to: FALSE - type: string
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (4#1) [/home/jw2282/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40391]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1_clk_wiz' (5#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/clk_wiz_1/clk_wiz_
1_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (6#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.v:70]
INFO: [Synth 8-6157] synthesizing module 'nf_datapath' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/hdl/nf_datapath.v:46]
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_BASEADDR bound to: 0 - type: integer
        Parameter C_M_AXIS_DATA_WIDTH bound to: 1024 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 1024 - type: integer
        Parameter C_TX_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter NUM_QUEUES bound to: 5 - type: integer
        Parameter ADDR_WIDTH bound to: 11 - type: integer
        Parameter DATA_WIDTH bound to: 736 - type: integer
INFO: [Synth 8-6157] synthesizing module 'osnt_extract_metadata_ip' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_extract_metadata_
ip/synth/osnt_extract_metadata_ip.v:57]
INFO: [Synth 8-6157] synthesizing module 'osnt_extract_metadata' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_extract_metadata_ip/
hdl/verilog/osnt_extract_metadata.v:45]
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer
        Parameter C_BASEADDR bound to: -1 - type: integer
        Parameter C_HIGHADDR bound to: 0 - type: integer
        Parameter C_USE_WSTRB bound to: 0 - type: integer
        Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer
        Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100 - type: integer
        Parameter C_M_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_TUSER_TIMESTAMP_POS bound to: 32 - type: integer
        Parameter SIM_ONLY bound to: 0 - type: integer
        Parameter NUM_RW_REGS bound to: 2 - type: integer
        Parameter NUM_WO_REGS bound to: 0 - type: integer
        Parameter NUM_RO_REGS bound to: 0 - type: integer
INFO: [Synth 8-6157] synthesizing module 'extract_metadata' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_extract_metadata_ip/hdl/v
erilog/extract_metadata.v:38]
        Parameter C_M_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_TUSER_TIMESTAMP_POS bound to: 32 - type: integer
        Parameter SIM_ONLY bound to: 0 - type: integer
        Parameter RD_TUSER_BITS bound to: 0 - type: integer
        Parameter RD_PKT_BITS bound to: 1 - type: integer
INFO: [Synth 8-6157] synthesizing module 'fallthrough_small_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_extract_metadata_ip
/hdl/fallthrough_small_fifo.v:44]
        Parameter WIDTH bound to: 705 - type: integer
        Parameter MAX_DEPTH_BITS bound to: 2 - type: integer
        Parameter PROG_FULL_THRESHOLD bound to: 3 - type: integer
INFO: [Synth 8-6157] synthesizing module 'small_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_extract_metadata_ip/hdl/small_f
ifo.v:42]
        Parameter WIDTH bound to: 705 - type: integer
        Parameter MAX_DEPTH_BITS bound to: 2 - type: integer
        Parameter PROG_FULL_THRESHOLD bound to: 3 - type: integer
        Parameter MAX_DEPTH bound to: 4 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'small_fifo' (7#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_extract_metadata_ip/
hdl/small_fifo.v:42]
INFO: [Synth 8-6155] done synthesizing module 'fallthrough_small_fifo' (8#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_extract_
metadata_ip/hdl/fallthrough_small_fifo.v:44]
INFO: [Synth 8-6155] done synthesizing module 'extract_metadata' (9#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_extract_metada
ta_ip/hdl/verilog/extract_metadata.v:38]
INFO: [Synth 8-6157] synthesizing module 'extract_metadata_cpu_regs' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_extract_metadata
_ip/hdl/verilog/extract_metadata_cpu_regs.v:42]
        Parameter C_BASE_ADDRESS bound to: -1 - type: integer
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'extract_metadata_cpu_regs' (10#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_extr
act_metadata_ip/hdl/verilog/extract_metadata_cpu_regs.v:42]
INFO: [Synth 8-6155] done synthesizing module 'osnt_extract_metadata' (11#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_extract_
metadata_ip/hdl/verilog/osnt_extract_metadata.v:45]
INFO: [Synth 8-6155] done synthesizing module 'osnt_extract_metadata_ip' (12#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_extra
ct_metadata_ip/synth/osnt_extract_metadata_ip.v:57]
INFO: [Synth 8-6157] synthesizing module 'nic_output_port_lookup_ip' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nic_output_port_looku
p_ip/synth/nic_output_port_lookup_ip.v:57]
INFO: [Synth 8-6157] synthesizing module 'nic_output_port_lookup' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nic_output_port_lookup_i
p/hdl/nic_output_port_lookup.v:55]
        Parameter C_M_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter SRC_PORT_POS bound to: 16 - type: integer
        Parameter DST_PORT_POS bound to: 24 - type: integer
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer
        Parameter C_BASEADDR bound to: 0 - type: integer
        Parameter MODULE_HEADER bound to: 0 - type: integer
        Parameter IN_PACKET bound to: 1 - type: integer
INFO: [Synth 8-6157] synthesizing module 'output_port_lookup_cpu_regs' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nic_output_port_loo
kup_ip/hdl/output_port_lookup_cpu_regs.v:41]
        Parameter C_BASE_ADDRESS bound to: 0 - type: integer
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer
INFO: [Synth 8-155] case statement is not full and has no default [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nic_output_port_lookup_i
p/hdl/output_port_lookup_cpu_regs.v:304]
INFO: [Synth 8-6155] done synthesizing module 'output_port_lookup_cpu_regs' (13#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nic_out
put_port_lookup_ip/hdl/output_port_lookup_cpu_regs.v:41]
INFO: [Synth 8-6155] done synthesizing module 'nic_output_port_lookup' (14#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nic_output_p
ort_lookup_ip/hdl/nic_output_port_lookup.v:55]
INFO: [Synth 8-6155] done synthesizing module 'nic_output_port_lookup_ip' (15#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nic_outpu
t_port_lookup_ip/synth/nic_output_port_lookup_ip.v:57]
INFO: [Synth 8-6157] synthesizing module 'osnt_bram_pcap_replay_uengine_ip' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_pcap
_replay_uengine_ip/synth/osnt_bram_pcap_replay_uengine_ip.v:57]
INFO: [Synth 8-6157] synthesizing module 'osnt_bram_pcap_replay_uengine' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_pcap_re
play_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:31]
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer
        Parameter C_BASEADDR bound to: 0 - type: integer
        Parameter C_USE_WSTRB bound to: 0 - type: integer
        Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer
        Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100 - type: integer
        Parameter C_M_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter SRC_PORT_POS bound to: 16 - type: integer
        Parameter QDR_ADDR_WIDTH bound to: 12 - type: integer
        Parameter REPLAY_COUNT_WIDTH bound to: 32 - type: integer
        Parameter NUM_QUEUES bound to: 2 - type: integer
        Parameter SIM_ONLY bound to: 0 - type: integer
        Parameter MEM_DEPTH bound to: 11 - type: integer
        Parameter MEM_NILL_BIT_NO bound to: 30 - type: integer
        Parameter MEM_TLAST_POS bound to: 704 - type: integer
        Parameter MEM_TVALID_POS bound to: 705 - type: integer
        Parameter MAX_PKT_SIZE bound to: 2000 - type: integer
        Parameter IN_FIFO_DEPTH_BIT bound to: 5 - type: integer
        Parameter DEBUG_PAYLOAD_POS bound to: 112 - type: integer
        Parameter NUM_RW_REGS bound to: 14 - type: integer
        Parameter NUM_WO_REGS bound to: 0 - type: integer
        Parameter NUM_RO_REGS bound to: 0 - type: integer
        Parameter PCAP_DATA_WIDTH bound to: 705 - type: integer
INFO: [Synth 8-6157] synthesizing module 'fallthrough_small_fifo__parameterized0' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_ext
ract_metadata_ip/hdl/fallthrough_small_fifo.v:44]
        Parameter WIDTH bound to: 705 - type: integer
        Parameter MAX_DEPTH_BITS bound to: 5 - type: integer
        Parameter PROG_FULL_THRESHOLD bound to: 31 - type: integer
INFO: [Synth 8-6157] synthesizing module 'small_fifo__parameterized0' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_extract_metadat
a_ip/hdl/small_fifo.v:42]
        Parameter WIDTH bound to: 705 - type: integer
        Parameter MAX_DEPTH_BITS bound to: 5 - type: integer
        Parameter PROG_FULL_THRESHOLD bound to: 31 - type: integer
        Parameter MAX_DEPTH bound to: 32 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'small_fifo__parameterized0' (15#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_ext
ract_metadata_ip/hdl/small_fifo.v:42]
INFO: [Synth 8-6155] done synthesizing module 'fallthrough_small_fifo__parameterized0' (15#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1
/ip/osnt_extract_metadata_ip/hdl/fallthrough_small_fifo.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_pcap_replay_ue
ngine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:320]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_pcap_replay_ue
ngine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:401]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_pcap_replay_ue
ngine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:641]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_pcap_replay_ue
ngine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:852]
INFO: [Synth 8-6157] synthesizing module 'pre_pcap_bram_store' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_pcap_replay_uengi
ne_ip/hdl/verilog/pre_pcap_bram_store.v:30]
        Parameter C_M_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter MAX_PKT_SIZE bound to: 2000 - type: integer
        Parameter IN_FIFO_DEPTH_BIT bound to: 5 - type: integer
INFO: [Synth 8-6157] synthesizing module 'bram_fifo_conv_512to128_0' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_pcap_replay
_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/synth/bram_fifo_conv_512to128_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_21_axis_dwidth_converter' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_
1/ip/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:810]
        Parameter C_FAMILY bound to: virtexuplus - type: string
        Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer
        Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer
        Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_AXIS_SIGNAL_SET bound to: 155 - type: integer
        Parameter G_INDX_SS_TREADY bound to: 0 - type: integer
        Parameter G_INDX_SS_TDATA bound to: 1 - type: integer
        Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer
        Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer
        Parameter G_INDX_SS_TLAST bound to: 4 - type: integer
        Parameter G_INDX_SS_TID bound to: 5 - type: integer
        Parameter G_INDX_SS_TDEST bound to: 6 - type: integer
        Parameter G_INDX_SS_TUSER bound to: 7 - type: integer
        Parameter G_MASK_SS_TREADY bound to: 1 - type: integer
        Parameter G_MASK_SS_TDATA bound to: 2 - type: integer
        Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer
        Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer
        Parameter G_MASK_SS_TLAST bound to: 16 - type: integer
        Parameter G_MASK_SS_TID bound to: 32 - type: integer
        Parameter G_MASK_SS_TDEST bound to: 64 - type: integer
        Parameter G_MASK_SS_TUSER bound to: 128 - type: integer
        Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer
        Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer
        Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer
        Parameter P_SS_TKEEP_REQUIRED bound to: 8 - type: integer
        Parameter P_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010011011
        Parameter P_S_RATIO bound to: 1 - type: integer
        Parameter P_M_RATIO bound to: 4 - type: integer
        Parameter P_D2_TDATA_WIDTH bound to: 512 - type: integer
        Parameter P_D1_TUSER_WIDTH bound to: 512 - type: integer
        Parameter P_D2_TUSER_WIDTH bound to: 512 - type: integer
        Parameter P_D3_TUSER_WIDTH bound to: 128 - type: integer
        Parameter P_D1_REG_CONFIG bound to: 0 - type: integer
        Parameter P_D3_REG_CONFIG bound to: 0 - type: integer
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_21_axisc_downsizer' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/o
snt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:62]
        Parameter C_FAMILY bound to: virtexuplus - type: string
        Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer
        Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer
        Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010011011
        Parameter C_RATIO bound to: 4 - type: integer
        Parameter G_INDX_SS_TREADY bound to: 0 - type: integer
        Parameter G_INDX_SS_TDATA bound to: 1 - type: integer
        Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer
        Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer
        Parameter G_INDX_SS_TLAST bound to: 4 - type: integer
        Parameter G_INDX_SS_TID bound to: 5 - type: integer
        Parameter G_INDX_SS_TDEST bound to: 6 - type: integer
        Parameter G_INDX_SS_TUSER bound to: 7 - type: integer
        Parameter G_MASK_SS_TREADY bound to: 1 - type: integer
        Parameter G_MASK_SS_TDATA bound to: 2 - type: integer
        Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer
        Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer
        Parameter G_MASK_SS_TLAST bound to: 16 - type: integer
        Parameter G_MASK_SS_TID bound to: 32 - type: integer
        Parameter G_MASK_SS_TDEST bound to: 64 - type: integer
        Parameter G_MASK_SS_TUSER bound to: 128 - type: integer
        Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer
        Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer
        Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer
        Parameter P_S_AXIS_TSTRB_WIDTH bound to: 64 - type: integer
        Parameter P_M_AXIS_TSTRB_WIDTH bound to: 16 - type: integer
        Parameter P_RATIO_WIDTH bound to: 2 - type: integer
        Parameter SM_RESET bound to: 3'b000
        Parameter SM_IDLE bound to: 3'b001
        Parameter SM_ACTIVE bound to: 3'b010
        Parameter SM_END bound to: 3'b011
        Parameter SM_END_TO_ACTIVE bound to: 3'b110
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_21_axisc_downsizer' (16#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/so
urces_1/ip/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_22_axis_register_slice' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip
/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_register_slice_v1_1_vl_rfs.v:2838]
        Parameter C_FAMILY bound to: virtexuplus - type: string
        Parameter C_AXIS_TDATA_WIDTH bound to: 512 - type: integer
        Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer
        Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer
        Parameter C_AXIS_TUSER_WIDTH bound to: 512 - type: integer
        Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010011011
        Parameter C_REG_CONFIG bound to: 0 - type: integer
        Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer
        Parameter C_PIPELINES_MASTER bound to: 0 - type: integer
        Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer
        Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer
        Parameter G_INDX_SS_TREADY bound to: 0 - type: integer
        Parameter G_INDX_SS_TDATA bound to: 1 - type: integer
        Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer
        Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer
        Parameter G_INDX_SS_TLAST bound to: 4 - type: integer
        Parameter G_INDX_SS_TID bound to: 5 - type: integer
        Parameter G_INDX_SS_TDEST bound to: 6 - type: integer
        Parameter G_INDX_SS_TUSER bound to: 7 - type: integer
        Parameter G_MASK_SS_TREADY bound to: 1 - type: integer
        Parameter G_MASK_SS_TDATA bound to: 2 - type: integer
        Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer
        Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer
        Parameter G_MASK_SS_TLAST bound to: 16 - type: integer
        Parameter G_MASK_SS_TID bound to: 32 - type: integer
        Parameter G_MASK_SS_TDEST bound to: 64 - type: integer
        Parameter G_MASK_SS_TUSER bound to: 128 - type: integer
        Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer
        Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer
        Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer
        Parameter P_TPAYLOAD_WIDTH bound to: 1089 - type: integer
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osn
t_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
        Parameter C_TDATA_WIDTH bound to: 512 - type: integer
        Parameter C_TID_WIDTH bound to: 1 - type: integer
        Parameter C_TDEST_WIDTH bound to: 1 - type: integer
        Parameter C_TUSER_WIDTH bound to: 512 - type: integer
        Parameter C_TPAYLOAD_WIDTH bound to: 1089 - type: integer
        Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000010011011
        Parameter G_INDX_SS_TREADY bound to: 0 - type: integer
        Parameter G_INDX_SS_TDATA bound to: 1 - type: integer
        Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer
        Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer
        Parameter G_INDX_SS_TLAST bound to: 4 - type: integer
        Parameter G_INDX_SS_TID bound to: 5 - type: integer
        Parameter G_INDX_SS_TDEST bound to: 6 - type: integer
        Parameter G_INDX_SS_TUSER bound to: 7 - type: integer
        Parameter G_MASK_SS_TREADY bound to: 1 - type: integer
        Parameter G_MASK_SS_TDATA bound to: 2 - type: integer
        Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer
        Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer
        Parameter G_MASK_SS_TLAST bound to: 16 - type: integer
        Parameter G_MASK_SS_TID bound to: 32 - type: integer
        Parameter G_MASK_SS_TDEST bound to: 64 - type: integer
        Parameter G_MASK_SS_TUSER bound to: 128 - type: integer
        Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer
        Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer
        Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer
        Parameter P_TDATA_INDX bound to: 0 - type: integer
        Parameter P_TSTRB_INDX bound to: 512 - type: integer
        Parameter P_TKEEP_INDX bound to: 512 - type: integer
        Parameter P_TLAST_INDX bound to: 576 - type: integer
        Parameter P_TID_INDX bound to: 577 - type: integer
        Parameter P_TDEST_INDX bound to: 577 - type: integer
        Parameter P_TUSER_INDX bound to: 577 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (17#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sour
ces_1/ip/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_22_axisc_register_slice' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/i
p/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1936]
        Parameter C_FAMILY bound to: virtexuplus - type: string
        Parameter C_DATA_WIDTH bound to: 1089 - type: integer
        Parameter C_REG_CONFIG bound to: 0 - type: integer
        Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer
        Parameter C_PIPELINES_MASTER bound to: 0 - type: integer
        Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer
        Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_22_axisc_register_slice' (18#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen
/sources_1/ip/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1936]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osn
t_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
        Parameter C_TDATA_WIDTH bound to: 512 - type: integer
        Parameter C_TID_WIDTH bound to: 1 - type: integer
        Parameter C_TDEST_WIDTH bound to: 1 - type: integer
        Parameter C_TUSER_WIDTH bound to: 512 - type: integer
        Parameter C_TPAYLOAD_WIDTH bound to: 1089 - type: integer
        Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000010011011
        Parameter G_INDX_SS_TREADY bound to: 0 - type: integer
        Parameter G_INDX_SS_TDATA bound to: 1 - type: integer
        Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer
        Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer
        Parameter G_INDX_SS_TLAST bound to: 4 - type: integer
        Parameter G_INDX_SS_TID bound to: 5 - type: integer
        Parameter G_INDX_SS_TDEST bound to: 6 - type: integer
        Parameter G_INDX_SS_TUSER bound to: 7 - type: integer
        Parameter G_MASK_SS_TREADY bound to: 1 - type: integer
        Parameter G_MASK_SS_TDATA bound to: 2 - type: integer
        Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer
        Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer
        Parameter G_MASK_SS_TLAST bound to: 16 - type: integer
        Parameter G_MASK_SS_TID bound to: 32 - type: integer
        Parameter G_MASK_SS_TDEST bound to: 64 - type: integer
        Parameter G_MASK_SS_TUSER bound to: 128 - type: integer
        Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer
        Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer
        Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer
        Parameter P_TDATA_INDX bound to: 0 - type: integer
        Parameter P_TSTRB_INDX bound to: 512 - type: integer
        Parameter P_TKEEP_INDX bound to: 512 - type: integer
        Parameter P_TLAST_INDX bound to: 576 - type: integer
        Parameter P_TID_INDX bound to: 577 - type: integer
        Parameter P_TDEST_INDX bound to: 577 - type: integer
        Parameter P_TUSER_INDX bound to: 577 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (19#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sour
ces_1/ip/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_22_axis_register_slice' (20#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/
sources_1/ip/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_register_slice_v1_1_vl_rfs.v:2838]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_22_axis_register_slice__parameterized0' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_register_slice_v1_1_vl_rfs.v:2838]
        Parameter C_FAMILY bound to: virtexuplus - type: string
        Parameter C_AXIS_TDATA_WIDTH bound to: 128 - type: integer
        Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer
        Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer
        Parameter C_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010011011
        Parameter C_REG_CONFIG bound to: 0 - type: integer
        Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer
        Parameter C_PIPELINES_MASTER bound to: 0 - type: integer
        Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer
        Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer
        Parameter G_INDX_SS_TREADY bound to: 0 - type: integer
        Parameter G_INDX_SS_TDATA bound to: 1 - type: integer
        Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer
        Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer
        Parameter G_INDX_SS_TLAST bound to: 4 - type: integer
        Parameter G_INDX_SS_TID bound to: 5 - type: integer
        Parameter G_INDX_SS_TDEST bound to: 6 - type: integer
        Parameter G_INDX_SS_TUSER bound to: 7 - type: integer
        Parameter G_MASK_SS_TREADY bound to: 1 - type: integer
        Parameter G_MASK_SS_TDATA bound to: 2 - type: integer
        Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer
        Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer
        Parameter G_MASK_SS_TLAST bound to: 16 - type: integer
        Parameter G_MASK_SS_TID bound to: 32 - type: integer
        Parameter G_MASK_SS_TDEST bound to: 64 - type: integer
        Parameter G_MASK_SS_TUSER bound to: 128 - type: integer
        Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer
        Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer
        Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer
        Parameter P_TPAYLOAD_WIDTH bound to: 273 - type: integer
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/
sources_1/ip/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
        Parameter C_TDATA_WIDTH bound to: 128 - type: integer
        Parameter C_TID_WIDTH bound to: 1 - type: integer
        Parameter C_TDEST_WIDTH bound to: 1 - type: integer
        Parameter C_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_TPAYLOAD_WIDTH bound to: 273 - type: integer
        Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000010011011
        Parameter G_INDX_SS_TREADY bound to: 0 - type: integer
        Parameter G_INDX_SS_TDATA bound to: 1 - type: integer
        Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer
        Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer
        Parameter G_INDX_SS_TLAST bound to: 4 - type: integer
        Parameter G_INDX_SS_TID bound to: 5 - type: integer
        Parameter G_INDX_SS_TDEST bound to: 6 - type: integer
        Parameter G_INDX_SS_TUSER bound to: 7 - type: integer
        Parameter G_MASK_SS_TREADY bound to: 1 - type: integer
        Parameter G_MASK_SS_TDATA bound to: 2 - type: integer
        Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer
        Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer
        Parameter G_MASK_SS_TLAST bound to: 16 - type: integer
        Parameter G_MASK_SS_TID bound to: 32 - type: integer
        Parameter G_MASK_SS_TDEST bound to: 64 - type: integer
        Parameter G_MASK_SS_TUSER bound to: 128 - type: integer
        Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer
        Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer
        Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer
        Parameter P_TDATA_INDX bound to: 0 - type: integer
        Parameter P_TSTRB_INDX bound to: 128 - type: integer
        Parameter P_TKEEP_INDX bound to: 128 - type: integer
        Parameter P_TLAST_INDX bound to: 144 - type: integer
        Parameter P_TID_INDX bound to: 145 - type: integer
        Parameter P_TDEST_INDX bound to: 145 - type: integer
        Parameter P_TUSER_INDX bound to: 145 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' (20#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/proje
ct/osnt.gen/sources_1/ip/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_22_axisc_register_slice__parameterized0' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt
.gen/sources_1/ip/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1936]
        Parameter C_FAMILY bound to: virtexuplus - type: string
        Parameter C_DATA_WIDTH bound to: 273 - type: integer
        Parameter C_REG_CONFIG bound to: 0 - type: integer
        Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer
        Parameter C_PIPELINES_MASTER bound to: 0 - type: integer
        Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer
        Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_22_axisc_register_slice__parameterized0' (20#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/
project/osnt.gen/sources_1/ip/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1936]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/
sources_1/ip/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
        Parameter C_TDATA_WIDTH bound to: 128 - type: integer
        Parameter C_TID_WIDTH bound to: 1 - type: integer
        Parameter C_TDEST_WIDTH bound to: 1 - type: integer
        Parameter C_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_TPAYLOAD_WIDTH bound to: 273 - type: integer
        Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000010011011
        Parameter G_INDX_SS_TREADY bound to: 0 - type: integer
        Parameter G_INDX_SS_TDATA bound to: 1 - type: integer
        Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer
        Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer
        Parameter G_INDX_SS_TLAST bound to: 4 - type: integer
        Parameter G_INDX_SS_TID bound to: 5 - type: integer
        Parameter G_INDX_SS_TDEST bound to: 6 - type: integer
        Parameter G_INDX_SS_TUSER bound to: 7 - type: integer
        Parameter G_MASK_SS_TREADY bound to: 1 - type: integer
        Parameter G_MASK_SS_TDATA bound to: 2 - type: integer
        Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer
        Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer
        Parameter G_MASK_SS_TLAST bound to: 16 - type: integer
        Parameter G_MASK_SS_TID bound to: 32 - type: integer
        Parameter G_MASK_SS_TDEST bound to: 64 - type: integer
        Parameter G_MASK_SS_TUSER bound to: 128 - type: integer
        Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer
        Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer
        Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer
        Parameter P_TDATA_INDX bound to: 0 - type: integer
        Parameter P_TSTRB_INDX bound to: 128 - type: integer
        Parameter P_TKEEP_INDX bound to: 128 - type: integer
        Parameter P_TLAST_INDX bound to: 144 - type: integer
        Parameter P_TID_INDX bound to: 145 - type: integer
        Parameter P_TDEST_INDX bound to: 145 - type: integer
        Parameter P_TUSER_INDX bound to: 145 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' (20#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/proje
ct/osnt.gen/sources_1/ip/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_22_axis_register_slice__parameterized0' (20#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_register_slice_v1_1_vl_rfs.v:2838]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_21_axis_dwidth_converter' (21#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6155] done synthesizing module 'bram_fifo_conv_512to128_0' (22#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram
_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/synth/bram_fifo_conv_512to128_0.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_pcap_replay_ue
ngine_ip/hdl/verilog/pre_pcap_bram_store.v:193]
INFO: [Synth 8-6157] synthesizing module 'bram_fifo_conv_128to512_0' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_pcap_replay
_uengine_ip/ip_proj/bram_fifo_conv_128to512_0/synth/bram_fifo_conv_128to512_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_21_axis_dwidth_converter__parameterized0' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/o
snt.gen/sources_1/ip/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:810]
        Parameter C_FAMILY bound to: virtexuplus - type: string
        Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer
        Parameter C_M_AXIS_TDATA_WIDTH bound to: 512 - type: integer
        Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer
        Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 512 - type: integer
        Parameter C_AXIS_SIGNAL_SET bound to: 155 - type: integer
        Parameter G_INDX_SS_TREADY bound to: 0 - type: integer
        Parameter G_INDX_SS_TDATA bound to: 1 - type: integer
        Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer
        Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer
        Parameter G_INDX_SS_TLAST bound to: 4 - type: integer
        Parameter G_INDX_SS_TID bound to: 5 - type: integer
        Parameter G_INDX_SS_TDEST bound to: 6 - type: integer
        Parameter G_INDX_SS_TUSER bound to: 7 - type: integer
        Parameter G_MASK_SS_TREADY bound to: 1 - type: integer
        Parameter G_MASK_SS_TDATA bound to: 2 - type: integer
        Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer
        Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer
        Parameter G_MASK_SS_TLAST bound to: 16 - type: integer
        Parameter G_MASK_SS_TID bound to: 32 - type: integer
        Parameter G_MASK_SS_TDEST bound to: 64 - type: integer
        Parameter G_MASK_SS_TUSER bound to: 128 - type: integer
        Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer
        Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer
        Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer
        Parameter P_SS_TKEEP_REQUIRED bound to: 8 - type: integer
        Parameter P_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010011011
        Parameter P_S_RATIO bound to: 4 - type: integer
        Parameter P_M_RATIO bound to: 1 - type: integer
        Parameter P_D2_TDATA_WIDTH bound to: 512 - type: integer
        Parameter P_D1_TUSER_WIDTH bound to: 128 - type: integer
        Parameter P_D2_TUSER_WIDTH bound to: 512 - type: integer
        Parameter P_D3_TUSER_WIDTH bound to: 512 - type: integer
        Parameter P_D1_REG_CONFIG bound to: 0 - type: integer
        Parameter P_D3_REG_CONFIG bound to: 0 - type: integer
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_21_axisc_upsizer' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osn
t_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:437]
        Parameter C_FAMILY bound to: virtexuplus - type: string
        Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer
        Parameter C_M_AXIS_TDATA_WIDTH bound to: 512 - type: integer
        Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer
        Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 512 - type: integer
        Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010011011
        Parameter C_RATIO bound to: 4 - type: integer
        Parameter G_INDX_SS_TREADY bound to: 0 - type: integer
        Parameter G_INDX_SS_TDATA bound to: 1 - type: integer
        Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer
        Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer
        Parameter G_INDX_SS_TLAST bound to: 4 - type: integer
        Parameter G_INDX_SS_TID bound to: 5 - type: integer
        Parameter G_INDX_SS_TDEST bound to: 6 - type: integer
        Parameter G_INDX_SS_TUSER bound to: 7 - type: integer
        Parameter G_MASK_SS_TREADY bound to: 1 - type: integer
        Parameter G_MASK_SS_TDATA bound to: 2 - type: integer
        Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer
        Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer
        Parameter G_MASK_SS_TLAST bound to: 16 - type: integer
        Parameter G_MASK_SS_TID bound to: 32 - type: integer
        Parameter G_MASK_SS_TDEST bound to: 64 - type: integer
        Parameter G_MASK_SS_TUSER bound to: 128 - type: integer
        Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer
        Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer
        Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer
        Parameter P_READY_EXIST bound to: 1'b1
        Parameter P_DATA_EXIST bound to: 1'b1
        Parameter P_STRB_EXIST bound to: 1'b0
        Parameter P_KEEP_EXIST bound to: 1'b1
        Parameter P_LAST_EXIST bound to: 1'b1
        Parameter P_ID_EXIST bound to: 1'b0
        Parameter P_DEST_EXIST bound to: 1'b0
        Parameter P_USER_EXIST bound to: 1'b1
        Parameter P_S_AXIS_TSTRB_WIDTH bound to: 16 - type: integer
        Parameter P_M_AXIS_TSTRB_WIDTH bound to: 64 - type: integer
        Parameter SM_RESET bound to: 3'b000
        Parameter SM_IDLE bound to: 3'b001
        Parameter SM_ACTIVE bound to: 3'b101
        Parameter SM_END bound to: 3'b011
        Parameter SM_END_TO_ACTIVE bound to: 3'b010
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_21_axisc_upsizer' (23#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sour
ces_1/ip/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:437]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_21_axis_dwidth_converter__parameterized0' (23#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/
hw/project/osnt.gen/sources_1/ip/osnt_bram_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_512to128_0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6155] done synthesizing module 'bram_fifo_conv_128to512_0' (24#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram
_pcap_replay_uengine_ip/ip_proj/bram_fifo_conv_128to512_0/synth/bram_fifo_conv_128to512_0.v:57]
WARNING: [Synth 8-689] width (256) of port connection 'm_axis_tuser' does not match port width (512) of module 'bram_fifo_conv_128to512_0' [/home/jw2282/OSNT-PLUS/h
w/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_pcap_replay_uengine_ip/hdl/verilog/pre_pcap_bram_store.v:266]
INFO: [Synth 8-6155] done synthesizing module 'pre_pcap_bram_store' (25#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_pcap_
replay_uengine_ip/hdl/verilog/pre_pcap_bram_store.v:30]
INFO: [Synth 8-6157] synthesizing module 'bram_pcap_replay_uengine_cpu_regs' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_pca
p_replay_uengine_ip/hdl/verilog/bram_pcap_replay_uengine_cpu_regs.v:42]
        Parameter C_BASE_ADDRESS bound to: 0 - type: integer
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'bram_pcap_replay_uengine_cpu_regs' (26#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/o
snt_bram_pcap_replay_uengine_ip/hdl/verilog/bram_pcap_replay_uengine_cpu_regs.v:42]
INFO: [Synth 8-6155] done synthesizing module 'osnt_bram_pcap_replay_uengine' (27#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_
bram_pcap_replay_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:31]
INFO: [Synth 8-6155] done synthesizing module 'osnt_bram_pcap_replay_uengine_ip' (28#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/os
nt_bram_pcap_replay_uengine_ip/synth/osnt_bram_pcap_replay_uengine_ip.v:57]
WARNING: [Synth 8-7071] port 'replay_start_out' of module 'osnt_bram_pcap_replay_uengine_ip' is unconnected for instance 'u_osnt_bram_pcap_replay_uengine_0' [/home/
jw2282/OSNT-PLUS/hw/projects/osnt/hw/hdl/nf_datapath.v:536]
WARNING: [Synth 8-7071] port 'replay_start_in' of module 'osnt_bram_pcap_replay_uengine_ip' is unconnected for instance 'u_osnt_bram_pcap_replay_uengine_0' [/home/j
w2282/OSNT-PLUS/hw/projects/osnt/hw/hdl/nf_datapath.v:536]
WARNING: [Synth 8-7023] instance 'u_osnt_bram_pcap_replay_uengine_0' of module 'osnt_bram_pcap_replay_uengine_ip' has 51 connections declared, but only 49 given [/h
ome/jw2282/OSNT-PLUS/hw/projects/osnt/hw/hdl/nf_datapath.v:536]
INFO: [Synth 8-6157] synthesizing module 'osnt_bram_ip' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_ip/synth/osnt_bram_ip.v:
57]
INFO: [Synth 8-6157] synthesizing module 'osnt_bram' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_ip/hdl/verilog/osnt_bram.v:
32]
        Parameter ADDR_WIDTH bound to: 11 - type: integer
        Parameter DATA_WIDTH bound to: 736 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'osnt_bram' (29#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_ip/hdl/verilog/
osnt_bram.v:32]
INFO: [Synth 8-6155] done synthesizing module 'osnt_bram_ip' (30#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_ip/synth/osn
t_bram_ip.v:57]
INFO: [Synth 8-6157] synthesizing module 'osnt_inter_packet_delay_ip' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_inter_packet_de
lay_ip/synth/osnt_inter_packet_delay_ip.v:57]
INFO: [Synth 8-6157] synthesizing module 'osnt_inter_packet_delay' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_inter_packet_delay
_ip/hdl/verilog/osnt_inter_packet_delay.v:42]
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer
        Parameter C_BASEADDR bound to: 0 - type: integer
        Parameter C_USE_WSTRB bound to: 0 - type: integer
        Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer
        Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100 - type: integer
        Parameter C_M_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_TUSER_TIMESTAMP_POS bound to: 32 - type: integer
        Parameter C_NUM_QUEUES bound to: 2 - type: integer
        Parameter SIM_ONLY bound to: 0 - type: integer
        Parameter NUM_RW_REGS bound to: 8 - type: integer
        Parameter NUM_WO_REGS bound to: 0 - type: integer
        Parameter NUM_RO_REGS bound to: 0 - type: integer
INFO: [Synth 8-6157] synthesizing module 'inter_packet_delay' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_inter_packet_delay_ip/h
dl/verilog/inter_packet_delay.v:39]
        Parameter C_M_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_TUSER_TIMESTAMP_POS bound to: 32 - type: integer
        Parameter IN_PKT_HEADER bound to: 0 - type: integer
        Parameter IN_PKT_BODY bound to: 1 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'inter_packet_delay' (31#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_inter_packe
t_delay_ip/hdl/verilog/inter_packet_delay.v:39]
INFO: [Synth 8-6157] synthesizing module 'inter_packet_delay_cpu_regs' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_inter_packet_d
elay_ip/hdl/verilog/inter_packet_delay_cpu_regs.v:42]
        Parameter C_BASE_ADDRESS bound to: 0 - type: integer
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'inter_packet_delay_cpu_regs' (32#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_in
ter_packet_delay_ip/hdl/verilog/inter_packet_delay_cpu_regs.v:42]
INFO: [Synth 8-6155] done synthesizing module 'osnt_inter_packet_delay' (33#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_inter_
packet_delay_ip/hdl/verilog/osnt_inter_packet_delay.v:42]
INFO: [Synth 8-6155] done synthesizing module 'osnt_inter_packet_delay_ip' (34#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_int
er_packet_delay_ip/synth/osnt_inter_packet_delay_ip.v:57]
INFO: [Synth 8-6157] synthesizing module 'osnt_rate_limiter_ip' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_rate_limiter_ip/synth
/osnt_rate_limiter_ip.v:57]
INFO: [Synth 8-6157] synthesizing module 'osnt_rate_limiter' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_rate_limiter_ip/hdl/veri
log/osnt_rate_limiter.v:41]
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer
        Parameter C_BASEADDR bound to: 0 - type: integer
        Parameter C_USE_WSTRB bound to: 0 - type: integer
        Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer
        Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100 - type: integer
        Parameter C_M_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_NUM_QUEUES bound to: 2 - type: integer
        Parameter SIM_ONLY bound to: 0 - type: integer
        Parameter NUM_RW_REGS bound to: 6 - type: integer
        Parameter NUM_WO_REGS bound to: 0 - type: integer
        Parameter NUM_RO_REGS bound to: 0 - type: integer
INFO: [Synth 8-6157] synthesizing module 'rate_limiter' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_rate_limiter_ip/hdl/verilog/r
ate_limiter_simple.v:47]
        Parameter C_M_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter WAIT_FOR_PKT bound to: 0 - type: integer
        Parameter WAIT_FOR_IPG bound to: 1 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'rate_limiter' (35#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_rate_limiter_ip/h
dl/verilog/rate_limiter_simple.v:47]
INFO: [Synth 8-6157] synthesizing module 'rate_limiter_cpu_regs' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_rate_limiter_ip/hdl/
verilog/rate_limiter_cpu_regs.v:42]
        Parameter C_BASE_ADDRESS bound to: 0 - type: integer
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'rate_limiter_cpu_regs' (36#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_rate_lim
iter_ip/hdl/verilog/rate_limiter_cpu_regs.v:42]
INFO: [Synth 8-6155] done synthesizing module 'osnt_rate_limiter' (37#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_rate_limiter
_ip/hdl/verilog/osnt_rate_limiter.v:41]
INFO: [Synth 8-6155] done synthesizing module 'osnt_rate_limiter_ip' (38#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_rate_limi
ter_ip/synth/osnt_rate_limiter_ip.v:57]
INFO: [Synth 8-6157] synthesizing module 'input_arbiter_ip' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/input_arbiter_ip/synth/input_a
rbiter_ip.v:57]
INFO: [Synth 8-6157] synthesizing module 'input_arbiter' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/input_arbiter_ip/hdl/input_arbite
r.v:57]
        Parameter C_M_AXIS_DATA_WIDTH bound to: 1024 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 1024 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter NUM_QUEUES bound to: 3 - type: integer
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer
        Parameter C_BASEADDR bound to: 0 - type: integer
        Parameter NUM_QUEUES_WIDTH bound to: 2 - type: integer
        Parameter NUM_STATES bound to: 1 - type: integer
        Parameter IDLE bound to: 0 - type: integer
        Parameter WR_PKT bound to: 1 - type: integer
        Parameter MAX_PKT_SIZE bound to: 2000 - type: integer
        Parameter IN_FIFO_DEPTH_BIT bound to: 4 - type: integer
INFO: [Synth 8-6157] synthesizing module 'fallthrough_small_fifo__parameterized1' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_ext
ract_metadata_ip/hdl/fallthrough_small_fifo.v:44]
        Parameter WIDTH bound to: 1281 - type: integer
        Parameter MAX_DEPTH_BITS bound to: 4 - type: integer
        Parameter PROG_FULL_THRESHOLD bound to: 15 - type: integer
INFO: [Synth 8-6157] synthesizing module 'small_fifo__parameterized1' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_extract_metadat
a_ip/hdl/small_fifo.v:42]
        Parameter WIDTH bound to: 1281 - type: integer
        Parameter MAX_DEPTH_BITS bound to: 4 - type: integer
        Parameter PROG_FULL_THRESHOLD bound to: 15 - type: integer
        Parameter MAX_DEPTH bound to: 16 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'small_fifo__parameterized1' (38#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_ext
ract_metadata_ip/hdl/small_fifo.v:42]
INFO: [Synth 8-6155] done synthesizing module 'fallthrough_small_fifo__parameterized1' (38#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1
/ip/osnt_extract_metadata_ip/hdl/fallthrough_small_fifo.v:44]
INFO: [Synth 8-6157] synthesizing module 'input_arbiter_cpu_regs' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/input_arbiter_ip/hdl/inp
ut_arbiter_cpu_regs.v:41]
        Parameter C_BASE_ADDRESS bound to: 0 - type: integer
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer
INFO: [Synth 8-155] case statement is not full and has no default [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/input_arbiter_ip/hdl/inp
ut_arbiter_cpu_regs.v:304]
INFO: [Synth 8-6155] done synthesizing module 'input_arbiter_cpu_regs' (39#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/input_arbite
r_ip/hdl/input_arbiter_cpu_regs.v:41]
INFO: [Synth 8-6155] done synthesizing module 'input_arbiter' (40#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/input_arbiter_ip/hdl/
input_arbiter.v:57]
INFO: [Synth 8-6155] done synthesizing module 'input_arbiter_ip' (41#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/input_arbiter_ip/s
ynth/input_arbiter_ip.v:57]
INFO: [Synth 8-6155] done synthesizing module 'nf_datapath' (42#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/hdl/nf_datapath.v:46]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_0' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/axi_clock_converter_0/syn
th/axi_clock_converter_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_21_axi_clock_converter' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip
/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:654]
        Parameter C_FAMILY bound to: virtexuplus - type: string
        Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer
        Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer
        Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer
        Parameter C_AXI_PROTOCOL bound to: 2 - type: integer
        Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer
        Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer
        Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer
        Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer
        Parameter P_AXI4 bound to: 0 - type: integer
        Parameter P_AXI3 bound to: 1 - type: integer
        Parameter P_AXILITE bound to: 2 - type: integer
        Parameter P_LIGHT_WT bound to: 0 - type: integer
        Parameter P_FULLY_REG bound to: 1 - type: integer
        Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer
        Parameter P_SI_LT_MI bound to: 1'b1
        Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer
        Parameter P_ACLK_RATIO bound to: 2 - type: integer
        Parameter C_AWUSER_RIGHT bound to: 0 - type: integer
        Parameter C_AWUSER_WIDTH bound to: 0 - type: integer
        Parameter C_AWQOS_RIGHT bound to: 0 - type: integer
        Parameter C_AWQOS_WIDTH bound to: 0 - type: integer
        Parameter C_AWREGION_RIGHT bound to: 0 - type: integer
        Parameter C_AWREGION_WIDTH bound to: 0 - type: integer
        Parameter C_AWPROT_RIGHT bound to: 0 - type: integer
        Parameter C_AWPROT_WIDTH bound to: 3 - type: integer
        Parameter C_AWCACHE_RIGHT bound to: 3 - type: integer
        Parameter C_AWCACHE_WIDTH bound to: 0 - type: integer
        Parameter C_AWLOCK_RIGHT bound to: 3 - type: integer
        Parameter C_AWLOCK_WIDTH bound to: 0 - type: integer
        Parameter C_AWBURST_RIGHT bound to: 3 - type: integer
        Parameter C_AWBURST_WIDTH bound to: 0 - type: integer
        Parameter C_AWSIZE_RIGHT bound to: 3 - type: integer
        Parameter C_AWSIZE_WIDTH bound to: 0 - type: integer
        Parameter C_AWLEN_RIGHT bound to: 3 - type: integer
        Parameter C_AWLEN_WIDTH bound to: 0 - type: integer
        Parameter C_AWADDR_RIGHT bound to: 3 - type: integer
        Parameter C_AWADDR_WIDTH bound to: 32 - type: integer
        Parameter C_AWID_RIGHT bound to: 35 - type: integer
        Parameter C_AWID_WIDTH bound to: 0 - type: integer
        Parameter C_AW_WIDTH bound to: 35 - type: integer
        Parameter C_FIFO_AW_WIDTH bound to: 35 - type: integer
        Parameter C_WUSER_RIGHT bound to: 0 - type: integer
        Parameter C_WUSER_WIDTH bound to: 0 - type: integer
        Parameter C_WLAST_RIGHT bound to: 0 - type: integer
        Parameter C_WLAST_WIDTH bound to: 0 - type: integer
        Parameter C_WSTRB_RIGHT bound to: 0 - type: integer
        Parameter C_WSTRB_WIDTH bound to: 4 - type: integer
        Parameter C_WDATA_RIGHT bound to: 4 - type: integer
        Parameter C_WDATA_WIDTH bound to: 32 - type: integer
        Parameter C_WID_RIGHT bound to: 36 - type: integer
        Parameter C_WID_WIDTH bound to: 0 - type: integer
        Parameter C_W_WIDTH bound to: 36 - type: integer
        Parameter C_FIFO_W_WIDTH bound to: 36 - type: integer
        Parameter C_BUSER_RIGHT bound to: 0 - type: integer
        Parameter C_BUSER_WIDTH bound to: 0 - type: integer
        Parameter C_BRESP_RIGHT bound to: 0 - type: integer
        Parameter C_BRESP_WIDTH bound to: 2 - type: integer
        Parameter C_BID_RIGHT bound to: 2 - type: integer
        Parameter C_BID_WIDTH bound to: 0 - type: integer
        Parameter C_B_WIDTH bound to: 2 - type: integer
        Parameter C_FIFO_B_WIDTH bound to: 2 - type: integer
        Parameter C_ARUSER_RIGHT bound to: 0 - type: integer
        Parameter C_ARUSER_WIDTH bound to: 0 - type: integer
        Parameter C_ARQOS_RIGHT bound to: 0 - type: integer
        Parameter C_ARQOS_WIDTH bound to: 0 - type: integer
        Parameter C_ARREGION_RIGHT bound to: 0 - type: integer
        Parameter C_ARREGION_WIDTH bound to: 0 - type: integer
        Parameter C_ARPROT_RIGHT bound to: 0 - type: integer
        Parameter C_ARPROT_WIDTH bound to: 3 - type: integer
        Parameter C_ARCACHE_RIGHT bound to: 3 - type: integer
        Parameter C_ARCACHE_WIDTH bound to: 0 - type: integer
        Parameter C_ARLOCK_RIGHT bound to: 3 - type: integer
        Parameter C_ARLOCK_WIDTH bound to: 0 - type: integer
        Parameter C_ARBURST_RIGHT bound to: 3 - type: integer
        Parameter C_ARBURST_WIDTH bound to: 0 - type: integer
        Parameter C_ARSIZE_RIGHT bound to: 3 - type: integer
        Parameter C_ARSIZE_WIDTH bound to: 0 - type: integer
        Parameter C_ARLEN_RIGHT bound to: 3 - type: integer
        Parameter C_ARLEN_WIDTH bound to: 0 - type: integer
        Parameter C_ARADDR_RIGHT bound to: 3 - type: integer
        Parameter C_ARADDR_WIDTH bound to: 32 - type: integer
        Parameter C_ARID_RIGHT bound to: 35 - type: integer
        Parameter C_ARID_WIDTH bound to: 0 - type: integer
        Parameter C_AR_WIDTH bound to: 35 - type: integer
        Parameter C_FIFO_AR_WIDTH bound to: 35 - type: integer
        Parameter C_RUSER_RIGHT bound to: 0 - type: integer
        Parameter C_RUSER_WIDTH bound to: 0 - type: integer
        Parameter C_RLAST_RIGHT bound to: 0 - type: integer
        Parameter C_RLAST_WIDTH bound to: 0 - type: integer
        Parameter C_RRESP_RIGHT bound to: 0 - type: integer
        Parameter C_RRESP_WIDTH bound to: 2 - type: integer
        Parameter C_RDATA_RIGHT bound to: 2 - type: integer
        Parameter C_RDATA_WIDTH bound to: 32 - type: integer
        Parameter C_RID_RIGHT bound to: 34 - type: integer
        Parameter C_RID_WIDTH bound to: 0 - type: integer
        Parameter C_R_WIDTH bound to: 34 - type: integer
        Parameter C_FIFO_R_WIDTH bound to: 34 - type: integer
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_she
ll_ip/proj/system_config_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
        Parameter C_AXI_PROTOCOL bound to: 2 - type: integer
        Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer
        Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer
        Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer
        Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer
        Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer
        Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer
        Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer
        Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer
        Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer
        Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer
        Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer
        Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer
        Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer
        Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer
        Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer
        Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer
        Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer
        Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer
        Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer
        Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer
        Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer
        Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer
        Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer
        Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer
        Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer
        Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer
        Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer
        Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer
        Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer
        Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer
        Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer
        Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer
        Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer
        Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer
        Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer
        Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer
        Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer
        Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer
        Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer
        Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer
        Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_WID_INDEX bound to: 36 - type: integer
        Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer
        Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer
        Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer
        Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer
        Parameter G_AXI_BID_INDEX bound to: 2 - type: integer
        Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer
        Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer
        Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer
        Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer
        Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer
        Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer
        Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer
        Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_RID_INDEX bound to: 34 - type: integer
        Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer
        Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (43#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/i
p/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_21_lite_async' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_s
hell_ip/proj/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
        Parameter C_DEST_SYNC_FF bound to: 3 - type: integer
        Parameter C_SRC_SYNC_FF bound to: 3 - type: integer
        Parameter C_WIDTH bound to: 35 - type: integer
        Parameter SRC_IDLE bound to: 2'b00
        Parameter SRC_DRV_SEND bound to: 2'b01
        Parameter SRC_WAIT_RCV_DONE bound to: 2'b10
        Parameter DEST_IDLE bound to: 2'b00
        Parameter DEST_DRV_VALID bound to: 2'b01
        Parameter DEST_DRV_ACK bound to: 2'b10
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
        Parameter DEST_EXT_HSK bound to: 1 - type: integer
        Parameter DEST_SYNC_FF bound to: 3 - type: integer
        Parameter INIT_SYNC_FF bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter SRC_SYNC_FF bound to: 3 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter WIDTH bound to: 35 - type: integer
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
        Parameter DEST_SYNC_FF bound to: 3 - type: integer
        Parameter INIT_SYNC_FF bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter SRC_INPUT_REG bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (44#1) [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (45#1) [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_21_lite_async' (46#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1
/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_21_lite_async__parameterized0' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sourc
es_1/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
        Parameter C_DEST_SYNC_FF bound to: 3 - type: integer
        Parameter C_SRC_SYNC_FF bound to: 3 - type: integer
        Parameter C_WIDTH bound to: 36 - type: integer
        Parameter SRC_IDLE bound to: 2'b00
        Parameter SRC_DRV_SEND bound to: 2'b01
        Parameter SRC_WAIT_RCV_DONE bound to: 2'b10
        Parameter DEST_IDLE bound to: 2'b00
        Parameter DEST_DRV_VALID bound to: 2'b01
        Parameter DEST_DRV_ACK bound to: 2'b10
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized0' [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
        Parameter DEST_EXT_HSK bound to: 1 - type: integer
        Parameter DEST_SYNC_FF bound to: 3 - type: integer
        Parameter INIT_SYNC_FF bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter SRC_SYNC_FF bound to: 3 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter WIDTH bound to: 36 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized0' (46#1) [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_21_lite_async__parameterized0' (46#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/os
nt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_21_lite_async__parameterized1' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sourc
es_1/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
        Parameter C_DEST_SYNC_FF bound to: 3 - type: integer
        Parameter C_SRC_SYNC_FF bound to: 3 - type: integer
        Parameter C_WIDTH bound to: 2 - type: integer
        Parameter SRC_IDLE bound to: 2'b00
        Parameter SRC_DRV_SEND bound to: 2'b01
        Parameter SRC_WAIT_RCV_DONE bound to: 2'b10
        Parameter DEST_IDLE bound to: 2'b00
        Parameter DEST_DRV_VALID bound to: 2'b01
        Parameter DEST_DRV_ACK bound to: 2'b10
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized1' [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
        Parameter DEST_EXT_HSK bound to: 1 - type: integer
        Parameter DEST_SYNC_FF bound to: 3 - type: integer
        Parameter INIT_SYNC_FF bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter SRC_SYNC_FF bound to: 3 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter WIDTH bound to: 2 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized1' (46#1) [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_21_lite_async__parameterized1' (46#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/os
nt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_21_lite_async__parameterized2' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sourc
es_1/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
        Parameter C_DEST_SYNC_FF bound to: 3 - type: integer
        Parameter C_SRC_SYNC_FF bound to: 3 - type: integer
        Parameter C_WIDTH bound to: 34 - type: integer
        Parameter SRC_IDLE bound to: 2'b00
        Parameter SRC_DRV_SEND bound to: 2'b01
        Parameter SRC_WAIT_RCV_DONE bound to: 2'b10
        Parameter DEST_IDLE bound to: 2'b00
        Parameter DEST_DRV_VALID bound to: 2'b01
        Parameter DEST_DRV_ACK bound to: 2'b10
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized2' [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
        Parameter DEST_EXT_HSK bound to: 1 - type: integer
        Parameter DEST_SYNC_FF bound to: 3 - type: integer
        Parameter INIT_SYNC_FF bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter SRC_SYNC_FF bound to: 3 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter WIDTH bound to: 34 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized2' (46#1) [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_21_lite_async__parameterized2' (46#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/os
nt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_she
ll_ip/proj/system_config_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
        Parameter C_AXI_PROTOCOL bound to: 2 - type: integer
        Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer
        Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer
        Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer
        Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer
        Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer
        Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer
        Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer
        Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer
        Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer
        Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer
        Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer
        Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer
        Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer
        Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer
        Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer
        Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer
        Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer
        Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer
        Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer
        Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer
        Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer
        Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer
        Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer
        Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer
        Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer
        Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer
        Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer
        Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer
        Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer
        Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer
        Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer
        Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer
        Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer
        Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer
        Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer
        Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer
        Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer
        Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer
        Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer
        Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer
        Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_WID_INDEX bound to: 36 - type: integer
        Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer
        Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer
        Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer
        Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer
        Parameter G_AXI_BID_INDEX bound to: 2 - type: integer
        Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer
        Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer
        Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer
        Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer
        Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer
        Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer
        Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer
        Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_RID_INDEX bound to: 34 - type: integer
        Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer
        Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer
        Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (47#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/i
p/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_21_axi_clock_converter' (48#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/
sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_0' (49#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/axi_clock_con
verter_0/synth/axi_clock_converter_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_0' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/axi_crossbar_0/synth/axi_crossba
r_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_axi_crossbar' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_
ip/proj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
        Parameter C_FAMILY bound to: virtexuplus - type: string
        Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer
        Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer
        Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_PROTOCOL bound to: 2 - type: integer
        Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer
        Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000
11000000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000
00000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000
00000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_M_AXI_ADDR_WIDTH bound to: 256'b0000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000
000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100
        Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer
        Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer
        Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer
        Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer
        Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 256'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000
00000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        Parameter C_M_AXI_READ_CONNECTIVITY bound to: 256'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000
0000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        Parameter C_R_REGISTER bound to: 1 - type: integer
        Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer
        Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer
        Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer
        Parameter C_M_AXI_WRITE_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000
000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        Parameter C_M_AXI_READ_ISSUING bound to: 256'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000
00000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer
        Parameter C_M_AXI_SECURE bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer
        Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111
        Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter P_AXI4 bound to: 0 - type: integer
        Parameter P_AXI3 bound to: 1 - type: integer
        Parameter P_AXILITE bound to: 2 - type: integer
        Parameter P_AXILITE_SIZE bound to: 3'b010
        Parameter P_INCR bound to: 2'b01
        Parameter P_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111
        Parameter P_M_AXI_SUPPORTS_READ bound to: 8'b11111111
        Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1
        Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1
        Parameter C_DEBUG bound to: 1 - type: integer
        Parameter P_RANGE_CHECK bound to: 1 - type: integer
        Parameter P_ADDR_DECODE bound to: 1 - type: integer
        Parameter P_M_AXI_ERR_MODE bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter P_LEN bound to: 8 - type: integer
        Parameter P_LOCK bound to: 1 - type: integer
        Parameter P_FAMILY bound to: rtl - type: string
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_crossbar_sasd' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell
_ip/proj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer
        Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer
        Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer
        Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_PROTOCOL bound to: 2 - type: integer
        Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000
11000000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000
00000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000
00000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_M_AXI_HIGH_ADDR bound to: 512'b00000000000000000000000000000000000000000000000001111111111111110000000000000000000000000000000000000000000000000
11011111111111100000000000000000000000000000000000000000000000001011111111111110000000000000000000000000000000000000000000000000100111111111111000000000000000000000
00000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000010111111111111000000000000000000000000000000000000000000000000000111111
11111110000000000000000000000000000000000000000000000000000111111111111
        Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer
        Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer
        Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1
        Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1
        Parameter C_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111
        Parameter C_M_AXI_SUPPORTS_READ bound to: 8'b11111111
        Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer
        Parameter C_M_AXI_SECURE bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_M_AXI_ERR_MODE bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_R_REGISTER bound to: 1 - type: integer
        Parameter C_RANGE_CHECK bound to: 1 - type: integer
        Parameter C_ADDR_DECODE bound to: 1 - type: integer
        Parameter C_DEBUG bound to: 1 - type: integer
        Parameter P_AXI4 bound to: 0 - type: integer
        Parameter P_AXI3 bound to: 1 - type: integer
        Parameter P_AXILITE bound to: 2 - type: integer
        Parameter P_NUM_MASTER_SLOTS_DE bound to: 9 - type: integer
        Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer
        Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer
        Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer
        Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer
        Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer
        Parameter P_AMESG_WIDTH bound to: 64 - type: integer
        Parameter P_BMESG_WIDTH bound to: 3 - type: integer
        Parameter P_RMESG_WIDTH bound to: 36 - type: integer
        Parameter P_WMESG_WIDTH bound to: 39 - type: integer
        Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer
        Parameter P_NONSECURE_BIT bound to: 1 - type: integer
        Parameter P_M_SECURE_MASK bound to: 8'b00000000
        Parameter P_M_AXILITE_MASK bound to: 8'b00000000
        Parameter P_FIXED bound to: 2'b00
        Parameter P_BYPASS bound to: 0 - type: integer
        Parameter P_LIGHTWT bound to: 7 - type: integer
        Parameter P_FULLY_REG bound to: 1 - type: integer
        Parameter P_R_REG_CONFIG bound to: 1 - type: integer
        Parameter P_DECERR bound to: 2'b11
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_addr_decoder' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_
ip/proj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_NUM_TARGETS bound to: 8 - type: integer
        Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer
        Parameter C_NUM_RANGES bound to: 1 - type: integer
        Parameter C_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_TARGET_ENC bound to: 1 - type: integer
        Parameter C_TARGET_HOT bound to: 1 - type: integer
        Parameter C_REGION_ENC bound to: 1 - type: integer
        Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110000
00000000000000000000000000000000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000
00000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000
00000000000000000000000000000000000000000000000000000000000000000
        Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000000000000000000001111111111111110000000000000000000000000000000000000000000000000110111
11111111100000000000000000000000000000000000000000000000001011111111111110000000000000000000000000000000000000000000000000100111111111111000000000000000000000000000
00000000000000000000000111111111111110000000000000000000000000000000000000000000000000010111111111111000000000000000000000000000000000000000000000000000111111111111
10000000000000000000000000000000000000000000000000000111111111111
        Parameter C_TARGET_QUAL bound to: 9'b011111111
        Parameter C_RESOLUTION bound to: 2 - type: integer
        Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xil
inx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_VALUE bound to: 30'b000000000000000000000000000000
        Parameter C_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_BITS_PER_LUT bound to: 6 - type: integer
        Parameter C_NUM_LUT bound to: 5 - type: integer
        Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shel
l_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
        Parameter C_FAMILY bound to: rtl - type: string
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (50#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip
/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (51#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sour
ces_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/
sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_VALUE bound to: 30'b000000000000000000010000000000
        Parameter C_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_BITS_PER_LUT bound to: 6 - type: integer
        Parameter C_NUM_LUT bound to: 5 - type: integer
        Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (51#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/proje
ct/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/
sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_VALUE bound to: 30'b000000000000000000100000000000
        Parameter C_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_BITS_PER_LUT bound to: 6 - type: integer
        Parameter C_NUM_LUT bound to: 5 - type: integer
        Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (51#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/proje
ct/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/
sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_VALUE bound to: 30'b000000000000000000110000000000
        Parameter C_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_BITS_PER_LUT bound to: 6 - type: integer
        Parameter C_NUM_LUT bound to: 5 - type: integer
        Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (51#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/proje
ct/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/
sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_VALUE bound to: 30'b000000000000000001000000000000
        Parameter C_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_BITS_PER_LUT bound to: 6 - type: integer
        Parameter C_NUM_LUT bound to: 5 - type: integer
        Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (51#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/proje
ct/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/
sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_VALUE bound to: 30'b000000000000000001010000000000
        Parameter C_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_BITS_PER_LUT bound to: 6 - type: integer
        Parameter C_NUM_LUT bound to: 5 - type: integer
        Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (51#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/proje
ct/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/
sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_VALUE bound to: 30'b000000000000000001100000000000
        Parameter C_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_BITS_PER_LUT bound to: 6 - type: integer
        Parameter C_NUM_LUT bound to: 5 - type: integer
        Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (51#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/proje
ct/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/
sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_VALUE bound to: 30'b000000000000000001110000000000
        Parameter C_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_BITS_PER_LUT bound to: 6 - type: integer
        Parameter C_NUM_LUT bound to: 5 - type: integer
        Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (51#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/proje
ct/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_addr_decoder' (52#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/x
ilinx_shell_ip/proj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_decerr_slave' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_
ip/proj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
        Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_PROTOCOL bound to: 2 - type: integer
        Parameter C_RESP bound to: 3 - type: integer
        Parameter P_WRITE_IDLE bound to: 2'b00
        Parameter P_WRITE_DATA bound to: 2'b01
        Parameter P_WRITE_RESP bound to: 2'b10
        Parameter P_READ_IDLE bound to: 1'b0
        Parameter P_READ_DATA bound to: 1'b1
        Parameter P_AXI4 bound to: 0 - type: integer
        Parameter P_AXI3 bound to: 1 - type: integer
        Parameter P_AXILITE bound to: 2 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_decerr_slave' (53#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/x
ilinx_shell_ip/proj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_addr_arbiter_sasd' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_s
hell_ip/proj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_NUM_S bound to: 1 - type: integer
        Parameter C_NUM_S_LOG bound to: 1 - type: integer
        Parameter C_AMESG_WIDTH bound to: 64 - type: integer
        Parameter C_GRANT_ENC bound to: 1 - type: integer
        Parameter C_ARB_PRIORITY bound to: 0 - type: integer
        Parameter P_PRIO_MASK bound to: 1'b0
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_addr_arbiter_sasd' (54#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1
/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_splitter' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/p
roj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
        Parameter C_NUM_M bound to: 3 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_splitter' (55#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilin
x_shell_ip/proj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_splitter__parameterized0' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/x
ilinx_shell_ip/proj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
        Parameter C_NUM_M bound to: 2 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_splitter__parameterized0' (55#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/so
urces_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_
ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_RATIO bound to: 9 - type: integer
        Parameter C_SEL_WIDTH bound to: 4 - type: integer
        Parameter C_DATA_WIDTH bound to: 1 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (56#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/x
ilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/
ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_RATIO bound to: 1 - type: integer
        Parameter C_SEL_WIDTH bound to: 1 - type: integer
        Parameter C_DATA_WIDTH bound to: 1 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (56#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.ge
n/sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/
ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_RATIO bound to: 9 - type: integer
        Parameter C_SEL_WIDTH bound to: 4 - type: integer
        Parameter C_DATA_WIDTH bound to: 36 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (56#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.ge
n/sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/
xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_DATA_WIDTH bound to: 36 - type: integer
        Parameter C_REG_CONFIG bound to: 1 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice' (57#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/s
ources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/
ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_RATIO bound to: 9 - type: integer
        Parameter C_SEL_WIDTH bound to: 4 - type: integer
        Parameter C_DATA_WIDTH bound to: 3 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (57#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.ge
n/sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_crossbar_sasd' (58#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/
xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_axi_crossbar' (59#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/x
ilinx_shell_ip/proj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_0' (60#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/axi_crossbar_0/synth
/axi_crossbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'top_wrapper' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/hdl/top_wrapper.sv:26]
        Parameter C_NF_TDATA_WIDTH bound to: 1024 - type: integer
        Parameter C_NF_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_TDATA_WIDTH bound to: 512 - type: integer
        Parameter C_TUSER_WIDTH bound to: 128 - type: integer
INFO: [Synth 8-6157] synthesizing module 'osnt_attachment' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/hdl/osnt_attachment.sv:27]
        Parameter C_NF_TDATA_WIDTH bound to: 1024 - type: integer
        Parameter C_NF_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_TDATA_WIDTH bound to: 512 - type: integer
        Parameter C_TUSER_WIDTH bound to: 128 - type: integer
        Parameter CMAC0_IFNUM bound to: 8'b00000001
        Parameter CMAC1_IFNUM bound to: 8'b00000100
        Parameter QDMA0_IFNUM bound to: 8'b00000010
        Parameter QDMA1_IFNUM bound to: 8'b00001000
        Parameter QDMA0_TDEST bound to: 16'b0000000000000000
        Parameter QDMA1_TDEST bound to: 16'b0000000000000001
        Parameter NF_TUSER_SRCPORT_START bound to: 16 - type: integer
        Parameter NF_TUSER_SRCPORT_WIDTH bound to: 8 - type: integer
        Parameter NF_TUSER_DSTPORT_START bound to: 24 - type: integer
        Parameter NF_TUSER_DSTPORT_WIDTH bound to: 8 - type: integer
        Parameter NF_TUSER_SRCPORT_CMAC0 bound to: 16 - type: integer
        Parameter NF_TUSER_SRCPORT_CMAC1 bound to: 18 - type: integer
        Parameter NF_TUSER_SRCPORT_QDMA0 bound to: 17 - type: integer
        Parameter NF_TUSER_SRCPORT_QDMA1 bound to: 19 - type: integer
        Parameter NF_TUSER_DSTPORT_CMAC0 bound to: 24 - type: integer
        Parameter NF_TUSER_DSTPORT_CMAC1 bound to: 26 - type: integer
        Parameter NF_TUSER_DSTPORT_QDMA0 bound to: 25 - type: integer
        Parameter NF_TUSER_DSTPORT_QDMA1 bound to: 27 - type: integer
        Parameter IDLE bound to: 0 - type: integer
        Parameter PKT bound to: 1 - type: integer
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_1' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/axi_crossbar_1/synth/axi_crossba
r_1.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_axi_crossbar__parameterized0' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/
ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
        Parameter C_FAMILY bound to: virtexuplus - type: string
        Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer
        Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer
        Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_PROTOCOL bound to: 2 - type: integer
        Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer
        Parameter C_M_AXI_BASE_ADDR bound to: 192'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000
0010000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_M_AXI_ADDR_WIDTH bound to: 96'b000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100
        Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer
        Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer
        Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer
        Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer
        Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        Parameter C_R_REGISTER bound to: 1 - type: integer
        Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer
        Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer
        Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer
        Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer
        Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer
        Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111
        Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter P_AXI4 bound to: 0 - type: integer
        Parameter P_AXI3 bound to: 1 - type: integer
        Parameter P_AXILITE bound to: 2 - type: integer
        Parameter P_AXILITE_SIZE bound to: 3'b010
        Parameter P_INCR bound to: 2'b01
        Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111
        Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111
        Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1
        Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1
        Parameter C_DEBUG bound to: 1 - type: integer
        Parameter P_RANGE_CHECK bound to: 1 - type: integer
        Parameter P_ADDR_DECODE bound to: 1 - type: integer
        Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter P_LEN bound to: 8 - type: integer
        Parameter P_LOCK bound to: 1 - type: integer
        Parameter P_FAMILY bound to: rtl - type: string
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_crossbar_sasd__parameterized0' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1
/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer
        Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer
        Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer
        Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_PROTOCOL bound to: 2 - type: integer
        Parameter C_M_AXI_BASE_ADDR bound to: 192'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000
0010000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_M_AXI_HIGH_ADDR bound to: 192'b00000000000000000000000000000000000000000000000000101111111111110000000000000000000000000000000000000000000000000
0011111111111110000000000000000000000000000000000000000000000000000111111111111
        Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer
        Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer
        Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1
        Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1
        Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111
        Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111
        Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer
        Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_R_REGISTER bound to: 1 - type: integer
        Parameter C_RANGE_CHECK bound to: 1 - type: integer
        Parameter C_ADDR_DECODE bound to: 1 - type: integer
        Parameter C_DEBUG bound to: 1 - type: integer
        Parameter P_AXI4 bound to: 0 - type: integer
        Parameter P_AXI3 bound to: 1 - type: integer
        Parameter P_AXILITE bound to: 2 - type: integer
        Parameter P_NUM_MASTER_SLOTS_DE bound to: 4 - type: integer
        Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer
        Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer
        Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer
        Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer
        Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer
        Parameter P_AMESG_WIDTH bound to: 64 - type: integer
        Parameter P_BMESG_WIDTH bound to: 3 - type: integer
        Parameter P_RMESG_WIDTH bound to: 36 - type: integer
        Parameter P_WMESG_WIDTH bound to: 39 - type: integer
        Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer
        Parameter P_NONSECURE_BIT bound to: 1 - type: integer
        Parameter P_M_SECURE_MASK bound to: 3'b000
        Parameter P_M_AXILITE_MASK bound to: 3'b000
        Parameter P_FIXED bound to: 2'b00
        Parameter P_BYPASS bound to: 0 - type: integer
        Parameter P_LIGHTWT bound to: 7 - type: integer
        Parameter P_FULLY_REG bound to: 1 - type: integer
        Parameter P_R_REG_CONFIG bound to: 1 - type: integer
        Parameter P_DECERR bound to: 2'b11
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_addr_decoder__parameterized0' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/
ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_NUM_TARGETS bound to: 3 - type: integer
        Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer
        Parameter C_NUM_RANGES bound to: 1 - type: integer
        Parameter C_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_TARGET_ENC bound to: 1 - type: integer
        Parameter C_TARGET_HOT bound to: 1 - type: integer
        Parameter C_REGION_ENC bound to: 1 - type: integer
        Parameter C_BASE_ADDR bound to: 192'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001000
0000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_HIGH_ADDR bound to: 192'b00000000000000000000000000000000000000000000000000101111111111110000000000000000000000000000000000000000000000000001111
1111111110000000000000000000000000000000000000000000000000000111111111111
        Parameter C_TARGET_QUAL bound to: 4'b0111
        Parameter C_RESOLUTION bound to: 2 - type: integer
        Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_addr_decoder__parameterized0' (60#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.ge
n/sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/
ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_RATIO bound to: 4 - type: integer
        Parameter C_SEL_WIDTH bound to: 2 - type: integer
        Parameter C_DATA_WIDTH bound to: 1 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (60#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.ge
n/sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/
ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_RATIO bound to: 4 - type: integer
        Parameter C_SEL_WIDTH bound to: 2 - type: integer
        Parameter C_DATA_WIDTH bound to: 36 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (60#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.ge
n/sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/
ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_RATIO bound to: 4 - type: integer
        Parameter C_SEL_WIDTH bound to: 2 - type: integer
        Parameter C_DATA_WIDTH bound to: 3 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (60#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.ge
n/sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_crossbar_sasd__parameterized0' (60#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.g
en/sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_axi_crossbar__parameterized0' (60#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.ge
n/sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_1' (61#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/axi_crossbar_1/synth
/axi_crossbar_1.v:59]
INFO: [Synth 8-6157] synthesizing module 'nf_mac_attachment_dma_ip' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_
ip/synth/nf_mac_attachment_dma_ip.v:57]
INFO: [Synth 8-6157] synthesizing module 'nf_mac_attachment' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/hdl/
nf_mac_attachment.v:36]
        Parameter C_M_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 1024 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_BASEADDR bound to: 0 - type: integer
        Parameter C_DEFAULT_VALUE_ENABLE bound to: 0 - type: integer
        Parameter C_DEFAULT_SRC_PORT bound to: 0 - type: integer
        Parameter C_DEFAULT_DST_PORT bound to: 0 - type: integer
        Parameter C_M_AXIS_DATA_WIDTH_INTERNAL bound to: 512 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH_INTERNAL bound to: 512 - type: integer
        Parameter NUM_RW_REGS bound to: 1 - type: integer
        Parameter NUM_RO_REGS bound to: 17 - type: integer
        Parameter C_USE_WSTRB bound to: 0 - type: integer
INFO: [Synth 8-6157] synthesizing module 'data_sync_block' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/data
_synch.v:31]
        Parameter C_NUM_SYNC_REGS bound to: 6 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'data_sync_block' (62#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment
_ip/hdl/data_synch.v:31]
INFO: [Synth 8-6157] synthesizing module 'rx_queue' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/hdl/rx_queue.
v:35]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
        Parameter AXI_DATA_WIDTH bound to: 512 - type: integer
        Parameter AXI_USER_WIDTH bound to: 128 - type: integer
        Parameter RXQUEUE_DEPTH bound to: 128 - type: integer
        Parameter IDLE bound to: 0 - type: integer
        Parameter PKT bound to: 1 - type: integer
        Parameter FIFO_MEMORY_TYPE bound to: auto - type: string
        Parameter ECC_MODE bound to: no_ecc - type: string
        Parameter RELATED_CLOCKS bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer
        Parameter WRITE_DATA_WIDTH bound to: 705 - type: integer
        Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_FULL_THRESH bound to: 118 - type: integer
        Parameter FULL_RESET_VALUE bound to: 0 - type: integer
        Parameter USE_ADV_FEATURES bound to: 0707 - type: string
        Parameter READ_MODE bound to: fwft - type: string
        Parameter FIFO_READ_LATENCY bound to: 1 - type: integer
        Parameter READ_DATA_WIDTH bound to: 705 - type: integer
        Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer
        Parameter DOUT_RESET_VALUE bound to: 0 - type: string
        Parameter CDC_SYNC_STAGES bound to: 2 - type: integer
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0000011100000111
        Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer
        Parameter P_COMMON_CLOCK bound to: 0 - type: integer
        Parameter P_ECC_MODE bound to: 0 - type: integer
        Parameter P_READ_MODE bound to: 1 - type: integer
        Parameter P_WAKEUP_TIME bound to: 2 - type: integer
        Parameter COMMON_CLOCK bound to: 0 - type: integer
        Parameter RELATED_CLOCKS bound to: 0 - type: integer
        Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer
        Parameter WRITE_DATA_WIDTH bound to: 705 - type: integer
        Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_FULL_THRESH bound to: 118 - type: integer
        Parameter USE_ADV_FEATURES bound to: 0707 - type: string
        Parameter READ_MODE bound to: 1 - type: integer
        Parameter FIFO_READ_LATENCY bound to: 1 - type: integer
        Parameter READ_DATA_WIDTH bound to: 705 - type: integer
        Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer
        Parameter DOUT_RESET_VALUE bound to: 0 - type: string
        Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer
        Parameter FULL_RESET_VALUE bound to: 0 - type: integer
        Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter invalid bound to: 0 - type: integer
        Parameter stage1_valid bound to: 2 - type: integer
        Parameter stage2_valid bound to: 1 - type: integer
        Parameter both_stages_valid bound to: 3 - type: integer
        Parameter FIFO_MEM_TYPE bound to: 0 - type: integer
        Parameter RD_MODE bound to: 1 - type: integer
        Parameter ENABLE_ECC bound to: 0 - type: integer
        Parameter FIFO_READ_DEPTH bound to: 128 - type: integer
        Parameter FIFO_SIZE bound to: 90240 - type: integer
        Parameter WR_WIDTH_LOG bound to: 10 - type: integer
        Parameter WR_DEPTH_LOG bound to: 7 - type: integer
        Parameter WR_PNTR_WIDTH bound to: 7 - type: integer
        Parameter RD_PNTR_WIDTH bound to: 7 - type: integer
        Parameter FULL_RST_VAL bound to: 1'b0
        Parameter WR_RD_RATIO bound to: 0 - type: integer
        Parameter READ_MODE_LL bound to: 1 - type: integer
        Parameter PF_THRESH_ADJ bound to: 116 - type: integer
        Parameter PE_THRESH_ADJ bound to: 8 - type: integer
        Parameter PF_THRESH_MIN bound to: 7 - type: integer
        Parameter PF_THRESH_MAX bound to: 123 - type: integer
        Parameter PE_THRESH_MIN bound to: 5 - type: integer
        Parameter PE_THRESH_MAX bound to: 123 - type: integer
        Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer
        Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer
        Parameter RD_LATENCY bound to: 2 - type: integer
        Parameter WIDTH_RATIO bound to: 1 - type: integer
        Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111
        Parameter EN_OF bound to: 1'b1
        Parameter EN_PF bound to: 1'b1
        Parameter EN_WDC bound to: 1'b1
        Parameter EN_AF bound to: 1'b0
        Parameter EN_WACK bound to: 1'b0
        Parameter FG_EQ_ASYM_DOUT bound to: 1'b0
        Parameter EN_UF bound to: 1'b1
        Parameter EN_PE bound to: 1'b1
        Parameter EN_RDC bound to: 1'b1
        Parameter EN_AE bound to: 1'b0
        Parameter EN_DVLD bound to: 1'b0
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 90240 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer
        Parameter CLOCKING_MODE bound to: 1 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 0 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 705 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 705 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 705 - type: integer
        Parameter ADDR_WIDTH_A bound to: 7 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 2 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 705 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 705 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 705 - type: integer
        Parameter ADDR_WIDTH_B bound to: 7 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 2 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 705 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 705 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 705 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 705 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 705 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 705 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 708 - type: integer
        Parameter rstb_loop_iter bound to: 708 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 705 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, o
ther XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitat
ions, or set MEMORY_PRIMITIVE to a different value.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (63#1) [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
        Parameter DEST_SYNC_FF bound to: 2 - type: integer
        Parameter INIT_SYNC_FF bound to: 1 - type: integer
        Parameter REG_OUTPUT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter WIDTH bound to: 7 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (64#1) [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
        Parameter REG_WIDTH bound to: 7 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (65#1) [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
        Parameter DEST_SYNC_FF bound to: 4 - type: integer
        Parameter INIT_SYNC_FF bound to: 1 - type: integer
        Parameter REG_OUTPUT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter WIDTH bound to: 8 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (65#1) [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
        Parameter REG_WIDTH bound to: 8 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (65#1) [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880
]
        Parameter DEST_SYNC_FF bound to: 2 - type: integer
        Parameter INIT_SYNC_FF bound to: 1 - type: integer
        Parameter REG_OUTPUT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter WIDTH bound to: 8 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (65#1) [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
        Parameter RST_VALUE bound to: 0 - type: integer
        Parameter COUNTER_WIDTH bound to: 2 - type: integer
        Parameter RESET_VALUE bound to: 0 - type: integer
        Parameter COMMON_CLOCK bound to: 0 - type: integer
        Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter DEST_SYNC_FF bound to: 2 - type: integer
        Parameter INIT bound to: 32'sb00000000000000000000000000000000
        Parameter INIT_SYNC_FF bound to: 1 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter DEF_VAL bound to: 1'b0
        Parameter COUNTER_WIDTH bound to: 8 - type: integer
        Parameter RESET_VALUE bound to: 0 - type: integer
        Parameter COUNTER_WIDTH bound to: 7 - type: integer
        Parameter RESET_VALUE bound to: 1 - type: integer
        Parameter COUNTER_WIDTH bound to: 7 - type: integer
        Parameter RESET_VALUE bound to: 2 - type: integer
INFO: [Synth 8-226] default block is never used [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/hdl/rx_queue.v:15
5]
        Parameter C_M_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_LEN_WIDTH bound to: 16 - type: integer
        Parameter C_SPT_WIDTH bound to: 8 - type: integer
        Parameter C_DPT_WIDTH bound to: 8 - type: integer
        Parameter C_DEFAULT_VALUE_ENABLE bound to: 0 - type: integer
        Parameter C_DEFAULT_SRC_PORT bound to: 0 - type: integer
        Parameter C_DEFAULT_DST_PORT bound to: 0 - type: integer
        Parameter C_M_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_LEN_WIDTH bound to: 16 - type: integer
        Parameter C_SPT_WIDTH bound to: 8 - type: integer
        Parameter C_DPT_WIDTH bound to: 8 - type: integer
        Parameter C_DEFAULT_VALUE_ENABLE bound to: 0 - type: integer
        Parameter C_DEFAULT_SRC_PORT bound to: 0 - type: integer
        Parameter C_DEFAULT_DST_PORT bound to: 0 - type: integer
        Parameter MAX_PKT_SIZE bound to: 4000 - type: integer
        Parameter LENGTH_COUNTER_WIDTH bound to: 6 - type: integer
        Parameter IN_FIFO_DEPTH_BIT bound to: 6 - type: integer
        Parameter M_S_RATIO_COUNT bound to: 1 - type: integer
        Parameter S_M_RATIO_COUNT bound to: 1 - type: integer
        Parameter METADATA_STATE_WAIT_START bound to: 0 - type: integer
        Parameter METADATA_STATE_WAIT_END bound to: 1 - type: integer
        Parameter FIFO_MEMORY_TYPE bound to: auto - type: string
        Parameter ECC_MODE bound to: no_ecc - type: string
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer
        Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer
        Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_FULL_THRESH bound to: 27 - type: integer
        Parameter FULL_RESET_VALUE bound to: 0 - type: integer
        Parameter USE_ADV_FEATURES bound to: 0707 - type: string
        Parameter READ_MODE bound to: FWFT - type: string
        Parameter FIFO_READ_LATENCY bound to: 1 - type: integer
        Parameter READ_DATA_WIDTH bound to: 128 - type: integer
        Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer
        Parameter DOUT_RESET_VALUE bound to: 0 - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000011100000111
        Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer
        Parameter P_COMMON_CLOCK bound to: 1 - type: integer
        Parameter P_ECC_MODE bound to: 0 - type: integer
        Parameter P_READ_MODE bound to: 1 - type: integer
        Parameter P_WAKEUP_TIME bound to: 2 - type: integer
        Parameter COMMON_CLOCK bound to: 1 - type: integer
        Parameter RELATED_CLOCKS bound to: 0 - type: integer
        Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer
        Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer
        Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_FULL_THRESH bound to: 27 - type: integer
        Parameter USE_ADV_FEATURES bound to: 0707 - type: string
        Parameter READ_MODE bound to: 1 - type: integer
        Parameter FIFO_READ_LATENCY bound to: 1 - type: integer
        Parameter READ_DATA_WIDTH bound to: 128 - type: integer
        Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer
        Parameter DOUT_RESET_VALUE bound to: 0 - type: string
        Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer
        Parameter FULL_RESET_VALUE bound to: 0 - type: integer
        Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter invalid bound to: 0 - type: integer
        Parameter stage1_valid bound to: 2 - type: integer
        Parameter stage2_valid bound to: 1 - type: integer
        Parameter both_stages_valid bound to: 3 - type: integer
        Parameter FIFO_MEM_TYPE bound to: 0 - type: integer
        Parameter RD_MODE bound to: 1 - type: integer
        Parameter ENABLE_ECC bound to: 0 - type: integer
        Parameter FIFO_READ_DEPTH bound to: 32 - type: integer
        Parameter FIFO_SIZE bound to: 4096 - type: integer
        Parameter WR_WIDTH_LOG bound to: 7 - type: integer
        Parameter WR_DEPTH_LOG bound to: 5 - type: integer
        Parameter WR_PNTR_WIDTH bound to: 5 - type: integer
        Parameter RD_PNTR_WIDTH bound to: 5 - type: integer
        Parameter FULL_RST_VAL bound to: 1'b0
        Parameter WR_RD_RATIO bound to: 0 - type: integer
        Parameter READ_MODE_LL bound to: 1 - type: integer
        Parameter PF_THRESH_ADJ bound to: 25 - type: integer
        Parameter PE_THRESH_ADJ bound to: 8 - type: integer
        Parameter PF_THRESH_MIN bound to: 5 - type: integer
        Parameter PF_THRESH_MAX bound to: 27 - type: integer
        Parameter PE_THRESH_MIN bound to: 5 - type: integer
        Parameter PE_THRESH_MAX bound to: 27 - type: integer
        Parameter WR_DC_WIDTH_EXT bound to: 6 - type: integer
        Parameter RD_DC_WIDTH_EXT bound to: 6 - type: integer
        Parameter RD_LATENCY bound to: 2 - type: integer
        Parameter WIDTH_RATIO bound to: 1 - type: integer
        Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111
        Parameter EN_OF bound to: 1'b1
        Parameter EN_PF bound to: 1'b1
        Parameter EN_WDC bound to: 1'b1
        Parameter EN_AF bound to: 1'b0
        Parameter EN_WACK bound to: 1'b0
        Parameter FG_EQ_ASYM_DOUT bound to: 1'b0
        Parameter EN_UF bound to: 1'b1
        Parameter EN_PE bound to: 1'b1
        Parameter EN_RDC bound to: 1'b1
        Parameter EN_AE bound to: 1'b0
        Parameter EN_DVLD bound to: 1'b0
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 4096 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 0 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer
        Parameter ADDR_WIDTH_A bound to: 5 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 2 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer
        Parameter ADDR_WIDTH_B bound to: 5 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 2 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 128 - type: integer
        Parameter rstb_loop_iter bound to: 128 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, o
ther XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitat
ions, or set MEMORY_PRIMITIVE to a different value.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
        Parameter COMMON_CLOCK bound to: 1 - type: integer
        Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter COUNTER_WIDTH bound to: 6 - type: integer
        Parameter RESET_VALUE bound to: 0 - type: integer
        Parameter COUNTER_WIDTH bound to: 5 - type: integer
        Parameter RESET_VALUE bound to: 1 - type: integer
        Parameter COUNTER_WIDTH bound to: 5 - type: integer
        Parameter RESET_VALUE bound to: 2 - type: integer
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_sync' is unconnected for instance 'info_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osn
t.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:297]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_sync' is unconnected for instance 'info_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen
/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:297]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_sync' is unconnected for instance 'info_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/os
nt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:297]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_sync' is unconnected for instance 'info_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt
.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:297]
WARNING: [Synth 8-7023] instance 'info_fifo' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/pr
oject/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:297]
        Parameter FIFO_MEMORY_TYPE bound to: auto - type: string
        Parameter ECC_MODE bound to: no_ecc - type: string
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer
        Parameter WRITE_DATA_WIDTH bound to: 625 - type: integer
        Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_FULL_THRESH bound to: 59 - type: integer
        Parameter FULL_RESET_VALUE bound to: 0 - type: integer
        Parameter USE_ADV_FEATURES bound to: 0707 - type: string
        Parameter READ_MODE bound to: FWFT - type: string
        Parameter FIFO_READ_LATENCY bound to: 1 - type: integer
        Parameter READ_DATA_WIDTH bound to: 625 - type: integer
        Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer
        Parameter DOUT_RESET_VALUE bound to: 0 - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000011100000111
        Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer
        Parameter P_COMMON_CLOCK bound to: 1 - type: integer
        Parameter P_ECC_MODE bound to: 0 - type: integer
        Parameter P_READ_MODE bound to: 1 - type: integer
        Parameter P_WAKEUP_TIME bound to: 2 - type: integer
        Parameter COMMON_CLOCK bound to: 1 - type: integer
        Parameter RELATED_CLOCKS bound to: 0 - type: integer
        Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer
        Parameter WRITE_DATA_WIDTH bound to: 625 - type: integer
        Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_FULL_THRESH bound to: 59 - type: integer
        Parameter USE_ADV_FEATURES bound to: 0707 - type: string
        Parameter READ_MODE bound to: 1 - type: integer
        Parameter FIFO_READ_LATENCY bound to: 1 - type: integer
        Parameter READ_DATA_WIDTH bound to: 625 - type: integer
        Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer
        Parameter DOUT_RESET_VALUE bound to: 0 - type: string
        Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer
        Parameter FULL_RESET_VALUE bound to: 0 - type: integer
        Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter invalid bound to: 0 - type: integer
        Parameter stage1_valid bound to: 2 - type: integer
        Parameter stage2_valid bound to: 1 - type: integer
        Parameter both_stages_valid bound to: 3 - type: integer
        Parameter FIFO_MEM_TYPE bound to: 0 - type: integer
        Parameter RD_MODE bound to: 1 - type: integer
        Parameter ENABLE_ECC bound to: 0 - type: integer
        Parameter FIFO_READ_DEPTH bound to: 64 - type: integer
        Parameter FIFO_SIZE bound to: 40000 - type: integer
        Parameter WR_WIDTH_LOG bound to: 10 - type: integer
        Parameter WR_DEPTH_LOG bound to: 6 - type: integer
        Parameter WR_PNTR_WIDTH bound to: 6 - type: integer
        Parameter RD_PNTR_WIDTH bound to: 6 - type: integer
        Parameter FULL_RST_VAL bound to: 1'b0
        Parameter WR_RD_RATIO bound to: 0 - type: integer
        Parameter READ_MODE_LL bound to: 1 - type: integer
        Parameter PF_THRESH_ADJ bound to: 57 - type: integer
        Parameter PE_THRESH_ADJ bound to: 8 - type: integer
        Parameter PF_THRESH_MIN bound to: 5 - type: integer
        Parameter PF_THRESH_MAX bound to: 59 - type: integer
        Parameter PE_THRESH_MIN bound to: 5 - type: integer
        Parameter PE_THRESH_MAX bound to: 59 - type: integer
        Parameter WR_DC_WIDTH_EXT bound to: 7 - type: integer
        Parameter RD_DC_WIDTH_EXT bound to: 7 - type: integer
        Parameter RD_LATENCY bound to: 2 - type: integer
        Parameter WIDTH_RATIO bound to: 1 - type: integer
        Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111
        Parameter EN_OF bound to: 1'b1
        Parameter EN_PF bound to: 1'b1
        Parameter EN_WDC bound to: 1'b1
        Parameter EN_AF bound to: 1'b0
        Parameter EN_WACK bound to: 1'b0
        Parameter FG_EQ_ASYM_DOUT bound to: 1'b0
        Parameter EN_UF bound to: 1'b1
        Parameter EN_PE bound to: 1'b1
        Parameter EN_RDC bound to: 1'b1
        Parameter EN_AE bound to: 1'b0
        Parameter EN_DVLD bound to: 1'b0
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 40000 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 0 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 625 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 625 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 625 - type: integer
        Parameter ADDR_WIDTH_A bound to: 6 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 2 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 625 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 625 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 625 - type: integer
        Parameter ADDR_WIDTH_B bound to: 6 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 2 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 625 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 625 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 625 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 625 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 64 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 625 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 625 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 6 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 6 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 6 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 6 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 628 - type: integer
        Parameter rstb_loop_iter bound to: 628 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 625 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, o
ther XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitat
ions, or set MEMORY_PRIMITIVE to a different value.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
        Parameter COUNTER_WIDTH bound to: 7 - type: integer
        Parameter RESET_VALUE bound to: 0 - type: integer
        Parameter COUNTER_WIDTH bound to: 6 - type: integer
        Parameter RESET_VALUE bound to: 1 - type: integer
        Parameter COUNTER_WIDTH bound to: 6 - type: integer
        Parameter RESET_VALUE bound to: 2 - type: integer
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_sync' is unconnected for instance 'input_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/os
nt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_sync' is unconnected for instance 'input_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.ge
n/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_sync' is unconnected for instance 'input_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/o
snt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_sync' is unconnected for instance 'input_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osn
t.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
WARNING: [Synth 8-7023] instance 'input_fifo' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
        Parameter C_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter WAIT_START bound to: 0 - type: integer
        Parameter RCV_WORD bound to: 1 - type: integer
        Parameter L2_IFSM_STATES bound to: 1 - type: integer
        Parameter RFSM_START bound to: 0 - type: integer
        Parameter RFSM_FINISH_PKT bound to: 1 - type: integer
        Parameter L2_RFSM_STATES bound to: 1 - type: integer
        Parameter MAX_PKT_SIZE bound to: 2048 - type: integer
        Parameter MIN_PKT_SIZE bound to: 64 - type: integer
        Parameter MAX_PKTS bound to: 32 - type: integer
        Parameter MAX_DEPTH bound to: 32 - type: integer
        Parameter L2_MAX_DEPTH bound to: 5 - type: integer
        Parameter L2_MAX_PKTS bound to: 5 - type: integer
        Parameter WIDTH bound to: 577 - type: integer
        Parameter MAX_DEPTH_BITS bound to: 5 - type: integer
        Parameter PROG_FULL_THRESHOLD bound to: 31 - type: integer
        Parameter WIDTH bound to: 577 - type: integer
        Parameter MAX_DEPTH_BITS bound to: 5 - type: integer
        Parameter PROG_FULL_THRESHOLD bound to: 31 - type: integer
        Parameter MAX_DEPTH bound to: 32 - type: integer
        Parameter WIDTH bound to: 128 - type: integer
        Parameter MAX_DEPTH_BITS bound to: 5 - type: integer
        Parameter PROG_FULL_THRESHOLD bound to: 31 - type: integer
        Parameter WIDTH bound to: 128 - type: integer
        Parameter MAX_DEPTH_BITS bound to: 5 - type: integer
        Parameter PROG_FULL_THRESHOLD bound to: 31 - type: integer
        Parameter MAX_DEPTH bound to: 32 - type: integer
        Parameter C_M_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 1024 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_LEN_WIDTH bound to: 16 - type: integer
        Parameter C_SPT_WIDTH bound to: 8 - type: integer
        Parameter C_DPT_WIDTH bound to: 8 - type: integer
        Parameter C_DEFAULT_VALUE_ENABLE bound to: 1'b0
        Parameter C_DEFAULT_SRC_PORT bound to: 0 - type: integer
        Parameter C_DEFAULT_DST_PORT bound to: 0 - type: integer
        Parameter C_M_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 1024 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_LEN_WIDTH bound to: 16 - type: integer
        Parameter C_SPT_WIDTH bound to: 8 - type: integer
        Parameter C_DPT_WIDTH bound to: 8 - type: integer
        Parameter C_DEFAULT_VALUE_ENABLE bound to: 1'b0
        Parameter C_DEFAULT_SRC_PORT bound to: 0 - type: integer
        Parameter C_DEFAULT_DST_PORT bound to: 0 - type: integer
        Parameter MAX_PKT_SIZE bound to: 4000 - type: integer
        Parameter LENGTH_COUNTER_WIDTH bound to: 7 - type: integer
        Parameter IN_FIFO_DEPTH_BIT bound to: 5 - type: integer
        Parameter M_S_RATIO_COUNT bound to: 0 - type: integer
        Parameter S_M_RATIO_COUNT bound to: 2 - type: integer
        Parameter METADATA_STATE_WAIT_START bound to: 0 - type: integer
        Parameter METADATA_STATE_WAIT_END bound to: 1 - type: integer
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_sync' is unconnected for instance 'info_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osn
t.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:297]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_sync' is unconnected for instance 'info_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen
/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:297]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_sync' is unconnected for instance 'info_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/os
nt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:297]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_sync' is unconnected for instance 'info_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt
.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:297]
WARNING: [Synth 8-7023] instance 'info_fifo' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/pr
oject/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:297]
        Parameter FIFO_MEMORY_TYPE bound to: auto - type: string
        Parameter ECC_MODE bound to: no_ecc - type: string
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer
        Parameter WRITE_DATA_WIDTH bound to: 1201 - type: integer
        Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_FULL_THRESH bound to: 27 - type: integer
        Parameter FULL_RESET_VALUE bound to: 0 - type: integer
        Parameter USE_ADV_FEATURES bound to: 0707 - type: string
        Parameter READ_MODE bound to: FWFT - type: string
        Parameter FIFO_READ_LATENCY bound to: 1 - type: integer
        Parameter READ_DATA_WIDTH bound to: 1201 - type: integer
        Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer
        Parameter DOUT_RESET_VALUE bound to: 0 - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000011100000111
        Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer
        Parameter P_COMMON_CLOCK bound to: 1 - type: integer
        Parameter P_ECC_MODE bound to: 0 - type: integer
        Parameter P_READ_MODE bound to: 1 - type: integer
        Parameter P_WAKEUP_TIME bound to: 2 - type: integer
        Parameter COMMON_CLOCK bound to: 1 - type: integer
        Parameter RELATED_CLOCKS bound to: 0 - type: integer
        Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer
        Parameter WRITE_DATA_WIDTH bound to: 1201 - type: integer
        Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_FULL_THRESH bound to: 27 - type: integer
        Parameter USE_ADV_FEATURES bound to: 0707 - type: string
        Parameter READ_MODE bound to: 1 - type: integer
        Parameter FIFO_READ_LATENCY bound to: 1 - type: integer
        Parameter READ_DATA_WIDTH bound to: 1201 - type: integer
        Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer
        Parameter DOUT_RESET_VALUE bound to: 0 - type: string
        Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer
        Parameter FULL_RESET_VALUE bound to: 0 - type: integer
        Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter invalid bound to: 0 - type: integer
        Parameter stage1_valid bound to: 2 - type: integer
        Parameter stage2_valid bound to: 1 - type: integer
        Parameter both_stages_valid bound to: 3 - type: integer
        Parameter FIFO_MEM_TYPE bound to: 0 - type: integer
        Parameter RD_MODE bound to: 1 - type: integer
        Parameter ENABLE_ECC bound to: 0 - type: integer
        Parameter FIFO_READ_DEPTH bound to: 32 - type: integer
        Parameter FIFO_SIZE bound to: 38432 - type: integer
        Parameter WR_WIDTH_LOG bound to: 11 - type: integer
        Parameter WR_DEPTH_LOG bound to: 5 - type: integer
        Parameter WR_PNTR_WIDTH bound to: 5 - type: integer
        Parameter RD_PNTR_WIDTH bound to: 5 - type: integer
        Parameter FULL_RST_VAL bound to: 1'b0
        Parameter WR_RD_RATIO bound to: 0 - type: integer
        Parameter READ_MODE_LL bound to: 1 - type: integer
        Parameter PF_THRESH_ADJ bound to: 25 - type: integer
        Parameter PE_THRESH_ADJ bound to: 8 - type: integer
        Parameter PF_THRESH_MIN bound to: 5 - type: integer
        Parameter PF_THRESH_MAX bound to: 27 - type: integer
        Parameter PE_THRESH_MIN bound to: 5 - type: integer
        Parameter PE_THRESH_MAX bound to: 27 - type: integer
        Parameter WR_DC_WIDTH_EXT bound to: 6 - type: integer
        Parameter RD_DC_WIDTH_EXT bound to: 6 - type: integer
        Parameter RD_LATENCY bound to: 2 - type: integer
        Parameter WIDTH_RATIO bound to: 1 - type: integer
        Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111
        Parameter EN_OF bound to: 1'b1
        Parameter EN_PF bound to: 1'b1
        Parameter EN_WDC bound to: 1'b1
        Parameter EN_AF bound to: 1'b0
        Parameter EN_WACK bound to: 1'b0
        Parameter FG_EQ_ASYM_DOUT bound to: 1'b0
        Parameter EN_UF bound to: 1'b1
        Parameter EN_PE bound to: 1'b1
        Parameter EN_RDC bound to: 1'b1
        Parameter EN_AE bound to: 1'b0
        Parameter EN_DVLD bound to: 1'b0
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 38432 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 0 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 1201 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 1201 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 1201 - type: integer
        Parameter ADDR_WIDTH_A bound to: 5 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 2 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 1201 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 1201 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 1201 - type: integer
        Parameter ADDR_WIDTH_B bound to: 5 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 2 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 1201 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 1201 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 1201 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 1201 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 1201 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 1201 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 1204 - type: integer
        Parameter rstb_loop_iter bound to: 1204 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 1201 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, o
ther XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitat
ions, or set MEMORY_PRIMITIVE to a different value.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_sync' is unconnected for instance 'input_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/os
nt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_sync' is unconnected for instance 'input_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.ge
n/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_sync' is unconnected for instance 'input_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/o
snt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_sync' is unconnected for instance 'input_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osn
t.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
WARNING: [Synth 8-7023] instance 'input_fifo' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
        Parameter AXI_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter IDLE bound to: 2'b00
        Parameter SEND_PKT bound to: 2'b01
        Parameter METADATA bound to: 1'b0
        Parameter EOP bound to: 1'b1
INFO: [Synth 8-638] synthesizing module 'fifo_generator_1_9' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_pro
j/fifo_generator_1_9/synth/fifo_generator_1_9.vhd:75]
        Parameter C_COMMON_CLOCK bound to: 0 - type: integer
        Parameter C_SELECT_XPM bound to: 0 - type: integer
        Parameter C_COUNT_TYPE bound to: 0 - type: integer
        Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer
        Parameter C_DEFAULT_VALUE bound to: BlankString - type: string
        Parameter C_DIN_WIDTH bound to: 1 - type: integer
        Parameter C_DOUT_RST_VAL bound to: 0 - type: string
        Parameter C_DOUT_WIDTH bound to: 1 - type: integer
        Parameter C_ENABLE_RLOCS bound to: 0 - type: integer
        Parameter C_FAMILY bound to: virtexuplus - type: string
        Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer
        Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer
        Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer
        Parameter C_HAS_BACKUP bound to: 0 - type: integer
        Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer
        Parameter C_HAS_INT_CLK bound to: 0 - type: integer
        Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer
        Parameter C_HAS_OVERFLOW bound to: 0 - type: integer
        Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer
        Parameter C_HAS_RD_RST bound to: 0 - type: integer
        Parameter C_HAS_RST bound to: 1 - type: integer
        Parameter C_HAS_SRST bound to: 0 - type: integer
        Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer
        Parameter C_HAS_VALID bound to: 0 - type: integer
        Parameter C_HAS_WR_ACK bound to: 0 - type: integer
        Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer
        Parameter C_HAS_WR_RST bound to: 0 - type: integer
        Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer
        Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer
        Parameter C_MEMORY_TYPE bound to: 1 - type: integer
        Parameter C_MIF_FILE_NAME bound to: BlankString - type: string
        Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer
        Parameter C_OVERFLOW_LOW bound to: 0 - type: integer
        Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer
        Parameter C_PRELOAD_REGS bound to: 1 - type: integer
        Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string
        Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer
        Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer
        Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer
        Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer
        Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 14 - type: integer
        Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer
        Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer
        Parameter C_RD_DEPTH bound to: 16 - type: integer
        Parameter C_RD_FREQ bound to: 1 - type: integer
        Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer
        Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer
        Parameter C_USE_DOUT_RST bound to: 1 - type: integer
        Parameter C_USE_ECC bound to: 0 - type: integer
        Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer
        Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer
        Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer
        Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer
        Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer
        Parameter C_VALID_LOW bound to: 0 - type: integer
        Parameter C_WR_ACK_LOW bound to: 0 - type: integer
        Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer
        Parameter C_WR_DEPTH bound to: 16 - type: integer
        Parameter C_WR_FREQ bound to: 1 - type: integer
        Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer
        Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer
        Parameter C_MSGON_VAL bound to: 1 - type: integer
        Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer
        Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer
        Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer
        Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer
        Parameter C_INTERFACE_TYPE bound to: 0 - type: integer
        Parameter C_AXI_TYPE bound to: 1 - type: integer
        Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer
        Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer
        Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer
        Parameter C_HAS_MASTER_CE bound to: 0 - type: integer
        Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer
        Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer
        Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer
        Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer
        Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer
        Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer
        Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer
        Parameter C_HAS_AXI_ID bound to: 0 - type: integer
        Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer
        Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer
        Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer
        Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer
        Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer
        Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer
        Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer
        Parameter C_HAS_AXIS_TID bound to: 0 - type: integer
        Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer
        Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer
        Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer
        Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer
        Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer
        Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer
        Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer
        Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer
        Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer
        Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer
        Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer
        Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer
        Parameter C_WACH_TYPE bound to: 0 - type: integer
        Parameter C_WDCH_TYPE bound to: 0 - type: integer
        Parameter C_WRCH_TYPE bound to: 0 - type: integer
        Parameter C_RACH_TYPE bound to: 0 - type: integer
        Parameter C_RDCH_TYPE bound to: 0 - type: integer
        Parameter C_AXIS_TYPE bound to: 0 - type: integer
        Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer
        Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer
        Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer
        Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer
        Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer
        Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer
        Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer
        Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer
        Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer
        Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer
        Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer
        Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer
        Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string
        Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string
        Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string
        Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string
        Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string
        Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string
        Parameter C_USE_ECC_WACH bound to: 0 - type: integer
        Parameter C_USE_ECC_WDCH bound to: 0 - type: integer
        Parameter C_USE_ECC_WRCH bound to: 0 - type: integer
        Parameter C_USE_ECC_RACH bound to: 0 - type: integer
        Parameter C_USE_ECC_RDCH bound to: 0 - type: integer
        Parameter C_USE_ECC_AXIS bound to: 0 - type: integer
        Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer
        Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer
        Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer
        Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer
        Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer
        Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer
        Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer
        Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer
        Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer
        Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer
        Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer
        Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer
        Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer
        Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer
        Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer
        Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer
        Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer
        Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer
        Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer
        Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer
        Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer
        Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer
        Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer
        Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer
        Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer
        Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer
        Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer
        Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer
        Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer
        Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer
        Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer
        Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer
        Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer
        Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer
        Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer
        Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer
        Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer
        Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer
        Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer
        Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer
        Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer
        Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer
        Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer
        Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer
        Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer
        Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer
        Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer
        Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer
        Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer
        Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer
        Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer
        Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer
        Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer
        Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer
        Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer
        Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer
        Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer
        Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer
        Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer
        Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer
        Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer
        Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer
        Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer
        Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer
        Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer
        Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/syst
em_config_axi_crossbar/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [/home/jw2282/OSNT-PLUS/hw/project
s/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/synth/fifo_generator_1_9.vhd:545]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_1_9' (102#1) [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachm
ent_ip/ip_proj/fifo_generator_1_9/synth/fifo_generator_1_9.vhd:75]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_generator_1_9' is unconnected for instance 'tx_info_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/pro
ject/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/hdl/tx_queue.v:149]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_generator_1_9' is unconnected for instance 'tx_info_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/pro
ject/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/hdl/tx_queue.v:149]
WARNING: [Synth 8-7023] instance 'tx_info_fifo' of module 'fifo_generator_1_9' has 11 connections declared, but only 9 given [/home/jw2282/OSNT-PLUS/hw/projects/osn
t/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/hdl/tx_queue.v:149]
INFO: [Synth 8-226] default block is never used [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/hdl/tx_queue.v:17
1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip
/hdl/tx_queue.v:224]
        Parameter C_BASE_ADDRESS bound to: 0 - type: integer
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer
INFO: [Synth 8-155] case statement is not full and has no default [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip
/hdl/nf_mac_attachment_cpu_regs.v:324]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip
/hdl/nf_mac_attachment_cpu_regs.v:345]
        Parameter TIMESTAMP_WIDTH bound to: 64 - type: integer
        Parameter C_M_AXIS_DATA_WIDTH bound to: 1024 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_BASEADDR bound to: 0 - type: integer
        Parameter C_DEFAULT_VALUE_ENABLE bound to: 1 - type: integer
        Parameter C_DEFAULT_SRC_PORT bound to: 0 - type: integer
        Parameter C_DEFAULT_DST_PORT bound to: 0 - type: integer
        Parameter TIMESTAMP_WIDTH bound to: 64 - type: integer
        Parameter C_M_AXIS_DATA_WIDTH_INTERNAL bound to: 512 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH_INTERNAL bound to: 512 - type: integer
        Parameter NUM_RW_REGS bound to: 1 - type: integer
        Parameter NUM_RO_REGS bound to: 17 - type: integer
        Parameter C_USE_WSTRB bound to: 0 - type: integer
        Parameter DEST_SYNC_FF bound to: 4 - type: integer
        Parameter INIT_SYNC_FF bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter SRC_INPUT_REG bound to: 1 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter WIDTH bound to: 64 - type: integer
        Parameter AXI_DATA_WIDTH bound to: 512 - type: integer
        Parameter AXI_USER_WIDTH bound to: 128 - type: integer
        Parameter RXQUEUE_DEPTH bound to: 128 - type: integer
        Parameter IDLE bound to: 0 - type: integer
        Parameter PKT bound to: 1 - type: integer
INFO: [Synth 8-226] default block is never used [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/osnt_rx_queue.v
:163]
        Parameter C_M_AXIS_DATA_WIDTH bound to: 1024 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_LEN_WIDTH bound to: 16 - type: integer
        Parameter C_SPT_WIDTH bound to: 8 - type: integer
        Parameter C_DPT_WIDTH bound to: 8 - type: integer
        Parameter C_DEFAULT_VALUE_ENABLE bound to: 1 - type: integer
        Parameter C_DEFAULT_SRC_PORT bound to: 0 - type: integer
        Parameter C_DEFAULT_DST_PORT bound to: 0 - type: integer
        Parameter C_M_AXIS_DATA_WIDTH bound to: 1024 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_LEN_WIDTH bound to: 16 - type: integer
        Parameter C_SPT_WIDTH bound to: 8 - type: integer
        Parameter C_DPT_WIDTH bound to: 8 - type: integer
        Parameter C_DEFAULT_VALUE_ENABLE bound to: 1 - type: integer
        Parameter C_DEFAULT_SRC_PORT bound to: 0 - type: integer
        Parameter C_DEFAULT_DST_PORT bound to: 0 - type: integer
        Parameter MAX_PKT_SIZE bound to: 4000 - type: integer
        Parameter LENGTH_COUNTER_WIDTH bound to: 6 - type: integer
        Parameter IN_FIFO_DEPTH_BIT bound to: 6 - type: integer
        Parameter M_S_RATIO_COUNT bound to: 2 - type: integer
        Parameter S_M_RATIO_COUNT bound to: 0 - type: integer
        Parameter METADATA_STATE_WAIT_START bound to: 0 - type: integer
        Parameter METADATA_STATE_WAIT_END bound to: 1 - type: integer
        Parameter FIFO_MEMORY_TYPE bound to: auto - type: string
        Parameter ECC_MODE bound to: no_ecc - type: string
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer
        Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer
        Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_FULL_THRESH bound to: 27 - type: integer
        Parameter FULL_RESET_VALUE bound to: 0 - type: integer
        Parameter USE_ADV_FEATURES bound to: 0707 - type: string
        Parameter READ_MODE bound to: FWFT - type: string
        Parameter FIFO_READ_LATENCY bound to: 1 - type: integer
        Parameter READ_DATA_WIDTH bound to: 16 - type: integer
        Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer
        Parameter DOUT_RESET_VALUE bound to: 0 - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000011100000111
        Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer
        Parameter P_COMMON_CLOCK bound to: 1 - type: integer
        Parameter P_ECC_MODE bound to: 0 - type: integer
        Parameter P_READ_MODE bound to: 1 - type: integer
        Parameter P_WAKEUP_TIME bound to: 2 - type: integer
        Parameter COMMON_CLOCK bound to: 1 - type: integer
        Parameter RELATED_CLOCKS bound to: 0 - type: integer
        Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer
        Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer
        Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_FULL_THRESH bound to: 27 - type: integer
        Parameter USE_ADV_FEATURES bound to: 0707 - type: string
        Parameter READ_MODE bound to: 1 - type: integer
        Parameter FIFO_READ_LATENCY bound to: 1 - type: integer
        Parameter READ_DATA_WIDTH bound to: 16 - type: integer
        Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer
        Parameter DOUT_RESET_VALUE bound to: 0 - type: string
        Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer
        Parameter FULL_RESET_VALUE bound to: 0 - type: integer
        Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter invalid bound to: 0 - type: integer
        Parameter stage1_valid bound to: 2 - type: integer
        Parameter stage2_valid bound to: 1 - type: integer
        Parameter both_stages_valid bound to: 3 - type: integer
        Parameter FIFO_MEM_TYPE bound to: 0 - type: integer
        Parameter RD_MODE bound to: 1 - type: integer
        Parameter ENABLE_ECC bound to: 0 - type: integer
        Parameter FIFO_READ_DEPTH bound to: 32 - type: integer
        Parameter FIFO_SIZE bound to: 512 - type: integer
        Parameter WR_WIDTH_LOG bound to: 4 - type: integer
        Parameter WR_DEPTH_LOG bound to: 5 - type: integer
        Parameter WR_PNTR_WIDTH bound to: 5 - type: integer
        Parameter RD_PNTR_WIDTH bound to: 5 - type: integer
        Parameter FULL_RST_VAL bound to: 1'b0
        Parameter WR_RD_RATIO bound to: 0 - type: integer
        Parameter READ_MODE_LL bound to: 1 - type: integer
        Parameter PF_THRESH_ADJ bound to: 25 - type: integer
        Parameter PE_THRESH_ADJ bound to: 8 - type: integer
        Parameter PF_THRESH_MIN bound to: 5 - type: integer
        Parameter PF_THRESH_MAX bound to: 27 - type: integer
        Parameter PE_THRESH_MIN bound to: 5 - type: integer
        Parameter PE_THRESH_MAX bound to: 27 - type: integer
        Parameter WR_DC_WIDTH_EXT bound to: 6 - type: integer
        Parameter RD_DC_WIDTH_EXT bound to: 6 - type: integer
        Parameter RD_LATENCY bound to: 2 - type: integer
        Parameter WIDTH_RATIO bound to: 1 - type: integer
        Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111
        Parameter EN_OF bound to: 1'b1
        Parameter EN_PF bound to: 1'b1
        Parameter EN_WDC bound to: 1'b1
        Parameter EN_AF bound to: 1'b0
        Parameter EN_WACK bound to: 1'b0
        Parameter FG_EQ_ASYM_DOUT bound to: 1'b0
        Parameter EN_UF bound to: 1'b1
        Parameter EN_PE bound to: 1'b1
        Parameter EN_RDC bound to: 1'b1
        Parameter EN_AE bound to: 1'b0
        Parameter EN_DVLD bound to: 1'b0
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 512 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 0 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer
        Parameter ADDR_WIDTH_A bound to: 5 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 2 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer
        Parameter ADDR_WIDTH_B bound to: 5 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 2 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 16 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 16 - type: integer
        Parameter rstb_loop_iter bound to: 16 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, o
ther XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitat
ions, or set MEMORY_PRIMITIVE to a different value.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_sync' is unconnected for instance 'info_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osn
t.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:197]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_sync' is unconnected for instance 'info_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen
/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:197]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_sync' is unconnected for instance 'info_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/os
nt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:197]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_sync' is unconnected for instance 'info_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt
.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:197]
WARNING: [Synth 8-7023] instance 'info_fifo' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/pr
oject/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:197]
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_sync' is unconnected for instance 'input_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/os
nt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_sync' is unconnected for instance 'input_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.ge
n/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_sync' is unconnected for instance 'input_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/o
snt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_sync' is unconnected for instance 'input_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osn
t.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
WARNING: [Synth 8-7023] instance 'input_fifo' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
        Parameter C_AXIS_DATA_WIDTH bound to: 1024 - type: integer
        Parameter C_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter WAIT_START bound to: 0 - type: integer
        Parameter RCV_WORD bound to: 1 - type: integer
        Parameter L2_IFSM_STATES bound to: 1 - type: integer
        Parameter RFSM_START bound to: 0 - type: integer
        Parameter RFSM_FINISH_PKT bound to: 1 - type: integer
        Parameter L2_RFSM_STATES bound to: 1 - type: integer
        Parameter MAX_PKT_SIZE bound to: 2048 - type: integer
        Parameter MIN_PKT_SIZE bound to: 64 - type: integer
        Parameter MAX_PKTS bound to: 32 - type: integer
        Parameter MAX_DEPTH bound to: 16 - type: integer
        Parameter L2_MAX_DEPTH bound to: 4 - type: integer
        Parameter L2_MAX_PKTS bound to: 5 - type: integer
        Parameter WIDTH bound to: 1153 - type: integer
        Parameter MAX_DEPTH_BITS bound to: 4 - type: integer
        Parameter PROG_FULL_THRESHOLD bound to: 15 - type: integer
        Parameter WIDTH bound to: 1153 - type: integer
        Parameter MAX_DEPTH_BITS bound to: 4 - type: integer
        Parameter PROG_FULL_THRESHOLD bound to: 15 - type: integer
        Parameter MAX_DEPTH bound to: 16 - type: integer
        Parameter C_M_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_LEN_WIDTH bound to: 16 - type: integer
        Parameter C_SPT_WIDTH bound to: 8 - type: integer
        Parameter C_DPT_WIDTH bound to: 8 - type: integer
        Parameter C_DEFAULT_VALUE_ENABLE bound to: 1'b0
        Parameter C_DEFAULT_SRC_PORT bound to: 0 - type: integer
        Parameter C_DEFAULT_DST_PORT bound to: 0 - type: integer
        Parameter C_M_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer
        Parameter C_LEN_WIDTH bound to: 16 - type: integer
        Parameter C_SPT_WIDTH bound to: 8 - type: integer
        Parameter C_DPT_WIDTH bound to: 8 - type: integer
        Parameter C_DEFAULT_VALUE_ENABLE bound to: 1'b0
        Parameter C_DEFAULT_SRC_PORT bound to: 0 - type: integer
        Parameter C_DEFAULT_DST_PORT bound to: 0 - type: integer
        Parameter MAX_PKT_SIZE bound to: 4000 - type: integer
        Parameter LENGTH_COUNTER_WIDTH bound to: 6 - type: integer
        Parameter IN_FIFO_DEPTH_BIT bound to: 6 - type: integer
        Parameter M_S_RATIO_COUNT bound to: 1 - type: integer
        Parameter S_M_RATIO_COUNT bound to: 1 - type: integer
        Parameter METADATA_STATE_WAIT_START bound to: 0 - type: integer
        Parameter METADATA_STATE_WAIT_END bound to: 1 - type: integer
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_sync' is unconnected for instance 'info_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osn
t.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:297]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_sync' is unconnected for instance 'info_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen
/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:297]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_sync' is unconnected for instance 'info_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/os
nt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:297]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_sync' is unconnected for instance 'info_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt
.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:297]
WARNING: [Synth 8-7023] instance 'info_fifo' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/pr
oject/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:297]
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_sync' is unconnected for instance 'input_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/os
nt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_sync' is unconnected for instance 'input_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.ge
n/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_sync' is unconnected for instance 'input_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/o
snt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_sync' is unconnected for instance 'input_fifo' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osn
t.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
WARNING: [Synth 8-7023] instance 'input_fifo' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:152]
INFO: [Synth 8-226] default block is never used [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/hdl/osnt_attachment.sv:586]
        Parameter MAX_PKT_LEN bound to: 32'sb00000000000000000000010111101110
        Parameter MIN_PKT_LEN bound to: 32'sb00000000000000000000000001000000
        Parameter USE_PHYS_FUNC bound to: 32'sb00000000000000000000000000000001
        Parameter NUM_PHYS_FUNC bound to: 32'sb00000000000000000000000000000010
        Parameter NUM_QUEUE bound to: 32'sb00000000000000000000100000000000
        Parameter NUM_CMAC_PORT bound to: 32'sb00000000000000000000000000000010
        Parameter CMAC_ID bound to: 32'sb00000000000000000000000000000000
        Parameter MIN_PKT_LEN bound to: 32'sb00000000000000000000000001000000
        Parameter MAX_PKT_LEN bound to: 32'sb00000000000000000000010111101110
        Parameter NUM_INPUT_CLK bound to: 32'sb00000000000000000000000000000010
        Parameter SAMPLE_CLK_INDEX bound to: 32'sb00000000000000000000000000000000
        Parameter RESET_DURATION bound to: 32'sb00000000000000000000000001100100
        Parameter C_FLUSH_DURATION bound to: 8 - type: integer
        Parameter S_IDLE bound to: 2'b00
        Parameter S_RESET bound to: 2'b01
        Parameter S_FLUSH bound to: 2'b10
        Parameter DEST_SYNC_FF bound to: 2 - type: integer
        Parameter INIT_SYNC_FF bound to: 0 - type: integer
        Parameter RST_ACTIVE_HIGH bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter DEF_VAL bound to: 1'b1
        Parameter INV_DEF_VAL bound to: 1'b0
INFO: [Synth 8-155] case statement is not full and has no default [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic
-shell/src/utility/generic_reset.sv:113]
        Parameter C_NUM_SLAVES bound to: 2 - type: integer
        Parameter C_CMAC_INDEX bound to: 0 - type: integer
        Parameter C_QSFP_INDEX bound to: 1 - type: integer
        Parameter C_CMAC_BASE_ADDR bound to: 0 - type: integer
        Parameter C_QSFP_BASE_ADDR bound to: 8192 - type: integer
        Parameter C_FAMILY bound to: virtexuplus - type: string
        Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer
        Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer
        Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_PROTOCOL bound to: 2 - type: integer
        Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer
        Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000
000000000000000
        Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000000110000000000000000000000000000001101
        Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer
        Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer
        Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer
        Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer
        Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001
        Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001
        Parameter C_R_REGISTER bound to: 1 - type: integer
        Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer
        Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer
        Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer
        Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001
        Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001
        Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer
        Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer
        Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111
        Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter P_AXI4 bound to: 0 - type: integer
        Parameter P_AXI3 bound to: 1 - type: integer
        Parameter P_AXILITE bound to: 2 - type: integer
        Parameter P_AXILITE_SIZE bound to: 3'b010
        Parameter P_INCR bound to: 2'b01
        Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11
        Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11
        Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1
        Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1
        Parameter C_DEBUG bound to: 1 - type: integer
        Parameter P_RANGE_CHECK bound to: 1 - type: integer
        Parameter P_ADDR_DECODE bound to: 1 - type: integer
        Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter P_LEN bound to: 8 - type: integer
        Parameter P_LOCK bound to: 1 - type: integer
        Parameter P_FAMILY bound to: rtl - type: string
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer
        Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer
        Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer
        Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_PROTOCOL bound to: 2 - type: integer
        Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000
000000000000000
        Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000101111111111110000000000000000000000000000000000000000000000000
001111111111111
        Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer
        Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer
        Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1
        Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1
        Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11
        Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11
        Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer
        Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_R_REGISTER bound to: 1 - type: integer
        Parameter C_RANGE_CHECK bound to: 1 - type: integer
        Parameter C_ADDR_DECODE bound to: 1 - type: integer
        Parameter C_DEBUG bound to: 1 - type: integer
        Parameter P_AXI4 bound to: 0 - type: integer
        Parameter P_AXI3 bound to: 1 - type: integer
        Parameter P_AXILITE bound to: 2 - type: integer
        Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer
        Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer
        Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer
        Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer
        Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer
        Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer
        Parameter P_AMESG_WIDTH bound to: 64 - type: integer
        Parameter P_BMESG_WIDTH bound to: 3 - type: integer
        Parameter P_RMESG_WIDTH bound to: 36 - type: integer
        Parameter P_WMESG_WIDTH bound to: 39 - type: integer
        Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer
        Parameter P_NONSECURE_BIT bound to: 1 - type: integer
        Parameter P_M_SECURE_MASK bound to: 2'b00
        Parameter P_M_AXILITE_MASK bound to: 2'b00
        Parameter P_FIXED bound to: 2'b00
        Parameter P_BYPASS bound to: 0 - type: integer
        Parameter P_LIGHTWT bound to: 7 - type: integer
        Parameter P_FULLY_REG bound to: 1 - type: integer
        Parameter P_R_REG_CONFIG bound to: 1 - type: integer
        Parameter P_DECERR bound to: 2'b11
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_NUM_TARGETS bound to: 2 - type: integer
        Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer
        Parameter C_NUM_RANGES bound to: 1 - type: integer
        Parameter C_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_TARGET_ENC bound to: 1 - type: integer
        Parameter C_TARGET_HOT bound to: 1 - type: integer
        Parameter C_REGION_ENC bound to: 1 - type: integer
        Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000
000000000
        Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000101111111111110000000000000000000000000000000000000000000000000001111
111111111
        Parameter C_TARGET_QUAL bound to: 3'b011
        Parameter C_RESOLUTION bound to: 2 - type: integer
        Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_RATIO bound to: 3 - type: integer
        Parameter C_SEL_WIDTH bound to: 2 - type: integer
        Parameter C_DATA_WIDTH bound to: 1 - type: integer
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_RATIO bound to: 3 - type: integer
        Parameter C_SEL_WIDTH bound to: 2 - type: integer
        Parameter C_DATA_WIDTH bound to: 36 - type: integer
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_RATIO bound to: 3 - type: integer
        Parameter C_SEL_WIDTH bound to: 2 - type: integer
        Parameter C_DATA_WIDTH bound to: 3 - type: integer
        Parameter REG_ADDR_W bound to: 32'sb00000000000000000000000000001100
        Parameter REG_PREFIX bound to: 32'sb00000000000000001100000000101000
        Parameter CLOCKING_MODE bound to: common_clock - type: string
        Parameter ADDR_W bound to: 32'sb00000000000000000000000000001100
        Parameter DATA_W bound to: 32'sb00000000000000000000000000100000
        Parameter S_AXIL_WCH_IDLE bound to: 3'b000
        Parameter S_AXIL_WCH_W bound to: 3'b001
        Parameter S_AXIL_WCH_AW bound to: 3'b010
        Parameter S_AXIL_WCH_B bound to: 3'b011
        Parameter S_AXIL_WCH_RET bound to: 3'b100
        Parameter S_AXIL_RCH_IDLE bound to: 2'b00
        Parameter S_AXIL_RCH_RD bound to: 2'b01
        Parameter S_AXIL_RCH_RET bound to: 2'b10
WARNING: [Synth 8-689] width (32) of port connection 's_axil_awaddr' does not match port width (12) of module 'axi_lite_register' [/home/jw2282/OSNT-PLUS/hw/project
s/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_lite_slave.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 's_axil_araddr' does not match port width (12) of module 'axi_lite_register' [/home/jw2282/OSNT-PLUS/hw/project
s/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_lite_slave.sv:71]
        Parameter TDATA_W bound to: 32'sb00000000000000000000001000000000
        Parameter TID_W bound to: 32'sb00000000000000000000000000001000
        Parameter TDEST_W bound to: 32'sb00000000000000000000000000000100
        Parameter TUSER_W bound to: 32'sb00000000000000000000000000000001
        Parameter MODE bound to: full - type: string
        Parameter CMAC_ID bound to: 32'sb00000000000000000000000000000000
        Parameter C_CMAC_CAUI4_MODE bound to: 1 - type: integer
        Parameter C_NUM_LANES bound to: 4 - type: integer
        Parameter C_LINE_RATE bound to: 25.781250 - type: double
        Parameter C_GT_TYPE bound to: GTY - type: string
        Parameter C_GT_REF_CLK_FREQ bound to: 161.132812 - type: double
        Parameter C_OPERATING_MODE bound to: 3 - type: string
        Parameter C_CLOCKING_MODE bound to: Asynchronous - type: string
        Parameter C_GT_DRP_CLK bound to: 125.00 - type: string
        Parameter C_USER_INTERFACE bound to: AXIS - type: string
        Parameter C_TX_FCS_INS_ENABLE bound to: 1 - type: integer
        Parameter C_TX_IGNORE_FCS bound to: 1 - type: integer
        Parameter C_TX_LANE0_VLM_BIP7_OVERRIDE bound to: 0 - type: integer
        Parameter C_RX_DELETE_FCS bound to: 1 - type: integer
        Parameter C_RX_IGNORE_FCS bound to: 0 - type: integer
        Parameter C_RX_MAX_PACKET_LEN bound to: 15'b000010111101110
        Parameter C_RX_MIN_PACKET_LEN bound to: 8'b01000000
        Parameter C_RX_CHECK_ACK bound to: 1 - type: integer
        Parameter C_RX_CHECK_PREAMBLE bound to: 0 - type: integer
        Parameter C_RX_CHECK_SFD bound to: 0 - type: integer
        Parameter C_RX_PROCESS_LFI bound to: 0 - type: integer
        Parameter C_RX_RSFEC_AM_THRESHOLD bound to: 9'b001000110
        Parameter C_RX_RSFEC_FILL_ADJUST bound to: 2'b00
        Parameter C_TX_IPG_VALUE bound to: 4'b1100
        Parameter C_TX_FLOW_CONTROL bound to: 1 - type: integer
        Parameter C_RX_FLOW_CONTROL bound to: 1 - type: integer
        Parameter C_RX_FORWARD_CONTROL_FRAMES bound to: 0 - type: integer
        Parameter C_TX_PTP_1STEP_ENABLE bound to: 0 - type: integer
        Parameter C_PTP_TRANSPCLK_MODE bound to: 0 - type: integer
        Parameter C_TX_PTP_LATENCY_ADJUST bound to: 0 - type: integer
        Parameter C_TX_PTP_VLANE_ADJUST_MODE bound to: 0 - type: integer
        Parameter C_RX_PAUSE_DA_UCAST bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter C_RX_PAUSE_SA bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter C_RX_PAUSE_DA_MCAST bound to: 48'b000000011000000011000010000000000000000000000001
        Parameter C_TX_DA_GPP bound to: 48'b000000011000000011000010000000000000000000000001
        Parameter C_TX_SA_GPP bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter C_TX_DA_PPP bound to: 48'b000000011000000011000010000000000000000000000001
        Parameter C_TX_SA_PPP bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter C_RX_OPCODE_MIN_GCP bound to: 16'b0000000000000000
        Parameter C_RX_OPCODE_MAX_GCP bound to: 16'b1111111111111111
        Parameter C_RX_OPCODE_MIN_PCP bound to: 16'b0000000000000000
        Parameter C_RX_OPCODE_MAX_PCP bound to: 16'b1111111111111111
        Parameter C_RX_OPCODE_GPP bound to: 16'b0000000000000001
        Parameter C_RX_OPCODE_PPP bound to: 16'b0000000100000001
        Parameter C_TX_OPCODE_GPP bound to: 16'b0000000000000001
        Parameter C_TX_OPCODE_PPP bound to: 16'b0000000100000001
        Parameter C_RX_ETYPE_GCP bound to: 16'b1000100000001000
        Parameter C_RX_ETYPE_PCP bound to: 16'b1000100000001000
        Parameter C_RX_ETYPE_GPP bound to: 16'b1000100000001000
        Parameter C_RX_ETYPE_PPP bound to: 16'b1000100000001000
        Parameter C_TX_ETHERTYPE_GPP bound to: 16'b1000100000001000
        Parameter C_TX_ETHERTYPE_PPP bound to: 16'b1000100000001000
        Parameter C_CMAC_CORE_SELECT bound to: CMACE4_X0Y8 - type: string
        Parameter C_LANE1_GT_LOC bound to: X1Y44 - type: string
        Parameter C_LANE2_GT_LOC bound to: X1Y45 - type: string
        Parameter C_LANE3_GT_LOC bound to: X1Y46 - type: string
        Parameter C_LANE4_GT_LOC bound to: X1Y47 - type: string
        Parameter C_LANE5_GT_LOC bound to: NA - type: string
        Parameter C_LANE6_GT_LOC bound to: NA - type: string
        Parameter C_LANE7_GT_LOC bound to: NA - type: string
        Parameter C_LANE8_GT_LOC bound to: NA - type: string
        Parameter C_LANE9_GT_LOC bound to: NA - type: string
        Parameter C_LANE10_GT_LOC bound to: NA - type: string
        Parameter C_INCLUDE_SHARED_LOGIC bound to: 2 - type: integer
        Parameter C_INS_LOSS_NYQ bound to: 20 - type: integer
        Parameter C_RX_EQ_MODE bound to: AUTO - type: string
        Parameter C_RX_GT_BUFFER bound to: 2 - type: integer
        Parameter C_GT_RX_BUFFER_BYPASS bound to: 2 - type: integer
        Parameter C_ENABLE_PIPELINE_REG bound to: 1 - type: integer
        Parameter C_ADD_GT_CNRL_STS_PORTS bound to: 0 - type: integer
        Parameter C_PLL_TYPE bound to: QPLL0 - type: string
        Parameter C_RS_FEC_TRANSCODE_BYPASS bound to: 0 - type: integer
        Parameter C_RS_FEC_CORE_SEL bound to: CMACE4_X0Y0 - type: string
        Parameter MASTER_WATCHDOG_TIMER_RESET bound to: 29'b00101100101101000001011110000
        Parameter ADDR_WIDTH bound to: 32 - type: integer
        Parameter DATA_WIDTH bound to: 32 - type: integer
        Parameter PIPE_LEN bound to: 2 - type: integer
        Parameter ADDR_WIDTH bound to: 32 - type: integer
        Parameter DATA_WIDTH bound to: 32 - type: integer
        Parameter ADDR_WIDTH bound to: 32 - type: integer
        Parameter DATA_WIDTH bound to: 32 - type: integer
        Parameter WIDTH bound to: 1 - type: integer
        Parameter WIDTH bound to: 5 - type: integer
        Parameter WIDTH bound to: 9 - type: integer
        Parameter WIDTH bound to: 32 - type: integer
        Parameter WIDTH bound to: 16 - type: integer
        Parameter WIDTH bound to: 3 - type: integer
        Parameter WIDTH bound to: 22 - type: integer
        Parameter WIDTH bound to: 20 - type: integer
        Parameter WIDTH bound to: 1 - type: integer
        Parameter RESET_VALUE bound to: 1'b0
        Parameter WIDTH bound to: 2 - type: integer
        Parameter WIDTH bound to: 8 - type: integer
        Parameter OUTWIDTH bound to: 48 - type: integer
        Parameter INWIDTH bound to: 1 - type: integer
        Parameter WIDTH bound to: 48 - type: integer
        Parameter OUTWIDTH bound to: 48 - type: integer
        Parameter INWIDTH bound to: 2 - type: integer
        Parameter OUTWIDTH bound to: 48 - type: integer
        Parameter INWIDTH bound to: 3 - type: integer
        Parameter OUTWIDTH bound to: 48 - type: integer
        Parameter INWIDTH bound to: 6 - type: integer
        Parameter OUTWIDTH bound to: 48 - type: integer
        Parameter INWIDTH bound to: 14 - type: integer
        Parameter OUTWIDTH bound to: 48 - type: integer
        Parameter INWIDTH bound to: 7 - type: integer
        Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter ADDR_LSB bound to: 2 - type: integer
        Parameter ADDR_MSB bound to: 32 - type: integer
        Parameter P_AXI_RESP_OKAY bound to: 2'b00
        Parameter P_AXI_RESP_SLVERR bound to: 2'b10
        Parameter FIFO_DEPTH bound to: 5 - type: integer
        Parameter DATA_WIDTH bound to: 512 - type: integer
        Parameter C_HAS_PTP bound to: 0 - type: integer
        Parameter REG_E bound to: 1 - type: integer
        Parameter NUM_SEG bound to: 4 - type: integer
        Parameter SEG_DATA_WIDTH bound to: 128 - type: integer
        Parameter SEG_MTY_WIDTH bound to: 4 - type: integer
        Parameter DATA_WIDTH bound to: 136 - type: integer
        Parameter DEPTH bound to: 5 - type: integer
        Parameter PROG_FULL bound to: 1 - type: integer
        Parameter DATA_WIDTH bound to: 512 - type: integer
        Parameter SEG_DATA_WIDTH bound to: 128 - type: integer
        Parameter SEG_MTY_WIDTH bound to: 4 - type: integer
        Parameter ALL_ONES bound to: 16'b1111111111111111
INFO: [Synth 8-226] default block is never used [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_us
plus_0/example_design/cmac_usplus_0_lbus2axis_segmented_top.v:209]
        Parameter DATA_WIDTH bound to: 512 - type: integer
        Parameter C_HAS_PTP bound to: 0 - type: integer
        Parameter SEG_DATA_WIDTH bound to: 128 - type: integer
        Parameter SEG_MTY_WIDTH bound to: 4 - type: integer
        Parameter DATA_WIDTH bound to: 512 - type: integer
        Parameter C_HAS_PTP bound to: 0 - type: integer
        Parameter SEG_DATA_WIDTH bound to: 128 - type: integer
        Parameter SEG_MTY_WIDTH bound to: 4 - type: integer
        Parameter WAIT_FOR_SOP bound to: 1'b0
        Parameter PKT bound to: 1'b1
        Parameter REFCLK_EN_TX_PATH bound to: 1'b0
        Parameter REFCLK_HROW_CK_SEL bound to: 2'b00
        Parameter REFCLK_ICNTL_RX bound to: 2'b00
        Parameter SIM_DEVICE bound to: ULTRASCALE - type: string
        Parameter STARTUP_SYNC bound to: FALSE - type: string
        Parameter P_CONTENTS bound to: 0 - type: integer
        Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer
        Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer
        Parameter P_USRCLK_INT_DIV bound to: 0 - type: integer
        Parameter P_USRCLK_DIV bound to: 3'b000
        Parameter P_USRCLK2_INT_DIV bound to: 0 - type: integer
        Parameter P_USRCLK2_DIV bound to: 3'b000
        Parameter P_CONTENTS bound to: 0 - type: integer
        Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer
        Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer
        Parameter P_USRCLK_INT_DIV bound to: 0 - type: integer
        Parameter P_USRCLK_DIV bound to: 3'b000
        Parameter P_USRCLK2_INT_DIV bound to: 0 - type: integer
        Parameter P_USRCLK2_DIV bound to: 3'b000
        Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_PCIE_ENABLE bound to: 0 - type: integer
        Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer
        Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer
        Parameter C_CPLL_VCO_FREQUENCY bound to: 2578.125000 - type: double
        Parameter C_FORCE_COMMONS bound to: 0 - type: integer
        Parameter C_FREERUN_FREQUENCY bound to: 125.000000 - type: double
        Parameter C_GT_TYPE bound to: 3 - type: integer
        Parameter C_GT_REV bound to: 67 - type: integer
        Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer
        Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer
        Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer
        Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer
        Parameter C_LOCATE_COMMON bound to: 0 - type: integer
        Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer
        Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer
        Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer
        Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer
        Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer
        Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer
        Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer
        Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer
        Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer
        Parameter C_RX_CB_DISP bound to: 8'b00000000
        Parameter C_RX_CB_K bound to: 8'b00000000
        Parameter C_RX_CB_MAX_LEVEL bound to: 2 - type: integer
        Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer
        Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer
        Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_RX_CC_DISP bound to: 8'b00000000
        Parameter C_RX_CC_ENABLE bound to: 0 - type: integer
        Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer
        Parameter C_RX_CC_K bound to: 8'b00000000
        Parameter C_RX_CC_LEN_SEQ bound to: 1 - type: integer
        Parameter C_RX_CC_NUM_SEQ bound to: 0 - type: integer
        Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer
        Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_RX_COMMA_M_ENABLE bound to: 0 - type: integer
        Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011
        Parameter C_RX_COMMA_P_ENABLE bound to: 0 - type: integer
        Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100
        Parameter C_RX_DATA_DECODING bound to: 0 - type: integer
        Parameter C_RX_ENABLE bound to: 1 - type: integer
        Parameter C_RX_INT_DATA_WIDTH bound to: 80 - type: integer
        Parameter C_RX_LINE_RATE bound to: 25.781250 - type: double
        Parameter C_RX_MASTER_CHANNEL_IDX bound to: 140 - type: integer
        Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer
        Parameter C_RX_OUTCLK_FREQUENCY bound to: 322.265625 - type: double
        Parameter C_RX_OUTCLK_SOURCE bound to: 1 - type: integer
        Parameter C_RX_PLL_TYPE bound to: 0 - type: integer
        Parameter C_RX_RECCLK_OUTPUT bound to: 192'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_RX_REFCLK_FREQUENCY bound to: 161.132812 - type: double
        Parameter C_RX_SLIDE_MODE bound to: 0 - type: integer
        Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer
        Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer
        Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer
        Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer
        Parameter C_RX_USER_DATA_WIDTH bound to: 80 - type: integer
        Parameter C_RX_USRCLK_FREQUENCY bound to: 322.265625 - type: double
        Parameter C_RX_USRCLK2_FREQUENCY bound to: 322.265625 - type: double
        Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer
        Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: double
        Parameter C_TOTAL_NUM_CHANNELS bound to: 4 - type: integer
        Parameter C_TOTAL_NUM_COMMONS bound to: 1 - type: integer
        Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 0 - type: integer
        Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer
        Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 0 - type: integer
        Parameter C_TXPROGDIV_FREQ_VAL bound to: 322.265625 - type: double
        Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer
        Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer
        Parameter C_TX_DATA_ENCODING bound to: 0 - type: integer
        Parameter C_TX_ENABLE bound to: 1 - type: integer
        Parameter C_TX_INT_DATA_WIDTH bound to: 80 - type: integer
        Parameter C_TX_LINE_RATE bound to: 25.781250 - type: double
        Parameter C_TX_MASTER_CHANNEL_IDX bound to: 140 - type: integer
        Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer
        Parameter C_TX_OUTCLK_FREQUENCY bound to: 322.265625 - type: double
        Parameter C_TX_OUTCLK_SOURCE bound to: 4 - type: integer
        Parameter C_TX_PLL_TYPE bound to: 0 - type: integer
        Parameter C_TX_REFCLK_FREQUENCY bound to: 161.132812 - type: double
        Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer
        Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer
        Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer
        Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer
        Parameter C_TX_USER_DATA_WIDTH bound to: 80 - type: integer
        Parameter C_TX_USRCLK_FREQUENCY bound to: 322.265625 - type: double
        Parameter C_TX_USRCLK2_FREQUENCY bound to: 322.265625 - type: double
        Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_PCIE_ENABLE bound to: 0 - type: integer
        Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer
        Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer
        Parameter C_CPLL_VCO_FREQUENCY bound to: 2578.125000 - type: double
        Parameter C_FREERUN_FREQUENCY bound to: 125.000000 - type: double
        Parameter C_GT_REV bound to: 67 - type: integer
        Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer
        Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer
        Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer
        Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer
        Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer
        Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer
        Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer
        Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer
        Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer
        Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer
        Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer
        Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer
        Parameter C_RX_DATA_DECODING bound to: 0 - type: integer
        Parameter C_RX_ENABLE bound to: 1 - type: integer
        Parameter C_RX_INT_DATA_WIDTH bound to: 80 - type: integer
        Parameter C_RX_LINE_RATE bound to: 25.781250 - type: double
        Parameter C_RX_MASTER_CHANNEL_IDX bound to: 140 - type: integer
        Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer
        Parameter C_RX_PLL_TYPE bound to: 0 - type: integer
        Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer
        Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer
        Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer
        Parameter C_RX_USER_DATA_WIDTH bound to: 80 - type: integer
        Parameter C_TOTAL_NUM_CHANNELS bound to: 4 - type: integer
        Parameter C_TOTAL_NUM_COMMONS bound to: 1 - type: integer
        Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer
        Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 0 - type: integer
        Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer
        Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer
        Parameter C_TX_DATA_ENCODING bound to: 0 - type: integer
        Parameter C_TX_ENABLE bound to: 1 - type: integer
        Parameter C_TX_INT_DATA_WIDTH bound to: 80 - type: integer
        Parameter C_TX_MASTER_CHANNEL_IDX bound to: 140 - type: integer
        Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer
        Parameter C_TX_PLL_TYPE bound to: 0 - type: integer
        Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer
        Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer
        Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer
        Parameter C_TX_USER_DATA_WIDTH bound to: 80 - type: integer
        Parameter P_COMMON_ENABLE bound to: 48'b000000000000100000000000000000000000000000000000
        Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer
        Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer
        Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000
        Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000001000000011101
        Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000
        Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000000101001
        Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000000101011110011000010
        Parameter GTYE4_COMMON_AEN_QPLL0_FBDIV bound to: 1'b1
        Parameter GTYE4_COMMON_AEN_QPLL1_FBDIV bound to: 1'b1
        Parameter GTYE4_COMMON_AEN_SDM0TOGGLE bound to: 1'b0
        Parameter GTYE4_COMMON_AEN_SDM1TOGGLE bound to: 1'b0
        Parameter GTYE4_COMMON_A_SDM0TOGGLE bound to: 1'b0
        Parameter GTYE4_COMMON_A_SDM1DATA_HIGH bound to: 9'b000000000
        Parameter GTYE4_COMMON_A_SDM1DATA_LOW bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_A_SDM1TOGGLE bound to: 1'b0
        Parameter GTYE4_COMMON_BIAS_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_BIAS_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_BIAS_CFG2 bound to: 16'b0000010100100100
        Parameter GTYE4_COMMON_BIAS_CFG3 bound to: 16'b0000000001000001
        Parameter GTYE4_COMMON_BIAS_CFG4 bound to: 16'b0000000000010000
        Parameter GTYE4_COMMON_BIAS_CFG_RSVD bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_COMMON_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_COMMON_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_POR_CFG bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_PPF0_CFG bound to: 16'b0000100000000000
        Parameter GTYE4_COMMON_PPF1_CFG bound to: 16'b0000011000000000
        Parameter GTYE4_COMMON_QPLL0CLKOUT_RATE bound to: FULL - type: string
        Parameter GTYE4_COMMON_QPLL0_CFG0 bound to: 16'b0011001100011100
        Parameter GTYE4_COMMON_QPLL0_CFG1 bound to: 16'b1101000000111000
        Parameter GTYE4_COMMON_QPLL0_CFG1_G3 bound to: 16'b1101000000111000
        Parameter GTYE4_COMMON_QPLL0_CFG2 bound to: 16'b0000111111000011
        Parameter GTYE4_COMMON_QPLL0_CFG2_G3 bound to: 16'b0000111111000011
        Parameter GTYE4_COMMON_QPLL0_CFG3 bound to: 16'b0000000100100000
        Parameter GTYE4_COMMON_QPLL0_CFG4 bound to: 16'b0000000010000100
        Parameter GTYE4_COMMON_QPLL0_CP bound to: 10'b0011111111
        Parameter GTYE4_COMMON_QPLL0_CP_G3 bound to: 10'b0000001111
        Parameter GTYE4_COMMON_QPLL0_FBDIV bound to: 80 - type: integer
        Parameter GTYE4_COMMON_QPLL0_FBDIV_G3 bound to: 160 - type: integer
        Parameter GTYE4_COMMON_QPLL0_INIT_CFG0 bound to: 16'b0000001010110010
        Parameter GTYE4_COMMON_QPLL0_INIT_CFG1 bound to: 8'b00000000
        Parameter GTYE4_COMMON_QPLL0_LOCK_CFG bound to: 16'b0010010111101000
        Parameter GTYE4_COMMON_QPLL0_LOCK_CFG_G3 bound to: 16'b0010010111101000
        Parameter GTYE4_COMMON_QPLL0_LPF bound to: 10'b1000011111
        Parameter GTYE4_COMMON_QPLL0_LPF_G3 bound to: 10'b0111010101
        Parameter GTYE4_COMMON_QPLL0_PCI_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0_RATE_SW_USE_DRP bound to: 1'b1
        Parameter GTYE4_COMMON_QPLL0_REFCLK_DIV bound to: 1 - type: integer
        Parameter GTYE4_COMMON_QPLL0_SDM_CFG0 bound to: 16'b0000000010000000
        Parameter GTYE4_COMMON_QPLL0_SDM_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_QPLL0_SDM_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_QPLL1CLKOUT_RATE bound to: HALF - type: string
        Parameter GTYE4_COMMON_QPLL1_CFG0 bound to: 16'b0011001100011100
        Parameter GTYE4_COMMON_QPLL1_CFG1 bound to: 16'b1101000000111000
        Parameter GTYE4_COMMON_QPLL1_CFG1_G3 bound to: 16'b1101000000111000
        Parameter GTYE4_COMMON_QPLL1_CFG2 bound to: 16'b0000111111000011
        Parameter GTYE4_COMMON_QPLL1_CFG2_G3 bound to: 16'b0000111111000011
        Parameter GTYE4_COMMON_QPLL1_CFG3 bound to: 16'b0000000100100000
        Parameter GTYE4_COMMON_QPLL1_CFG4 bound to: 16'b0000000000000010
        Parameter GTYE4_COMMON_QPLL1_CP bound to: 10'b0011111111
        Parameter GTYE4_COMMON_QPLL1_CP_G3 bound to: 10'b0001111111
        Parameter GTYE4_COMMON_QPLL1_FBDIV bound to: 66 - type: integer
        Parameter GTYE4_COMMON_QPLL1_FBDIV_G3 bound to: 80 - type: integer
        Parameter GTYE4_COMMON_QPLL1_INIT_CFG0 bound to: 16'b0000001010110010
        Parameter GTYE4_COMMON_QPLL1_INIT_CFG1 bound to: 8'b00000000
        Parameter GTYE4_COMMON_QPLL1_LOCK_CFG bound to: 16'b0010010111101000
        Parameter GTYE4_COMMON_QPLL1_LOCK_CFG_G3 bound to: 16'b0010010111101000
        Parameter GTYE4_COMMON_QPLL1_LPF bound to: 10'b1000011111
        Parameter GTYE4_COMMON_QPLL1_LPF_G3 bound to: 10'b0111010100
        Parameter GTYE4_COMMON_QPLL1_PCI_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1_RATE_SW_USE_DRP bound to: 1'b1
        Parameter GTYE4_COMMON_QPLL1_REFCLK_DIV bound to: 1 - type: integer
        Parameter GTYE4_COMMON_QPLL1_SDM_CFG0 bound to: 16'b0000000010000000
        Parameter GTYE4_COMMON_QPLL1_SDM_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_QPLL1_SDM_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_RSVD_ATTR0 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_RSVD_ATTR1 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_RSVD_ATTR2 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_RSVD_ATTR3 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_RXRECCLKOUT0_SEL bound to: 2'b00
        Parameter GTYE4_COMMON_RXRECCLKOUT1_SEL bound to: 2'b00
        Parameter GTYE4_COMMON_SARC_ENB bound to: 1'b0
        Parameter GTYE4_COMMON_SARC_SEL bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0INITSEED0_0 bound to: 16'b0000000100010001
        Parameter GTYE4_COMMON_SDM0INITSEED0_1 bound to: 9'b000010001
        Parameter GTYE4_COMMON_SDM1INITSEED0_0 bound to: 16'b0000000100010001
        Parameter GTYE4_COMMON_SDM1INITSEED0_1 bound to: 9'b000010001
        Parameter GTYE4_COMMON_SIM_MODE bound to: FAST - type: string
        Parameter GTYE4_COMMON_SIM_RESET_SPEEDUP bound to: TRUE - type: string
        Parameter GTYE4_COMMON_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string
        Parameter GTYE4_COMMON_UB_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_UB_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_UB_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_UB_CFG3 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_UB_CFG4 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_UB_CFG5 bound to: 16'b0000010000000000
        Parameter GTYE4_COMMON_UB_CFG6 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_BGBYPASSB_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_BGMONITORENB_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_BGPDB_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_BGRCALOVRD_VAL bound to: 5'b10000
        Parameter GTYE4_COMMON_BGRCALOVRDENB_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_DRPADDR_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_DRPCLK_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_DRPDI_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_DRPEN_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_DRPWE_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTGREFCLK0_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTGREFCLK1_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK00_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK01_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK10_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK11_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK00_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK01_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK10_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK11_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK00_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK01_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK10_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK11_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_PCIERATEQPLL0_VAL bound to: 3'b000
        Parameter GTYE4_COMMON_PCIERATEQPLL1_VAL bound to: 3'b000
        Parameter GTYE4_COMMON_PMARSVD0_VAL bound to: 8'b00000000
        Parameter GTYE4_COMMON_PMARSVD1_VAL bound to: 8'b00000000
        Parameter GTYE4_COMMON_QPLL0CLKRSVD0_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0CLKRSVD1_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0FBDIV_VAL bound to: 8'b00000000
        Parameter GTYE4_COMMON_QPLL0LOCKDETCLK_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0LOCKEN_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_QPLL0PD_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0REFCLKSEL_VAL bound to: 3'b001
        Parameter GTYE4_COMMON_QPLL0RESET_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1CLKRSVD0_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1CLKRSVD1_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1FBDIV_VAL bound to: 8'b00000000
        Parameter GTYE4_COMMON_QPLL1LOCKDETCLK_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1LOCKEN_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1PD_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_QPLL1REFCLKSEL_VAL bound to: 3'b001
        Parameter GTYE4_COMMON_QPLL1RESET_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_QPLLRSVD1_VAL bound to: 8'b00000000
        Parameter GTYE4_COMMON_QPLLRSVD2_VAL bound to: 5'b00000
        Parameter GTYE4_COMMON_QPLLRSVD3_VAL bound to: 5'b00000
        Parameter GTYE4_COMMON_QPLLRSVD4_VAL bound to: 8'b00000000
        Parameter GTYE4_COMMON_RCALENB_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_SDM0DATA_VAL bound to: 25'b0000000000000000000000000
        Parameter GTYE4_COMMON_SDM0RESET_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0TOGGLE_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0WIDTH_VAL bound to: 2'b00
        Parameter GTYE4_COMMON_SDM1DATA_VAL bound to: 25'b0000000000000000000000000
        Parameter GTYE4_COMMON_SDM1RESET_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_SDM1TOGGLE_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_SDM1WIDTH_VAL bound to: 2'b00
        Parameter GTYE4_COMMON_UBCFGSTREAMEN_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBDO_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_UBDRDY_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBENABLE_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBGPI_VAL bound to: 2'b00
        Parameter GTYE4_COMMON_UBINTR_VAL bound to: 2'b00
        Parameter GTYE4_COMMON_UBIOLMBRST_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMBRST_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMCAPTURE_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMDBGRST_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMDBGUPDATE_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMREGEN_VAL bound to: 4'b0000
        Parameter GTYE4_COMMON_UBMDMSHIFT_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMSYSRST_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMTCK_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMTDI_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_BGBYPASSB_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_BGMONITORENB_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_BGPDB_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_BGRCALOVRD_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_BGRCALOVRDENB_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_DRPADDR_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_DRPCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_DRPDI_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_DRPEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_DRPWE_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTGREFCLK0_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTGREFCLK1_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK00_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK01_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK10_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK11_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK00_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK01_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK10_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK11_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK00_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK01_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK10_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK11_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_PCIERATEQPLL0_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_PCIERATEQPLL1_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_PMARSVD0_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_PMARSVD1_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0CLKRSVD0_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0CLKRSVD1_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0FBDIV_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0LOCKDETCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0LOCKEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0PD_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0REFCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0RESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1CLKRSVD0_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1CLKRSVD1_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1FBDIV_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1LOCKDETCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1LOCKEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1PD_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1REFCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1RESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLLRSVD1_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLLRSVD2_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLLRSVD3_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLLRSVD4_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_RCALENB_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0DATA_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0RESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0TOGGLE_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0WIDTH_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM1DATA_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM1RESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM1TOGGLE_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM1WIDTH_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBCFGSTREAMEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBDO_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBDRDY_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBENABLE_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBGPI_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBINTR_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBIOLMBRST_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMBRST_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMCAPTURE_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMDBGRST_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMDBGUPDATE_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMREGEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMSHIFT_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMSYSRST_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMTCK_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMTDI_TIE_EN bound to: 1'b0
        Parameter AEN_QPLL0_FBDIV bound to: 1'b1
        Parameter AEN_QPLL1_FBDIV bound to: 1'b1
        Parameter AEN_SDM0TOGGLE bound to: 1'b0
        Parameter AEN_SDM1TOGGLE bound to: 1'b0
        Parameter A_SDM0TOGGLE bound to: 1'b0
        Parameter A_SDM1DATA_HIGH bound to: 9'b000000000
        Parameter A_SDM1DATA_LOW bound to: 16'b0000000000000000
        Parameter A_SDM1TOGGLE bound to: 1'b0
        Parameter BIAS_CFG0 bound to: 16'b0000000000000000
        Parameter BIAS_CFG1 bound to: 16'b0000000000000000
        Parameter BIAS_CFG2 bound to: 16'b0000010100100100
        Parameter BIAS_CFG3 bound to: 16'b0000000001000001
        Parameter BIAS_CFG4 bound to: 16'b0000000000010000
        Parameter BIAS_CFG_RSVD bound to: 16'b0000000000000000
        Parameter COMMON_CFG0 bound to: 16'b0000000000000000
        Parameter COMMON_CFG1 bound to: 16'b0000000000000000
        Parameter POR_CFG bound to: 16'b0000000000000000
        Parameter PPF0_CFG bound to: 16'b0000100000000000
        Parameter PPF1_CFG bound to: 16'b0000011000000000
        Parameter QPLL0CLKOUT_RATE bound to: FULL - type: string
        Parameter QPLL0_CFG0 bound to: 16'b0011001100011100
        Parameter QPLL0_CFG1 bound to: 16'b1101000000111000
        Parameter QPLL0_CFG1_G3 bound to: 16'b1101000000111000
        Parameter QPLL0_CFG2 bound to: 16'b0000111111000011
        Parameter QPLL0_CFG2_G3 bound to: 16'b0000111111000011
        Parameter QPLL0_CFG3 bound to: 16'b0000000100100000
        Parameter QPLL0_CFG4 bound to: 16'b0000000010000100
        Parameter QPLL0_CP bound to: 10'b0011111111
        Parameter QPLL0_CP_G3 bound to: 10'b0000001111
        Parameter QPLL0_FBDIV bound to: 80 - type: integer
        Parameter QPLL0_FBDIV_G3 bound to: 160 - type: integer
        Parameter QPLL0_INIT_CFG0 bound to: 16'b0000001010110010
        Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000
        Parameter QPLL0_LOCK_CFG bound to: 16'b0010010111101000
        Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0010010111101000
        Parameter QPLL0_LPF bound to: 10'b1000011111
        Parameter QPLL0_LPF_G3 bound to: 10'b0111010101
        Parameter QPLL0_PCI_EN bound to: 1'b0
        Parameter QPLL0_RATE_SW_USE_DRP bound to: 1'b1
        Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer
        Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000010000000
        Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000
        Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000
        Parameter QPLL1CLKOUT_RATE bound to: HALF - type: string
        Parameter QPLL1_CFG0 bound to: 16'b0011001100011100
        Parameter QPLL1_CFG1 bound to: 16'b1101000000111000
        Parameter QPLL1_CFG1_G3 bound to: 16'b1101000000111000
        Parameter QPLL1_CFG2 bound to: 16'b0000111111000011
        Parameter QPLL1_CFG2_G3 bound to: 16'b0000111111000011
        Parameter QPLL1_CFG3 bound to: 16'b0000000100100000
        Parameter QPLL1_CFG4 bound to: 16'b0000000000000010
        Parameter QPLL1_CP bound to: 10'b0011111111
        Parameter QPLL1_CP_G3 bound to: 10'b0001111111
        Parameter QPLL1_FBDIV bound to: 66 - type: integer
        Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer
        Parameter QPLL1_INIT_CFG0 bound to: 16'b0000001010110010
        Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000
        Parameter QPLL1_LOCK_CFG bound to: 16'b0010010111101000
        Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0010010111101000
        Parameter QPLL1_LPF bound to: 10'b1000011111
        Parameter QPLL1_LPF_G3 bound to: 10'b0111010100
        Parameter QPLL1_PCI_EN bound to: 1'b0
        Parameter QPLL1_RATE_SW_USE_DRP bound to: 1'b1
        Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer
        Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000010000000
        Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000
        Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000
        Parameter RSVD_ATTR0 bound to: 16'b0000000000000000
        Parameter RSVD_ATTR1 bound to: 16'b0000000000000000
        Parameter RSVD_ATTR2 bound to: 16'b0000000000000000
        Parameter RSVD_ATTR3 bound to: 16'b0000000000000000
        Parameter RXRECCLKOUT0_SEL bound to: 2'b00
        Parameter RXRECCLKOUT1_SEL bound to: 2'b00
        Parameter SARC_ENB bound to: 1'b0
        Parameter SARC_SEL bound to: 1'b0
        Parameter SDM0INITSEED0_0 bound to: 16'b0000000100010001
        Parameter SDM0INITSEED0_1 bound to: 9'b000010001
        Parameter SDM1INITSEED0_0 bound to: 16'b0000000100010001
        Parameter SDM1INITSEED0_1 bound to: 9'b000010001
        Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string
        Parameter SIM_MODE bound to: FAST - type: string
        Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string
        Parameter UB_CFG0 bound to: 16'b0000000000000000
        Parameter UB_CFG1 bound to: 16'b0000000000000000
        Parameter UB_CFG2 bound to: 16'b0000000000000000
        Parameter UB_CFG3 bound to: 16'b0000000000000000
        Parameter UB_CFG4 bound to: 16'b0000000000000000
        Parameter UB_CFG5 bound to: 16'b0000010000000000
        Parameter UB_CFG6 bound to: 16'b0000000000000000
        Parameter MASTER_EN bound to: 0 - type: integer
        Parameter NUM_CHANNELS bound to: 4 - type: integer
        Parameter NUM_CHANNELS bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0
        Parameter GTYE4_CHANNEL_ACJTAG_MODE bound to: 1'b0
        Parameter GTYE4_CHANNEL_ACJTAG_RESET bound to: 1'b0
        Parameter GTYE4_CHANNEL_ADAPT_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ADAPT_CFG1 bound to: 16'b1111101100011100
        Parameter GTYE4_CHANNEL_ADAPT_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_ALIGN_COMMA_WORD bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_DET bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011
        Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_DET bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100
        Parameter GTYE4_CHANNEL_A_RXOSCALRESET bound to: 1'b0
        Parameter GTYE4_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0
        Parameter GTYE4_CHANNEL_A_RXTERMINATION bound to: 1'b1
        Parameter GTYE4_CHANNEL_A_TXDIFFCTRL bound to: 5'b01100
        Parameter GTYE4_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0
        Parameter GTYE4_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string
        Parameter GTYE4_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CFOK_PWRSVE_EN bound to: 1'b1
        Parameter GTYE4_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_CH_HSPMUX bound to: 16'b1001000010010000
        Parameter GTYE4_CHANNEL_CKCAL1_CFG_0 bound to: 16'b0100000001000000
        Parameter GTYE4_CHANNEL_CKCAL1_CFG_1 bound to: 16'b0001000001000000
        Parameter GTYE4_CHANNEL_CKCAL1_CFG_2 bound to: 16'b0010000000001000
        Parameter GTYE4_CHANNEL_CKCAL1_CFG_3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_CKCAL2_CFG_0 bound to: 16'b0100000001000000
        Parameter GTYE4_CHANNEL_CKCAL2_CFG_1 bound to: 16'b0000000001000000
        Parameter GTYE4_CHANNEL_CKCAL2_CFG_2 bound to: 16'b0001000000000000
        Parameter GTYE4_CHANNEL_CKCAL2_CFG_3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_CKCAL2_CFG_4 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_CLK_CORRECT_USE bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_CLK_COR_KEEP_IDLE bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_CLK_COR_MAX_LAT bound to: 24 - type: integer
        Parameter GTYE4_CHANNEL_CLK_COR_MIN_LAT bound to: 16 - type: integer
        Parameter GTYE4_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_USE bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_LEN bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_CPLL_CFG0 bound to: 16'b0000000111111010
        Parameter GTYE4_CHANNEL_CPLL_CFG1 bound to: 16'b0000000000101011
        Parameter GTYE4_CHANNEL_CPLL_CFG2 bound to: 16'b0000000000000010
        Parameter GTYE4_CHANNEL_CPLL_CFG3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_CPLL_FBDIV bound to: 2 - type: integer
        Parameter GTYE4_CHANNEL_CPLL_FBDIV_45 bound to: 5 - type: integer
        Parameter GTYE4_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010
        Parameter GTYE4_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000
        Parameter GTYE4_CHANNEL_CPLL_REFCLK_DIV bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_CTRL bound to: 3'b000
        Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DDI_CTRL bound to: 2'b00
        Parameter GTYE4_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer
        Parameter GTYE4_CHANNEL_DEC_MCOMMA_DETECT bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_DEC_PCOMMA_DETECT bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_DELAY_ELEC bound to: 1'b0
        Parameter GTYE4_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_ES_CONTROL bound to: 6'b000000
        Parameter GTYE4_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000
        Parameter GTYE4_CHANNEL_ES_PRESCALE bound to: 5'b00000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER5 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER6 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER7 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER8 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER9 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK5 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK6 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK7 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK8 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK9 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK5 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK6 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK7 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK8 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK9 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_EYESCAN_VP_RANGE bound to: 0 - type: integer
        Parameter GTYE4_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111
        Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111
        Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_GEARBOX_MODE bound to: 5'b00000
        Parameter GTYE4_CHANNEL_ISCAN_CK_PH_SEL2 bound to: 1'b0
        Parameter GTYE4_CHANNEL_LOCAL_MASTER bound to: 1'b1
        Parameter GTYE4_CHANNEL_LPBK_BIAS_CTRL bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_LPBK_EN_RCAL_B bound to: 1'b0
        Parameter GTYE4_CHANNEL_LPBK_EXT_RCAL bound to: 4'b1000
        Parameter GTYE4_CHANNEL_LPBK_IND_CTRL0 bound to: 5 - type: integer
        Parameter GTYE4_CHANNEL_LPBK_IND_CTRL1 bound to: 5 - type: integer
        Parameter GTYE4_CHANNEL_LPBK_IND_CTRL2 bound to: 5 - type: integer
        Parameter GTYE4_CHANNEL_LPBK_RG_CTRL bound to: 2 - type: integer
        Parameter GTYE4_CHANNEL_OOBDIVCTL bound to: 2'b00
        Parameter GTYE4_CHANNEL_OOB_PWRUP bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string
        Parameter GTYE4_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00
        Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000
        Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000
        Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000
        Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000
        Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000
        Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100
        Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000
        Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000
        Parameter GTYE4_CHANNEL_PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100000000
        Parameter GTYE4_CHANNEL_PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b10
        Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b10
        Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10
        Parameter GTYE4_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101
        Parameter GTYE4_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0010100000001010
        Parameter GTYE4_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100
        Parameter GTYE4_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0010100000001010
        Parameter GTYE4_CHANNEL_PCS_PCIE_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_PCS_RSVD0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100
        Parameter GTYE4_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001
        Parameter GTYE4_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100
        Parameter GTYE4_CHANNEL_PREIQ_FREQ_BST bound to: 3 - type: integer
        Parameter GTYE4_CHANNEL_RATE_SW_USE_DRP bound to: 1'b1
        Parameter GTYE4_CHANNEL_RCLK_SIPO_DLY_ENB bound to: 1'b0
        Parameter GTYE4_CHANNEL_RCLK_SIPO_INV_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RTX_BUF_CML_CTRL bound to: 3'b111
        Parameter GTYE4_CHANNEL_RTX_BUF_TERM_CTRL bound to: 2'b11
        Parameter GTYE4_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011
        Parameter GTYE4_CHANNEL_RXBUF_ADDR_MODE bound to: FAST - type: string
        Parameter GTYE4_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b1000
        Parameter GTYE4_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000
        Parameter GTYE4_CHANNEL_RXBUF_EN bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVFLW bound to: 49 - type: integer
        Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVRD bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 7 - type: integer
        Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001
        Parameter GTYE4_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001
        Parameter GTYE4_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000011
        Parameter GTYE4_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011
        Parameter GTYE4_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCDR_CFG2 bound to: 16'b0000000111101001
        Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN2 bound to: 10'b1001101001
        Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000001001101001
        Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100
        Parameter GTYE4_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000010000
        Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN2 bound to: 6'b010000
        Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000010000
        Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN4 bound to: 16'b0000000000010000
        Parameter GTYE4_CHANNEL_RXCDR_CFG4 bound to: 16'b0101110011110110
        Parameter GTYE4_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110
        Parameter GTYE4_CHANNEL_RXCDR_CFG5 bound to: 16'b1011010001101011
        Parameter GTYE4_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011
        Parameter GTYE4_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001
        Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111
        Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCFOK_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCFOK_CFG1 bound to: 16'b1000000000010101
        Parameter GTYE4_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000001010101110
        Parameter GTYE4_CHANNEL_RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter GTYE4_CHANNEL_RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter GTYE4_CHANNEL_RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter GTYE4_CHANNEL_RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter GTYE4_CHANNEL_RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter GTYE4_CHANNEL_RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter GTYE4_CHANNEL_RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111
        Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010
        Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000
        Parameter GTYE4_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000
        Parameter GTYE4_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b1000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b1111111111100000
        Parameter GTYE4_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_KH_CFG0 bound to: 16'b1000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_KH_CFG1 bound to: 16'b1111111000000000
        Parameter GTYE4_CHANNEL_RXDFE_KH_CFG2 bound to: 16'b0010100000011100
        Parameter GTYE4_CHANNEL_RXDFE_KH_CFG3 bound to: 16'b0100000100100000
        Parameter GTYE4_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b0010000000000000
        Parameter GTYE4_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b1000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011
        Parameter GTYE4_CHANNEL_RXDFE_UT_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b0000000000110011
        Parameter GTYE4_CHANNEL_RXDLY_CFG bound to: 16'b0000000000010000
        Parameter GTYE4_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000
        Parameter GTYE4_CHANNEL_RXELECIDLE_CFG bound to: SIGCFG_4 - type: string
        Parameter GTYE4_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 3 - type: integer
        Parameter GTYE4_CHANNEL_RXGEARBOX_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001
        Parameter GTYE4_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXLPM_GC_CFG bound to: 16'b1111100000000000
        Parameter GTYE4_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b1010000000000010
        Parameter GTYE4_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXOOB_CFG bound to: 9'b000000110
        Parameter GTYE4_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string
        Parameter GTYE4_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011
        Parameter GTYE4_CHANNEL_RXOUT_DIV bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011
        Parameter GTYE4_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000001110000
        Parameter GTYE4_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000
        Parameter GTYE4_CHANNEL_RXPHSLIP_CFG bound to: 16'b1001100100110011
        Parameter GTYE4_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000
        Parameter GTYE4_CHANNEL_RXPI_CFG0 bound to: 16'b0011000000000110
        Parameter GTYE4_CHANNEL_RXPI_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string
        Parameter GTYE4_CHANNEL_RXPMARESET_TIME bound to: 5'b00011
        Parameter GTYE4_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer
        Parameter GTYE4_CHANNEL_RXREFCLKDIV2_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer
        Parameter GTYE4_CHANNEL_RXSLIDE_MODE bound to: OFF - type: string
        Parameter GTYE4_CHANNEL_RXSYNC_MULTILANE bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXSYNC_OVRD bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_AFE_CM_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0001001010110000
        Parameter GTYE4_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000
        Parameter GTYE4_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_CLK25_DIV bound to: 7 - type: integer
        Parameter GTYE4_CHANNEL_RX_CLKMUX_EN bound to: 1'b1
        Parameter GTYE4_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000
        Parameter GTYE4_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010
        Parameter GTYE4_CHANNEL_RX_CM_BUF_PD bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_CM_SEL bound to: 3 - type: integer
        Parameter GTYE4_CHANNEL_RX_CM_TRIM bound to: 10 - type: integer
        Parameter GTYE4_CHANNEL_RX_CTLE_PWR_SAVING bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_CTLE_RES_CTRL bound to: 4'b0000
        Parameter GTYE4_CHANNEL_RX_DATA_WIDTH bound to: 80 - type: integer
        Parameter GTYE4_CHANNEL_RX_DDI_SEL bound to: 6'b000000
        Parameter GTYE4_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_RX_DEGEN_CTRL bound to: 3'b111
        Parameter GTYE4_CHANNEL_RX_DFELPM_CFG0 bound to: 10 - type: integer
        Parameter GTYE4_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1
        Parameter GTYE4_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1
        Parameter GTYE4_CHANNEL_RX_DFE_AGC_CFG1 bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer
        Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer
        Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11
        Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer
        Parameter GTYE4_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001
        Parameter GTYE4_CHANNEL_RX_EN_CTLE_RCAL_B bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_EN_SUM_RCAL_B bound to: 0 - type: integer
        Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000
        Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b10
        Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_I2V_FILTER_EN bound to: 1'b1
        Parameter GTYE4_CHANNEL_RX_INT_DATAWIDTH bound to: 2 - type: integer
        Parameter GTYE4_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_PMA_RSV0 bound to: 16'b0000000000101111
        Parameter GTYE4_CHANNEL_RX_PROGDIV_CFG bound to: 0.000000 - type: double
        Parameter GTYE4_CHANNEL_RX_PROGDIV_RATE bound to: 16'b0000000000000001
        Parameter GTYE4_CHANNEL_RX_RESLOAD_CTRL bound to: 4'b0000
        Parameter GTYE4_CHANNEL_RX_RESLOAD_OVRD bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111
        Parameter GTYE4_CHANNEL_RX_SIG_VALID_DLY bound to: 11 - type: integer
        Parameter GTYE4_CHANNEL_RX_SUM_DEGEN_AVTT_OVERITE bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b0000
        Parameter GTYE4_CHANNEL_RX_SUM_PWR_SAVING bound to: 0 - type: integer
        Parameter GTYE4_CHANNEL_RX_SUM_RES_CTRL bound to: 4'b0000
        Parameter GTYE4_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b1001
        Parameter GTYE4_CHANNEL_RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1
        Parameter GTYE4_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b100
        Parameter GTYE4_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b10
        Parameter GTYE4_CHANNEL_RX_VREG_CTRL bound to: 3'b010
        Parameter GTYE4_CHANNEL_RX_VREG_PDB bound to: 1'b1
        Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR bound to: 2'b10
        Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN3 bound to: 2'b00
        Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN4 bound to: 2'b01
        Parameter GTYE4_CHANNEL_RX_XCLK_SEL bound to: RXDES - type: string
        Parameter GTYE4_CHANNEL_RX_XMODE_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_SAMPLE_CLK_PHASE bound to: 1'b0
        Parameter GTYE4_CHANNEL_SAS_12G_MODE bound to: 1'b0
        Parameter GTYE4_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1111
        Parameter GTYE4_CHANNEL_SATA_BURST_VAL bound to: 3'b100
        Parameter GTYE4_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string
        Parameter GTYE4_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100
        Parameter GTYE4_CHANNEL_SHOW_REALIGN_COMMA bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_SIM_MODE bound to: FAST - type: string
        Parameter GTYE4_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string
        Parameter GTYE4_CHANNEL_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string
        Parameter GTYE4_CHANNEL_SRSTMODE bound to: 1'b0
        Parameter GTYE4_CHANNEL_TAPDLY_SET_TX bound to: 2'b00
        Parameter GTYE4_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000000010
        Parameter GTYE4_CHANNEL_TERM_RCAL_OVRD bound to: 3'b001
        Parameter GTYE4_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110
        Parameter GTYE4_CHANNEL_TST_RSV0 bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_TST_RSV1 bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_TXBUF_EN bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_TXDLY_CFG bound to: 16'b1000000000010000
        Parameter GTYE4_CHANNEL_TXDLY_LCFG bound to: 16'b0000000000110000
        Parameter GTYE4_CHANNEL_TXDRV_FREQBAND bound to: 3 - type: integer
        Parameter GTYE4_CHANNEL_TXFE_CFG0 bound to: 16'b0000001111000110
        Parameter GTYE4_CHANNEL_TXFE_CFG1 bound to: 16'b1111100000000000
        Parameter GTYE4_CHANNEL_TXFE_CFG2 bound to: 16'b1111100000000000
        Parameter GTYE4_CHANNEL_TXFE_CFG3 bound to: 16'b1111100000000000
        Parameter GTYE4_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string
        Parameter GTYE4_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_TXGEARBOX_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_TXOUT_DIV bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011
        Parameter GTYE4_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0110000001110000
        Parameter GTYE4_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000000001111
        Parameter GTYE4_CHANNEL_TXPH_CFG bound to: 16'b0000011100100011
        Parameter GTYE4_CHANNEL_TXPH_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000
        Parameter GTYE4_CHANNEL_TXPI_CFG0 bound to: 16'b0011000000000000
        Parameter GTYE4_CHANNEL_TXPI_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPI_PPM bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001
        Parameter GTYE4_CHANNEL_TXPMARESET_TIME bound to: 5'b00011
        Parameter GTYE4_CHANNEL_TXREFCLKDIV2_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSWBST_BST bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_TXSWBST_EN bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_TXSWBST_MAG bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_TXSYNC_MULTILANE bound to: 1'b1
        Parameter GTYE4_CHANNEL_TXSYNC_OVRD bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_CLK25_DIV bound to: 7 - type: integer
        Parameter GTYE4_CHANNEL_TX_CLKMUX_EN bound to: 1'b1
        Parameter GTYE4_CHANNEL_TX_DATA_WIDTH bound to: 80 - type: integer
        Parameter GTYE4_CHANNEL_TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter GTYE4_CHANNEL_TX_DEEMPH0 bound to: 6'b000000
        Parameter GTYE4_CHANNEL_TX_DEEMPH1 bound to: 6'b000000
        Parameter GTYE4_CHANNEL_TX_DEEMPH2 bound to: 6'b000000
        Parameter GTYE4_CHANNEL_TX_DEEMPH3 bound to: 6'b000000
        Parameter GTYE4_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001
        Parameter GTYE4_CHANNEL_TX_DRIVE_MODE bound to: DIRECT - type: string
        Parameter GTYE4_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100
        Parameter GTYE4_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011
        Parameter GTYE4_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_FIFO_BYP_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_INT_DATAWIDTH bound to: 2 - type: integer
        Parameter GTYE4_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1011000
        Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1010111
        Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1010101
        Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1010011
        Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1010001
        Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1001100
        Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1001011
        Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1001000
        Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010
        Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000
        Parameter GTYE4_CHANNEL_TX_PHICAL_CFG0 bound to: 16'b0000000000100000
        Parameter GTYE4_CHANNEL_TX_PHICAL_CFG1 bound to: 16'b0000000001000000
        Parameter GTYE4_CHANNEL_TX_PI_BIASSET bound to: 3 - type: integer
        Parameter GTYE4_CHANNEL_TX_PMADATA_OPT bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_PMA_RSV0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_TX_PMA_RSV1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_TX_PROGCLK_SEL bound to: PREPI - type: string
        Parameter GTYE4_CHANNEL_TX_PROGDIV_CFG bound to: 20.000000 - type: double
        Parameter GTYE4_CHANNEL_TX_PROGDIV_RATE bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010
        Parameter GTYE4_CHANNEL_TX_RXDETECT_REF bound to: 5 - type: integer
        Parameter GTYE4_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111
        Parameter GTYE4_CHANNEL_TX_SW_MEAS bound to: 2'b00
        Parameter GTYE4_CHANNEL_TX_VREG_CTRL bound to: 3'b011
        Parameter GTYE4_CHANNEL_TX_VREG_PDB bound to: 1'b1
        Parameter GTYE4_CHANNEL_TX_VREG_VREFSEL bound to: 2'b10
        Parameter GTYE4_CHANNEL_TX_XCLK_SEL bound to: TXOUT - type: string
        Parameter GTYE4_CHANNEL_USB_BOTH_BURST_IDLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_USB_BURSTMAX_U3WAKE bound to: 7'b1111111
        Parameter GTYE4_CHANNEL_USB_BURSTMIN_U3WAKE bound to: 7'b1100011
        Parameter GTYE4_CHANNEL_USB_CLK_COR_EQ_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_USB_EXT_CNTL bound to: 1'b1
        Parameter GTYE4_CHANNEL_USB_IDLEMAX_POLLING bound to: 10'b1010111011
        Parameter GTYE4_CHANNEL_USB_IDLEMIN_POLLING bound to: 10'b0100101011
        Parameter GTYE4_CHANNEL_USB_LFPSPING_BURST bound to: 9'b000000101
        Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_BURST bound to: 9'b000110001
        Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100
        Parameter GTYE4_CHANNEL_USB_LFPSU1EXIT_BURST bound to: 9'b000011101
        Parameter GTYE4_CHANNEL_USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011
        Parameter GTYE4_CHANNEL_USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011
        Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD bound to: 4'b0011
        Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1
        Parameter GTYE4_CHANNEL_USB_MODE bound to: 1'b0
        Parameter GTYE4_CHANNEL_USB_PCIE_ERR_REP_DIS bound to: 1'b0
        Parameter GTYE4_CHANNEL_USB_PING_SATA_MAX_INIT bound to: 21 - type: integer
        Parameter GTYE4_CHANNEL_USB_PING_SATA_MIN_INIT bound to: 12 - type: integer
        Parameter GTYE4_CHANNEL_USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer
        Parameter GTYE4_CHANNEL_USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_USB_RAW_ELEC bound to: 1'b0
        Parameter GTYE4_CHANNEL_USB_RXIDLE_P0_CTRL bound to: 1'b1
        Parameter GTYE4_CHANNEL_USB_TXIDLE_TUNE_ENABLE bound to: 1'b1
        Parameter GTYE4_CHANNEL_USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer
        Parameter GTYE4_CHANNEL_USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_USB_U2_SAS_MAX_COM bound to: 64 - type: integer
        Parameter GTYE4_CHANNEL_USB_U2_SAS_MIN_COM bound to: 36 - type: integer
        Parameter GTYE4_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_Y_ALL_MODE bound to: 1'b0
        Parameter GTYE4_CHANNEL_CDRSTEPDIR_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CDRSTEPSQ_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CDRSTEPSX_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CFGRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CLKRSVD0_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CLKRSVD1_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLFREQLOCK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLPD_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001
        Parameter GTYE4_CHANNEL_CPLLRESET_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_DMONITORCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPADDR_VAL bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_DRPCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_DRPEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPRST_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPWE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_EYESCANRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_FREQOS_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTGREFCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTREFCLK0_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTREFCLK1_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_GTRXRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTRXRESETSEL_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTTXRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTTXRESETSEL_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTYRXN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTYRXP_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_INCPCTRL_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_LOOPBACK_VAL bound to: 3'b000
        Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_QPLL0CLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL1CLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RESETOVRD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX8B10BEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXAFECFOKEN_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXBUFRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDRRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000
        Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000
        Parameter GTYE4_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCKCALRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCKCALSTART_VAL bound to: 7'b0000000
        Parameter GTYE4_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_VAL bound to: 4'b1101
        Parameter GTYE4_CHANNEL_RXDFECFOKFEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEKHHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXDLYEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b11
        Parameter GTYE4_CHANNEL_RXEQTRAINING_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLATCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00
        Parameter GTYE4_CHANNEL_RXOOBRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOSHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b010
        Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPCSRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPD_VAL bound to: 2'b00
        Parameter GTYE4_CHANNEL_RXPHALIGN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPHDLYPD_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b11
        Parameter GTYE4_CHANNEL_RXPMARESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPOLARITY_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000
        Parameter GTYE4_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXRATE_VAL bound to: 3'b000
        Parameter GTYE4_CHANNEL_RXRATEMODE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIDE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNCIN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b10
        Parameter GTYE4_CHANNEL_RXTERMINATION_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXUSERRDY_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXUSRCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000
        Parameter GTYE4_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_TX8B10BEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCOMINIT_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCOMSAS_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_TXDATA_VAL bound to: 128'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000
        Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_TXDCCFORCESTART_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDCCRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDEEMPH_VAL bound to: 2'b00
        Parameter GTYE4_CHANNEL_TXDETECTRX_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDIFFCTRL_VAL bound to: 5'b11000
        Parameter GTYE4_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_TXDLYEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXELECIDLE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXHEADER_VAL bound to: 6'b000000
        Parameter GTYE4_CHANNEL_TXINHIBIT_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLATCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLFPSTRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b1010000
        Parameter GTYE4_CHANNEL_TXMARGIN_VAL bound to: 3'b000
        Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXONESZEROS_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b101
        Parameter GTYE4_CHANNEL_TXPCSRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPD_VAL bound to: 2'b00
        Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHALIGN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHDLYPD_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHINIT_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMPD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000
        Parameter GTYE4_CHANNEL_TXPISOPD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b11
        Parameter GTYE4_CHANNEL_TXPMARESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPOLARITY_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000
        Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000
        Parameter GTYE4_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000
        Parameter GTYE4_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXRATE_VAL bound to: 3'b000
        Parameter GTYE4_CHANNEL_TXRATEMODE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000
        Parameter GTYE4_CHANNEL_TXSWING_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNCIN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b10
        Parameter GTYE4_CHANNEL_TXUSERRDY_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_TXUSRCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CDRSTEPDIR_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CDRSTEPSQ_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CDRSTEPSX_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLFREQLOCK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPDI_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPRST_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPWE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_FREQOS_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTRXRESETSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTTXRESETSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTYRXN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTYRXP_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_INCPCTRL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXAFECFOKEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCKCALRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCKCALSTART_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKFEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEKHHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXEQTRAINING_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXRATE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXTERMINATION_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TSTIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDATA_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDCCFORCESTART_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDCCRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLFPSTRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXONESZEROS_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXRATE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSWING_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0
        Parameter ACJTAG_DEBUG_MODE bound to: 1'b0
        Parameter ACJTAG_MODE bound to: 1'b0
        Parameter ACJTAG_RESET bound to: 1'b0
        Parameter ADAPT_CFG0 bound to: 16'b0000000000000000
        Parameter ADAPT_CFG1 bound to: 16'b1111101100011100
        Parameter ADAPT_CFG2 bound to: 16'b0000000000000000
        Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string
        Parameter ALIGN_COMMA_ENABLE bound to: 10'b0000000000
        Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer
        Parameter ALIGN_MCOMMA_DET bound to: FALSE - type: string
        Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011
        Parameter ALIGN_PCOMMA_DET bound to: FALSE - type: string
        Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100
        Parameter A_RXOSCALRESET bound to: 1'b0
        Parameter A_RXPROGDIVRESET bound to: 1'b0
        Parameter A_RXTERMINATION bound to: 1'b1
        Parameter A_TXDIFFCTRL bound to: 5'b01100
        Parameter A_TXPROGDIVRESET bound to: 1'b0
        Parameter CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string
        Parameter CDR_SWAP_MODE_EN bound to: 1'b0
        Parameter CFOK_PWRSVE_EN bound to: 1'b1
        Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string
        Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer
        Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111
        Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111
        Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string
        Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer
        Parameter CH_HSPMUX bound to: 16'b1001000010010000
        Parameter CKCAL1_CFG_0 bound to: 16'b0100000001000000
        Parameter CKCAL1_CFG_1 bound to: 16'b0001000001000000
        Parameter CKCAL1_CFG_2 bound to: 16'b0010000000001000
        Parameter CKCAL1_CFG_3 bound to: 16'b0000000000000000
        Parameter CKCAL2_CFG_0 bound to: 16'b0100000001000000
        Parameter CKCAL2_CFG_1 bound to: 16'b0000000001000000
        Parameter CKCAL2_CFG_2 bound to: 16'b0001000000000000
        Parameter CKCAL2_CFG_3 bound to: 16'b0000000000000000
        Parameter CKCAL2_CFG_4 bound to: 16'b0000000000000000
        Parameter CLK_CORRECT_USE bound to: FALSE - type: string
        Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string
        Parameter CLK_COR_MAX_LAT bound to: 24 - type: integer
        Parameter CLK_COR_MIN_LAT bound to: 16 - type: integer
        Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string
        Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer
        Parameter CLK_COR_SEQ_1_1 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111
        Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111
        Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string
        Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer
        Parameter CPLL_CFG0 bound to: 16'b0000000111111010
        Parameter CPLL_CFG1 bound to: 16'b0000000000101011
        Parameter CPLL_CFG2 bound to: 16'b0000000000000010
        Parameter CPLL_CFG3 bound to: 16'b0000000000000000
        Parameter CPLL_FBDIV bound to: 2 - type: integer
        Parameter CPLL_FBDIV_45 bound to: 5 - type: integer
        Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010
        Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000
        Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer
        Parameter CTLE3_OCAP_EXT_CTRL bound to: 3'b000
        Parameter CTLE3_OCAP_EXT_EN bound to: 1'b0
        Parameter DDI_CTRL bound to: 2'b00
        Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer
        Parameter DEC_MCOMMA_DETECT bound to: FALSE - type: string
        Parameter DEC_PCOMMA_DETECT bound to: FALSE - type: string
        Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string
        Parameter DELAY_ELEC bound to: 1'b0
        Parameter DMONITOR_CFG0 bound to: 10'b0000000000
        Parameter DMONITOR_CFG1 bound to: 8'b00000000
        Parameter ES_CLK_PHASE_SEL bound to: 1'b0
        Parameter ES_CONTROL bound to: 6'b000000
        Parameter ES_ERRDET_EN bound to: FALSE - type: string
        Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string
        Parameter ES_HORZ_OFFSET bound to: 12'b000000000000
        Parameter ES_PRESCALE bound to: 5'b00000
        Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER5 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER6 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER7 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER8 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER9 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK5 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK6 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK7 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK8 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK9 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK5 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK6 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK7 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK8 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK9 bound to: 16'b0000000000000000
        Parameter EYESCAN_VP_RANGE bound to: 0 - type: integer
        Parameter EYE_SCAN_SWAP_EN bound to: 1'b0
        Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111
        Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111
        Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string
        Parameter GEARBOX_MODE bound to: 5'b00000
        Parameter ISCAN_CK_PH_SEL2 bound to: 1'b0
        Parameter LOCAL_MASTER bound to: 1'b1
        Parameter LPBK_BIAS_CTRL bound to: 4 - type: integer
        Parameter LPBK_EN_RCAL_B bound to: 1'b0
        Parameter LPBK_EXT_RCAL bound to: 4'b1000
        Parameter LPBK_IND_CTRL0 bound to: 5 - type: integer
        Parameter LPBK_IND_CTRL1 bound to: 5 - type: integer
        Parameter LPBK_IND_CTRL2 bound to: 5 - type: integer
        Parameter LPBK_RG_CTRL bound to: 2 - type: integer
        Parameter OOBDIVCTL bound to: 2'b00
        Parameter OOB_PWRUP bound to: 1'b0
        Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string
        Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0
        Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00
        Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0
        Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000
        Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000
        Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000
        Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0
        Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0
        Parameter PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000
        Parameter PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000
        Parameter PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100
        Parameter PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000
        Parameter PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000
        Parameter PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string
        Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100000000
        Parameter PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string
        Parameter PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b10
        Parameter PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b10
        Parameter PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10
        Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101
        Parameter PCIE_RXPMA_CFG bound to: 16'b0010100000001010
        Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100
        Parameter PCIE_TXPMA_CFG bound to: 16'b0010100000001010
        Parameter PCS_PCIE_EN bound to: FALSE - type: string
        Parameter PCS_RSVD0 bound to: 16'b0000000000000000
        Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100
        Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001
        Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100
        Parameter PREIQ_FREQ_BST bound to: 3 - type: integer
        Parameter RATE_SW_USE_DRP bound to: 1'b1
        Parameter RCLK_SIPO_DLY_ENB bound to: 1'b0
        Parameter RCLK_SIPO_INV_EN bound to: 1'b0
        Parameter RTX_BUF_CML_CTRL bound to: 3'b111
        Parameter RTX_BUF_TERM_CTRL bound to: 2'b11
        Parameter RXBUFRESET_TIME bound to: 5'b00011
        Parameter RXBUF_ADDR_MODE bound to: FAST - type: string
        Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000
        Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000
        Parameter RXBUF_EN bound to: TRUE - type: string
        Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string
        Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string
        Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string
        Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string
        Parameter RXBUF_THRESH_OVFLW bound to: 49 - type: integer
        Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string
        Parameter RXBUF_THRESH_UNDFLW bound to: 7 - type: integer
        Parameter RXCDRFREQRESET_TIME bound to: 5'b00001
        Parameter RXCDRPHRESET_TIME bound to: 5'b00001
        Parameter RXCDR_CFG0 bound to: 16'b0000000000000011
        Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011
        Parameter RXCDR_CFG1 bound to: 16'b0000000000000000
        Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000
        Parameter RXCDR_CFG2 bound to: 16'b0000000111101001
        Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001101001
        Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000001001101001
        Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100
        Parameter RXCDR_CFG3 bound to: 16'b0000000000010000
        Parameter RXCDR_CFG3_GEN2 bound to: 6'b010000
        Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010000
        Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000010000
        Parameter RXCDR_CFG4 bound to: 16'b0101110011110110
        Parameter RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110
        Parameter RXCDR_CFG5 bound to: 16'b1011010001101011
        Parameter RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011
        Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0
        Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0
        Parameter RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001
        Parameter RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111
        Parameter RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000
        Parameter RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000
        Parameter RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000
        Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0
        Parameter RXCFOK_CFG0 bound to: 16'b0000000000000000
        Parameter RXCFOK_CFG1 bound to: 16'b1000000000010101
        Parameter RXCFOK_CFG2 bound to: 16'b0000001010101110
        Parameter RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter RXDFELPMRESET_TIME bound to: 7'b0001111
        Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010
        Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000
        Parameter RXDFE_CFG0 bound to: 16'b0000101000000000
        Parameter RXDFE_CFG1 bound to: 16'b0000000000000000
        Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_GC_CFG1 bound to: 16'b1000000000000000
        Parameter RXDFE_GC_CFG2 bound to: 16'b1111111111100000
        Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000010
        Parameter RXDFE_H3_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H3_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_H4_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H4_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_H5_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H5_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_H6_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H6_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_H7_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H7_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_H8_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H8_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_H9_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H9_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_HA_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_HA_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_HB_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_HB_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_HC_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_HD_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_HE_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_HF_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_KH_CFG0 bound to: 16'b1000000000000000
        Parameter RXDFE_KH_CFG1 bound to: 16'b1111111000000000
        Parameter RXDFE_KH_CFG2 bound to: 16'b0010100000011100
        Parameter RXDFE_KH_CFG3 bound to: 16'b0100000100100000
        Parameter RXDFE_OS_CFG0 bound to: 16'b0010000000000000
        Parameter RXDFE_OS_CFG1 bound to: 16'b1000000000000000
        Parameter RXDFE_UT_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011
        Parameter RXDFE_UT_CFG2 bound to: 16'b0000000000000000
        Parameter RXDFE_VP_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_VP_CFG1 bound to: 16'b0000000000110011
        Parameter RXDLY_CFG bound to: 16'b0000000000010000
        Parameter RXDLY_LCFG bound to: 16'b0000000000110000
        Parameter RXELECIDLE_CFG bound to: SIGCFG_4 - type: string
        Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 3 - type: integer
        Parameter RXGEARBOX_EN bound to: FALSE - type: string
        Parameter RXISCANRESET_TIME bound to: 5'b00001
        Parameter RXLPM_CFG bound to: 16'b0000000000000000
        Parameter RXLPM_GC_CFG bound to: 16'b1111100000000000
        Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000
        Parameter RXLPM_KH_CFG1 bound to: 16'b1010000000000010
        Parameter RXLPM_OS_CFG0 bound to: 16'b0000000000000000
        Parameter RXLPM_OS_CFG1 bound to: 16'b1000000000000010
        Parameter RXOOB_CFG bound to: 9'b000000110
        Parameter RXOOB_CLK_CFG bound to: PMA - type: string
        Parameter RXOSCALRESET_TIME bound to: 5'b00011
        Parameter RXOUT_DIV bound to: 1 - type: integer
        Parameter RXPCSRESET_TIME bound to: 5'b00011
        Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000
        Parameter RXPHDLY_CFG bound to: 16'b0010000001110000
        Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000
        Parameter RXPHSLIP_CFG bound to: 16'b1001100100110011
        Parameter RXPH_MONITOR_SEL bound to: 5'b00000
        Parameter RXPI_CFG0 bound to: 16'b0011000000000110
        Parameter RXPI_CFG1 bound to: 16'b0000000000000000
        Parameter RXPMACLK_SEL bound to: DATA - type: string
        Parameter RXPMARESET_TIME bound to: 5'b00011
        Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0
        Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer
        Parameter RXREFCLKDIV2_SEL bound to: 1'b0
        Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer
        Parameter RXSLIDE_MODE bound to: OFF - type: string
        Parameter RXSYNC_MULTILANE bound to: 1'b1
        Parameter RXSYNC_OVRD bound to: 1'b0
        Parameter RXSYNC_SKIP_DA bound to: 1'b0
        Parameter RX_AFE_CM_EN bound to: 1'b0
        Parameter RX_BIAS_CFG0 bound to: 16'b0001001010110000
        Parameter RX_BUFFER_CFG bound to: 6'b000000
        Parameter RX_CAPFF_SARC_ENB bound to: 1'b0
        Parameter RX_CLK25_DIV bound to: 7 - type: integer
        Parameter RX_CLKMUX_EN bound to: 1'b1
        Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000
        Parameter RX_CM_BUF_CFG bound to: 4'b1010
        Parameter RX_CM_BUF_PD bound to: 1'b0
        Parameter RX_CM_SEL bound to: 3 - type: integer
        Parameter RX_CM_TRIM bound to: 10 - type: integer
        Parameter RX_CTLE_PWR_SAVING bound to: 1'b0
        Parameter RX_CTLE_RES_CTRL bound to: 4'b0000
        Parameter RX_DATA_WIDTH bound to: 80 - type: integer
        Parameter RX_DDI_SEL bound to: 6'b000000
        Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string
        Parameter RX_DEGEN_CTRL bound to: 3'b111
        Parameter RX_DFELPM_CFG0 bound to: 10 - type: integer
        Parameter RX_DFELPM_CFG1 bound to: 1'b1
        Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1
        Parameter RX_DFE_AGC_CFG1 bound to: 4 - type: integer
        Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer
        Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer
        Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11
        Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer
        Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0
        Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string
        Parameter RX_DIVRESET_TIME bound to: 5'b00001
        Parameter RX_EN_CTLE_RCAL_B bound to: 1'b0
        Parameter RX_EN_SUM_RCAL_B bound to: 0 - type: integer
        Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000
        Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0
        Parameter RX_EYESCAN_VS_RANGE bound to: 2'b10
        Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0
        Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0
        Parameter RX_I2V_FILTER_EN bound to: 1'b1
        Parameter RX_INT_DATAWIDTH bound to: 2 - type: integer
        Parameter RX_PMA_POWER_SAVE bound to: 1'b0
        Parameter RX_PMA_RSV0 bound to: 16'b0000000000101111
        Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: double
        Parameter RX_PROGDIV_RATE bound to: 16'b0000000000000001
        Parameter RX_RESLOAD_CTRL bound to: 4'b0000
        Parameter RX_RESLOAD_OVRD bound to: 1'b0
        Parameter RX_SAMPLE_PERIOD bound to: 3'b111
        Parameter RX_SIG_VALID_DLY bound to: 11 - type: integer
        Parameter RX_SUM_DEGEN_AVTT_OVERITE bound to: 1 - type: integer
        Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0
        Parameter RX_SUM_IREF_TUNE bound to: 4'b0000
        Parameter RX_SUM_PWR_SAVING bound to: 0 - type: integer
        Parameter RX_SUM_RES_CTRL bound to: 4'b0000
        Parameter RX_SUM_VCMTUNE bound to: 4'b1001
        Parameter RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1
        Parameter RX_SUM_VCM_OVWR bound to: 1'b0
        Parameter RX_SUM_VREF_TUNE bound to: 3'b100
        Parameter RX_TUNE_AFE_OS bound to: 2'b10
        Parameter RX_VREG_CTRL bound to: 3'b010
        Parameter RX_VREG_PDB bound to: 1'b1
        Parameter RX_WIDEMODE_CDR bound to: 2'b10
        Parameter RX_WIDEMODE_CDR_GEN3 bound to: 2'b00
        Parameter RX_WIDEMODE_CDR_GEN4 bound to: 2'b01
        Parameter RX_XCLK_SEL bound to: RXDES - type: string
        Parameter RX_XMODE_SEL bound to: 1'b0
        Parameter SAMPLE_CLK_PHASE bound to: 1'b0
        Parameter SAS_12G_MODE bound to: 1'b0
        Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111
        Parameter SATA_BURST_VAL bound to: 3'b100
        Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string
        Parameter SATA_EIDLE_VAL bound to: 3'b100
        Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string
        Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string
        Parameter SIM_MODE bound to: FAST - type: string
        Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string
        Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string
        Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string
        Parameter SRSTMODE bound to: 1'b0
        Parameter TAPDLY_SET_TX bound to: 2'b00
        Parameter TERM_RCAL_CFG bound to: 15'b100001000000010
        Parameter TERM_RCAL_OVRD bound to: 3'b001
        Parameter TRANS_TIME_RATE bound to: 8'b00001110
        Parameter TST_RSV0 bound to: 8'b00000000
        Parameter TST_RSV1 bound to: 8'b00000000
        Parameter TXBUF_EN bound to: TRUE - type: string
        Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string
        Parameter TXDLY_CFG bound to: 16'b1000000000010000
        Parameter TXDLY_LCFG bound to: 16'b0000000000110000
        Parameter TXDRV_FREQBAND bound to: 3 - type: integer
        Parameter TXFE_CFG0 bound to: 16'b0000001111000110
        Parameter TXFE_CFG1 bound to: 16'b1111100000000000
        Parameter TXFE_CFG2 bound to: 16'b1111100000000000
        Parameter TXFE_CFG3 bound to: 16'b1111100000000000
        Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string
        Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer
        Parameter TXGEARBOX_EN bound to: FALSE - type: string
        Parameter TXOUT_DIV bound to: 1 - type: integer
        Parameter TXPCSRESET_TIME bound to: 5'b00011
        Parameter TXPHDLY_CFG0 bound to: 16'b0110000001110000
        Parameter TXPHDLY_CFG1 bound to: 16'b0000000000001111
        Parameter TXPH_CFG bound to: 16'b0000011100100011
        Parameter TXPH_CFG2 bound to: 16'b0000000000000000
        Parameter TXPH_MONITOR_SEL bound to: 5'b00000
        Parameter TXPI_CFG0 bound to: 16'b0011000000000000
        Parameter TXPI_CFG1 bound to: 16'b0000000000000000
        Parameter TXPI_GRAY_SEL bound to: 1'b0
        Parameter TXPI_INVSTROBE_SEL bound to: 1'b0
        Parameter TXPI_PPM bound to: 1'b0
        Parameter TXPI_PPM_CFG bound to: 8'b00000000
        Parameter TXPI_SYNFREQ_PPM bound to: 3'b001
        Parameter TXPMARESET_TIME bound to: 5'b00011
        Parameter TXREFCLKDIV2_SEL bound to: 1'b0
        Parameter TXSWBST_BST bound to: 1 - type: integer
        Parameter TXSWBST_EN bound to: 1 - type: integer
        Parameter TXSWBST_MAG bound to: 4 - type: integer
        Parameter TXSYNC_MULTILANE bound to: 1'b1
        Parameter TXSYNC_OVRD bound to: 1'b0
        Parameter TXSYNC_SKIP_DA bound to: 1'b0
        Parameter TX_CLK25_DIV bound to: 7 - type: integer
        Parameter TX_CLKMUX_EN bound to: 1'b1
        Parameter TX_DATA_WIDTH bound to: 80 - type: integer
        Parameter TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter TX_DEEMPH0 bound to: 6'b000000
        Parameter TX_DEEMPH1 bound to: 6'b000000
        Parameter TX_DEEMPH2 bound to: 6'b000000
        Parameter TX_DEEMPH3 bound to: 6'b000000
        Parameter TX_DIVRESET_TIME bound to: 5'b00001
        Parameter TX_DRIVE_MODE bound to: DIRECT - type: string
        Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100
        Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011
        Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0
        Parameter TX_FIFO_BYP_EN bound to: 1'b0
        Parameter TX_IDLE_DATA_ZERO bound to: 1'b0
        Parameter TX_INT_DATAWIDTH bound to: 2 - type: integer
        Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string
        Parameter TX_MAINCURSOR_SEL bound to: 1'b0
        Parameter TX_MARGIN_FULL_0 bound to: 7'b1011000
        Parameter TX_MARGIN_FULL_1 bound to: 7'b1010111
        Parameter TX_MARGIN_FULL_2 bound to: 7'b1010101
        Parameter TX_MARGIN_FULL_3 bound to: 7'b1010011
        Parameter TX_MARGIN_FULL_4 bound to: 7'b1010001
        Parameter TX_MARGIN_LOW_0 bound to: 7'b1001100
        Parameter TX_MARGIN_LOW_1 bound to: 7'b1001011
        Parameter TX_MARGIN_LOW_2 bound to: 7'b1001000
        Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010
        Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000
        Parameter TX_PHICAL_CFG0 bound to: 16'b0000000000100000
        Parameter TX_PHICAL_CFG1 bound to: 16'b0000000001000000
        Parameter TX_PI_BIASSET bound to: 3 - type: integer
        Parameter TX_PMADATA_OPT bound to: 1'b0
        Parameter TX_PMA_POWER_SAVE bound to: 1'b0
        Parameter TX_PMA_RSV0 bound to: 16'b0000000000000000
        Parameter TX_PMA_RSV1 bound to: 16'b0000000000000000
        Parameter TX_PROGCLK_SEL bound to: PREPI - type: string
        Parameter TX_PROGDIV_CFG bound to: 20.000000 - type: double
        Parameter TX_PROGDIV_RATE bound to: 16'b0000000000000000
        Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010
        Parameter TX_RXDETECT_REF bound to: 5 - type: integer
        Parameter TX_SAMPLE_PERIOD bound to: 3'b111
        Parameter TX_SW_MEAS bound to: 2'b00
        Parameter TX_VREG_CTRL bound to: 3'b011
        Parameter TX_VREG_PDB bound to: 1'b1
        Parameter TX_VREG_VREFSEL bound to: 2'b10
        Parameter TX_XCLK_SEL bound to: TXOUT - type: string
        Parameter USB_BOTH_BURST_IDLE bound to: 1'b0
        Parameter USB_BURSTMAX_U3WAKE bound to: 7'b1111111
        Parameter USB_BURSTMIN_U3WAKE bound to: 7'b1100011
        Parameter USB_CLK_COR_EQ_EN bound to: 1'b0
        Parameter USB_EXT_CNTL bound to: 1'b1
        Parameter USB_IDLEMAX_POLLING bound to: 10'b1010111011
        Parameter USB_IDLEMIN_POLLING bound to: 10'b0100101011
        Parameter USB_LFPSPING_BURST bound to: 9'b000000101
        Parameter USB_LFPSPOLLING_BURST bound to: 9'b000110001
        Parameter USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100
        Parameter USB_LFPSU1EXIT_BURST bound to: 9'b000011101
        Parameter USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011
        Parameter USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011
        Parameter USB_LFPS_TPERIOD bound to: 4'b0011
        Parameter USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1
        Parameter USB_MODE bound to: 1'b0
        Parameter USB_PCIE_ERR_REP_DIS bound to: 1'b0
        Parameter USB_PING_SATA_MAX_INIT bound to: 21 - type: integer
        Parameter USB_PING_SATA_MIN_INIT bound to: 12 - type: integer
        Parameter USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer
        Parameter USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer
        Parameter USB_RAW_ELEC bound to: 1'b0
        Parameter USB_RXIDLE_P0_CTRL bound to: 1'b1
        Parameter USB_TXIDLE_TUNE_ENABLE bound to: 1'b1
        Parameter USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer
        Parameter USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer
        Parameter USB_U2_SAS_MAX_COM bound to: 64 - type: integer
        Parameter USB_U2_SAS_MIN_COM bound to: 36 - type: integer
        Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0
        Parameter Y_ALL_MODE bound to: 1'b0
        Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer
        Parameter C_PCIE_ENABLE bound to: 0 - type: integer
INFO: [Synth 8-226] default block is never used [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/ip
_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:138]
        Parameter INITIALIZE bound to: 5'b00000
        Parameter FREQUENCY bound to: 512 - type: integer
        Parameter P_FREERUN_FREQUENCY bound to: 125.000000 - type: double
        Parameter P_USE_CPLL_CAL bound to: 0 - type: integer
        Parameter P_TX_PLL_TYPE bound to: 0 - type: integer
        Parameter P_RX_PLL_TYPE bound to: 0 - type: integer
        Parameter P_RX_LINE_RATE bound to: 25.781250 - type: double
        Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000000101011110011000010
        Parameter ST_RESET_ALL_INIT bound to: 3'b000
        Parameter ST_RESET_ALL_BRANCH bound to: 3'b001
        Parameter ST_RESET_ALL_TX_PLL bound to: 3'b010
        Parameter ST_RESET_ALL_TX_PLL_WAIT bound to: 3'b011
        Parameter ST_RESET_ALL_RX_DP bound to: 3'b100
        Parameter ST_RESET_ALL_RX_PLL bound to: 3'b101
        Parameter ST_RESET_ALL_RX_WAIT bound to: 3'b110
        Parameter ST_RESET_ALL_DONE bound to: 3'b111
        Parameter P_TX_PLL_RESET_FREERUN_CYC bound to: 10'b0000000111
        Parameter ST_RESET_TX_BRANCH bound to: 3'b000
        Parameter ST_RESET_TX_PLL bound to: 3'b001
        Parameter ST_RESET_TX_DATAPATH bound to: 3'b010
        Parameter ST_RESET_TX_WAIT_LOCK bound to: 3'b011
        Parameter ST_RESET_TX_WAIT_USERRDY bound to: 3'b100
        Parameter ST_RESET_TX_WAIT_RESETDONE bound to: 3'b101
        Parameter ST_RESET_TX_IDLE bound to: 3'b110
        Parameter P_RX_PLL_RESET_FREERUN_CYC bound to: 10'b0000000111
        Parameter ST_RESET_RX_BRANCH bound to: 3'b000
        Parameter ST_RESET_RX_PLL bound to: 3'b001
        Parameter ST_RESET_RX_DATAPATH bound to: 3'b010
        Parameter ST_RESET_RX_WAIT_LOCK bound to: 3'b011
        Parameter ST_RESET_RX_WAIT_CDR bound to: 3'b100
        Parameter ST_RESET_RX_WAIT_USERRDY bound to: 3'b101
        Parameter ST_RESET_RX_WAIT_RESETDONE bound to: 3'b110
        Parameter ST_RESET_RX_IDLE bound to: 3'b111
        Parameter FREQUENCY bound to: 512 - type: integer
INFO: [Synth 8-155] case statement is not full and has no default [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdm
a_no_sriov/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
        Parameter FREQUENCY bound to: 512 - type: integer
        Parameter CMAC_ID bound to: 32'sb00000000000000000000000000000001
        Parameter MIN_PKT_LEN bound to: 32'sb00000000000000000000000001000000
        Parameter MAX_PKT_LEN bound to: 32'sb00000000000000000000010111101110
        Parameter REG_ADDR_W bound to: 32'sb00000000000000000000000000001100
        Parameter REG_PREFIX bound to: 32'sb00000000000000001100000100101000
WARNING: [Synth 8-689] width (32) of port connection 's_axil_awaddr' does not match port width (12) of module 'axi_lite_register' [/home/jw2282/OSNT-PLUS/hw/project
s/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_lite_slave.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 's_axil_araddr' does not match port width (12) of module 'axi_lite_register' [/home/jw2282/OSNT-PLUS/hw/project
s/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_lite_slave.sv:71]
        Parameter CMAC_ID bound to: 32'sb00000000000000000000000000000001
        Parameter C_CMAC_CAUI4_MODE bound to: 1 - type: integer
        Parameter C_NUM_LANES bound to: 4 - type: integer
        Parameter C_LINE_RATE bound to: 25.781250 - type: double
        Parameter C_GT_TYPE bound to: GTY - type: string
        Parameter C_GT_REF_CLK_FREQ bound to: 161.132812 - type: double
        Parameter C_OPERATING_MODE bound to: 3 - type: string
        Parameter C_CLOCKING_MODE bound to: Asynchronous - type: string
        Parameter C_GT_DRP_CLK bound to: 125.00 - type: string
        Parameter C_USER_INTERFACE bound to: AXIS - type: string
        Parameter C_TX_FCS_INS_ENABLE bound to: 1 - type: integer
        Parameter C_TX_IGNORE_FCS bound to: 1 - type: integer
        Parameter C_TX_LANE0_VLM_BIP7_OVERRIDE bound to: 0 - type: integer
        Parameter C_RX_DELETE_FCS bound to: 1 - type: integer
        Parameter C_RX_IGNORE_FCS bound to: 0 - type: integer
        Parameter C_RX_MAX_PACKET_LEN bound to: 15'b000010111101110
        Parameter C_RX_MIN_PACKET_LEN bound to: 8'b01000000
        Parameter C_RX_CHECK_ACK bound to: 1 - type: integer
        Parameter C_RX_CHECK_PREAMBLE bound to: 0 - type: integer
        Parameter C_RX_CHECK_SFD bound to: 0 - type: integer
        Parameter C_RX_PROCESS_LFI bound to: 0 - type: integer
        Parameter C_RX_RSFEC_AM_THRESHOLD bound to: 9'b001000110
        Parameter C_RX_RSFEC_FILL_ADJUST bound to: 2'b00
        Parameter C_TX_IPG_VALUE bound to: 4'b1100
        Parameter C_TX_FLOW_CONTROL bound to: 1 - type: integer
        Parameter C_RX_FLOW_CONTROL bound to: 1 - type: integer
        Parameter C_RX_FORWARD_CONTROL_FRAMES bound to: 0 - type: integer
        Parameter C_TX_PTP_1STEP_ENABLE bound to: 0 - type: integer
        Parameter C_PTP_TRANSPCLK_MODE bound to: 0 - type: integer
        Parameter C_TX_PTP_LATENCY_ADJUST bound to: 0 - type: integer
        Parameter C_TX_PTP_VLANE_ADJUST_MODE bound to: 0 - type: integer
        Parameter C_RX_PAUSE_DA_UCAST bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter C_RX_PAUSE_SA bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter C_RX_PAUSE_DA_MCAST bound to: 48'b000000011000000011000010000000000000000000000001
        Parameter C_TX_DA_GPP bound to: 48'b000000011000000011000010000000000000000000000001
        Parameter C_TX_SA_GPP bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter C_TX_DA_PPP bound to: 48'b000000011000000011000010000000000000000000000001
        Parameter C_TX_SA_PPP bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter C_RX_OPCODE_MIN_GCP bound to: 16'b0000000000000000
        Parameter C_RX_OPCODE_MAX_GCP bound to: 16'b1111111111111111
        Parameter C_RX_OPCODE_MIN_PCP bound to: 16'b0000000000000000
        Parameter C_RX_OPCODE_MAX_PCP bound to: 16'b1111111111111111
        Parameter C_RX_OPCODE_GPP bound to: 16'b0000000000000001
        Parameter C_RX_OPCODE_PPP bound to: 16'b0000000100000001
        Parameter C_TX_OPCODE_GPP bound to: 16'b0000000000000001
        Parameter C_TX_OPCODE_PPP bound to: 16'b0000000100000001
        Parameter C_RX_ETYPE_GCP bound to: 16'b1000100000001000
        Parameter C_RX_ETYPE_PCP bound to: 16'b1000100000001000
        Parameter C_RX_ETYPE_GPP bound to: 16'b1000100000001000
        Parameter C_RX_ETYPE_PPP bound to: 16'b1000100000001000
        Parameter C_TX_ETHERTYPE_GPP bound to: 16'b1000100000001000
        Parameter C_TX_ETHERTYPE_PPP bound to: 16'b1000100000001000
        Parameter C_CMAC_CORE_SELECT bound to: CMACE4_X0Y7 - type: string
        Parameter C_LANE1_GT_LOC bound to: X1Y40 - type: string
        Parameter C_LANE2_GT_LOC bound to: X1Y41 - type: string
        Parameter C_LANE3_GT_LOC bound to: X1Y42 - type: string
        Parameter C_LANE4_GT_LOC bound to: X1Y43 - type: string
        Parameter C_LANE5_GT_LOC bound to: NA - type: string
        Parameter C_LANE6_GT_LOC bound to: NA - type: string
        Parameter C_LANE7_GT_LOC bound to: NA - type: string
        Parameter C_LANE8_GT_LOC bound to: NA - type: string
        Parameter C_LANE9_GT_LOC bound to: NA - type: string
        Parameter C_LANE10_GT_LOC bound to: NA - type: string
        Parameter C_INCLUDE_SHARED_LOGIC bound to: 2 - type: integer
        Parameter C_INS_LOSS_NYQ bound to: 20 - type: integer
        Parameter C_RX_EQ_MODE bound to: AUTO - type: string
        Parameter C_RX_GT_BUFFER bound to: 2 - type: integer
        Parameter C_GT_RX_BUFFER_BYPASS bound to: 2 - type: integer
        Parameter C_ENABLE_PIPELINE_REG bound to: 1 - type: integer
        Parameter C_ADD_GT_CNRL_STS_PORTS bound to: 0 - type: integer
        Parameter C_PLL_TYPE bound to: QPLL1 - type: string
        Parameter C_RS_FEC_TRANSCODE_BYPASS bound to: 0 - type: integer
        Parameter C_RS_FEC_CORE_SEL bound to: CMACE4_X0Y0 - type: string
        Parameter MASTER_WATCHDOG_TIMER_RESET bound to: 29'b00101100101101000001011110000
        Parameter ADDR_WIDTH bound to: 32 - type: integer
        Parameter DATA_WIDTH bound to: 32 - type: integer
        Parameter PIPE_LEN bound to: 2 - type: integer
        Parameter ADDR_WIDTH bound to: 32 - type: integer
        Parameter DATA_WIDTH bound to: 32 - type: integer
        Parameter ADDR_WIDTH bound to: 32 - type: integer
        Parameter DATA_WIDTH bound to: 32 - type: integer
        Parameter WIDTH bound to: 1 - type: integer
        Parameter WIDTH bound to: 5 - type: integer
        Parameter WIDTH bound to: 9 - type: integer
        Parameter WIDTH bound to: 32 - type: integer
        Parameter WIDTH bound to: 16 - type: integer
        Parameter WIDTH bound to: 3 - type: integer
        Parameter WIDTH bound to: 22 - type: integer
        Parameter WIDTH bound to: 20 - type: integer
        Parameter WIDTH bound to: 1 - type: integer
        Parameter RESET_VALUE bound to: 1'b0
        Parameter WIDTH bound to: 2 - type: integer
        Parameter WIDTH bound to: 8 - type: integer
        Parameter OUTWIDTH bound to: 48 - type: integer
        Parameter INWIDTH bound to: 1 - type: integer
        Parameter WIDTH bound to: 48 - type: integer
        Parameter OUTWIDTH bound to: 48 - type: integer
        Parameter INWIDTH bound to: 2 - type: integer
        Parameter OUTWIDTH bound to: 48 - type: integer
        Parameter INWIDTH bound to: 3 - type: integer
        Parameter OUTWIDTH bound to: 48 - type: integer
        Parameter INWIDTH bound to: 6 - type: integer
        Parameter OUTWIDTH bound to: 48 - type: integer
        Parameter INWIDTH bound to: 14 - type: integer
        Parameter OUTWIDTH bound to: 48 - type: integer
        Parameter INWIDTH bound to: 7 - type: integer
        Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter ADDR_LSB bound to: 2 - type: integer
        Parameter ADDR_MSB bound to: 32 - type: integer
        Parameter P_AXI_RESP_OKAY bound to: 2'b00
        Parameter P_AXI_RESP_SLVERR bound to: 2'b10
        Parameter FIFO_DEPTH bound to: 5 - type: integer
        Parameter DATA_WIDTH bound to: 512 - type: integer
        Parameter C_HAS_PTP bound to: 0 - type: integer
        Parameter REG_E bound to: 1 - type: integer
        Parameter NUM_SEG bound to: 4 - type: integer
        Parameter SEG_DATA_WIDTH bound to: 128 - type: integer
        Parameter SEG_MTY_WIDTH bound to: 4 - type: integer
        Parameter DATA_WIDTH bound to: 136 - type: integer
        Parameter DEPTH bound to: 5 - type: integer
        Parameter PROG_FULL bound to: 1 - type: integer
        Parameter DATA_WIDTH bound to: 512 - type: integer
        Parameter SEG_DATA_WIDTH bound to: 128 - type: integer
        Parameter SEG_MTY_WIDTH bound to: 4 - type: integer
        Parameter ALL_ONES bound to: 16'b1111111111111111
INFO: [Synth 8-226] default block is never used [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_1/cmac_us
plus_1/example_design/cmac_usplus_1_lbus2axis_segmented_top.v:209]
        Parameter DATA_WIDTH bound to: 512 - type: integer
        Parameter C_HAS_PTP bound to: 0 - type: integer
        Parameter SEG_DATA_WIDTH bound to: 128 - type: integer
        Parameter SEG_MTY_WIDTH bound to: 4 - type: integer
        Parameter DATA_WIDTH bound to: 512 - type: integer
        Parameter C_HAS_PTP bound to: 0 - type: integer
        Parameter SEG_DATA_WIDTH bound to: 128 - type: integer
        Parameter SEG_MTY_WIDTH bound to: 4 - type: integer
        Parameter WAIT_FOR_SOP bound to: 1'b0
        Parameter PKT bound to: 1'b1
        Parameter P_CONTENTS bound to: 0 - type: integer
        Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer
        Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer
        Parameter P_USRCLK_INT_DIV bound to: 0 - type: integer
        Parameter P_USRCLK_DIV bound to: 3'b000
        Parameter P_USRCLK2_INT_DIV bound to: 0 - type: integer
        Parameter P_USRCLK2_DIV bound to: 3'b000
        Parameter P_CONTENTS bound to: 0 - type: integer
        Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer
        Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer
        Parameter P_USRCLK_INT_DIV bound to: 0 - type: integer
        Parameter P_USRCLK_DIV bound to: 3'b000
        Parameter P_USRCLK2_INT_DIV bound to: 0 - type: integer
        Parameter P_USRCLK2_DIV bound to: 3'b000
        Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_PCIE_ENABLE bound to: 0 - type: integer
        Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer
        Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer
        Parameter C_CPLL_VCO_FREQUENCY bound to: 2578.125000 - type: double
        Parameter C_FORCE_COMMONS bound to: 0 - type: integer
        Parameter C_FREERUN_FREQUENCY bound to: 125.000000 - type: double
        Parameter C_GT_TYPE bound to: 3 - type: integer
        Parameter C_GT_REV bound to: 67 - type: integer
        Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer
        Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer
        Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer
        Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer
        Parameter C_LOCATE_COMMON bound to: 0 - type: integer
        Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer
        Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer
        Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer
        Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer
        Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer
        Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer
        Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer
        Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer
        Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer
        Parameter C_RX_CB_DISP bound to: 8'b00000000
        Parameter C_RX_CB_K bound to: 8'b00000000
        Parameter C_RX_CB_MAX_LEVEL bound to: 2 - type: integer
        Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer
        Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer
        Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_RX_CC_DISP bound to: 8'b00000000
        Parameter C_RX_CC_ENABLE bound to: 0 - type: integer
        Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer
        Parameter C_RX_CC_K bound to: 8'b00000000
        Parameter C_RX_CC_LEN_SEQ bound to: 1 - type: integer
        Parameter C_RX_CC_NUM_SEQ bound to: 0 - type: integer
        Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer
        Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_RX_COMMA_M_ENABLE bound to: 0 - type: integer
        Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011
        Parameter C_RX_COMMA_P_ENABLE bound to: 0 - type: integer
        Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100
        Parameter C_RX_DATA_DECODING bound to: 0 - type: integer
        Parameter C_RX_ENABLE bound to: 1 - type: integer
        Parameter C_RX_INT_DATA_WIDTH bound to: 80 - type: integer
        Parameter C_RX_LINE_RATE bound to: 25.781250 - type: double
        Parameter C_RX_MASTER_CHANNEL_IDX bound to: 136 - type: integer
        Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer
        Parameter C_RX_OUTCLK_FREQUENCY bound to: 322.265625 - type: double
        Parameter C_RX_OUTCLK_SOURCE bound to: 1 - type: integer
        Parameter C_RX_PLL_TYPE bound to: 1 - type: integer
        Parameter C_RX_RECCLK_OUTPUT bound to: 192'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_RX_REFCLK_FREQUENCY bound to: 161.132812 - type: double
        Parameter C_RX_SLIDE_MODE bound to: 0 - type: integer
        Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer
        Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer
        Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer
        Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer
        Parameter C_RX_USER_DATA_WIDTH bound to: 80 - type: integer
        Parameter C_RX_USRCLK_FREQUENCY bound to: 322.265625 - type: double
        Parameter C_RX_USRCLK2_FREQUENCY bound to: 322.265625 - type: double
        Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer
        Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: double
        Parameter C_TOTAL_NUM_CHANNELS bound to: 4 - type: integer
        Parameter C_TOTAL_NUM_COMMONS bound to: 1 - type: integer
        Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 0 - type: integer
        Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer
        Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 1 - type: integer
        Parameter C_TXPROGDIV_FREQ_VAL bound to: 322.265625 - type: double
        Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer
        Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer
        Parameter C_TX_DATA_ENCODING bound to: 0 - type: integer
        Parameter C_TX_ENABLE bound to: 1 - type: integer
        Parameter C_TX_INT_DATA_WIDTH bound to: 80 - type: integer
        Parameter C_TX_LINE_RATE bound to: 25.781250 - type: double
        Parameter C_TX_MASTER_CHANNEL_IDX bound to: 136 - type: integer
        Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer
        Parameter C_TX_OUTCLK_FREQUENCY bound to: 322.265625 - type: double
        Parameter C_TX_OUTCLK_SOURCE bound to: 4 - type: integer
        Parameter C_TX_PLL_TYPE bound to: 1 - type: integer
        Parameter C_TX_REFCLK_FREQUENCY bound to: 161.132812 - type: double
        Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer
        Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer
        Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer
        Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer
        Parameter C_TX_USER_DATA_WIDTH bound to: 80 - type: integer
        Parameter C_TX_USRCLK_FREQUENCY bound to: 322.265625 - type: double
        Parameter C_TX_USRCLK2_FREQUENCY bound to: 322.265625 - type: double
        Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_PCIE_ENABLE bound to: 0 - type: integer
        Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer
        Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer
        Parameter C_CPLL_VCO_FREQUENCY bound to: 2578.125000 - type: double
        Parameter C_FREERUN_FREQUENCY bound to: 125.000000 - type: double
        Parameter C_GT_REV bound to: 67 - type: integer
        Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer
        Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer
        Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer
        Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer
        Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer
        Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer
        Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer
        Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer
        Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer
        Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer
        Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer
        Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer
        Parameter C_RX_DATA_DECODING bound to: 0 - type: integer
        Parameter C_RX_ENABLE bound to: 1 - type: integer
        Parameter C_RX_INT_DATA_WIDTH bound to: 80 - type: integer
        Parameter C_RX_LINE_RATE bound to: 25.781250 - type: double
        Parameter C_RX_MASTER_CHANNEL_IDX bound to: 136 - type: integer
        Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer
        Parameter C_RX_PLL_TYPE bound to: 1 - type: integer
        Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer
        Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer
        Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer
        Parameter C_RX_USER_DATA_WIDTH bound to: 80 - type: integer
        Parameter C_TOTAL_NUM_CHANNELS bound to: 4 - type: integer
        Parameter C_TOTAL_NUM_COMMONS bound to: 1 - type: integer
        Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer
        Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 1 - type: integer
        Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer
        Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer
        Parameter C_TX_DATA_ENCODING bound to: 0 - type: integer
        Parameter C_TX_ENABLE bound to: 1 - type: integer
        Parameter C_TX_INT_DATA_WIDTH bound to: 80 - type: integer
        Parameter C_TX_MASTER_CHANNEL_IDX bound to: 136 - type: integer
        Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer
        Parameter C_TX_PLL_TYPE bound to: 1 - type: integer
        Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer
        Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer
        Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer
        Parameter C_TX_USER_DATA_WIDTH bound to: 80 - type: integer
        Parameter P_COMMON_ENABLE bound to: 48'b000000000000010000000000000000000000000000000000
        Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer
        Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer
        Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000
        Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000001000000011101
        Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000
        Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000000101001
        Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000000101011110011000010
        Parameter GTYE4_COMMON_AEN_QPLL0_FBDIV bound to: 1'b1
        Parameter GTYE4_COMMON_AEN_QPLL1_FBDIV bound to: 1'b1
        Parameter GTYE4_COMMON_AEN_SDM0TOGGLE bound to: 1'b0
        Parameter GTYE4_COMMON_AEN_SDM1TOGGLE bound to: 1'b0
        Parameter GTYE4_COMMON_A_SDM0TOGGLE bound to: 1'b0
        Parameter GTYE4_COMMON_A_SDM1DATA_HIGH bound to: 9'b000000000
        Parameter GTYE4_COMMON_A_SDM1DATA_LOW bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_A_SDM1TOGGLE bound to: 1'b0
        Parameter GTYE4_COMMON_BIAS_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_BIAS_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_BIAS_CFG2 bound to: 16'b0000010100100100
        Parameter GTYE4_COMMON_BIAS_CFG3 bound to: 16'b0000000001000001
        Parameter GTYE4_COMMON_BIAS_CFG4 bound to: 16'b0000000000010000
        Parameter GTYE4_COMMON_BIAS_CFG_RSVD bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_COMMON_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_COMMON_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_POR_CFG bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_PPF0_CFG bound to: 16'b0000011000000000
        Parameter GTYE4_COMMON_PPF1_CFG bound to: 16'b0000100000000000
        Parameter GTYE4_COMMON_QPLL0CLKOUT_RATE bound to: HALF - type: string
        Parameter GTYE4_COMMON_QPLL0_CFG0 bound to: 16'b0011001100011100
        Parameter GTYE4_COMMON_QPLL0_CFG1 bound to: 16'b1101000000111000
        Parameter GTYE4_COMMON_QPLL0_CFG1_G3 bound to: 16'b1101000000111000
        Parameter GTYE4_COMMON_QPLL0_CFG2 bound to: 16'b0000111111000000
        Parameter GTYE4_COMMON_QPLL0_CFG2_G3 bound to: 16'b0000111111000000
        Parameter GTYE4_COMMON_QPLL0_CFG3 bound to: 16'b0000000100100000
        Parameter GTYE4_COMMON_QPLL0_CFG4 bound to: 16'b0000000000000010
        Parameter GTYE4_COMMON_QPLL0_CP bound to: 10'b0011111111
        Parameter GTYE4_COMMON_QPLL0_CP_G3 bound to: 10'b0000001111
        Parameter GTYE4_COMMON_QPLL0_FBDIV bound to: 66 - type: integer
        Parameter GTYE4_COMMON_QPLL0_FBDIV_G3 bound to: 160 - type: integer
        Parameter GTYE4_COMMON_QPLL0_INIT_CFG0 bound to: 16'b0000001010110010
        Parameter GTYE4_COMMON_QPLL0_INIT_CFG1 bound to: 8'b00000000
        Parameter GTYE4_COMMON_QPLL0_LOCK_CFG bound to: 16'b0010010111101000
        Parameter GTYE4_COMMON_QPLL0_LOCK_CFG_G3 bound to: 16'b0010010111101000
        Parameter GTYE4_COMMON_QPLL0_LPF bound to: 10'b1000111111
        Parameter GTYE4_COMMON_QPLL0_LPF_G3 bound to: 10'b0111010101
        Parameter GTYE4_COMMON_QPLL0_PCI_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0_RATE_SW_USE_DRP bound to: 1'b1
        Parameter GTYE4_COMMON_QPLL0_REFCLK_DIV bound to: 1 - type: integer
        Parameter GTYE4_COMMON_QPLL0_SDM_CFG0 bound to: 16'b0000000010000000
        Parameter GTYE4_COMMON_QPLL0_SDM_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_QPLL0_SDM_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_QPLL1CLKOUT_RATE bound to: FULL - type: string
        Parameter GTYE4_COMMON_QPLL1_CFG0 bound to: 16'b0011001100011100
        Parameter GTYE4_COMMON_QPLL1_CFG1 bound to: 16'b1101000000111000
        Parameter GTYE4_COMMON_QPLL1_CFG1_G3 bound to: 16'b1101000000111000
        Parameter GTYE4_COMMON_QPLL1_CFG2 bound to: 16'b0000111111000000
        Parameter GTYE4_COMMON_QPLL1_CFG2_G3 bound to: 16'b0000111111000000
        Parameter GTYE4_COMMON_QPLL1_CFG3 bound to: 16'b0000000100100000
        Parameter GTYE4_COMMON_QPLL1_CFG4 bound to: 16'b0000000010000100
        Parameter GTYE4_COMMON_QPLL1_CP bound to: 10'b0011111111
        Parameter GTYE4_COMMON_QPLL1_CP_G3 bound to: 10'b0001111111
        Parameter GTYE4_COMMON_QPLL1_FBDIV bound to: 80 - type: integer
        Parameter GTYE4_COMMON_QPLL1_FBDIV_G3 bound to: 80 - type: integer
        Parameter GTYE4_COMMON_QPLL1_INIT_CFG0 bound to: 16'b0000001010110010
        Parameter GTYE4_COMMON_QPLL1_INIT_CFG1 bound to: 8'b00000000
        Parameter GTYE4_COMMON_QPLL1_LOCK_CFG bound to: 16'b0010010111101000
        Parameter GTYE4_COMMON_QPLL1_LOCK_CFG_G3 bound to: 16'b0010010111101000
        Parameter GTYE4_COMMON_QPLL1_LPF bound to: 10'b1100111111
        Parameter GTYE4_COMMON_QPLL1_LPF_G3 bound to: 10'b0111010100
        Parameter GTYE4_COMMON_QPLL1_PCI_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1_RATE_SW_USE_DRP bound to: 1'b1
        Parameter GTYE4_COMMON_QPLL1_REFCLK_DIV bound to: 1 - type: integer
        Parameter GTYE4_COMMON_QPLL1_SDM_CFG0 bound to: 16'b0000000010000000
        Parameter GTYE4_COMMON_QPLL1_SDM_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_QPLL1_SDM_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_RSVD_ATTR0 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_RSVD_ATTR1 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_RSVD_ATTR2 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_RSVD_ATTR3 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_RXRECCLKOUT0_SEL bound to: 2'b00
        Parameter GTYE4_COMMON_RXRECCLKOUT1_SEL bound to: 2'b00
        Parameter GTYE4_COMMON_SARC_ENB bound to: 1'b0
        Parameter GTYE4_COMMON_SARC_SEL bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0INITSEED0_0 bound to: 16'b0000000100010001
        Parameter GTYE4_COMMON_SDM0INITSEED0_1 bound to: 9'b000010001
        Parameter GTYE4_COMMON_SDM1INITSEED0_0 bound to: 16'b0000000100010001
        Parameter GTYE4_COMMON_SDM1INITSEED0_1 bound to: 9'b000010001
        Parameter GTYE4_COMMON_SIM_MODE bound to: FAST - type: string
        Parameter GTYE4_COMMON_SIM_RESET_SPEEDUP bound to: TRUE - type: string
        Parameter GTYE4_COMMON_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string
        Parameter GTYE4_COMMON_UB_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_UB_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_UB_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_UB_CFG3 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_UB_CFG4 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_UB_CFG5 bound to: 16'b0000010000000000
        Parameter GTYE4_COMMON_UB_CFG6 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_BGBYPASSB_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_BGMONITORENB_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_BGPDB_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_BGRCALOVRD_VAL bound to: 5'b10000
        Parameter GTYE4_COMMON_BGRCALOVRDENB_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_DRPADDR_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_DRPCLK_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_DRPDI_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_DRPEN_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_DRPWE_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTGREFCLK0_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTGREFCLK1_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK00_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK01_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK10_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK11_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK00_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK01_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK10_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK11_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK00_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK01_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK10_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK11_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_PCIERATEQPLL0_VAL bound to: 3'b000
        Parameter GTYE4_COMMON_PCIERATEQPLL1_VAL bound to: 3'b000
        Parameter GTYE4_COMMON_PMARSVD0_VAL bound to: 8'b00000000
        Parameter GTYE4_COMMON_PMARSVD1_VAL bound to: 8'b00000000
        Parameter GTYE4_COMMON_QPLL0CLKRSVD0_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0CLKRSVD1_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0FBDIV_VAL bound to: 8'b00000000
        Parameter GTYE4_COMMON_QPLL0LOCKDETCLK_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0LOCKEN_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0PD_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_QPLL0REFCLKSEL_VAL bound to: 3'b001
        Parameter GTYE4_COMMON_QPLL0RESET_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_QPLL1CLKRSVD0_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1CLKRSVD1_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1FBDIV_VAL bound to: 8'b00000000
        Parameter GTYE4_COMMON_QPLL1LOCKDETCLK_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1LOCKEN_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_QPLL1PD_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1REFCLKSEL_VAL bound to: 3'b001
        Parameter GTYE4_COMMON_QPLL1RESET_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLLRSVD1_VAL bound to: 8'b00000000
        Parameter GTYE4_COMMON_QPLLRSVD2_VAL bound to: 5'b00000
        Parameter GTYE4_COMMON_QPLLRSVD3_VAL bound to: 5'b00000
        Parameter GTYE4_COMMON_QPLLRSVD4_VAL bound to: 8'b00000000
        Parameter GTYE4_COMMON_RCALENB_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_SDM0DATA_VAL bound to: 25'b0000000000000000000000000
        Parameter GTYE4_COMMON_SDM0RESET_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0TOGGLE_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0WIDTH_VAL bound to: 2'b00
        Parameter GTYE4_COMMON_SDM1DATA_VAL bound to: 25'b0000000000000000000000000
        Parameter GTYE4_COMMON_SDM1RESET_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_SDM1TOGGLE_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_SDM1WIDTH_VAL bound to: 2'b00
        Parameter GTYE4_COMMON_UBCFGSTREAMEN_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBDO_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_UBDRDY_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBENABLE_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBGPI_VAL bound to: 2'b00
        Parameter GTYE4_COMMON_UBINTR_VAL bound to: 2'b00
        Parameter GTYE4_COMMON_UBIOLMBRST_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMBRST_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMCAPTURE_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMDBGRST_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMDBGUPDATE_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMREGEN_VAL bound to: 4'b0000
        Parameter GTYE4_COMMON_UBMDMSHIFT_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMSYSRST_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMTCK_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMTDI_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_BGBYPASSB_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_BGMONITORENB_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_BGPDB_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_BGRCALOVRD_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_BGRCALOVRDENB_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_DRPADDR_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_DRPCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_DRPDI_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_DRPEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_DRPWE_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTGREFCLK0_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTGREFCLK1_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK00_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK01_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK10_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK11_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK00_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK01_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK10_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK11_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK00_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK01_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK10_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK11_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_PCIERATEQPLL0_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_PCIERATEQPLL1_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_PMARSVD0_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_PMARSVD1_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0CLKRSVD0_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0CLKRSVD1_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0FBDIV_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0LOCKDETCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0LOCKEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0PD_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0REFCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0RESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1CLKRSVD0_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1CLKRSVD1_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1FBDIV_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1LOCKDETCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1LOCKEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1PD_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1REFCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1RESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLLRSVD1_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLLRSVD2_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLLRSVD3_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLLRSVD4_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_RCALENB_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0DATA_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0RESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0TOGGLE_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0WIDTH_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM1DATA_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM1RESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM1TOGGLE_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM1WIDTH_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBCFGSTREAMEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBDO_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBDRDY_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBENABLE_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBGPI_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBINTR_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBIOLMBRST_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMBRST_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMCAPTURE_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMDBGRST_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMDBGUPDATE_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMREGEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMSHIFT_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMSYSRST_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMTCK_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMTDI_TIE_EN bound to: 1'b0
        Parameter AEN_QPLL0_FBDIV bound to: 1'b1
        Parameter AEN_QPLL1_FBDIV bound to: 1'b1
        Parameter AEN_SDM0TOGGLE bound to: 1'b0
        Parameter AEN_SDM1TOGGLE bound to: 1'b0
        Parameter A_SDM0TOGGLE bound to: 1'b0
        Parameter A_SDM1DATA_HIGH bound to: 9'b000000000
        Parameter A_SDM1DATA_LOW bound to: 16'b0000000000000000
        Parameter A_SDM1TOGGLE bound to: 1'b0
        Parameter BIAS_CFG0 bound to: 16'b0000000000000000
        Parameter BIAS_CFG1 bound to: 16'b0000000000000000
        Parameter BIAS_CFG2 bound to: 16'b0000010100100100
        Parameter BIAS_CFG3 bound to: 16'b0000000001000001
        Parameter BIAS_CFG4 bound to: 16'b0000000000010000
        Parameter BIAS_CFG_RSVD bound to: 16'b0000000000000000
        Parameter COMMON_CFG0 bound to: 16'b0000000000000000
        Parameter COMMON_CFG1 bound to: 16'b0000000000000000
        Parameter POR_CFG bound to: 16'b0000000000000000
        Parameter PPF0_CFG bound to: 16'b0000011000000000
        Parameter PPF1_CFG bound to: 16'b0000100000000000
        Parameter QPLL0CLKOUT_RATE bound to: HALF - type: string
        Parameter QPLL0_CFG0 bound to: 16'b0011001100011100
        Parameter QPLL0_CFG1 bound to: 16'b1101000000111000
        Parameter QPLL0_CFG1_G3 bound to: 16'b1101000000111000
        Parameter QPLL0_CFG2 bound to: 16'b0000111111000000
        Parameter QPLL0_CFG2_G3 bound to: 16'b0000111111000000
        Parameter QPLL0_CFG3 bound to: 16'b0000000100100000
        Parameter QPLL0_CFG4 bound to: 16'b0000000000000010
        Parameter QPLL0_CP bound to: 10'b0011111111
        Parameter QPLL0_CP_G3 bound to: 10'b0000001111
        Parameter QPLL0_FBDIV bound to: 66 - type: integer
        Parameter QPLL0_FBDIV_G3 bound to: 160 - type: integer
        Parameter QPLL0_INIT_CFG0 bound to: 16'b0000001010110010
        Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000
        Parameter QPLL0_LOCK_CFG bound to: 16'b0010010111101000
        Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0010010111101000
        Parameter QPLL0_LPF bound to: 10'b1000111111
        Parameter QPLL0_LPF_G3 bound to: 10'b0111010101
        Parameter QPLL0_PCI_EN bound to: 1'b0
        Parameter QPLL0_RATE_SW_USE_DRP bound to: 1'b1
        Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer
        Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000010000000
        Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000
        Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000
        Parameter QPLL1CLKOUT_RATE bound to: FULL - type: string
        Parameter QPLL1_CFG0 bound to: 16'b0011001100011100
        Parameter QPLL1_CFG1 bound to: 16'b1101000000111000
        Parameter QPLL1_CFG1_G3 bound to: 16'b1101000000111000
        Parameter QPLL1_CFG2 bound to: 16'b0000111111000000
        Parameter QPLL1_CFG2_G3 bound to: 16'b0000111111000000
        Parameter QPLL1_CFG3 bound to: 16'b0000000100100000
        Parameter QPLL1_CFG4 bound to: 16'b0000000010000100
        Parameter QPLL1_CP bound to: 10'b0011111111
        Parameter QPLL1_CP_G3 bound to: 10'b0001111111
        Parameter QPLL1_FBDIV bound to: 80 - type: integer
        Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer
        Parameter QPLL1_INIT_CFG0 bound to: 16'b0000001010110010
        Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000
        Parameter QPLL1_LOCK_CFG bound to: 16'b0010010111101000
        Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0010010111101000
        Parameter QPLL1_LPF bound to: 10'b1100111111
        Parameter QPLL1_LPF_G3 bound to: 10'b0111010100
        Parameter QPLL1_PCI_EN bound to: 1'b0
        Parameter QPLL1_RATE_SW_USE_DRP bound to: 1'b1
        Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer
        Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000010000000
        Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000
        Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000
        Parameter RSVD_ATTR0 bound to: 16'b0000000000000000
        Parameter RSVD_ATTR1 bound to: 16'b0000000000000000
        Parameter RSVD_ATTR2 bound to: 16'b0000000000000000
        Parameter RSVD_ATTR3 bound to: 16'b0000000000000000
        Parameter RXRECCLKOUT0_SEL bound to: 2'b00
        Parameter RXRECCLKOUT1_SEL bound to: 2'b00
        Parameter SARC_ENB bound to: 1'b0
        Parameter SARC_SEL bound to: 1'b0
        Parameter SDM0INITSEED0_0 bound to: 16'b0000000100010001
        Parameter SDM0INITSEED0_1 bound to: 9'b000010001
        Parameter SDM1INITSEED0_0 bound to: 16'b0000000100010001
        Parameter SDM1INITSEED0_1 bound to: 9'b000010001
        Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string
        Parameter SIM_MODE bound to: FAST - type: string
        Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string
        Parameter UB_CFG0 bound to: 16'b0000000000000000
        Parameter UB_CFG1 bound to: 16'b0000000000000000
        Parameter UB_CFG2 bound to: 16'b0000000000000000
        Parameter UB_CFG3 bound to: 16'b0000000000000000
        Parameter UB_CFG4 bound to: 16'b0000000000000000
        Parameter UB_CFG5 bound to: 16'b0000010000000000
        Parameter UB_CFG6 bound to: 16'b0000000000000000
        Parameter MASTER_EN bound to: 0 - type: integer
        Parameter NUM_CHANNELS bound to: 4 - type: integer
        Parameter NUM_CHANNELS bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0
        Parameter GTYE4_CHANNEL_ACJTAG_MODE bound to: 1'b0
        Parameter GTYE4_CHANNEL_ACJTAG_RESET bound to: 1'b0
        Parameter GTYE4_CHANNEL_ADAPT_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ADAPT_CFG1 bound to: 16'b1111101100011100
        Parameter GTYE4_CHANNEL_ADAPT_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_ALIGN_COMMA_WORD bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_DET bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011
        Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_DET bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100
        Parameter GTYE4_CHANNEL_A_RXOSCALRESET bound to: 1'b0
        Parameter GTYE4_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0
        Parameter GTYE4_CHANNEL_A_RXTERMINATION bound to: 1'b1
        Parameter GTYE4_CHANNEL_A_TXDIFFCTRL bound to: 5'b01100
        Parameter GTYE4_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0
        Parameter GTYE4_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string
        Parameter GTYE4_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CFOK_PWRSVE_EN bound to: 1'b1
        Parameter GTYE4_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_CH_HSPMUX bound to: 16'b1001000010010000
        Parameter GTYE4_CHANNEL_CKCAL1_CFG_0 bound to: 16'b0100000001000000
        Parameter GTYE4_CHANNEL_CKCAL1_CFG_1 bound to: 16'b0001000001000000
        Parameter GTYE4_CHANNEL_CKCAL1_CFG_2 bound to: 16'b0010000000001000
        Parameter GTYE4_CHANNEL_CKCAL1_CFG_3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_CKCAL2_CFG_0 bound to: 16'b0100000001000000
        Parameter GTYE4_CHANNEL_CKCAL2_CFG_1 bound to: 16'b0000000001000000
        Parameter GTYE4_CHANNEL_CKCAL2_CFG_2 bound to: 16'b0001000000000000
        Parameter GTYE4_CHANNEL_CKCAL2_CFG_3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_CKCAL2_CFG_4 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_CLK_CORRECT_USE bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_CLK_COR_KEEP_IDLE bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_CLK_COR_MAX_LAT bound to: 24 - type: integer
        Parameter GTYE4_CHANNEL_CLK_COR_MIN_LAT bound to: 16 - type: integer
        Parameter GTYE4_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_USE bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_LEN bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_CPLL_CFG0 bound to: 16'b0000000111111010
        Parameter GTYE4_CHANNEL_CPLL_CFG1 bound to: 16'b0000000000101011
        Parameter GTYE4_CHANNEL_CPLL_CFG2 bound to: 16'b0000000000000010
        Parameter GTYE4_CHANNEL_CPLL_CFG3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_CPLL_FBDIV bound to: 2 - type: integer
        Parameter GTYE4_CHANNEL_CPLL_FBDIV_45 bound to: 5 - type: integer
        Parameter GTYE4_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010
        Parameter GTYE4_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000
        Parameter GTYE4_CHANNEL_CPLL_REFCLK_DIV bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_CTRL bound to: 3'b000
        Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DDI_CTRL bound to: 2'b00
        Parameter GTYE4_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer
        Parameter GTYE4_CHANNEL_DEC_MCOMMA_DETECT bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_DEC_PCOMMA_DETECT bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_DELAY_ELEC bound to: 1'b0
        Parameter GTYE4_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_ES_CONTROL bound to: 6'b000000
        Parameter GTYE4_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000
        Parameter GTYE4_CHANNEL_ES_PRESCALE bound to: 5'b00000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER5 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER6 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER7 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER8 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER9 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK5 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK6 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK7 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK8 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK9 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK5 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK6 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK7 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK8 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK9 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_EYESCAN_VP_RANGE bound to: 0 - type: integer
        Parameter GTYE4_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111
        Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111
        Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_GEARBOX_MODE bound to: 5'b00000
        Parameter GTYE4_CHANNEL_ISCAN_CK_PH_SEL2 bound to: 1'b0
        Parameter GTYE4_CHANNEL_LOCAL_MASTER bound to: 1'b1
        Parameter GTYE4_CHANNEL_LPBK_BIAS_CTRL bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_LPBK_EN_RCAL_B bound to: 1'b0
        Parameter GTYE4_CHANNEL_LPBK_EXT_RCAL bound to: 4'b1000
        Parameter GTYE4_CHANNEL_LPBK_IND_CTRL0 bound to: 5 - type: integer
        Parameter GTYE4_CHANNEL_LPBK_IND_CTRL1 bound to: 5 - type: integer
        Parameter GTYE4_CHANNEL_LPBK_IND_CTRL2 bound to: 5 - type: integer
        Parameter GTYE4_CHANNEL_LPBK_RG_CTRL bound to: 2 - type: integer
        Parameter GTYE4_CHANNEL_OOBDIVCTL bound to: 2'b00
        Parameter GTYE4_CHANNEL_OOB_PWRUP bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string
        Parameter GTYE4_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00
        Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000
        Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000
        Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000
        Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000
        Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000
        Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100
        Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000
        Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000
        Parameter GTYE4_CHANNEL_PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000
        Parameter GTYE4_CHANNEL_PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b11
        Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11
        Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10
        Parameter GTYE4_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101
        Parameter GTYE4_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0010100000001010
        Parameter GTYE4_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100
        Parameter GTYE4_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0010100000001010
        Parameter GTYE4_CHANNEL_PCS_PCIE_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_PCS_RSVD0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100
        Parameter GTYE4_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001
        Parameter GTYE4_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100
        Parameter GTYE4_CHANNEL_PREIQ_FREQ_BST bound to: 3 - type: integer
        Parameter GTYE4_CHANNEL_RATE_SW_USE_DRP bound to: 1'b1
        Parameter GTYE4_CHANNEL_RCLK_SIPO_DLY_ENB bound to: 1'b0
        Parameter GTYE4_CHANNEL_RCLK_SIPO_INV_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RTX_BUF_CML_CTRL bound to: 3'b111
        Parameter GTYE4_CHANNEL_RTX_BUF_TERM_CTRL bound to: 2'b11
        Parameter GTYE4_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011
        Parameter GTYE4_CHANNEL_RXBUF_ADDR_MODE bound to: FAST - type: string
        Parameter GTYE4_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b1000
        Parameter GTYE4_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000
        Parameter GTYE4_CHANNEL_RXBUF_EN bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVFLW bound to: 49 - type: integer
        Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVRD bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 7 - type: integer
        Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001
        Parameter GTYE4_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001
        Parameter GTYE4_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000011
        Parameter GTYE4_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011
        Parameter GTYE4_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCDR_CFG2 bound to: 16'b0000000111101001
        Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN2 bound to: 10'b1001101001
        Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000001001101001
        Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100
        Parameter GTYE4_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000010000
        Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN2 bound to: 6'b010000
        Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000010000
        Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN4 bound to: 16'b0000000000010000
        Parameter GTYE4_CHANNEL_RXCDR_CFG4 bound to: 16'b0101110011110110
        Parameter GTYE4_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110
        Parameter GTYE4_CHANNEL_RXCDR_CFG5 bound to: 16'b1011010001101011
        Parameter GTYE4_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011
        Parameter GTYE4_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001
        Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111
        Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCFOK_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCFOK_CFG1 bound to: 16'b1000000000010101
        Parameter GTYE4_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000001010101110
        Parameter GTYE4_CHANNEL_RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter GTYE4_CHANNEL_RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter GTYE4_CHANNEL_RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter GTYE4_CHANNEL_RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter GTYE4_CHANNEL_RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter GTYE4_CHANNEL_RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter GTYE4_CHANNEL_RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111
        Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010
        Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000
        Parameter GTYE4_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000
        Parameter GTYE4_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b1000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b1111111111100000
        Parameter GTYE4_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_KH_CFG0 bound to: 16'b1000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_KH_CFG1 bound to: 16'b1111111000000000
        Parameter GTYE4_CHANNEL_RXDFE_KH_CFG2 bound to: 16'b0010100000011100
        Parameter GTYE4_CHANNEL_RXDFE_KH_CFG3 bound to: 16'b0100000100100000
        Parameter GTYE4_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b0010000000000000
        Parameter GTYE4_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b1000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011
        Parameter GTYE4_CHANNEL_RXDFE_UT_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b0000000000110011
        Parameter GTYE4_CHANNEL_RXDLY_CFG bound to: 16'b0000000000010000
        Parameter GTYE4_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000
        Parameter GTYE4_CHANNEL_RXELECIDLE_CFG bound to: SIGCFG_4 - type: string
        Parameter GTYE4_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 3 - type: integer
        Parameter GTYE4_CHANNEL_RXGEARBOX_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001
        Parameter GTYE4_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXLPM_GC_CFG bound to: 16'b1111100000000000
        Parameter GTYE4_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b1010000000000010
        Parameter GTYE4_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXOOB_CFG bound to: 9'b000000110
        Parameter GTYE4_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string
        Parameter GTYE4_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011
        Parameter GTYE4_CHANNEL_RXOUT_DIV bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011
        Parameter GTYE4_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000001110000
        Parameter GTYE4_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000
        Parameter GTYE4_CHANNEL_RXPHSLIP_CFG bound to: 16'b1001100100110011
        Parameter GTYE4_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000
        Parameter GTYE4_CHANNEL_RXPI_CFG0 bound to: 16'b0011000000000110
        Parameter GTYE4_CHANNEL_RXPI_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string
        Parameter GTYE4_CHANNEL_RXPMARESET_TIME bound to: 5'b00011
        Parameter GTYE4_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer
        Parameter GTYE4_CHANNEL_RXREFCLKDIV2_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer
        Parameter GTYE4_CHANNEL_RXSLIDE_MODE bound to: OFF - type: string
        Parameter GTYE4_CHANNEL_RXSYNC_MULTILANE bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXSYNC_OVRD bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_AFE_CM_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0001001010110000
        Parameter GTYE4_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000
        Parameter GTYE4_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_CLK25_DIV bound to: 7 - type: integer
        Parameter GTYE4_CHANNEL_RX_CLKMUX_EN bound to: 1'b1
        Parameter GTYE4_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000
        Parameter GTYE4_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010
        Parameter GTYE4_CHANNEL_RX_CM_BUF_PD bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_CM_SEL bound to: 3 - type: integer
        Parameter GTYE4_CHANNEL_RX_CM_TRIM bound to: 10 - type: integer
        Parameter GTYE4_CHANNEL_RX_CTLE_PWR_SAVING bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_CTLE_RES_CTRL bound to: 4'b0000
        Parameter GTYE4_CHANNEL_RX_DATA_WIDTH bound to: 80 - type: integer
        Parameter GTYE4_CHANNEL_RX_DDI_SEL bound to: 6'b000000
        Parameter GTYE4_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_RX_DEGEN_CTRL bound to: 3'b111
        Parameter GTYE4_CHANNEL_RX_DFELPM_CFG0 bound to: 10 - type: integer
        Parameter GTYE4_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1
        Parameter GTYE4_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1
        Parameter GTYE4_CHANNEL_RX_DFE_AGC_CFG1 bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer
        Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer
        Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11
        Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer
        Parameter GTYE4_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001
        Parameter GTYE4_CHANNEL_RX_EN_CTLE_RCAL_B bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_EN_SUM_RCAL_B bound to: 0 - type: integer
        Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000
        Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b10
        Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_I2V_FILTER_EN bound to: 1'b1
        Parameter GTYE4_CHANNEL_RX_INT_DATAWIDTH bound to: 2 - type: integer
        Parameter GTYE4_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_PMA_RSV0 bound to: 16'b0000000000101111
        Parameter GTYE4_CHANNEL_RX_PROGDIV_CFG bound to: 0.000000 - type: double
        Parameter GTYE4_CHANNEL_RX_PROGDIV_RATE bound to: 16'b0000000000000001
        Parameter GTYE4_CHANNEL_RX_RESLOAD_CTRL bound to: 4'b0000
        Parameter GTYE4_CHANNEL_RX_RESLOAD_OVRD bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111
        Parameter GTYE4_CHANNEL_RX_SIG_VALID_DLY bound to: 11 - type: integer
        Parameter GTYE4_CHANNEL_RX_SUM_DEGEN_AVTT_OVERITE bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b0000
        Parameter GTYE4_CHANNEL_RX_SUM_PWR_SAVING bound to: 0 - type: integer
        Parameter GTYE4_CHANNEL_RX_SUM_RES_CTRL bound to: 4'b0000
        Parameter GTYE4_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b1001
        Parameter GTYE4_CHANNEL_RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1
        Parameter GTYE4_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b100
        Parameter GTYE4_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b10
        Parameter GTYE4_CHANNEL_RX_VREG_CTRL bound to: 3'b010
        Parameter GTYE4_CHANNEL_RX_VREG_PDB bound to: 1'b1
        Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR bound to: 2'b10
        Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN3 bound to: 2'b00
        Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN4 bound to: 2'b01
        Parameter GTYE4_CHANNEL_RX_XCLK_SEL bound to: RXDES - type: string
        Parameter GTYE4_CHANNEL_RX_XMODE_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_SAMPLE_CLK_PHASE bound to: 1'b0
        Parameter GTYE4_CHANNEL_SAS_12G_MODE bound to: 1'b0
        Parameter GTYE4_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1111
        Parameter GTYE4_CHANNEL_SATA_BURST_VAL bound to: 3'b100
        Parameter GTYE4_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string
        Parameter GTYE4_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100
        Parameter GTYE4_CHANNEL_SHOW_REALIGN_COMMA bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_SIM_MODE bound to: FAST - type: string
        Parameter GTYE4_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string
        Parameter GTYE4_CHANNEL_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string
        Parameter GTYE4_CHANNEL_SRSTMODE bound to: 1'b0
        Parameter GTYE4_CHANNEL_TAPDLY_SET_TX bound to: 2'b00
        Parameter GTYE4_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000000010
        Parameter GTYE4_CHANNEL_TERM_RCAL_OVRD bound to: 3'b001
        Parameter GTYE4_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110
        Parameter GTYE4_CHANNEL_TST_RSV0 bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_TST_RSV1 bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_TXBUF_EN bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_TXDLY_CFG bound to: 16'b1000000000010000
        Parameter GTYE4_CHANNEL_TXDLY_LCFG bound to: 16'b0000000000110000
        Parameter GTYE4_CHANNEL_TXDRV_FREQBAND bound to: 3 - type: integer
        Parameter GTYE4_CHANNEL_TXFE_CFG0 bound to: 16'b0000001111000110
        Parameter GTYE4_CHANNEL_TXFE_CFG1 bound to: 16'b1111100000000000
        Parameter GTYE4_CHANNEL_TXFE_CFG2 bound to: 16'b1111100000000000
        Parameter GTYE4_CHANNEL_TXFE_CFG3 bound to: 16'b1111100000000000
        Parameter GTYE4_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string
        Parameter GTYE4_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_TXGEARBOX_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_TXOUT_DIV bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011
        Parameter GTYE4_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0110000001110000
        Parameter GTYE4_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000000001111
        Parameter GTYE4_CHANNEL_TXPH_CFG bound to: 16'b0000011100100011
        Parameter GTYE4_CHANNEL_TXPH_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000
        Parameter GTYE4_CHANNEL_TXPI_CFG0 bound to: 16'b0011000000000000
        Parameter GTYE4_CHANNEL_TXPI_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPI_PPM bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001
        Parameter GTYE4_CHANNEL_TXPMARESET_TIME bound to: 5'b00011
        Parameter GTYE4_CHANNEL_TXREFCLKDIV2_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSWBST_BST bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_TXSWBST_EN bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_TXSWBST_MAG bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_TXSYNC_MULTILANE bound to: 1'b1
        Parameter GTYE4_CHANNEL_TXSYNC_OVRD bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_CLK25_DIV bound to: 7 - type: integer
        Parameter GTYE4_CHANNEL_TX_CLKMUX_EN bound to: 1'b1
        Parameter GTYE4_CHANNEL_TX_DATA_WIDTH bound to: 80 - type: integer
        Parameter GTYE4_CHANNEL_TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter GTYE4_CHANNEL_TX_DEEMPH0 bound to: 6'b000000
        Parameter GTYE4_CHANNEL_TX_DEEMPH1 bound to: 6'b000000
        Parameter GTYE4_CHANNEL_TX_DEEMPH2 bound to: 6'b000000
        Parameter GTYE4_CHANNEL_TX_DEEMPH3 bound to: 6'b000000
        Parameter GTYE4_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001
        Parameter GTYE4_CHANNEL_TX_DRIVE_MODE bound to: DIRECT - type: string
        Parameter GTYE4_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100
        Parameter GTYE4_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011
        Parameter GTYE4_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_FIFO_BYP_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_INT_DATAWIDTH bound to: 2 - type: integer
        Parameter GTYE4_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1011000
        Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1010111
        Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1010101
        Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1010011
        Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1010001
        Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1001100
        Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1001011
        Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1001000
        Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010
        Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000
        Parameter GTYE4_CHANNEL_TX_PHICAL_CFG0 bound to: 16'b0000000000100000
        Parameter GTYE4_CHANNEL_TX_PHICAL_CFG1 bound to: 16'b0000000001000000
        Parameter GTYE4_CHANNEL_TX_PI_BIASSET bound to: 3 - type: integer
        Parameter GTYE4_CHANNEL_TX_PMADATA_OPT bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_PMA_RSV0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_TX_PMA_RSV1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_TX_PROGCLK_SEL bound to: PREPI - type: string
        Parameter GTYE4_CHANNEL_TX_PROGDIV_CFG bound to: 20.000000 - type: double
        Parameter GTYE4_CHANNEL_TX_PROGDIV_RATE bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010
        Parameter GTYE4_CHANNEL_TX_RXDETECT_REF bound to: 5 - type: integer
        Parameter GTYE4_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111
        Parameter GTYE4_CHANNEL_TX_SW_MEAS bound to: 2'b00
        Parameter GTYE4_CHANNEL_TX_VREG_CTRL bound to: 3'b011
        Parameter GTYE4_CHANNEL_TX_VREG_PDB bound to: 1'b1
        Parameter GTYE4_CHANNEL_TX_VREG_VREFSEL bound to: 2'b10
        Parameter GTYE4_CHANNEL_TX_XCLK_SEL bound to: TXOUT - type: string
        Parameter GTYE4_CHANNEL_USB_BOTH_BURST_IDLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_USB_BURSTMAX_U3WAKE bound to: 7'b1111111
        Parameter GTYE4_CHANNEL_USB_BURSTMIN_U3WAKE bound to: 7'b1100011
        Parameter GTYE4_CHANNEL_USB_CLK_COR_EQ_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_USB_EXT_CNTL bound to: 1'b1
        Parameter GTYE4_CHANNEL_USB_IDLEMAX_POLLING bound to: 10'b1010111011
        Parameter GTYE4_CHANNEL_USB_IDLEMIN_POLLING bound to: 10'b0100101011
        Parameter GTYE4_CHANNEL_USB_LFPSPING_BURST bound to: 9'b000000101
        Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_BURST bound to: 9'b000110001
        Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100
        Parameter GTYE4_CHANNEL_USB_LFPSU1EXIT_BURST bound to: 9'b000011101
        Parameter GTYE4_CHANNEL_USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011
        Parameter GTYE4_CHANNEL_USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011
        Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD bound to: 4'b0011
        Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1
        Parameter GTYE4_CHANNEL_USB_MODE bound to: 1'b0
        Parameter GTYE4_CHANNEL_USB_PCIE_ERR_REP_DIS bound to: 1'b0
        Parameter GTYE4_CHANNEL_USB_PING_SATA_MAX_INIT bound to: 21 - type: integer
        Parameter GTYE4_CHANNEL_USB_PING_SATA_MIN_INIT bound to: 12 - type: integer
        Parameter GTYE4_CHANNEL_USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer
        Parameter GTYE4_CHANNEL_USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_USB_RAW_ELEC bound to: 1'b0
        Parameter GTYE4_CHANNEL_USB_RXIDLE_P0_CTRL bound to: 1'b1
        Parameter GTYE4_CHANNEL_USB_TXIDLE_TUNE_ENABLE bound to: 1'b1
        Parameter GTYE4_CHANNEL_USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer
        Parameter GTYE4_CHANNEL_USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_USB_U2_SAS_MAX_COM bound to: 64 - type: integer
        Parameter GTYE4_CHANNEL_USB_U2_SAS_MIN_COM bound to: 36 - type: integer
        Parameter GTYE4_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_Y_ALL_MODE bound to: 1'b0
        Parameter GTYE4_CHANNEL_CDRSTEPDIR_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CDRSTEPSQ_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CDRSTEPSX_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CFGRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CLKRSVD0_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CLKRSVD1_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLFREQLOCK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLPD_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001
        Parameter GTYE4_CHANNEL_CPLLRESET_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_DMONITORCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPADDR_VAL bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_DRPCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_DRPEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPRST_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPWE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_EYESCANRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_FREQOS_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTGREFCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTREFCLK0_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTREFCLK1_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_GTRXRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTRXRESETSEL_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTTXRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTTXRESETSEL_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTYRXN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTYRXP_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_INCPCTRL_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_LOOPBACK_VAL bound to: 3'b000
        Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_QPLL0CLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL1CLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RESETOVRD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX8B10BEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXAFECFOKEN_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXBUFRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDRRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000
        Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000
        Parameter GTYE4_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCKCALRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCKCALSTART_VAL bound to: 7'b0000000
        Parameter GTYE4_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_VAL bound to: 4'b1101
        Parameter GTYE4_CHANNEL_RXDFECFOKFEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEKHHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXDLYEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b11
        Parameter GTYE4_CHANNEL_RXEQTRAINING_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLATCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00
        Parameter GTYE4_CHANNEL_RXOOBRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOSHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b010
        Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPCSRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPD_VAL bound to: 2'b00
        Parameter GTYE4_CHANNEL_RXPHALIGN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPHDLYPD_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b10
        Parameter GTYE4_CHANNEL_RXPMARESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPOLARITY_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000
        Parameter GTYE4_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXRATE_VAL bound to: 3'b000
        Parameter GTYE4_CHANNEL_RXRATEMODE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIDE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNCIN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b11
        Parameter GTYE4_CHANNEL_RXTERMINATION_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXUSERRDY_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXUSRCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000
        Parameter GTYE4_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_TX8B10BEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCOMINIT_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCOMSAS_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_TXDATA_VAL bound to: 128'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000
        Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_TXDCCFORCESTART_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDCCRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDEEMPH_VAL bound to: 2'b00
        Parameter GTYE4_CHANNEL_TXDETECTRX_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDIFFCTRL_VAL bound to: 5'b11000
        Parameter GTYE4_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_TXDLYEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXELECIDLE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXHEADER_VAL bound to: 6'b000000
        Parameter GTYE4_CHANNEL_TXINHIBIT_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLATCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLFPSTRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b1010000
        Parameter GTYE4_CHANNEL_TXMARGIN_VAL bound to: 3'b000
        Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXONESZEROS_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b101
        Parameter GTYE4_CHANNEL_TXPCSRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPD_VAL bound to: 2'b00
        Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHALIGN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHDLYPD_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHINIT_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMPD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000
        Parameter GTYE4_CHANNEL_TXPISOPD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b10
        Parameter GTYE4_CHANNEL_TXPMARESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPOLARITY_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000
        Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000
        Parameter GTYE4_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000
        Parameter GTYE4_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXRATE_VAL bound to: 3'b000
        Parameter GTYE4_CHANNEL_TXRATEMODE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000
        Parameter GTYE4_CHANNEL_TXSWING_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNCIN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b11
        Parameter GTYE4_CHANNEL_TXUSERRDY_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_TXUSRCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CDRSTEPDIR_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CDRSTEPSQ_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CDRSTEPSX_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLFREQLOCK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPDI_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPRST_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPWE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_FREQOS_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTRXRESETSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTTXRESETSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTYRXN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTYRXP_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_INCPCTRL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXAFECFOKEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCKCALRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCKCALSTART_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKFEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEKHHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXEQTRAINING_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXRATE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXTERMINATION_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TSTIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDATA_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDCCFORCESTART_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDCCRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLFPSTRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXONESZEROS_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXRATE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSWING_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0
        Parameter ACJTAG_DEBUG_MODE bound to: 1'b0
        Parameter ACJTAG_MODE bound to: 1'b0
        Parameter ACJTAG_RESET bound to: 1'b0
        Parameter ADAPT_CFG0 bound to: 16'b0000000000000000
        Parameter ADAPT_CFG1 bound to: 16'b1111101100011100
        Parameter ADAPT_CFG2 bound to: 16'b0000000000000000
        Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string
        Parameter ALIGN_COMMA_ENABLE bound to: 10'b0000000000
        Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer
        Parameter ALIGN_MCOMMA_DET bound to: FALSE - type: string
        Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011
        Parameter ALIGN_PCOMMA_DET bound to: FALSE - type: string
        Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100
        Parameter A_RXOSCALRESET bound to: 1'b0
        Parameter A_RXPROGDIVRESET bound to: 1'b0
        Parameter A_RXTERMINATION bound to: 1'b1
        Parameter A_TXDIFFCTRL bound to: 5'b01100
        Parameter A_TXPROGDIVRESET bound to: 1'b0
        Parameter CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string
        Parameter CDR_SWAP_MODE_EN bound to: 1'b0
        Parameter CFOK_PWRSVE_EN bound to: 1'b1
        Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string
        Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer
        Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111
        Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111
        Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string
        Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer
        Parameter CH_HSPMUX bound to: 16'b1001000010010000
        Parameter CKCAL1_CFG_0 bound to: 16'b0100000001000000
        Parameter CKCAL1_CFG_1 bound to: 16'b0001000001000000
        Parameter CKCAL1_CFG_2 bound to: 16'b0010000000001000
        Parameter CKCAL1_CFG_3 bound to: 16'b0000000000000000
        Parameter CKCAL2_CFG_0 bound to: 16'b0100000001000000
        Parameter CKCAL2_CFG_1 bound to: 16'b0000000001000000
        Parameter CKCAL2_CFG_2 bound to: 16'b0001000000000000
        Parameter CKCAL2_CFG_3 bound to: 16'b0000000000000000
        Parameter CKCAL2_CFG_4 bound to: 16'b0000000000000000
        Parameter CLK_CORRECT_USE bound to: FALSE - type: string
        Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string
        Parameter CLK_COR_MAX_LAT bound to: 24 - type: integer
        Parameter CLK_COR_MIN_LAT bound to: 16 - type: integer
        Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string
        Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer
        Parameter CLK_COR_SEQ_1_1 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111
        Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111
        Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string
        Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer
        Parameter CPLL_CFG0 bound to: 16'b0000000111111010
        Parameter CPLL_CFG1 bound to: 16'b0000000000101011
        Parameter CPLL_CFG2 bound to: 16'b0000000000000010
        Parameter CPLL_CFG3 bound to: 16'b0000000000000000
        Parameter CPLL_FBDIV bound to: 2 - type: integer
        Parameter CPLL_FBDIV_45 bound to: 5 - type: integer
        Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010
        Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000
        Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer
        Parameter CTLE3_OCAP_EXT_CTRL bound to: 3'b000
        Parameter CTLE3_OCAP_EXT_EN bound to: 1'b0
        Parameter DDI_CTRL bound to: 2'b00
        Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer
        Parameter DEC_MCOMMA_DETECT bound to: FALSE - type: string
        Parameter DEC_PCOMMA_DETECT bound to: FALSE - type: string
        Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string
        Parameter DELAY_ELEC bound to: 1'b0
        Parameter DMONITOR_CFG0 bound to: 10'b0000000000
        Parameter DMONITOR_CFG1 bound to: 8'b00000000
        Parameter ES_CLK_PHASE_SEL bound to: 1'b0
        Parameter ES_CONTROL bound to: 6'b000000
        Parameter ES_ERRDET_EN bound to: FALSE - type: string
        Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string
        Parameter ES_HORZ_OFFSET bound to: 12'b000000000000
        Parameter ES_PRESCALE bound to: 5'b00000
        Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER5 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER6 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER7 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER8 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER9 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK5 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK6 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK7 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK8 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK9 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK5 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK6 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK7 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK8 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK9 bound to: 16'b0000000000000000
        Parameter EYESCAN_VP_RANGE bound to: 0 - type: integer
        Parameter EYE_SCAN_SWAP_EN bound to: 1'b0
        Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111
        Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111
        Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string
        Parameter GEARBOX_MODE bound to: 5'b00000
        Parameter ISCAN_CK_PH_SEL2 bound to: 1'b0
        Parameter LOCAL_MASTER bound to: 1'b1
        Parameter LPBK_BIAS_CTRL bound to: 4 - type: integer
        Parameter LPBK_EN_RCAL_B bound to: 1'b0
        Parameter LPBK_EXT_RCAL bound to: 4'b1000
        Parameter LPBK_IND_CTRL0 bound to: 5 - type: integer
        Parameter LPBK_IND_CTRL1 bound to: 5 - type: integer
        Parameter LPBK_IND_CTRL2 bound to: 5 - type: integer
        Parameter LPBK_RG_CTRL bound to: 2 - type: integer
        Parameter OOBDIVCTL bound to: 2'b00
        Parameter OOB_PWRUP bound to: 1'b0
        Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string
        Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0
        Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00
        Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0
        Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000
        Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000
        Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000
        Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0
        Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0
        Parameter PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000
        Parameter PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000
        Parameter PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100
        Parameter PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000
        Parameter PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000
        Parameter PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string
        Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000
        Parameter PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string
        Parameter PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b11
        Parameter PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11
        Parameter PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10
        Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101
        Parameter PCIE_RXPMA_CFG bound to: 16'b0010100000001010
        Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100
        Parameter PCIE_TXPMA_CFG bound to: 16'b0010100000001010
        Parameter PCS_PCIE_EN bound to: FALSE - type: string
        Parameter PCS_RSVD0 bound to: 16'b0000000000000000
        Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100
        Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001
        Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100
        Parameter PREIQ_FREQ_BST bound to: 3 - type: integer
        Parameter RATE_SW_USE_DRP bound to: 1'b1
        Parameter RCLK_SIPO_DLY_ENB bound to: 1'b0
        Parameter RCLK_SIPO_INV_EN bound to: 1'b0
        Parameter RTX_BUF_CML_CTRL bound to: 3'b111
        Parameter RTX_BUF_TERM_CTRL bound to: 2'b11
        Parameter RXBUFRESET_TIME bound to: 5'b00011
        Parameter RXBUF_ADDR_MODE bound to: FAST - type: string
        Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000
        Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000
        Parameter RXBUF_EN bound to: TRUE - type: string
        Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string
        Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string
        Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string
        Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string
        Parameter RXBUF_THRESH_OVFLW bound to: 49 - type: integer
        Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string
        Parameter RXBUF_THRESH_UNDFLW bound to: 7 - type: integer
        Parameter RXCDRFREQRESET_TIME bound to: 5'b00001
        Parameter RXCDRPHRESET_TIME bound to: 5'b00001
        Parameter RXCDR_CFG0 bound to: 16'b0000000000000011
        Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011
        Parameter RXCDR_CFG1 bound to: 16'b0000000000000000
        Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000
        Parameter RXCDR_CFG2 bound to: 16'b0000000111101001
        Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001101001
        Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000001001101001
        Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100
        Parameter RXCDR_CFG3 bound to: 16'b0000000000010000
        Parameter RXCDR_CFG3_GEN2 bound to: 6'b010000
        Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010000
        Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000010000
        Parameter RXCDR_CFG4 bound to: 16'b0101110011110110
        Parameter RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110
        Parameter RXCDR_CFG5 bound to: 16'b1011010001101011
        Parameter RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011
        Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0
        Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0
        Parameter RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001
        Parameter RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111
        Parameter RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000
        Parameter RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000
        Parameter RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000
        Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0
        Parameter RXCFOK_CFG0 bound to: 16'b0000000000000000
        Parameter RXCFOK_CFG1 bound to: 16'b1000000000010101
        Parameter RXCFOK_CFG2 bound to: 16'b0000001010101110
        Parameter RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter RXDFELPMRESET_TIME bound to: 7'b0001111
        Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010
        Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000
        Parameter RXDFE_CFG0 bound to: 16'b0000101000000000
        Parameter RXDFE_CFG1 bound to: 16'b0000000000000000
        Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_GC_CFG1 bound to: 16'b1000000000000000
        Parameter RXDFE_GC_CFG2 bound to: 16'b1111111111100000
        Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000010
        Parameter RXDFE_H3_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H3_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_H4_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H4_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_H5_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H5_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_H6_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H6_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_H7_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H7_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_H8_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H8_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_H9_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H9_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_HA_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_HA_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_HB_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_HB_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_HC_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_HD_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_HE_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_HF_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_KH_CFG0 bound to: 16'b1000000000000000
        Parameter RXDFE_KH_CFG1 bound to: 16'b1111111000000000
        Parameter RXDFE_KH_CFG2 bound to: 16'b0010100000011100
        Parameter RXDFE_KH_CFG3 bound to: 16'b0100000100100000
        Parameter RXDFE_OS_CFG0 bound to: 16'b0010000000000000
        Parameter RXDFE_OS_CFG1 bound to: 16'b1000000000000000
        Parameter RXDFE_UT_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011
        Parameter RXDFE_UT_CFG2 bound to: 16'b0000000000000000
        Parameter RXDFE_VP_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_VP_CFG1 bound to: 16'b0000000000110011
        Parameter RXDLY_CFG bound to: 16'b0000000000010000
        Parameter RXDLY_LCFG bound to: 16'b0000000000110000
        Parameter RXELECIDLE_CFG bound to: SIGCFG_4 - type: string
        Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 3 - type: integer
        Parameter RXGEARBOX_EN bound to: FALSE - type: string
        Parameter RXISCANRESET_TIME bound to: 5'b00001
        Parameter RXLPM_CFG bound to: 16'b0000000000000000
        Parameter RXLPM_GC_CFG bound to: 16'b1111100000000000
        Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000
        Parameter RXLPM_KH_CFG1 bound to: 16'b1010000000000010
        Parameter RXLPM_OS_CFG0 bound to: 16'b0000000000000000
        Parameter RXLPM_OS_CFG1 bound to: 16'b1000000000000010
        Parameter RXOOB_CFG bound to: 9'b000000110
        Parameter RXOOB_CLK_CFG bound to: PMA - type: string
        Parameter RXOSCALRESET_TIME bound to: 5'b00011
        Parameter RXOUT_DIV bound to: 1 - type: integer
        Parameter RXPCSRESET_TIME bound to: 5'b00011
        Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000
        Parameter RXPHDLY_CFG bound to: 16'b0010000001110000
        Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000
        Parameter RXPHSLIP_CFG bound to: 16'b1001100100110011
        Parameter RXPH_MONITOR_SEL bound to: 5'b00000
        Parameter RXPI_CFG0 bound to: 16'b0011000000000110
        Parameter RXPI_CFG1 bound to: 16'b0000000000000000
        Parameter RXPMACLK_SEL bound to: DATA - type: string
        Parameter RXPMARESET_TIME bound to: 5'b00011
        Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0
        Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer
        Parameter RXREFCLKDIV2_SEL bound to: 1'b0
        Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer
        Parameter RXSLIDE_MODE bound to: OFF - type: string
        Parameter RXSYNC_MULTILANE bound to: 1'b1
        Parameter RXSYNC_OVRD bound to: 1'b0
        Parameter RXSYNC_SKIP_DA bound to: 1'b0
        Parameter RX_AFE_CM_EN bound to: 1'b0
        Parameter RX_BIAS_CFG0 bound to: 16'b0001001010110000
        Parameter RX_BUFFER_CFG bound to: 6'b000000
        Parameter RX_CAPFF_SARC_ENB bound to: 1'b0
        Parameter RX_CLK25_DIV bound to: 7 - type: integer
        Parameter RX_CLKMUX_EN bound to: 1'b1
        Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000
        Parameter RX_CM_BUF_CFG bound to: 4'b1010
        Parameter RX_CM_BUF_PD bound to: 1'b0
        Parameter RX_CM_SEL bound to: 3 - type: integer
        Parameter RX_CM_TRIM bound to: 10 - type: integer
        Parameter RX_CTLE_PWR_SAVING bound to: 1'b0
        Parameter RX_CTLE_RES_CTRL bound to: 4'b0000
        Parameter RX_DATA_WIDTH bound to: 80 - type: integer
        Parameter RX_DDI_SEL bound to: 6'b000000
        Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string
        Parameter RX_DEGEN_CTRL bound to: 3'b111
        Parameter RX_DFELPM_CFG0 bound to: 10 - type: integer
        Parameter RX_DFELPM_CFG1 bound to: 1'b1
        Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1
        Parameter RX_DFE_AGC_CFG1 bound to: 4 - type: integer
        Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer
        Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer
        Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11
        Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer
        Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0
        Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string
        Parameter RX_DIVRESET_TIME bound to: 5'b00001
        Parameter RX_EN_CTLE_RCAL_B bound to: 1'b0
        Parameter RX_EN_SUM_RCAL_B bound to: 0 - type: integer
        Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000
        Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0
        Parameter RX_EYESCAN_VS_RANGE bound to: 2'b10
        Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0
        Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0
        Parameter RX_I2V_FILTER_EN bound to: 1'b1
        Parameter RX_INT_DATAWIDTH bound to: 2 - type: integer
        Parameter RX_PMA_POWER_SAVE bound to: 1'b0
        Parameter RX_PMA_RSV0 bound to: 16'b0000000000101111
        Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: double
        Parameter RX_PROGDIV_RATE bound to: 16'b0000000000000001
        Parameter RX_RESLOAD_CTRL bound to: 4'b0000
        Parameter RX_RESLOAD_OVRD bound to: 1'b0
        Parameter RX_SAMPLE_PERIOD bound to: 3'b111
        Parameter RX_SIG_VALID_DLY bound to: 11 - type: integer
        Parameter RX_SUM_DEGEN_AVTT_OVERITE bound to: 1 - type: integer
        Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0
        Parameter RX_SUM_IREF_TUNE bound to: 4'b0000
        Parameter RX_SUM_PWR_SAVING bound to: 0 - type: integer
        Parameter RX_SUM_RES_CTRL bound to: 4'b0000
        Parameter RX_SUM_VCMTUNE bound to: 4'b1001
        Parameter RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1
        Parameter RX_SUM_VCM_OVWR bound to: 1'b0
        Parameter RX_SUM_VREF_TUNE bound to: 3'b100
        Parameter RX_TUNE_AFE_OS bound to: 2'b10
        Parameter RX_VREG_CTRL bound to: 3'b010
        Parameter RX_VREG_PDB bound to: 1'b1
        Parameter RX_WIDEMODE_CDR bound to: 2'b10
        Parameter RX_WIDEMODE_CDR_GEN3 bound to: 2'b00
        Parameter RX_WIDEMODE_CDR_GEN4 bound to: 2'b01
        Parameter RX_XCLK_SEL bound to: RXDES - type: string
        Parameter RX_XMODE_SEL bound to: 1'b0
        Parameter SAMPLE_CLK_PHASE bound to: 1'b0
        Parameter SAS_12G_MODE bound to: 1'b0
        Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111
        Parameter SATA_BURST_VAL bound to: 3'b100
        Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string
        Parameter SATA_EIDLE_VAL bound to: 3'b100
        Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string
        Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string
        Parameter SIM_MODE bound to: FAST - type: string
        Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string
        Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string
        Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string
        Parameter SRSTMODE bound to: 1'b0
        Parameter TAPDLY_SET_TX bound to: 2'b00
        Parameter TERM_RCAL_CFG bound to: 15'b100001000000010
        Parameter TERM_RCAL_OVRD bound to: 3'b001
        Parameter TRANS_TIME_RATE bound to: 8'b00001110
        Parameter TST_RSV0 bound to: 8'b00000000
        Parameter TST_RSV1 bound to: 8'b00000000
        Parameter TXBUF_EN bound to: TRUE - type: string
        Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string
        Parameter TXDLY_CFG bound to: 16'b1000000000010000
        Parameter TXDLY_LCFG bound to: 16'b0000000000110000
        Parameter TXDRV_FREQBAND bound to: 3 - type: integer
        Parameter TXFE_CFG0 bound to: 16'b0000001111000110
        Parameter TXFE_CFG1 bound to: 16'b1111100000000000
        Parameter TXFE_CFG2 bound to: 16'b1111100000000000
        Parameter TXFE_CFG3 bound to: 16'b1111100000000000
        Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string
        Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer
        Parameter TXGEARBOX_EN bound to: FALSE - type: string
        Parameter TXOUT_DIV bound to: 1 - type: integer
        Parameter TXPCSRESET_TIME bound to: 5'b00011
        Parameter TXPHDLY_CFG0 bound to: 16'b0110000001110000
        Parameter TXPHDLY_CFG1 bound to: 16'b0000000000001111
        Parameter TXPH_CFG bound to: 16'b0000011100100011
        Parameter TXPH_CFG2 bound to: 16'b0000000000000000
        Parameter TXPH_MONITOR_SEL bound to: 5'b00000
        Parameter TXPI_CFG0 bound to: 16'b0011000000000000
        Parameter TXPI_CFG1 bound to: 16'b0000000000000000
        Parameter TXPI_GRAY_SEL bound to: 1'b0
        Parameter TXPI_INVSTROBE_SEL bound to: 1'b0
        Parameter TXPI_PPM bound to: 1'b0
        Parameter TXPI_PPM_CFG bound to: 8'b00000000
        Parameter TXPI_SYNFREQ_PPM bound to: 3'b001
        Parameter TXPMARESET_TIME bound to: 5'b00011
        Parameter TXREFCLKDIV2_SEL bound to: 1'b0
        Parameter TXSWBST_BST bound to: 1 - type: integer
        Parameter TXSWBST_EN bound to: 1 - type: integer
        Parameter TXSWBST_MAG bound to: 4 - type: integer
        Parameter TXSYNC_MULTILANE bound to: 1'b1
        Parameter TXSYNC_OVRD bound to: 1'b0
        Parameter TXSYNC_SKIP_DA bound to: 1'b0
        Parameter TX_CLK25_DIV bound to: 7 - type: integer
        Parameter TX_CLKMUX_EN bound to: 1'b1
        Parameter TX_DATA_WIDTH bound to: 80 - type: integer
        Parameter TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter TX_DEEMPH0 bound to: 6'b000000
        Parameter TX_DEEMPH1 bound to: 6'b000000
        Parameter TX_DEEMPH2 bound to: 6'b000000
        Parameter TX_DEEMPH3 bound to: 6'b000000
        Parameter TX_DIVRESET_TIME bound to: 5'b00001
        Parameter TX_DRIVE_MODE bound to: DIRECT - type: string
        Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100
        Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011
        Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0
        Parameter TX_FIFO_BYP_EN bound to: 1'b0
        Parameter TX_IDLE_DATA_ZERO bound to: 1'b0
        Parameter TX_INT_DATAWIDTH bound to: 2 - type: integer
        Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string
        Parameter TX_MAINCURSOR_SEL bound to: 1'b0
        Parameter TX_MARGIN_FULL_0 bound to: 7'b1011000
        Parameter TX_MARGIN_FULL_1 bound to: 7'b1010111
        Parameter TX_MARGIN_FULL_2 bound to: 7'b1010101
        Parameter TX_MARGIN_FULL_3 bound to: 7'b1010011
        Parameter TX_MARGIN_FULL_4 bound to: 7'b1010001
        Parameter TX_MARGIN_LOW_0 bound to: 7'b1001100
        Parameter TX_MARGIN_LOW_1 bound to: 7'b1001011
        Parameter TX_MARGIN_LOW_2 bound to: 7'b1001000
        Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010
        Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000
        Parameter TX_PHICAL_CFG0 bound to: 16'b0000000000100000
        Parameter TX_PHICAL_CFG1 bound to: 16'b0000000001000000
        Parameter TX_PI_BIASSET bound to: 3 - type: integer
        Parameter TX_PMADATA_OPT bound to: 1'b0
        Parameter TX_PMA_POWER_SAVE bound to: 1'b0
        Parameter TX_PMA_RSV0 bound to: 16'b0000000000000000
        Parameter TX_PMA_RSV1 bound to: 16'b0000000000000000
        Parameter TX_PROGCLK_SEL bound to: PREPI - type: string
        Parameter TX_PROGDIV_CFG bound to: 20.000000 - type: double
        Parameter TX_PROGDIV_RATE bound to: 16'b0000000000000000
        Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010
        Parameter TX_RXDETECT_REF bound to: 5 - type: integer
        Parameter TX_SAMPLE_PERIOD bound to: 3'b111
        Parameter TX_SW_MEAS bound to: 2'b00
        Parameter TX_VREG_CTRL bound to: 3'b011
        Parameter TX_VREG_PDB bound to: 1'b1
        Parameter TX_VREG_VREFSEL bound to: 2'b10
        Parameter TX_XCLK_SEL bound to: TXOUT - type: string
        Parameter USB_BOTH_BURST_IDLE bound to: 1'b0
        Parameter USB_BURSTMAX_U3WAKE bound to: 7'b1111111
        Parameter USB_BURSTMIN_U3WAKE bound to: 7'b1100011
        Parameter USB_CLK_COR_EQ_EN bound to: 1'b0
        Parameter USB_EXT_CNTL bound to: 1'b1
        Parameter USB_IDLEMAX_POLLING bound to: 10'b1010111011
        Parameter USB_IDLEMIN_POLLING bound to: 10'b0100101011
        Parameter USB_LFPSPING_BURST bound to: 9'b000000101
        Parameter USB_LFPSPOLLING_BURST bound to: 9'b000110001
        Parameter USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100
        Parameter USB_LFPSU1EXIT_BURST bound to: 9'b000011101
        Parameter USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011
        Parameter USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011
        Parameter USB_LFPS_TPERIOD bound to: 4'b0011
        Parameter USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1
        Parameter USB_MODE bound to: 1'b0
        Parameter USB_PCIE_ERR_REP_DIS bound to: 1'b0
        Parameter USB_PING_SATA_MAX_INIT bound to: 21 - type: integer
        Parameter USB_PING_SATA_MIN_INIT bound to: 12 - type: integer
        Parameter USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer
        Parameter USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer
        Parameter USB_RAW_ELEC bound to: 1'b0
        Parameter USB_RXIDLE_P0_CTRL bound to: 1'b1
        Parameter USB_TXIDLE_TUNE_ENABLE bound to: 1'b1
        Parameter USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer
        Parameter USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer
        Parameter USB_U2_SAS_MAX_COM bound to: 64 - type: integer
        Parameter USB_U2_SAS_MIN_COM bound to: 36 - type: integer
        Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0
        Parameter Y_ALL_MODE bound to: 1'b0
        Parameter P_FREERUN_FREQUENCY bound to: 125.000000 - type: double
        Parameter P_USE_CPLL_CAL bound to: 0 - type: integer
        Parameter P_TX_PLL_TYPE bound to: 1 - type: integer
        Parameter P_RX_PLL_TYPE bound to: 1 - type: integer
        Parameter P_RX_LINE_RATE bound to: 25.781250 - type: double
        Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000000101011110011000010
        Parameter ST_RESET_ALL_INIT bound to: 3'b000
        Parameter ST_RESET_ALL_BRANCH bound to: 3'b001
        Parameter ST_RESET_ALL_TX_PLL bound to: 3'b010
        Parameter ST_RESET_ALL_TX_PLL_WAIT bound to: 3'b011
        Parameter ST_RESET_ALL_RX_DP bound to: 3'b100
        Parameter ST_RESET_ALL_RX_PLL bound to: 3'b101
        Parameter ST_RESET_ALL_RX_WAIT bound to: 3'b110
        Parameter ST_RESET_ALL_DONE bound to: 3'b111
        Parameter P_TX_PLL_RESET_FREERUN_CYC bound to: 10'b0000000111
        Parameter ST_RESET_TX_BRANCH bound to: 3'b000
        Parameter ST_RESET_TX_PLL bound to: 3'b001
        Parameter ST_RESET_TX_DATAPATH bound to: 3'b010
        Parameter ST_RESET_TX_WAIT_LOCK bound to: 3'b011
        Parameter ST_RESET_TX_WAIT_USERRDY bound to: 3'b100
        Parameter ST_RESET_TX_WAIT_RESETDONE bound to: 3'b101
        Parameter ST_RESET_TX_IDLE bound to: 3'b110
        Parameter P_RX_PLL_RESET_FREERUN_CYC bound to: 10'b0000000111
        Parameter ST_RESET_RX_BRANCH bound to: 3'b000
        Parameter ST_RESET_RX_PLL bound to: 3'b001
        Parameter ST_RESET_RX_DATAPATH bound to: 3'b010
        Parameter ST_RESET_RX_WAIT_LOCK bound to: 3'b011
        Parameter ST_RESET_RX_WAIT_CDR bound to: 3'b100
        Parameter ST_RESET_RX_WAIT_USERRDY bound to: 3'b101
        Parameter ST_RESET_RX_WAIT_RESETDONE bound to: 3'b110
        Parameter ST_RESET_RX_IDLE bound to: 3'b111
INFO: [Synth 8-155] case statement is not full and has no default [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdm
a_no_sriov/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
        Parameter BUILD_TIMESTAMP bound to: 16842752 - type: integer
        Parameter NUM_CMAC_PORT bound to: 32'sb00000000000000000000000000000010
        Parameter NUM_CMAC_PORT bound to: 32'sb00000000000000000000000000000010
        Parameter C_NUM_SLAVES bound to: 8 - type: integer
        Parameter C_SCFG_INDEX bound to: 0 - type: integer
        Parameter C_QDMA_INDEX bound to: 1 - type: integer
        Parameter C_CMAC0_INDEX bound to: 2 - type: integer
        Parameter C_ADAP0_INDEX bound to: 3 - type: integer
        Parameter C_CMAC1_INDEX bound to: 4 - type: integer
        Parameter C_ADAP1_INDEX bound to: 5 - type: integer
        Parameter C_BOX1_INDEX bound to: 6 - type: integer
        Parameter C_BOX0_INDEX bound to: 7 - type: integer
        Parameter C_SCFG_BASE_ADDR bound to: 0 - type: integer
        Parameter C_QDMA_BASE_ADDR bound to: 4096 - type: integer
        Parameter C_CMAC0_BASE_ADDR bound to: 32768 - type: integer
        Parameter C_ADAP0_BASE_ADDR bound to: 45056 - type: integer
        Parameter C_CMAC1_BASE_ADDR bound to: 49152 - type: integer
        Parameter C_ADAP1_BASE_ADDR bound to: 61440 - type: integer
        Parameter C_BOX1_BASE_ADDR bound to: 65536 - type: integer
        Parameter C_BOX0_BASE_ADDR bound to: 262144 - type: integer
        Parameter C_FAMILY bound to: virtexuplus - type: string
        Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer
        Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer
        Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_PROTOCOL bound to: 2 - type: integer
        Parameter C_NUM_ADDR_RANGES bound to: 3 - type: integer
        Parameter C_M_AXI_BASE_ADDR bound to: 1536'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000001000
00000000000000000000000000000000000000000000000000000000000001000000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000
00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001000000000000000011111111111111111111111111111111111111111111111111111111
11111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000011110000000000001111111111111111111111111111
11111111111111111111111111111111111100000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000001100000000000000
11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000
00000000000010110000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000101000000000000000000000
00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000
00000010000000000000000000000000000000000000000000000000000000000000000100000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000
        Parameter C_M_AXI_ADDR_WIDTH bound to: 768'b0000000000000000000000000000000000000000000000000000000000010011000000000000000000000000000100100000000000000000
00000000000000000000000000000000000000000001000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000110000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000011010000000000000000000000000000
11010000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100

        Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer
        Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer
        Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer
        Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer
        Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 256'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000
00000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        Parameter C_M_AXI_READ_CONNECTIVITY bound to: 256'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000
0000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        Parameter C_R_REGISTER bound to: 1 - type: integer
        Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer
        Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer
        Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer
        Parameter C_M_AXI_WRITE_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000
000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        Parameter C_M_AXI_READ_ISSUING bound to: 256'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000
00000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer
        Parameter C_M_AXI_SECURE bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer
        Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111
        Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter P_AXI4 bound to: 0 - type: integer
        Parameter P_AXI3 bound to: 1 - type: integer
        Parameter P_AXILITE bound to: 2 - type: integer
        Parameter P_AXILITE_SIZE bound to: 3'b010
        Parameter P_INCR bound to: 2'b01
        Parameter P_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111
        Parameter P_M_AXI_SUPPORTS_READ bound to: 8'b11111111
        Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1
        Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1
        Parameter C_DEBUG bound to: 1 - type: integer
        Parameter P_RANGE_CHECK bound to: 1 - type: integer
        Parameter P_ADDR_DECODE bound to: 1 - type: integer
        Parameter P_M_AXI_ERR_MODE bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter P_LEN bound to: 8 - type: integer
        Parameter P_LOCK bound to: 1 - type: integer
        Parameter P_FAMILY bound to: rtl - type: string
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer
        Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer
        Parameter C_NUM_ADDR_RANGES bound to: 3 - type: integer
        Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_PROTOCOL bound to: 2 - type: integer
        Parameter C_M_AXI_BASE_ADDR bound to: 1536'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000001000
00000000000000000000000000000000000000000000000000000000000001000000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000
00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001000000000000000011111111111111111111111111111111111111111111111111111111
11111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000011110000000000001111111111111111111111111111
11111111111111111111111111111111111100000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000001100000000000000
11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000
00000000000010110000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000101000000000000000000000
00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000
00000010000000000000000000000000000000000000000000000000000000000000000100000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000
        Parameter C_M_AXI_HIGH_ADDR bound to: 1536'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111
11111111111111110000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000111111111111111111000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000011101111111111110000000000000000000000000000000000000000000000001101111111111111
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000010111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101011111111111100000000
00000000000000000000000000000000000000001001111111111111000000000000000000000000000000000000000000000000010111111111111100000000000000000000000000000000000000000000
00000011111111111111000000000000000000000000000000000000000000000000000111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111
        Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer
        Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer
        Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1
        Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1
        Parameter C_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111
        Parameter C_M_AXI_SUPPORTS_READ bound to: 8'b11111111
        Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer
        Parameter C_M_AXI_SECURE bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_M_AXI_ERR_MODE bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_R_REGISTER bound to: 1 - type: integer
        Parameter C_RANGE_CHECK bound to: 1 - type: integer
        Parameter C_ADDR_DECODE bound to: 1 - type: integer
        Parameter C_DEBUG bound to: 1 - type: integer
        Parameter P_AXI4 bound to: 0 - type: integer
        Parameter P_AXI3 bound to: 1 - type: integer
        Parameter P_AXILITE bound to: 2 - type: integer
        Parameter P_NUM_MASTER_SLOTS_DE bound to: 9 - type: integer
        Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer
        Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer
        Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer
        Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer
        Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer
        Parameter P_AMESG_WIDTH bound to: 64 - type: integer
        Parameter P_BMESG_WIDTH bound to: 3 - type: integer
        Parameter P_RMESG_WIDTH bound to: 36 - type: integer
        Parameter P_WMESG_WIDTH bound to: 39 - type: integer
        Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer
        Parameter P_NONSECURE_BIT bound to: 1 - type: integer
        Parameter P_M_SECURE_MASK bound to: 8'b00000000
        Parameter P_M_AXILITE_MASK bound to: 8'b00000000
        Parameter P_FIXED bound to: 2'b00
        Parameter P_BYPASS bound to: 0 - type: integer
        Parameter P_LIGHTWT bound to: 7 - type: integer
        Parameter P_FULLY_REG bound to: 1 - type: integer
        Parameter P_R_REG_CONFIG bound to: 1 - type: integer
        Parameter P_DECERR bound to: 2'b11
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_NUM_TARGETS bound to: 8 - type: integer
        Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer
        Parameter C_NUM_RANGES bound to: 3 - type: integer
        Parameter C_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_TARGET_ENC bound to: 1 - type: integer
        Parameter C_TARGET_HOT bound to: 1 - type: integer
        Parameter C_REGION_ENC bound to: 1 - type: integer
        Parameter C_BASE_ADDR bound to: 1536'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000001000000000
00000000000000000000000000000000000000000000000000000001000000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000
00000000000000000000100000000000000000000000000000000000000000000000000000000000000001000000000000000011111111111111111111111111111111111111111111111111111111111111
11111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000011110000000000001111111111111111111111111111111111
11111111111111111111111111111100000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000001100000000000000111111
11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000
00000010110000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000101000000000000000000000000000
00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000
10000000000000000000000000000000000000000000000000000000000000000100000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000
        Parameter C_HIGH_ADDR bound to: 1536'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111
11111111110000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000111111111111111111000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000011101111111111110000000000000000000000000000000000000000000000001101111111111111000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000010111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101011111111111100000000000000
00000000000000000000000000000000001001111111111111000000000000000000000000000000000000000000000000010111111111111100000000000000000000000000000000000000000000000000
11111111111111000000000000000000000000000000000000000000000000000111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111
        Parameter C_TARGET_QUAL bound to: 9'b011111111
        Parameter C_RESOLUTION bound to: 2 - type: integer
        Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_VALUE bound to: 30'b000000000000000010000000000000
        Parameter C_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_BITS_PER_LUT bound to: 6 - type: integer
        Parameter C_NUM_LUT bound to: 5 - type: integer
        Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_VALUE bound to: 30'b000000000000000010100000000000
        Parameter C_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_BITS_PER_LUT bound to: 6 - type: integer
        Parameter C_NUM_LUT bound to: 5 - type: integer
        Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_VALUE bound to: 30'b000000000000000010110000000000
        Parameter C_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_BITS_PER_LUT bound to: 6 - type: integer
        Parameter C_NUM_LUT bound to: 5 - type: integer
        Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_VALUE bound to: 30'b000000000000000011000000000000
        Parameter C_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_BITS_PER_LUT bound to: 6 - type: integer
        Parameter C_NUM_LUT bound to: 5 - type: integer
        Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_VALUE bound to: 30'b000000000000000011100000000000
        Parameter C_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_BITS_PER_LUT bound to: 6 - type: integer
        Parameter C_NUM_LUT bound to: 5 - type: integer
        Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_VALUE bound to: 30'b000000000000000011110000000000
        Parameter C_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_BITS_PER_LUT bound to: 6 - type: integer
        Parameter C_NUM_LUT bound to: 5 - type: integer
        Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_VALUE bound to: 30'b000000000000000100000000000000
        Parameter C_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_BITS_PER_LUT bound to: 6 - type: integer
        Parameter C_NUM_LUT bound to: 5 - type: integer
        Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_VALUE bound to: 30'b000000000000001000000000000000
        Parameter C_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_BITS_PER_LUT bound to: 6 - type: integer
        Parameter C_NUM_LUT bound to: 5 - type: integer
        Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_VALUE bound to: 30'b000000000000010000000000000000
        Parameter C_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_BITS_PER_LUT bound to: 6 - type: integer
        Parameter C_NUM_LUT bound to: 5 - type: integer
        Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_VALUE bound to: 30'b000000000000100000000000000000
        Parameter C_DATA_WIDTH bound to: 30 - type: integer
        Parameter C_BITS_PER_LUT bound to: 6 - type: integer
        Parameter C_NUM_LUT bound to: 5 - type: integer
        Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer
        Parameter BUILD_TIMESTAMP bound to: 16842752 - type: integer
        Parameter C_ADDR_W bound to: 12 - type: integer
        Parameter REG_BUILD_TIMESTAMP bound to: 12'b000000000000
        Parameter REG_SYSTEM_RST bound to: 12'b000000000100
        Parameter REG_SYSTEM_STATUS bound to: 12'b000000001000
        Parameter REG_SHELL_RST bound to: 12'b000000001100
        Parameter REG_SHELL_STATUS bound to: 12'b000000010000
        Parameter REG_USER_RST bound to: 12'b000000010100
        Parameter REG_USER_STATUS bound to: 12'b000000011000
WARNING: [Synth 8-689] width (32) of port connection 's_axil_awaddr' does not match port width (12) of module 'axi_lite_register' [/home/jw2282/OSNT-PLUS/hw/project
s/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/system_config/system_config_register.v:107]
WARNING: [Synth 8-689] width (32) of port connection 's_axil_araddr' does not match port width (12) of module 'axi_lite_register' [/home/jw2282/OSNT-PLUS/hw/project
s/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/system_config/system_config_register.v:116]
        Parameter MIN_PKT_LEN bound to: 32'sb00000000000000000000000001000000
        Parameter MAX_PKT_LEN bound to: 32'sb00000000000000000000010111101110
        Parameter USE_PHYS_FUNC bound to: 32'sb00000000000000000000000000000001
        Parameter NUM_PHYS_FUNC bound to: 32'sb00000000000000000000000000000010
        Parameter NUM_QUEUE bound to: 32'sb00000000000000000000100000000000
        Parameter FUNC_ID bound to: 32'sb00000000000000000000000000000000
        Parameter MIN_PKT_LEN bound to: 32'sb00000000000000000000000001000000
        Parameter MAX_PKT_LEN bound to: 32'sb00000000000000000000010111101110
        Parameter C_PKT_FIFO_DEPTH bound to: 32 - type: integer
        Parameter C_QID_FIFO_DEPTH bound to: 32 - type: integer
        Parameter C_ADDR_W bound to: 12 - type: integer
        Parameter REG_QCONF bound to: 12'b000000000000
        Parameter REG_TABLE_BASE bound to: 12'b010000000000
        Parameter REG_TABLE_MASK bound to: 12'b011000000000
        Parameter REG_HKEY_BASE bound to: 12'b011000000000
WARNING: [Synth 8-689] width (32) of port connection 's_axil_awaddr' does not match port width (12) of module 'axi_lite_register' [/home/jw2282/OSNT-PLUS/hw/project
s/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/qdma_subsystem/qdma_subsystem_function_register.sv:106]
WARNING: [Synth 8-689] width (32) of port connection 's_axil_araddr' does not match port width (12) of module 'axi_lite_register' [/home/jw2282/OSNT-PLUS/hw/project
s/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/qdma_subsystem/qdma_subsystem_function_register.sv:115]
        Parameter TDATA_W bound to: 32'sb00000000000000000000001000000000
        Parameter TID_W bound to: 32'sb00000000000000000000000000001000
        Parameter TDEST_W bound to: 32'sb00000000000000000000000000000100
        Parameter TUSER_W bound to: 32'sb00000000000000000000000000010000
        Parameter MODE bound to: full - type: string
        Parameter S_S1_IDLE bound to: 2'b00
        Parameter S_S1_MORE bound to: 2'b01
        Parameter S_S1_PASS bound to: 2'b10
        Parameter C_MIN_ETH_HDR_LEN bound to: 14 - type: integer
        Parameter C_MAX_ETH_HDR_LEN bound to: 18 - type: integer
        Parameter C_MIN_IP4_HDR_LEN bound to: 20 - type: integer
        Parameter C_MAX_IP4_HDR_LEN bound to: 60 - type: integer
        Parameter C_TCPUDP_HDR_PART_LEN bound to: 4 - type: integer
        Parameter C_MAX_ETH_PAYLOAD_LEN bound to: 64 - type: integer
        Parameter C_MAX_IP4_PAYLOAD_LEN bound to: 4 - type: integer
        Parameter C_ETH_TYPE_8021Q bound to: 16'b0000000010000001
        Parameter C_ETH_TYPE_IP4 bound to: 16'b0000000000001000
        Parameter C_ETH_TYPE_OFFSET bound to: 12 - type: integer
        Parameter C_ETH_TYPE_LEN bound to: 2 - type: integer
        Parameter C_ETH_8021Q_TCI_OFFSET bound to: 14 - type: integer
        Parameter C_ETH_8021Q_TCI_LEN bound to: 2 - type: integer
        Parameter C_ETH_8021Q_TYPE_OFFSET bound to: 16 - type: integer
        Parameter C_ETH_8021Q_TYPE_LEN bound to: 2 - type: integer
        Parameter C_ETH_8021Q_VID_MASK bound to: 16'b0000111111111111
        Parameter C_IP4_PROTO_TCP bound to: 8'b00000110
        Parameter C_IP4_PROTO_UDP bound to: 8'b00010001
        Parameter C_IP4_IHL_OFFSET bound to: 0 - type: integer
        Parameter C_IP4_IHL_LEN bound to: 1 - type: integer
        Parameter C_IP4_IHL_MASK bound to: 8'b00001111
        Parameter C_IP4_PROTO_OFFSET bound to: 9 - type: integer
        Parameter C_IP4_PROTO_LEN bound to: 1 - type: integer
        Parameter C_IP4_SRC_ADDR_OFFSET bound to: 12 - type: integer
        Parameter C_IP4_SRC_ADDR_LEN bound to: 4 - type: integer
        Parameter C_IP4_DST_ADDR_OFFSET bound to: 16 - type: integer
        Parameter C_IP4_DST_ADDR_LEN bound to: 4 - type: integer
        Parameter C_TCPUDP_SRC_PORT_OFFSET bound to: 0 - type: integer
        Parameter C_TCPUDP_SRC_PORT_LEN bound to: 2 - type: integer
        Parameter C_TCPUDP_DST_PORT_OFFSET bound to: 2 - type: integer
        Parameter C_TCPUDP_DST_PORT_LEN bound to: 2 - type: integer
INFO: [Synth 8-155] case statement is not full and has no default [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic
-shell/src/qdma_subsystem/qdma_subsystem_hash.sv:120]
        Parameter FIFO_MEMORY_TYPE bound to: auto - type: string
        Parameter ECC_MODE bound to: no_ecc - type: string
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer
        Parameter WRITE_DATA_WIDTH bound to: 11 - type: integer
        Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_FULL_THRESH bound to: 10 - type: integer
        Parameter FULL_RESET_VALUE bound to: 0 - type: integer
        Parameter USE_ADV_FEATURES bound to: 0707 - type: string
        Parameter READ_MODE bound to: fwft - type: string
        Parameter FIFO_READ_LATENCY bound to: 1 - type: integer
        Parameter READ_DATA_WIDTH bound to: 11 - type: integer
        Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer
        Parameter DOUT_RESET_VALUE bound to: 0 - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000011100000111
        Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer
        Parameter P_COMMON_CLOCK bound to: 1 - type: integer
        Parameter P_ECC_MODE bound to: 0 - type: integer
        Parameter P_READ_MODE bound to: 1 - type: integer
        Parameter P_WAKEUP_TIME bound to: 2 - type: integer
        Parameter COMMON_CLOCK bound to: 1 - type: integer
        Parameter RELATED_CLOCKS bound to: 0 - type: integer
        Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer
        Parameter WRITE_DATA_WIDTH bound to: 11 - type: integer
        Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_FULL_THRESH bound to: 10 - type: integer
        Parameter USE_ADV_FEATURES bound to: 0707 - type: string
        Parameter READ_MODE bound to: 1 - type: integer
        Parameter FIFO_READ_LATENCY bound to: 1 - type: integer
        Parameter READ_DATA_WIDTH bound to: 11 - type: integer
        Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer
        Parameter DOUT_RESET_VALUE bound to: 0 - type: string
        Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer
        Parameter FULL_RESET_VALUE bound to: 0 - type: integer
        Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter invalid bound to: 0 - type: integer
        Parameter stage1_valid bound to: 2 - type: integer
        Parameter stage2_valid bound to: 1 - type: integer
        Parameter both_stages_valid bound to: 3 - type: integer
        Parameter FIFO_MEM_TYPE bound to: 0 - type: integer
        Parameter RD_MODE bound to: 1 - type: integer
        Parameter ENABLE_ECC bound to: 0 - type: integer
        Parameter FIFO_READ_DEPTH bound to: 32 - type: integer
        Parameter FIFO_SIZE bound to: 352 - type: integer
        Parameter WR_WIDTH_LOG bound to: 4 - type: integer
        Parameter WR_DEPTH_LOG bound to: 5 - type: integer
        Parameter WR_PNTR_WIDTH bound to: 5 - type: integer
        Parameter RD_PNTR_WIDTH bound to: 5 - type: integer
        Parameter FULL_RST_VAL bound to: 1'b0
        Parameter WR_RD_RATIO bound to: 0 - type: integer
        Parameter READ_MODE_LL bound to: 1 - type: integer
        Parameter PF_THRESH_ADJ bound to: 8 - type: integer
        Parameter PE_THRESH_ADJ bound to: 8 - type: integer
        Parameter PF_THRESH_MIN bound to: 5 - type: integer
        Parameter PF_THRESH_MAX bound to: 27 - type: integer
        Parameter PE_THRESH_MIN bound to: 5 - type: integer
        Parameter PE_THRESH_MAX bound to: 27 - type: integer
        Parameter WR_DC_WIDTH_EXT bound to: 6 - type: integer
        Parameter RD_DC_WIDTH_EXT bound to: 6 - type: integer
        Parameter RD_LATENCY bound to: 2 - type: integer
        Parameter WIDTH_RATIO bound to: 1 - type: integer
        Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111
        Parameter EN_OF bound to: 1'b1
        Parameter EN_PF bound to: 1'b1
        Parameter EN_WDC bound to: 1'b1
        Parameter EN_AF bound to: 1'b0
        Parameter EN_WACK bound to: 1'b0
        Parameter FG_EQ_ASYM_DOUT bound to: 1'b0
        Parameter EN_UF bound to: 1'b1
        Parameter EN_PE bound to: 1'b1
        Parameter EN_RDC bound to: 1'b1
        Parameter EN_AE bound to: 1'b0
        Parameter EN_DVLD bound to: 1'b0
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 352 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 0 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 11 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 11 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 11 - type: integer
        Parameter ADDR_WIDTH_A bound to: 5 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 2 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 11 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 11 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 11 - type: integer
        Parameter ADDR_WIDTH_B bound to: 5 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 2 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 11 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 11 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 11 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 11 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 11 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 11 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 12 - type: integer
        Parameter rstb_loop_iter bound to: 12 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 11 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, o
ther XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitat
ions, or set MEMORY_PRIMITIVE to a different value.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
        Parameter CLOCKING_MODE bound to: common_clock - type: string
        Parameter FIFO_MEMORY_TYPE bound to: auto - type: string
        Parameter PACKET_FIFO bound to: false - type: string
        Parameter FIFO_DEPTH bound to: 32 - type: integer
        Parameter TDATA_WIDTH bound to: 512 - type: integer
        Parameter TID_WIDTH bound to: 1 - type: integer
        Parameter TDEST_WIDTH bound to: 1 - type: integer
        Parameter TUSER_WIDTH bound to: 16 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter ECC_MODE bound to: no_ecc - type: string
        Parameter RELATED_CLOCKS bound to: 0 - type: integer
        Parameter USE_ADV_FEATURES bound to: 1000 - type: string
        Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_FULL_THRESH bound to: 10 - type: integer
        Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer
        Parameter CDC_SYNC_STAGES bound to: 2 - type: integer
        Parameter EN_ADV_FEATURE_AXIS bound to: 16'b0001000000000000
        Parameter EN_ALMOST_FULL_INT bound to: 1'b0
        Parameter EN_ALMOST_EMPTY_INT bound to: 1'b0
        Parameter EN_DATA_VALID_INT bound to: 1'b1
        Parameter EN_ADV_FEATURE_AXIS_INT bound to: 16'b0001000000000000
        Parameter USE_ADV_FEATURES_INT bound to: 825241648 - type: integer
        Parameter PKT_SIZE_LT8 bound to: 1'b0
        Parameter LOG_DEPTH_AXIS bound to: 5 - type: integer
        Parameter TDATA_OFFSET bound to: 512 - type: integer
        Parameter TSTRB_OFFSET bound to: 576 - type: integer
        Parameter TKEEP_OFFSET bound to: 640 - type: integer
        Parameter TID_OFFSET bound to: 641 - type: integer
        Parameter TDEST_OFFSET bound to: 642 - type: integer
        Parameter TUSER_OFFSET bound to: 658 - type: integer
        Parameter AXIS_DATA_WIDTH bound to: 659 - type: integer
        Parameter P_COMMON_CLOCK bound to: 1 - type: integer
        Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer
        Parameter P_ECC_MODE bound to: 0 - type: integer
        Parameter P_PKT_MODE bound to: 0 - type: integer
        Parameter AXIS_FINAL_DATA_WIDTH bound to: 659 - type: integer
        Parameter TUSER_MAX_WIDTH bound to: 3453 - type: integer
        Parameter DEST_SYNC_FF bound to: 4 - type: integer
        Parameter INIT bound to: 32'sb00000000000000000000000000000000
        Parameter INIT_SYNC_FF bound to: 1 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter DEF_VAL bound to: 1'b0
        Parameter COMMON_CLOCK bound to: 1 - type: integer
        Parameter RELATED_CLOCKS bound to: 0 - type: integer
        Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer
        Parameter WRITE_DATA_WIDTH bound to: 659 - type: integer
        Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_FULL_THRESH bound to: 10 - type: integer
        Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer
        Parameter READ_MODE bound to: 1 - type: integer
        Parameter FIFO_READ_LATENCY bound to: 0 - type: integer
        Parameter READ_DATA_WIDTH bound to: 659 - type: integer
        Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer
        Parameter DOUT_RESET_VALUE bound to: (null) - type: string
        Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer
        Parameter FULL_RESET_VALUE bound to: 1 - type: integer
        Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter invalid bound to: 0 - type: integer
        Parameter stage1_valid bound to: 2 - type: integer
        Parameter stage2_valid bound to: 1 - type: integer
        Parameter both_stages_valid bound to: 3 - type: integer
        Parameter FIFO_MEM_TYPE bound to: 0 - type: integer
        Parameter RD_MODE bound to: 1 - type: integer
        Parameter ENABLE_ECC bound to: 0 - type: integer
        Parameter FIFO_READ_DEPTH bound to: 32 - type: integer
        Parameter FIFO_SIZE bound to: 21088 - type: integer
        Parameter WR_WIDTH_LOG bound to: 10 - type: integer
        Parameter WR_DEPTH_LOG bound to: 5 - type: integer
        Parameter WR_PNTR_WIDTH bound to: 5 - type: integer
        Parameter RD_PNTR_WIDTH bound to: 5 - type: integer
        Parameter FULL_RST_VAL bound to: 1'b1
        Parameter WR_RD_RATIO bound to: 0 - type: integer
        Parameter READ_MODE_LL bound to: 1 - type: integer
        Parameter PF_THRESH_ADJ bound to: 8 - type: integer
        Parameter PE_THRESH_ADJ bound to: 8 - type: integer
        Parameter PF_THRESH_MIN bound to: 5 - type: integer
        Parameter PF_THRESH_MAX bound to: 27 - type: integer
        Parameter PE_THRESH_MIN bound to: 5 - type: integer
        Parameter PE_THRESH_MAX bound to: 27 - type: integer
        Parameter WR_DC_WIDTH_EXT bound to: 6 - type: integer
        Parameter RD_DC_WIDTH_EXT bound to: 6 - type: integer
        Parameter RD_LATENCY bound to: 2 - type: integer
        Parameter WIDTH_RATIO bound to: 1 - type: integer
        Parameter EN_ADV_FEATURE bound to: 16'b0001000000000000
        Parameter EN_OF bound to: 1'b0
        Parameter EN_PF bound to: 1'b0
        Parameter EN_WDC bound to: 1'b0
        Parameter EN_AF bound to: 1'b0
        Parameter EN_WACK bound to: 1'b0
        Parameter FG_EQ_ASYM_DOUT bound to: 1'b0
        Parameter EN_UF bound to: 1'b0
        Parameter EN_PE bound to: 1'b0
        Parameter EN_RDC bound to: 1'b0
        Parameter EN_AE bound to: 1'b0
        Parameter EN_DVLD bound to: 1'b1
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 21088 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 0 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 659 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 659 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 659 - type: integer
        Parameter ADDR_WIDTH_A bound to: 5 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 2 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 659 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 659 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 659 - type: integer
        Parameter ADDR_WIDTH_B bound to: 5 - type: integer
        Parameter READ_RESET_VALUE_B bound to: (null) - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 2 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 659 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 659 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 659 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 659 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 659 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 659 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 660 - type: integer
        Parameter rstb_loop_iter bound to: 660 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 659 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, o
ther XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitat
ions, or set MEMORY_PRIMITIVE to a different value.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
        Parameter FUNC_ID bound to: 32'sb00000000000000000000000000000001
        Parameter MIN_PKT_LEN bound to: 32'sb00000000000000000000000001000000
        Parameter MAX_PKT_LEN bound to: 32'sb00000000000000000000010111101110
        Parameter C_PKT_FIFO_DEPTH bound to: 32 - type: integer
        Parameter C_QID_FIFO_DEPTH bound to: 32 - type: integer
        Parameter NUM_PHYS_FUNC bound to: 32'sb00000000000000000000000000000010
        Parameter C_NUM_SLAVES bound to: 3 - type: integer
        Parameter C_SUBSYS_INDEX bound to: 2 - type: integer
        Parameter C_FUNC_BASE_ADDR bound to: 0 - type: integer
        Parameter C_FUNC_ADDR_INCR bound to: 4096 - type: integer
        Parameter C_SUBSYS_BASE_ADDR bound to: 16384 - type: integer
        Parameter C_FAMILY bound to: virtexuplus - type: string
        Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer
        Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer
        Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_PROTOCOL bound to: 2 - type: integer
        Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer
        Parameter C_M_AXI_BASE_ADDR bound to: 192'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000
0010000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_M_AXI_ADDR_WIDTH bound to: 96'b000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100
        Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer
        Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer
        Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer
        Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer
        Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        Parameter C_R_REGISTER bound to: 1 - type: integer
        Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer
        Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer
        Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer
        Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer
        Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer
        Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111
        Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter P_AXI4 bound to: 0 - type: integer
        Parameter P_AXI3 bound to: 1 - type: integer
        Parameter P_AXILITE bound to: 2 - type: integer
        Parameter P_AXILITE_SIZE bound to: 3'b010
        Parameter P_INCR bound to: 2'b01
        Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111
        Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111
        Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1
        Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1
        Parameter C_DEBUG bound to: 1 - type: integer
        Parameter P_RANGE_CHECK bound to: 1 - type: integer
        Parameter P_ADDR_DECODE bound to: 1 - type: integer
        Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter P_LEN bound to: 8 - type: integer
        Parameter P_LOCK bound to: 1 - type: integer
        Parameter P_FAMILY bound to: rtl - type: string
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer
        Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer
        Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer
        Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_PROTOCOL bound to: 2 - type: integer
        Parameter C_M_AXI_BASE_ADDR bound to: 192'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000
0010000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_M_AXI_HIGH_ADDR bound to: 192'b00000000000000000000000000000000000000000000000001001111111111110000000000000000000000000000000000000000000000000
0011111111111110000000000000000000000000000000000000000000000000000111111111111
        Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer
        Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer
        Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1
        Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1
        Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111
        Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111
        Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer
        Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_R_REGISTER bound to: 1 - type: integer
        Parameter C_RANGE_CHECK bound to: 1 - type: integer
        Parameter C_ADDR_DECODE bound to: 1 - type: integer
        Parameter C_DEBUG bound to: 1 - type: integer
        Parameter P_AXI4 bound to: 0 - type: integer
        Parameter P_AXI3 bound to: 1 - type: integer
        Parameter P_AXILITE bound to: 2 - type: integer
        Parameter P_NUM_MASTER_SLOTS_DE bound to: 4 - type: integer
        Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer
        Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer
        Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer
        Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer
        Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer
        Parameter P_AMESG_WIDTH bound to: 64 - type: integer
        Parameter P_BMESG_WIDTH bound to: 3 - type: integer
        Parameter P_RMESG_WIDTH bound to: 36 - type: integer
        Parameter P_WMESG_WIDTH bound to: 39 - type: integer
        Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer
        Parameter P_NONSECURE_BIT bound to: 1 - type: integer
        Parameter P_M_SECURE_MASK bound to: 3'b000
        Parameter P_M_AXILITE_MASK bound to: 3'b000
        Parameter P_FIXED bound to: 2'b00
        Parameter P_BYPASS bound to: 0 - type: integer
        Parameter P_LIGHTWT bound to: 7 - type: integer
        Parameter P_FULLY_REG bound to: 1 - type: integer
        Parameter P_R_REG_CONFIG bound to: 1 - type: integer
        Parameter P_DECERR bound to: 2'b11
        Parameter C_FAMILY bound to: rtl - type: string
        Parameter C_NUM_TARGETS bound to: 3 - type: integer
        Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer
        Parameter C_NUM_RANGES bound to: 1 - type: integer
        Parameter C_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_TARGET_ENC bound to: 1 - type: integer
        Parameter C_TARGET_HOT bound to: 1 - type: integer
        Parameter C_REGION_ENC bound to: 1 - type: integer
        Parameter C_BASE_ADDR bound to: 192'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000
0000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_HIGH_ADDR bound to: 192'b00000000000000000000000000000000000000000000000001001111111111110000000000000000000000000000000000000000000000000001111
1111111110000000000000000000000000000000000000000000000000000111111111111
        Parameter C_TARGET_QUAL bound to: 4'b0111
        Parameter C_RESOLUTION bound to: 2 - type: integer
        Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer
        Parameter C_ADDR_W bound to: 15 - type: integer
        Parameter CLOCKING_MODE bound to: common_clock - type: string
        Parameter ADDR_W bound to: 15 - type: integer
        Parameter DATA_W bound to: 32'sb00000000000000000000000000100000
        Parameter S_AXIL_WCH_IDLE bound to: 3'b000
        Parameter S_AXIL_WCH_W bound to: 3'b001
        Parameter S_AXIL_WCH_AW bound to: 3'b010
        Parameter S_AXIL_WCH_B bound to: 3'b011
        Parameter S_AXIL_WCH_RET bound to: 3'b100
        Parameter S_AXIL_RCH_IDLE bound to: 2'b00
        Parameter S_AXIL_RCH_RD bound to: 2'b01
        Parameter S_AXIL_RCH_RET bound to: 2'b10
WARNING: [Synth 8-689] width (32) of port connection 's_axil_awaddr' does not match port width (15) of module 'axi_lite_register__parameterized0' [/home/jw2282/OSNT
-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/qdma_subsystem/qdma_subsystem_register.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 's_axil_araddr' does not match port width (15) of module 'axi_lite_register__parameterized0' [/home/jw2282/OSNT
-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/qdma_subsystem/qdma_subsystem_register.sv:84]
        Parameter NUM_PHYS_FUNC bound to: 32'sb00000000000000000000000000000010
        Parameter TDATA_W bound to: 32'sb00000000000000000000001000000000
        Parameter TID_W bound to: 32'sb00000000000000000000000000001000
        Parameter TDEST_W bound to: 32'sb00000000000000000000000000000100
        Parameter TUSER_W bound to: 32'sb00000000000000000000000000100001
        Parameter MODE bound to: forward - type: string
        Parameter TDATA_W bound to: 32'sb00000000000000000000001000000000
        Parameter C_MTY_W bound to: 32'sb00000000000000000000000000000110
        Parameter C_SIZE bound to: 64 - type: integer
        Parameter NUM_PHYS_FUNC bound to: 32'sb00000000000000000000000000000010
        Parameter N bound to: 32'sb00000000000000000000000000000010
        Parameter M bound to: 1 - type: integer
        Parameter S_IDLE bound to: 1'b0
        Parameter S_BUSY bound to: 1'b1
        Parameter TDATA_W bound to: 32'sb00000000000000000000001000000000
        Parameter TID_W bound to: 32'sb00000000000000000000000000001000
        Parameter TDEST_W bound to: 32'sb00000000000000000000000000000100
        Parameter TUSER_W bound to: 32'sb00000000000000000000000000011011
        Parameter MODE bound to: forward - type: string
        Parameter FIFO_MEMORY_TYPE bound to: auto - type: string
        Parameter ECC_MODE bound to: no_ecc - type: string
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer
        Parameter WRITE_DATA_WIDTH bound to: 43 - type: integer
        Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_FULL_THRESH bound to: 10 - type: integer
        Parameter FULL_RESET_VALUE bound to: 0 - type: integer
        Parameter USE_ADV_FEATURES bound to: 0707 - type: string
        Parameter READ_MODE bound to: fwft - type: string
        Parameter FIFO_READ_LATENCY bound to: 1 - type: integer
        Parameter READ_DATA_WIDTH bound to: 43 - type: integer
        Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer
        Parameter DOUT_RESET_VALUE bound to: 0 - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000011100000111
        Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer
        Parameter P_COMMON_CLOCK bound to: 1 - type: integer
        Parameter P_ECC_MODE bound to: 0 - type: integer
        Parameter P_READ_MODE bound to: 1 - type: integer
        Parameter P_WAKEUP_TIME bound to: 2 - type: integer
        Parameter COMMON_CLOCK bound to: 1 - type: integer
        Parameter RELATED_CLOCKS bound to: 0 - type: integer
        Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer
        Parameter WRITE_DATA_WIDTH bound to: 43 - type: integer
        Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_FULL_THRESH bound to: 10 - type: integer
        Parameter USE_ADV_FEATURES bound to: 0707 - type: string
        Parameter READ_MODE bound to: 1 - type: integer
        Parameter FIFO_READ_LATENCY bound to: 1 - type: integer
        Parameter READ_DATA_WIDTH bound to: 43 - type: integer
        Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer
        Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer
        Parameter DOUT_RESET_VALUE bound to: 0 - type: string
        Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer
        Parameter FULL_RESET_VALUE bound to: 0 - type: integer
        Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter invalid bound to: 0 - type: integer
        Parameter stage1_valid bound to: 2 - type: integer
        Parameter stage2_valid bound to: 1 - type: integer
        Parameter both_stages_valid bound to: 3 - type: integer
        Parameter FIFO_MEM_TYPE bound to: 0 - type: integer
        Parameter RD_MODE bound to: 1 - type: integer
        Parameter ENABLE_ECC bound to: 0 - type: integer
        Parameter FIFO_READ_DEPTH bound to: 512 - type: integer
        Parameter FIFO_SIZE bound to: 22016 - type: integer
        Parameter WR_WIDTH_LOG bound to: 6 - type: integer
        Parameter WR_DEPTH_LOG bound to: 9 - type: integer
        Parameter WR_PNTR_WIDTH bound to: 9 - type: integer
        Parameter RD_PNTR_WIDTH bound to: 9 - type: integer
        Parameter FULL_RST_VAL bound to: 1'b0
        Parameter WR_RD_RATIO bound to: 0 - type: integer
        Parameter READ_MODE_LL bound to: 1 - type: integer
        Parameter PF_THRESH_ADJ bound to: 8 - type: integer
        Parameter PE_THRESH_ADJ bound to: 8 - type: integer
        Parameter PF_THRESH_MIN bound to: 5 - type: integer
        Parameter PF_THRESH_MAX bound to: 507 - type: integer
        Parameter PE_THRESH_MIN bound to: 5 - type: integer
        Parameter PE_THRESH_MAX bound to: 507 - type: integer
        Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer
        Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer
        Parameter RD_LATENCY bound to: 2 - type: integer
        Parameter WIDTH_RATIO bound to: 1 - type: integer
        Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111
        Parameter EN_OF bound to: 1'b1
        Parameter EN_PF bound to: 1'b1
        Parameter EN_WDC bound to: 1'b1
        Parameter EN_AF bound to: 1'b0
        Parameter EN_WACK bound to: 1'b0
        Parameter FG_EQ_ASYM_DOUT bound to: 1'b0
        Parameter EN_UF bound to: 1'b1
        Parameter EN_PE bound to: 1'b1
        Parameter EN_RDC bound to: 1'b1
        Parameter EN_AE bound to: 1'b0
        Parameter EN_DVLD bound to: 1'b0
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 22016 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 0 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 43 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 43 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 43 - type: integer
        Parameter ADDR_WIDTH_A bound to: 9 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 2 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 43 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 43 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 43 - type: integer
        Parameter ADDR_WIDTH_B bound to: 9 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 2 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 43 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 43 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 43 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 43 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 43 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 43 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 44 - type: integer
        Parameter rstb_loop_iter bound to: 44 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 43 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, o
ther XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitat
ions, or set MEMORY_PRIMITIVE to a different value.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
        Parameter COUNTER_WIDTH bound to: 10 - type: integer
        Parameter RESET_VALUE bound to: 0 - type: integer
        Parameter COUNTER_WIDTH bound to: 9 - type: integer
        Parameter RESET_VALUE bound to: 1 - type: integer
        Parameter COUNTER_WIDTH bound to: 9 - type: integer
        Parameter RESET_VALUE bound to: 2 - type: integer
        Parameter NUM_INPUT_CLK bound to: 32'sb00000000000000000000000000000001
        Parameter SAMPLE_CLK_INDEX bound to: 32'sb00000000000000000000000000000000
        Parameter RESET_DURATION bound to: 32'sb00000000000000000000000001100100
        Parameter C_FLUSH_DURATION bound to: 8 - type: integer
        Parameter S_IDLE bound to: 2'b00
        Parameter S_RESET bound to: 2'b01
        Parameter S_FLUSH bound to: 2'b10
INFO: [Synth 8-155] case statement is not full and has no default [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic
-shell/src/utility/generic_reset.sv:113]
        Parameter C_FAMILY bound to: virtexuplus - type: string
        Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer
        Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer
        Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer
        Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer
        Parameter C_AXI_PROTOCOL bound to: 2 - type: integer
        Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer
        Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer
        Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer
        Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer
        Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer
        Parameter P_AXI4 bound to: 0 - type: integer
        Parameter P_AXI3 bound to: 1 - type: integer
        Parameter P_AXILITE bound to: 2 - type: integer
        Parameter P_LIGHT_WT bound to: 0 - type: integer
        Parameter P_FULLY_REG bound to: 1 - type: integer
        Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer
        Parameter P_SI_LT_MI bound to: 1'b1
        Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer
        Parameter P_ACLK_RATIO bound to: 2 - type: integer
        Parameter C_AWUSER_RIGHT bound to: 0 - type: integer
        Parameter C_AWUSER_WIDTH bound to: 0 - type: integer
        Parameter C_AWQOS_RIGHT bound to: 0 - type: integer
        Parameter C_AWQOS_WIDTH bound to: 0 - type: integer
        Parameter C_AWREGION_RIGHT bound to: 0 - type: integer
        Parameter C_AWREGION_WIDTH bound to: 0 - type: integer
        Parameter C_AWPROT_RIGHT bound to: 0 - type: integer
        Parameter C_AWPROT_WIDTH bound to: 3 - type: integer
        Parameter C_AWCACHE_RIGHT bound to: 3 - type: integer
        Parameter C_AWCACHE_WIDTH bound to: 0 - type: integer
        Parameter C_AWLOCK_RIGHT bound to: 3 - type: integer
        Parameter C_AWLOCK_WIDTH bound to: 0 - type: integer
        Parameter C_AWBURST_RIGHT bound to: 3 - type: integer
        Parameter C_AWBURST_WIDTH bound to: 0 - type: integer
        Parameter C_AWSIZE_RIGHT bound to: 3 - type: integer
        Parameter C_AWSIZE_WIDTH bound to: 0 - type: integer
        Parameter C_AWLEN_RIGHT bound to: 3 - type: integer
        Parameter C_AWLEN_WIDTH bound to: 0 - type: integer
        Parameter C_AWADDR_RIGHT bound to: 3 - type: integer
        Parameter C_AWADDR_WIDTH bound to: 32 - type: integer
        Parameter C_AWID_RIGHT bound to: 35 - type: integer
        Parameter C_AWID_WIDTH bound to: 0 - type: integer
        Parameter C_AW_WIDTH bound to: 35 - type: integer
        Parameter C_FIFO_AW_WIDTH bound to: 35 - type: integer
        Parameter C_WUSER_RIGHT bound to: 0 - type: integer
        Parameter C_WUSER_WIDTH bound to: 0 - type: integer
        Parameter C_WLAST_RIGHT bound to: 0 - type: integer
        Parameter C_WLAST_WIDTH bound to: 0 - type: integer
        Parameter C_WSTRB_RIGHT bound to: 0 - type: integer
        Parameter C_WSTRB_WIDTH bound to: 4 - type: integer
        Parameter C_WDATA_RIGHT bound to: 4 - type: integer
        Parameter C_WDATA_WIDTH bound to: 32 - type: integer
        Parameter C_WID_RIGHT bound to: 36 - type: integer
        Parameter C_WID_WIDTH bound to: 0 - type: integer
        Parameter C_W_WIDTH bound to: 36 - type: integer
        Parameter C_FIFO_W_WIDTH bound to: 36 - type: integer
        Parameter C_BUSER_RIGHT bound to: 0 - type: integer
        Parameter C_BUSER_WIDTH bound to: 0 - type: integer
        Parameter C_BRESP_RIGHT bound to: 0 - type: integer
        Parameter C_BRESP_WIDTH bound to: 2 - type: integer
        Parameter C_BID_RIGHT bound to: 2 - type: integer
        Parameter C_BID_WIDTH bound to: 0 - type: integer
        Parameter C_B_WIDTH bound to: 2 - type: integer
        Parameter C_FIFO_B_WIDTH bound to: 2 - type: integer
        Parameter C_ARUSER_RIGHT bound to: 0 - type: integer
        Parameter C_ARUSER_WIDTH bound to: 0 - type: integer
        Parameter C_ARQOS_RIGHT bound to: 0 - type: integer
        Parameter C_ARQOS_WIDTH bound to: 0 - type: integer
        Parameter C_ARREGION_RIGHT bound to: 0 - type: integer
        Parameter C_ARREGION_WIDTH bound to: 0 - type: integer
        Parameter C_ARPROT_RIGHT bound to: 0 - type: integer
        Parameter C_ARPROT_WIDTH bound to: 3 - type: integer
        Parameter C_ARCACHE_RIGHT bound to: 3 - type: integer
        Parameter C_ARCACHE_WIDTH bound to: 0 - type: integer
        Parameter C_ARLOCK_RIGHT bound to: 3 - type: integer
        Parameter C_ARLOCK_WIDTH bound to: 0 - type: integer
        Parameter C_ARBURST_RIGHT bound to: 3 - type: integer
        Parameter C_ARBURST_WIDTH bound to: 0 - type: integer
        Parameter C_ARSIZE_RIGHT bound to: 3 - type: integer
        Parameter C_ARSIZE_WIDTH bound to: 0 - type: integer
        Parameter C_ARLEN_RIGHT bound to: 3 - type: integer
        Parameter C_ARLEN_WIDTH bound to: 0 - type: integer
        Parameter C_ARADDR_RIGHT bound to: 3 - type: integer
        Parameter C_ARADDR_WIDTH bound to: 32 - type: integer
        Parameter C_ARID_RIGHT bound to: 35 - type: integer
        Parameter C_ARID_WIDTH bound to: 0 - type: integer
        Parameter C_AR_WIDTH bound to: 35 - type: integer
        Parameter C_FIFO_AR_WIDTH bound to: 35 - type: integer
        Parameter C_RUSER_RIGHT bound to: 0 - type: integer
        Parameter C_RUSER_WIDTH bound to: 0 - type: integer
        Parameter C_RLAST_RIGHT bound to: 0 - type: integer
        Parameter C_RLAST_WIDTH bound to: 0 - type: integer
        Parameter C_RRESP_RIGHT bound to: 0 - type: integer
        Parameter C_RRESP_WIDTH bound to: 2 - type: integer
        Parameter C_RDATA_RIGHT bound to: 2 - type: integer
        Parameter C_RDATA_WIDTH bound to: 32 - type: integer
        Parameter C_RID_RIGHT bound to: 34 - type: integer
        Parameter C_RID_WIDTH bound to: 0 - type: integer
        Parameter C_R_WIDTH bound to: 34 - type: integer
        Parameter C_FIFO_R_WIDTH bound to: 34 - type: integer
        Parameter C_DEST_SYNC_FF bound to: 2 - type: integer
        Parameter C_SRC_SYNC_FF bound to: 2 - type: integer
        Parameter C_WIDTH bound to: 35 - type: integer
        Parameter SRC_IDLE bound to: 2'b00
        Parameter SRC_DRV_SEND bound to: 2'b01
        Parameter SRC_WAIT_RCV_DONE bound to: 2'b10
        Parameter DEST_IDLE bound to: 2'b00
        Parameter DEST_DRV_VALID bound to: 2'b01
        Parameter DEST_DRV_ACK bound to: 2'b10
        Parameter DEST_EXT_HSK bound to: 1 - type: integer
        Parameter DEST_SYNC_FF bound to: 2 - type: integer
        Parameter INIT_SYNC_FF bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter SRC_SYNC_FF bound to: 2 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter WIDTH bound to: 35 - type: integer
        Parameter DEST_SYNC_FF bound to: 2 - type: integer
        Parameter INIT_SYNC_FF bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter SRC_INPUT_REG bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter C_DEST_SYNC_FF bound to: 2 - type: integer
        Parameter C_SRC_SYNC_FF bound to: 2 - type: integer
        Parameter C_WIDTH bound to: 36 - type: integer
        Parameter SRC_IDLE bound to: 2'b00
        Parameter SRC_DRV_SEND bound to: 2'b01
        Parameter SRC_WAIT_RCV_DONE bound to: 2'b10
        Parameter DEST_IDLE bound to: 2'b00
        Parameter DEST_DRV_VALID bound to: 2'b01
        Parameter DEST_DRV_ACK bound to: 2'b10
        Parameter DEST_EXT_HSK bound to: 1 - type: integer
        Parameter DEST_SYNC_FF bound to: 2 - type: integer
        Parameter INIT_SYNC_FF bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter SRC_SYNC_FF bound to: 2 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter WIDTH bound to: 36 - type: integer
        Parameter C_DEST_SYNC_FF bound to: 2 - type: integer
        Parameter C_SRC_SYNC_FF bound to: 2 - type: integer
        Parameter C_WIDTH bound to: 2 - type: integer
        Parameter SRC_IDLE bound to: 2'b00
        Parameter SRC_DRV_SEND bound to: 2'b01
        Parameter SRC_WAIT_RCV_DONE bound to: 2'b10
        Parameter DEST_IDLE bound to: 2'b00
        Parameter DEST_DRV_VALID bound to: 2'b01
        Parameter DEST_DRV_ACK bound to: 2'b10
        Parameter DEST_EXT_HSK bound to: 1 - type: integer
        Parameter DEST_SYNC_FF bound to: 2 - type: integer
        Parameter INIT_SYNC_FF bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter SRC_SYNC_FF bound to: 2 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter WIDTH bound to: 2 - type: integer
        Parameter C_DEST_SYNC_FF bound to: 2 - type: integer
        Parameter C_SRC_SYNC_FF bound to: 2 - type: integer
        Parameter C_WIDTH bound to: 34 - type: integer
        Parameter SRC_IDLE bound to: 2'b00
        Parameter SRC_DRV_SEND bound to: 2'b01
        Parameter SRC_WAIT_RCV_DONE bound to: 2'b10
        Parameter DEST_IDLE bound to: 2'b00
        Parameter DEST_DRV_VALID bound to: 2'b01
        Parameter DEST_DRV_ACK bound to: 2'b10
        Parameter DEST_EXT_HSK bound to: 1 - type: integer
        Parameter DEST_SYNC_FF bound to: 2 - type: integer
        Parameter INIT_SYNC_FF bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter SRC_SYNC_FF bound to: 2 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter WIDTH bound to: 34 - type: integer
        Parameter COMPONENT_NAME bound to: qdma_no_sriov - type: string
        Parameter VERSION bound to: 0 - type: integer
        Parameter C_DEVICE_NUMBER bound to: 0 - type: integer
        Parameter VCU1262 bound to: FALSE - type: string
        Parameter xlnx_ref_board bound to: AU250 - type: string
        Parameter GTWIZ_IN_CORE bound to: 1 - type: integer
        Parameter INS_LOSS_PROFILE bound to: Add-in_Card - type: string
        Parameter PL_UPSTREAM_FACING bound to: true - type: string
        Parameter TL_LEGACY_MODE_ENABLE bound to: false - type: string
        Parameter PCIE_BLK_LOCN bound to: 1 - type: integer
        Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 16 - type: integer
        Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer
        Parameter REF_CLK_FREQ bound to: 0 - type: integer
        Parameter FREE_RUN_FREQ bound to: 0 - type: integer
        Parameter DRP_CLK_SEL bound to: 0 - type: integer
        Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer
        Parameter AXI_DATA_WIDTH bound to: 512 - type: integer
        Parameter CORE_CLK_FREQ bound to: 2 - type: integer
        Parameter PLL_TYPE bound to: 2 - type: integer
        Parameter USER_CLK_FREQ bound to: 3 - type: integer
        Parameter SILICON_REV bound to: Pre-Production - type: string
        Parameter PIPE_SIM bound to: FALSE - type: string
        Parameter EXT_CH_GT_DRP bound to: false - type: string
        Parameter PCIE3_DRP bound to: false - type: string
        Parameter DEDICATE_PERST bound to: false - type: string
        Parameter SYS_RESET_POLARITY bound to: 0 - type: integer
        Parameter MCAP_ENABLEMENT bound to: NONE - type: string
        Parameter EXT_STARTUP_PRIMITIVE bound to: false - type: string
        Parameter PF0_VENDOR_ID bound to: 16'b0001000011101110
        Parameter PF0_DEVICE_ID bound to: 16'b1001000000111111
        Parameter PF0_REVISION_ID bound to: 8'b00000000
        Parameter PF0_SUBSYSTEM_VENDOR_ID bound to: 16'b0001000011101110
        Parameter PF0_SUBSYSTEM_ID bound to: 16'b0000000000000111
        Parameter PF0_CLASS_CODE bound to: 24'b000001011000000000000000
        Parameter PF1_VENDOR_ID bound to: 16'b0001000011101110
        Parameter PF1_DEVICE_ID bound to: 16'b1001000100111111
        Parameter PF1_REVISION_ID bound to: 8'b00000000
        Parameter PF1_SUBSYSTEM_VENDOR_ID bound to: 16'b0001000011101110
        Parameter PF1_SUBSYSTEM_ID bound to: 16'b0000000000000111
        Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000
        Parameter PF2_VENDOR_ID bound to: 16'b0001000011101110
        Parameter PF2_DEVICE_ID bound to: 16'b1001001000111111
        Parameter PF2_REVISION_ID bound to: 8'b00000000
        Parameter PF2_SUBSYSTEM_VENDOR_ID bound to: 16'b0001000011101110
        Parameter PF2_SUBSYSTEM_ID bound to: 16'b0000000000000111
        Parameter PF3_VENDOR_ID bound to: 16'b0001000011101110
        Parameter PF3_DEVICE_ID bound to: 16'b1001001100111111
        Parameter PF3_REVISION_ID bound to: 8'b00000000
        Parameter PF3_SUBSYSTEM_VENDOR_ID bound to: 16'b0001000011101110
        Parameter PF3_SUBSYSTEM_ID bound to: 16'b0000000000000111
        Parameter AXILITE_MASTER_APERTURE_SIZE bound to: 8'b00001101
        Parameter AXILITE_MASTER_CONTROL bound to: 3'b100
        Parameter XDMA_APERTURE_SIZE bound to: 8'b00001101
        Parameter XDMA_CONTROL bound to: 3'b100
        Parameter AXIST_BYPASS_APERTURE_SIZE bound to: 8'b00000000
        Parameter AXIST_BYPASS_CONTROL bound to: 3'b000
        Parameter PF0_INTERRUPT_PIN bound to: 3'b001
        Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer
        Parameter C_COMP_TIMEOUT bound to: 1 - type: integer
        Parameter SHARED_LOGIC bound to: 1 - type: integer
        Parameter SHARED_LOGIC_CLK bound to: false - type: string
        Parameter SHARED_LOGIC_BOTH bound to: false - type: string
        Parameter SHARED_LOGIC_GTC bound to: false - type: string
        Parameter EN_TRANSCEIVER_STATUS_PORTS bound to: FALSE - type: string
        Parameter IS_BOARD_PROJECT bound to: 1 - type: integer
        Parameter EN_GT_SELECTION bound to: TRUE - type: string
        Parameter SELECT_QUAD bound to: GTY_Quad_227 - type: string
        Parameter ULTRASCALE bound to: FALSE - type: string
        Parameter ULTRASCALE_PLUS bound to: TRUE - type: string
        Parameter VERSAL bound to: FALSE - type: string
        Parameter V7_GEN3 bound to: FALSE - type: string
        Parameter RP_MSI_ENABLED bound to: TRUE - type: string
        Parameter DEV_PORT_TYPE bound to: 0 - type: integer
        Parameter MSI_ENABLED bound to: FALSE - type: string
        Parameter XDMA_PCIE_64BIT_EN bound to: xdma_pcie_64bit_en - type: string
        Parameter XDMA_AXI_INTF_MM bound to: 0 - type: integer
        Parameter XDMA_AXILITE_MASTER bound to: TRUE - type: string
        Parameter XDMA_AXIST_BYPASS bound to: FALSE - type: string
        Parameter XDMA_RNUM_CHNL bound to: 4 - type: integer
        Parameter XDMA_WNUM_CHNL bound to: 4 - type: integer
        Parameter XDMA_AXILITE_SLAVE bound to: FALSE - type: string
        Parameter CSR_AXILITE_SLAVE bound to: FALSE - type: string
        Parameter XDMA_NUM_USR_IRQ bound to: 16 - type: integer
        Parameter XDMA_RNUM_RIDS bound to: 32 - type: integer
        Parameter XDMA_WNUM_RIDS bound to: 32 - type: integer
        Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer
        Parameter C_FAMILY bound to: virtexuplus - type: string
        Parameter XDMA_NUM_PCIE_TAG bound to: 256 - type: integer
        Parameter XDMA_DSC_BYPASS bound to: FALSE - type: string
        Parameter C_METERING_ON bound to: 1 - type: integer
        Parameter C_DBG_EN bound to: DEBUG_NONE - type: string
        Parameter C_DSC_BYP_MODE bound to: BYPASS_AND_INT - type: string
        Parameter IEP_EN bound to: FALSE - type: string
        Parameter RX_DETECT bound to: 0 - type: integer
        Parameter DSC_BYPASS_RD bound to: 1 - type: integer
        Parameter DSC_BYPASS_WR bound to: 1 - type: integer
        Parameter DSC_BYPASS_RD_OUT bound to: 1 - type: integer
        Parameter DSC_BYPASS_WR_OUT bound to: 1 - type: integer
        Parameter DSC_BYPASS_RD_CSR bound to: 1 - type: integer
        Parameter DSC_BYPASS_WR_CSR bound to: 1 - type: integer
        Parameter XDMA_STS_PORTS bound to: FALSE - type: string
        Parameter MSIX_ENABLED bound to: TRUE - type: string
        Parameter CFG_MGMT_IF bound to: TRUE - type: string
        Parameter RQ_SEQ_NUM_IGNORE bound to: 0 - type: integer
        Parameter CFG_EXT_IF bound to: FALSE - type: string
        Parameter LEGACY_CFG_EXT_IF bound to: FALSE - type: string
        Parameter C_PARITY_PROP bound to: 0 - type: integer
        Parameter EN_DEBUG_PORTS bound to: FALSE - type: string
        Parameter VU9P_BOARD bound to: FALSE - type: string
        Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string
        Parameter ENABLE_IBERT bound to: FALSE - type: string
        Parameter MM_SLAVE_EN bound to: 0 - type: integer
        Parameter DMA_EN bound to: 1 - type: integer
        Parameter SHELL_BRIDGE bound to: 0 - type: integer
        Parameter MSIX_PCIE_INTERNAL bound to: 0 - type: integer
        Parameter C_M_AXIB_EN bound to: FALSE - type: string
        Parameter BRIDGE_BURST bound to: FALSE - type: string
        Parameter RQ_RCFG_EN bound to: TRUE - type: string
        Parameter FUNC_MODE bound to: 1 - type: integer
        Parameter USER_INT_VECT_W bound to: 11 - type: integer
        Parameter PF1_ENABLED bound to: 1 - type: integer
        Parameter PF2_ENABLED bound to: 0 - type: integer
        Parameter PF3_ENABLED bound to: 0 - type: integer
        Parameter C_AXIBAR_NUM bound to: 1 - type: integer
        Parameter C_AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXIBAR_HIGHADDR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXIBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXIBAR_HIGHADDR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXIBAR_HIGHADDR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXIBAR_HIGHADDR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXIBAR_HIGHADDR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXIBAR_HIGHADDR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXIBAR2PCIEBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXIBAR2PCIEBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXIBAR2PCIEBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXIBAR2PCIEBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXIBAR2PCIEBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_AXIBAR2PCIEBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter EN_AXI_SLAVE_IF bound to: TRUE - type: string
        Parameter EN_AXI_MASTER_IF bound to: FALSE - type: string
        Parameter C_INCLUDE_BAROFFSET_REG bound to: 1 - type: integer
        Parameter C_BASEADDR bound to: 4096 - type: integer
        Parameter C_HIGHADDR bound to: 8191 - type: integer
        Parameter C_S_AXI_NUM_READ bound to: 32 - type: integer
        Parameter C_M_AXI_NUM_READ bound to: 32 - type: integer
        Parameter C_S_AXI_NUM_WRITE bound to: 32 - type: integer
        Parameter C_M_AXI_NUM_WRITE bound to: 32 - type: integer
        Parameter MSIX_IMPL_EXT bound to: TRUE - type: string
        Parameter AXI_ACLK_LOOPBACK bound to: FALSE - type: string
        Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string
        Parameter PF0_BAR0_APERTURE_SIZE bound to: 8'b00001011
        Parameter PF0_BAR1_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF0_BAR2_APERTURE_SIZE bound to: 8'b00001101
        Parameter PF0_BAR3_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF0_BAR4_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF0_BAR5_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF0_BAR6_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF0_BAR0_CONTROL bound to: 3'b110
        Parameter PF0_BAR1_CONTROL bound to: 3'b000
        Parameter PF0_BAR2_CONTROL bound to: 3'b110
        Parameter PF0_BAR3_CONTROL bound to: 3'b000
        Parameter PF0_BAR4_CONTROL bound to: 3'b000
        Parameter PF0_BAR5_CONTROL bound to: 3'b000
        Parameter PF0_BAR6_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR0_CONTROL bound to: 3'b111
        Parameter PF0_SRIOV_BAR1_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR2_CONTROL bound to: 3'b111
        Parameter PF0_SRIOV_BAR3_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR4_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR5_CONTROL bound to: 3'b000
        Parameter C_PCIEBAR2AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_PCIEBAR2AXIBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_PCIEBAR2AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_PCIEBAR2AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_PCIEBAR2AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_PCIEBAR2AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter C_PCIEBAR2AXIBAR_6 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF0_VF_PCIEBAR2AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF0_VF_PCIEBAR2AXIBAR_1 bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000
        Parameter PF0_VF_PCIEBAR2AXIBAR_2 bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000
        Parameter PF0_VF_PCIEBAR2AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF0_VF_PCIEBAR2AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF0_VF_PCIEBAR2AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF0_VF_PCIEBAR2AXIBAR_6 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF1_BAR0_APERTURE_SIZE bound to: 8'b00001011
        Parameter PF1_BAR1_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF1_BAR2_APERTURE_SIZE bound to: 8'b00001101
        Parameter PF1_BAR3_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF1_BAR4_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF1_BAR5_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF1_BAR6_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF1_BAR0_CONTROL bound to: 3'b110
        Parameter PF1_BAR1_CONTROL bound to: 3'b000
        Parameter PF1_BAR2_CONTROL bound to: 3'b110
        Parameter PF1_BAR3_CONTROL bound to: 3'b000
        Parameter PF1_BAR4_CONTROL bound to: 3'b000
        Parameter PF1_BAR5_CONTROL bound to: 3'b000
        Parameter PF1_BAR6_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR0_CONTROL bound to: 3'b111
        Parameter PF1_SRIOV_BAR1_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR2_CONTROL bound to: 3'b111
        Parameter PF1_SRIOV_BAR3_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR4_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR5_CONTROL bound to: 3'b000
        Parameter PF1_PCIEBAR2AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF1_PCIEBAR2AXIBAR_1 bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000
        Parameter PF1_PCIEBAR2AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF1_PCIEBAR2AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF1_PCIEBAR2AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF1_PCIEBAR2AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF1_PCIEBAR2AXIBAR_6 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF1_VF_PCIEBAR2AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF1_VF_PCIEBAR2AXIBAR_1 bound to: 64'b0000000000000000000000000000000001010000000000000000000000000000
        Parameter PF1_VF_PCIEBAR2AXIBAR_2 bound to: 64'b0000000000000000000000000000000001010000000000000000000000000000
        Parameter PF1_VF_PCIEBAR2AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF1_VF_PCIEBAR2AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF1_VF_PCIEBAR2AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF1_VF_PCIEBAR2AXIBAR_6 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF2_BAR0_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF2_BAR1_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF2_BAR2_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF2_BAR3_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF2_BAR4_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF2_BAR5_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF2_BAR6_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF2_BAR0_CONTROL bound to: 3'b000
        Parameter PF2_BAR1_CONTROL bound to: 3'b000
        Parameter PF2_BAR2_CONTROL bound to: 3'b000
        Parameter PF2_BAR3_CONTROL bound to: 3'b000
        Parameter PF2_BAR4_CONTROL bound to: 3'b000
        Parameter PF2_BAR5_CONTROL bound to: 3'b000
        Parameter PF2_BAR6_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000
        Parameter PF2_PCIEBAR2AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF2_PCIEBAR2AXIBAR_1 bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000
        Parameter PF2_PCIEBAR2AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF2_PCIEBAR2AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF2_PCIEBAR2AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF2_PCIEBAR2AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF2_PCIEBAR2AXIBAR_6 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF2_VF_PCIEBAR2AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF2_VF_PCIEBAR2AXIBAR_1 bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000
        Parameter PF2_VF_PCIEBAR2AXIBAR_2 bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000
        Parameter PF2_VF_PCIEBAR2AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF2_VF_PCIEBAR2AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF2_VF_PCIEBAR2AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF2_VF_PCIEBAR2AXIBAR_6 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF3_BAR0_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF3_BAR1_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF3_BAR2_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF3_BAR3_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF3_BAR4_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF3_BAR5_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF3_BAR6_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF3_BAR0_CONTROL bound to: 3'b000
        Parameter PF3_BAR1_CONTROL bound to: 3'b000
        Parameter PF3_BAR2_CONTROL bound to: 3'b000
        Parameter PF3_BAR3_CONTROL bound to: 3'b000
        Parameter PF3_BAR4_CONTROL bound to: 3'b000
        Parameter PF3_BAR5_CONTROL bound to: 3'b000
        Parameter PF3_BAR6_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000
        Parameter PF3_PCIEBAR2AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF3_PCIEBAR2AXIBAR_1 bound to: 64'b0000000000000000000000000000000000110000000000000000000000000000
        Parameter PF3_PCIEBAR2AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF3_PCIEBAR2AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF3_PCIEBAR2AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF3_PCIEBAR2AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF3_PCIEBAR2AXIBAR_6 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF3_VF_PCIEBAR2AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF3_VF_PCIEBAR2AXIBAR_1 bound to: 64'b0000000000000000000000000000000001110000000000000000000000000000
        Parameter PF3_VF_PCIEBAR2AXIBAR_2 bound to: 64'b0000000000000000000000000000000001110000000000000000000000000000
        Parameter PF3_VF_PCIEBAR2AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF3_VF_PCIEBAR2AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF3_VF_PCIEBAR2AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PF3_VF_PCIEBAR2AXIBAR_6 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000
        Parameter PCIEBAR_NUM bound to: 6 - type: integer
        Parameter BARLITE1 bound to: 1 - type: integer
        Parameter BARLITE2 bound to: 7 - type: integer
        Parameter BARLITE_MB_PF0 bound to: 0 - type: integer
        Parameter BARLITE_MB_PF1 bound to: 0 - type: integer
        Parameter BARLITE_MB_PF2 bound to: 0 - type: integer
        Parameter BARLITE_MB_PF3 bound to: 0 - type: integer
        Parameter C_MSIX_INT_TABLE_EN bound to: 0 - type: integer
        Parameter VCU118_BOARD bound to: FALSE - type: string
        Parameter TCQ bound to: 1 - type: integer
        Parameter C_AXIBAR_AS_0 bound to: 1 - type: integer
        Parameter C_AXIBAR_AS_1 bound to: 1 - type: integer
        Parameter C_AXIBAR_AS_2 bound to: 1 - type: integer
        Parameter C_AXIBAR_AS_3 bound to: 1 - type: integer
        Parameter C_AXIBAR_AS_4 bound to: 1 - type: integer
        Parameter C_AXIBAR_AS_5 bound to: 1 - type: integer
        Parameter C_MSI_ENABLED bound to: FALSE - type: string
        Parameter C_NUM_DSC_PCIE_RID bound to: 32 - type: integer
        Parameter C_NUM_PCIE_DSC_CPL_DID bound to: 512 - type: integer
        Parameter C_NUM_AXI_DSC_CPL_DID bound to: 64 - type: integer
        Parameter MULTQ_CHNL bound to: 8'b00000000
        Parameter IMPL_TARGET bound to: SOFT - type: string
        Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXI_WUSER_WIDTH bound to: 64 - type: integer
        Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer
        Parameter C_M_AXI_RUSER_WIDTH bound to: 64 - type: integer
        Parameter USE_ATTR bound to: 0 - type: integer
        Parameter XDMA_DSC_ENG bound to: 1 - type: integer
        Parameter C_H2C_TUSER_WIDTH bound to: 55 - type: integer
        Parameter C_H2C_DATA_WIDTH bound to: 64 - type: integer
        Parameter C_C2H_DATA_WIDTH bound to: 64 - type: integer
        Parameter C_C2H_CTRL_WIDTH bound to: 37 - type: integer
        Parameter C_C2H_TUSER_WIDTH bound to: 64 - type: integer
        Parameter C_AXIBAR_REGIONEN bound to: 0 - type: integer
        Parameter C_AXIBAR_NOXLATE bound to: 0 - type: integer
        Parameter C_AXIBAR2PCIEATTR_0 bound to: 3'b000
        Parameter C_AXIBAR2PCIEATTR_1 bound to: 3'b000
        Parameter C_AXIBAR2PCIEATTR_2 bound to: 3'b000
        Parameter C_AXIBAR2PCIEATTR_3 bound to: 3'b000
        Parameter C_AXIBAR2PCIEATTR_4 bound to: 3'b000
        Parameter C_AXIBAR2PCIEATTR_5 bound to: 3'b000
        Parameter C_IGNORE_SIZE_AXI_SLAVE bound to: 1 - type: integer
        Parameter C_TIMEOUT0_SEL bound to: 4'b1110
        Parameter C_TIMEOUT1_SEL bound to: 4'b1111
        Parameter C_TIMEOUT_MULT bound to: 3'b011
        Parameter C_OLD_BRIDGE_TIMEOUT bound to: 0 - type: integer
        Parameter C_LAST_CORE_CAP_ADDR bound to: 12'b000100000000
        Parameter C_VSEC_CAP_ADDR bound to: 12'b111000000000
        Parameter C_VSEC_CAP_LAST bound to: FALSE - type: string
        Parameter C_VSEC_ID bound to: 16'b0000000000000000
        Parameter C_NUM_USER_INTR bound to: 9 - type: integer
        Parameter C_NUM_USER_NEW_INTR bound to: 6 - type: integer
        Parameter C_USER_PTR bound to: 16'b0000000011011000
        Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer
        Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer
        Parameter CRC_WIDTH bound to: 32 - type: integer
        Parameter C_S_AXI_ADDR_WIDTH bound to: 64 - type: integer
        Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer
        Parameter C_S_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_M_AXIS_RQ_USER_WIDTH bound to: 137 - type: integer
        Parameter C_S_AXIS_CQP_USER_WIDTH bound to: 183 - type: integer
        Parameter C_S_AXIS_CQ_USER_WIDTH bound to: 183 - type: integer
        Parameter C_M_AXIS_RC_USER_WIDTH bound to: 161 - type: integer
        Parameter C_S_AXIS_CC_USER_WIDTH bound to: 81 - type: integer
        Parameter C_M_AXIL_AWUSER_WIDTH bound to: 55 - type: integer
        Parameter C_M_AXIL_ARUSER_WIDTH bound to: 55 - type: integer
        Parameter C_M_AXI_AWUSER_WIDTH bound to: 32 - type: integer
        Parameter C_M_AXI_ARUSER_WIDTH bound to: 32 - type: integer
        Parameter C_M_AXIB_AWUSER_WIDTH bound to: 55 - type: integer
        Parameter C_M_AXIB_ARUSER_WIDTH bound to: 55 - type: integer
        Parameter C_S_AXIB_AWUSER_WIDTH bound to: 12 - type: integer
        Parameter C_S_AXIB_ARUSER_WIDTH bound to: 12 - type: integer
        Parameter C_S_KEEP_WIDTH bound to: 16 - type: integer
        Parameter C_M_KEEP_WIDTH bound to: 16 - type: integer
        Parameter C_KEEP_WIDTH bound to: 64 - type: integer
        Parameter C_S_AXIS_USER_WIDTH bound to: 64 - type: integer
        Parameter C_M_AXIS_USER_WIDTH bound to: 64 - type: integer
        Parameter C_ADDR_ALGN bound to: 1 - type: integer
        Parameter C_ECC_ENABLE bound to: 0 - type: integer
        Parameter C_DSC_MAGIC_EN bound to: 1 - type: integer
        Parameter C_NUMQ_PER_CHNL bound to: 256 - type: integer
        Parameter C_RD_BUFFER_ADDR_SIZE bound to: 9 - type: integer
        Parameter C_RD_BUFFER_SIZE_BITS bound to: 5 - type: integer
        Parameter C_PCIEBAR_NUM bound to: 6 - type: integer
        Parameter C_PCIEBAR_AS bound to: 1 - type: integer
        Parameter C_NUM_MSIX_VECTORS bound to: 32 - type: integer
        Parameter DMA_SP bound to: 0 - type: integer
        Parameter DMA_MM bound to: 0 - type: integer
        Parameter DMA_ST bound to: 1 - type: integer
        Parameter DMA_COMPLETION bound to: 0 - type: integer
        Parameter DMA_RESET_SOURCE_SEL bound to: 1 - type: integer
        Parameter C_ADDR_BITS bound to: 64 - type: integer
        Parameter STS_WIDTH bound to: 8 - type: integer
        Parameter BACKPRESSURE bound to: 0 - type: integer
        Parameter USR_MPL_SIZE bound to: 4096 - type: integer
        Parameter USR_MRS_SIZE bound to: 4096 - type: integer
        Parameter PMON_EN bound to: 1 - type: integer
        Parameter C_MDMA_DSC_IN_NUM_CHNL bound to: 3 - type: integer
        Parameter MULT_PF_DES bound to: FALSE - type: string
        Parameter SPLIT_DMA bound to: FALSE - type: string
        Parameter PIPE_LINE_STAGE bound to: 2 - type: integer
        Parameter VU9P_TUL_EX bound to: FALSE - type: string
        Parameter XLNX_DDR_EX bound to: FALSE - type: string
        Parameter PCIE_BLK_TYPE bound to: 0 - type: integer
        Parameter GEN4_EIEOS_0S7 bound to: TRUE - type: string
        Parameter CCIX_ENABLE bound to: FALSE - type: string
        Parameter CCIX_DVSEC bound to: FALSE - type: string
        Parameter ENABLE_ATS_SWITCH bound to: FALSE - type: string
        Parameter CDC_WB_EN bound to: 1 - type: integer
        Parameter AXIS_CCIX_RX_TDATA_WIDTH bound to: 512 - type: integer
        Parameter AXIS_CCIX_TX_TDATA_WIDTH bound to: 512 - type: integer
        Parameter AXIS_CCIX_RX_TUSER_WIDTH bound to: 101 - type: integer
        Parameter AXIS_CCIX_TX_TUSER_WIDTH bound to: 101 - type: integer
        Parameter C_ATS_DATA_WIDTH bound to: 512 - type: integer
        Parameter C_ATS_CQ_TUSER_WIDTH bound to: 183 - type: integer
        Parameter C_ATS_CC_TUSER_WIDTH bound to: 81 - type: integer
        Parameter C_ATS_RQ_TUSER_WIDTH bound to: 137 - type: integer
        Parameter C_ATS_RC_TUSER_WIDTH bound to: 161 - type: integer
        Parameter EXT_SYS_CLK_BUFG bound to: FALSE - type: string
        Parameter GTCOM_IN_CORE bound to: 2 - type: integer
        Parameter C_NUM_OF_SC bound to: 1 - type: integer
        Parameter USR_IRQ_EXDES bound to: FALSE - type: string
        Parameter AXI_VIP_IN_EXDES bound to: FALSE - type: string
        Parameter XDMA_NON_INCREMENTAL_EXDES bound to: FALSE - type: string
        Parameter XDMA_ST_INFINITE_DESC_EXDES bound to: FALSE - type: string
        Parameter ACS_EXT_CAP_ENABLE bound to: FALSE - type: string
        Parameter EXT_XVC_VSEC_ENABLE bound to: FALSE - type: string
        Parameter EN_PCIE_DEBUG_PORTS bound to: FALSE - type: string
        Parameter C_MAX_NUM_QUEUE bound to: 2048 - type: integer
        Parameter DMA_MODE_EN bound to: FALSE - type: string
        Parameter MULTQ_EN bound to: 1 - type: integer
        Parameter C_PCIE_PFS_SUPPORTED bound to: 2 - type: integer
        Parameter C_SRIOV_EN bound to: 0 - type: integer
        Parameter BARLITE_EXT_PF0 bound to: 6'b000100
        Parameter BARLITE_EXT_PF1 bound to: 6'b000100
        Parameter BARLITE_EXT_PF2 bound to: 6'b000000
        Parameter BARLITE_EXT_PF3 bound to: 6'b000000
        Parameter BARLITE_INT_PF0 bound to: 6'b000001
        Parameter BARLITE_INT_PF1 bound to: 6'b000001
        Parameter BARLITE_INT_PF2 bound to: 6'b000000
        Parameter BARLITE_INT_PF3 bound to: 6'b000000
        Parameter BARLITE_MSIX_PF0 bound to: 6'b000001
        Parameter BARLITE_MSIX_PF1 bound to: 6'b000001
        Parameter BARLITE_MSIX_PF2 bound to: 6'b000000
        Parameter BARLITE_MSIX_PF3 bound to: 6'b000000
        Parameter NUM_VFS_PF0 bound to: 4 - type: integer
        Parameter NUM_VFS_PF1 bound to: 4 - type: integer
        Parameter NUM_VFS_PF2 bound to: 4 - type: integer
        Parameter NUM_VFS_PF3 bound to: 4 - type: integer
        Parameter FIRSTVF_OFFSET_PF0 bound to: 1 - type: integer
        Parameter FIRSTVF_OFFSET_PF1 bound to: 4 - type: integer
        Parameter FIRSTVF_OFFSET_PF2 bound to: 7 - type: integer
        Parameter FIRSTVF_OFFSET_PF3 bound to: 10 - type: integer
        Parameter VF_BARLITE_EXT_PF0 bound to: 6'b000000
        Parameter VF_BARLITE_EXT_PF1 bound to: 6'b000000
        Parameter VF_BARLITE_EXT_PF2 bound to: 6'b000000
        Parameter VF_BARLITE_EXT_PF3 bound to: 6'b000000
        Parameter VF_BARLITE_INT_PF0 bound to: 6'b000000
        Parameter VF_BARLITE_INT_PF1 bound to: 6'b000000
        Parameter VF_BARLITE_INT_PF2 bound to: 6'b000000
        Parameter VF_BARLITE_INT_PF3 bound to: 6'b000000
        Parameter C_C2H_NUM_CHNL bound to: 4 - type: integer
        Parameter C_H2C_NUM_CHNL bound to: 4 - type: integer
        Parameter H2C_XDMA_CHNL bound to: 8'b00000001
        Parameter C2H_XDMA_CHNL bound to: 8'b00000001
        Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b011110111111111111
        Parameter ENABLE_MORE bound to: FALSE - type: string
        Parameter DISABLE_BRAM_PIPELINE bound to: FALSE - type: string
        Parameter DISABLE_EQ_SYNCHRONIZER bound to: FALSE - type: string
        Parameter C_ENABLE_RESOURCE_REDUCTION bound to: FALSE - type: string
        Parameter C_ATS_ENABLE bound to: FALSE - type: string
        Parameter C_PRI_ENABLE bound to: FALSE - type: string
        Parameter C_FF_ON_INT_IF bound to: FALSE - type: string
        Parameter C_ATS_OFFSET bound to: 30'b000000000000000000000100100000
        Parameter C_PR_OFFSET bound to: 30'b000000000000000000000100100100
        Parameter C_ATS_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter C_PR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter C_INV_QUEUE_DEPTH bound to: 5'b00000
        Parameter PF0_VF_BAR0_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF0_VF_BAR1_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF0_VF_BAR2_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF0_VF_BAR3_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF0_VF_BAR4_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF0_VF_BAR5_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF0_VF_BAR6_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF1_VF_BAR0_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF1_VF_BAR1_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF1_VF_BAR2_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF1_VF_BAR3_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF1_VF_BAR4_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF1_VF_BAR5_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF1_VF_BAR6_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF2_VF_BAR0_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF2_VF_BAR1_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF2_VF_BAR2_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF2_VF_BAR3_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF2_VF_BAR4_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF2_VF_BAR5_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF2_VF_BAR6_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF3_VF_BAR0_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF3_VF_BAR1_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF3_VF_BAR2_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF3_VF_BAR3_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF3_VF_BAR4_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF3_VF_BAR5_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF3_VF_BAR6_APERTURE_SIZE bound to: 8'b00000000
        Parameter PF0_ADDR_MASK bound to: 1048575 - type: integer
        Parameter PF1_ADDR_MASK bound to: 1048575 - type: integer
        Parameter PF2_ADDR_MASK bound to: 1048575 - type: integer
        Parameter PF3_ADDR_MASK bound to: 1048575 - type: integer
        Parameter PF0_VF_ADDR_MASK bound to: 4095 - type: integer
        Parameter PF1_VF_ADDR_MASK bound to: 4095 - type: integer
        Parameter PF2_VF_ADDR_MASK bound to: 4095 - type: integer
        Parameter PF3_VF_ADDR_MASK bound to: 4095 - type: integer
        Parameter FLR_ENABLE bound to: FALSE - type: string
        Parameter MAILBOX_ENABLE bound to: FALSE - type: string
        Parameter CFG_SPACE_ENABLE bound to: FALSE - type: string
        Parameter WRB_COAL_MAX_BUF bound to: 16 - type: integer
        Parameter MDMA_PFCH_CACHE_DEPTH bound to: 16 - type: integer
        Parameter CMP_COL_REG_0 bound to: 1 - type: integer
        Parameter CMP_COL_REG_1 bound to: 0 - type: integer
        Parameter CMP_COL_REG_2 bound to: 0 - type: integer
        Parameter CMP_COL_REG_3 bound to: 0 - type: integer
        Parameter CMP_COL_REG_4 bound to: 0 - type: integer
        Parameter CMP_COL_REG_5 bound to: 0 - type: integer
        Parameter CMP_COL_REG_6 bound to: 0 - type: integer
        Parameter CMP_COL_REG_7 bound to: 0 - type: integer
        Parameter CMP_ERR_REG_0 bound to: 2 - type: integer
        Parameter CMP_ERR_REG_1 bound to: 0 - type: integer
        Parameter CMP_ERR_REG_2 bound to: 0 - type: integer
        Parameter CMP_ERR_REG_3 bound to: 0 - type: integer
        Parameter CMP_ERR_REG_4 bound to: 0 - type: integer
        Parameter CMP_ERR_REG_5 bound to: 0 - type: integer
        Parameter CMP_ERR_REG_6 bound to: 0 - type: integer
        Parameter CMP_ERR_REG_7 bound to: 0 - type: integer
        Parameter C2H_STREAM_CPL_DATA_SIZE bound to: 0 - type: integer
        Parameter C_OST_PR_CAP bound to: 0 - type: integer
        Parameter ARI_CAP_ENABLE bound to: false - type: string
        Parameter AXISTEN_IF_MSIX_RX_PARITY_EN bound to: FALSE - type: string
        Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string
        Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string
        Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000110000000000000000
        Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000110000000000000000
        Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000110000000000000000
        Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000110000000000000000
        Parameter VFG0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000100000000000000
        Parameter VFG1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000100000000000000
        Parameter VFG2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000100000000000000
        Parameter VFG3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000100000000000000
        Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000111
        Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000111
        Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000111
        Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000111
        Parameter VFG0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000111
        Parameter VFG1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000111
        Parameter VFG2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000111
        Parameter VFG3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000111
        Parameter PF0_MSIX_VECTORS bound to: 10 - type: integer
        Parameter PF1_MSIX_VECTORS bound to: 9 - type: integer
        Parameter PF2_MSIX_VECTORS bound to: 9 - type: integer
        Parameter PF3_MSIX_VECTORS bound to: 0 - type: integer
        Parameter PCIE_ID_IF bound to: FALSE - type: string
        Parameter ADV_INT_USR bound to: FALSE - type: string
        Parameter ENABLE_ERROR_INJECTION bound to: FALSE - type: string
        Parameter WRB_COAL_LOOP_FIX_DISABLE bound to: 0 - type: integer
        Parameter ENABLE_AT_PORTS bound to: FALSE - type: string
        Parameter VIRTIO_EN bound to: FALSE - type: string
        Parameter MHOST_EN bound to: FALSE - type: string
        Parameter SOFT_NIC bound to: FALSE - type: string
        Parameter SOFT_NIC_BRIDGE bound to: FALSE - type: string
        Parameter VDM_EN bound to: FALSE - type: string
        Parameter USE_STANDARD_INTERFACES bound to: TRUE - type: string
        Parameter DMA_2RP bound to: FALSE - type: string
        Parameter ALF_CAP_ENABLE bound to: FALSE - type: string
        Parameter ASYNC_CLK_ENABLE bound to: FALSE - type: string
        Parameter DATA_MOVER bound to: FALSE - type: string
        Parameter CSR_MODULE bound to: 1 - type: integer
        Parameter C_AXIBAR_NOTRANSLATE bound to: 0 - type: integer
        Parameter USR_IRQ_XDMA_TYPE_INTERFACE bound to: FALSE - type: string
        Parameter RBAR_ENABLE bound to: FALSE - type: string
        Parameter VERSAL_PART_TYPE bound to: S80 - type: string
        Parameter ALF_CAP_NEXTPTR bound to: 0 - type: integer
        Parameter AXI4MM_ULTRA bound to: 1 - type: integer
        Parameter DAT_WIDTH bound to: 512 - type: integer
        Parameter C_H2C_NUM_RIDS bound to: 32 - type: integer
        Parameter C_C2H_NUM_RIDS bound to: 32 - type: integer
        Parameter C_NUM_USR_IRQ bound to: 16 - type: integer
        Parameter C_GEN2_DEVICES bound to: 1'b1
        Parameter C_LEGACY_INT_EN bound to: TRUE - type: string
        Parameter C_MAX_CMPT_SIZE_LOCAL bound to: 3 - type: integer
        Parameter MM_SLAVE_EN_LOCAL bound to: 0 - type: integer
        Parameter MULTQ_EN_INT bound to: 1 - type: integer
        Parameter TCQ bound to: 100 - type: integer
        Parameter KESTREL_512_HLF bound to: FALSE - type: string
        Parameter IMPL_TARGET bound to: HARD - type: string
        Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: BRAM - type: string
        Parameter FPGA_FAMILY bound to: USM - type: string
        Parameter FPGA_XCVR bound to: Y - type: string
        Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer
        Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer
        Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string
        Parameter CRM_USER_CLK_FREQ bound to: 2'b11
        Parameter CRM_MCAP_CLK_FREQ bound to: 1'b0
        Parameter AXI4_DATA_WIDTH bound to: 512 - type: integer
        Parameter AXI4_TKEEP_WIDTH bound to: 16 - type: integer
        Parameter AXISTEN_IF_WIDTH bound to: 2'b10
        Parameter AXISTEN_IF_EXT_512 bound to: TRUE - type: string
        Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string
        Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string
        Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: TRUE - type: string
        Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: TRUE - type: string
        Parameter AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE bound to: TRUE - type: string
        Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b10
        Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b10
        Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00
        Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00
        Parameter AXISTEN_IF_RC_STRADDLE bound to: TRUE - type: string
        Parameter AXI4_CQ_TUSER_WIDTH bound to: 183 - type: integer
        Parameter AXI4_CQ_TREADY_WIDTH bound to: 22 - type: integer
        Parameter AXI4_CC_TUSER_WIDTH bound to: 81 - type: integer
        Parameter AXI4_CC_TREADY_WIDTH bound to: 4 - type: integer
        Parameter AXI4_RQ_TUSER_WIDTH bound to: 137 - type: integer
        Parameter AXI4_RQ_TREADY_WIDTH bound to: 4 - type: integer
        Parameter AXI4_RC_TUSER_WIDTH bound to: 161 - type: integer
        Parameter AXI4_RC_TREADY_WIDTH bound to: 22 - type: integer
        Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string
        Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b011110111111111111
        Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string
        Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string
        Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string
        Parameter AXISTEN_IF_ENABLE_256_TAGS bound to: TRUE - type: string
        Parameter AXISTEN_IF_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000
        Parameter AXISTEN_IF_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000
        Parameter AXISTEN_IF_LEGACY_MODE_ENABLE bound to: FALSE - type: string
        Parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK bound to: TRUE - type: string
        Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string
        Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string
        Parameter AXISTEN_IF_MSIX_RX_PARITY_EN bound to: FALSE - type: string
        Parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE bound to: FALSE - type: string
        Parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT bound to: FALSE - type: string
        Parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR bound to: FALSE - type: string
        Parameter AXISTEN_IF_RQ_CC_REGISTERED_TREADY bound to: TRUE - type: string
        Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0001010100000000
        Parameter PM_L1_REENTRY_DELAY bound to: 50000 - type: integer
        Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000000011111010000
        Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string
        Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00000000000000000000
        Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000100000000
        Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string
        Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b10000
        Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4'b0100
        Parameter PL_DISABLE_DC_BALANCE bound to: FALSE - type: string
        Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string
        Parameter PL_N_FTS bound to: 255 - type: integer
        Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string
        Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string
        Parameter PL_DISABLE_RETRAIN_ON_EB_ERROR bound to: FALSE - type: string
        Parameter PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR bound to: 16'b0000000000000000
        Parameter PL_REPORT_ALL_PHY_ERRORS bound to: 8'b00000000
        Parameter PL_DISABLE_LFSR_UPDATE_ON_SKP bound to: 2'b00
        Parameter PL_LANE0_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE1_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE2_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE3_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE4_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE5_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE6_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE7_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE8_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE9_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE10_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE11_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE12_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE13_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE14_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE15_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010
        Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01
        Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string
        Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: 2'b00
        Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: 2'b00
        Parameter PL_EQ_DEFAULT_TX_PRESET bound to: 8'b01000100
        Parameter PL_EQ_DEFAULT_RX_PRESET_HINT bound to: 6'b110011
        Parameter PL_EQ_RX_ADAPT_EQ_PHASE0 bound to: 2'b00
        Parameter PL_EQ_RX_ADAPT_EQ_PHASE1 bound to: 2'b00
        Parameter PL_EQ_DISABLE_MISMATCH_CHECK bound to: TRUE - type: string
        Parameter PL_RX_L0S_EXIT_TO_RECOVERY bound to: 2'b00
        Parameter PL_EQ_TX_8G_EQ_TS2_ENABLE bound to: FALSE - type: string
        Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 bound to: FALSE - type: string
        Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string
        Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string
        Parameter PL_DESKEW_ON_SKIP_IN_GEN12 bound to: FALSE - type: string
        Parameter PL_INFER_EI_DISABLE_REC_RC bound to: FALSE - type: string
        Parameter PL_INFER_EI_DISABLE_REC_SPD bound to: FALSE - type: string
        Parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE bound to: FALSE - type: string
        Parameter PL_RX_ADAPT_TIMER_RRL_GEN3 bound to: 4'b0110
        Parameter PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS bound to: 2'b00
        Parameter PL_RX_ADAPT_TIMER_RRL_GEN4 bound to: 4'b0000
        Parameter PL_RX_ADAPT_TIMER_CLWS_GEN3 bound to: 4'b0000
        Parameter PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS bound to: 2'b00
        Parameter PL_RX_ADAPT_TIMER_CLWS_GEN4 bound to: 4'b0000
        Parameter PL_DISABLE_LANE_REVERSAL bound to: TRUE - type: string
        Parameter PL_CFG_STATE_ROBUSTNESS_ENABLE bound to: TRUE - type: string
        Parameter PL_REDO_EQ_SOURCE_SELECT bound to: TRUE - type: string
        Parameter PL_DEEMPH_SOURCE_SELECT bound to: FALSE - type: string
        Parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY bound to: TRUE - type: string
        Parameter PL_QUIESCE_GUARANTEE_DISABLE bound to: FALSE - type: string
        Parameter PL_SRIS_ENABLE bound to: FALSE - type: string
        Parameter PL_SRIS_SKPOS_GEN_SPD_VEC bound to: 7'b0000000
        Parameter PL_SRIS_SKPOS_REC_SPD_VEC bound to: 7'b0000000
        Parameter PL_SIM_FAST_LINK_TRAINING bound to: 2'b11
        Parameter PL_USER_SPARE bound to: 16'b0000000000000011
        Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string
        Parameter LL_ACK_TIMEOUT bound to: 9'b000000000
        Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer
        Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string
        Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000
        Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer
        Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string
        Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string
        Parameter LL_DISABLE_SCHED_TX_NAK bound to: FALSE - type: string
        Parameter LL_TX_TLP_PARITY_CHK bound to: FALSE - type: string
        Parameter LL_RX_TLP_PARITY_GEN bound to: FALSE - type: string
        Parameter LL_USER_SPARE bound to: 16'b0000000000001000
        Parameter IS_SWITCH_PORT bound to: FALSE - type: string
        Parameter CFG_BYPASS_MODE_ENABLE bound to: FALSE - type: string
        Parameter TL_PF_ENABLE_REG bound to: 2'b01
        Parameter TL_CREDITS_CD bound to: 12'b000000000000
        Parameter TL_CREDITS_CH bound to: 8'b00000000
        Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10
        Parameter TL_COMPLETION_RAM_NUM_TLPS bound to: 2'b10
        Parameter TL_CREDITS_NPD bound to: 12'b000000000100
        Parameter TL_CREDITS_NPH bound to: 8'b00100000
        Parameter TL_CREDITS_PD bound to: 12'b001111100000
        Parameter TL_CREDITS_PH bound to: 8'b00100000
        Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string
        Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string
        Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter TL_POSTED_RAM_SIZE bound to: 1'b1
        Parameter TL_TX_MUX_STRICT_PRIORITY bound to: FALSE - type: string
        Parameter TL_TX_TLP_STRADDLE_ENABLE bound to: FALSE - type: string
        Parameter TL_TX_TLP_TERMINATE_PARITY bound to: FALSE - type: string
        Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT bound to: 5'b01000
        Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME bound to: 5'b00010
        Parameter TL_USER_SPARE bound to: 16'b0000000000000000
        Parameter PF0_CLASS_CODE bound to: 24'b000001011000000000000000
        Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000
        Parameter PF2_CLASS_CODE bound to: 24'b000001011000000000000000
        Parameter PF3_CLASS_CODE bound to: 24'b000001011000000000000000
        Parameter PF0_INTERRUPT_PIN bound to: 3'b001
        Parameter PF1_INTERRUPT_PIN bound to: 3'b001
        Parameter PF2_INTERRUPT_PIN bound to: 3'b000
        Parameter PF3_INTERRUPT_PIN bound to: 3'b000
        Parameter PF0_CAPABILITY_POINTER bound to: 8'b01000000
        Parameter PF1_CAPABILITY_POINTER bound to: 8'b01000000
        Parameter PF2_CAPABILITY_POINTER bound to: 8'b01000000
        Parameter PF3_CAPABILITY_POINTER bound to: 8'b01000000
        Parameter VF0_CAPABILITY_POINTER bound to: 8'b01100000
        Parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string
        Parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string
        Parameter EXT_XVC_VSEC_ENABLE bound to: FALSE - type: string
        Parameter ACS_EXT_CAP_ENABLE bound to: FALSE - type: string
        Parameter ACS_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_RBAR_NUM_BAR bound to: 3'b001
        Parameter PF1_RBAR_NUM_BAR bound to: 3'b001
        Parameter PF2_RBAR_NUM_BAR bound to: 3'b001
        Parameter PF3_RBAR_NUM_BAR bound to: 3'b001
        Parameter PF0_RBAR_BAR_INDEX_0 bound to: 3'b000
        Parameter PF0_RBAR_BAR_INDEX_1 bound to: 3'b111
        Parameter PF0_RBAR_BAR_INDEX_2 bound to: 3'b111
        Parameter PF0_RBAR_BAR_INDEX_3 bound to: 3'b111
        Parameter PF0_RBAR_BAR_INDEX_4 bound to: 3'b111
        Parameter PF0_RBAR_BAR_INDEX_5 bound to: 3'b111
        Parameter PF1_RBAR_BAR_INDEX_0 bound to: 3'b000
        Parameter PF1_RBAR_BAR_INDEX_1 bound to: 3'b111
        Parameter PF1_RBAR_BAR_INDEX_2 bound to: 3'b111
        Parameter PF1_RBAR_BAR_INDEX_3 bound to: 3'b111
        Parameter PF1_RBAR_BAR_INDEX_4 bound to: 3'b111
        Parameter PF1_RBAR_BAR_INDEX_5 bound to: 3'b111
        Parameter PF2_RBAR_BAR_INDEX_0 bound to: 3'b000
        Parameter PF2_RBAR_BAR_INDEX_1 bound to: 3'b111
        Parameter PF2_RBAR_BAR_INDEX_2 bound to: 3'b111
        Parameter PF2_RBAR_BAR_INDEX_3 bound to: 3'b111
        Parameter PF2_RBAR_BAR_INDEX_4 bound to: 3'b111
        Parameter PF2_RBAR_BAR_INDEX_5 bound to: 3'b111
        Parameter PF3_RBAR_BAR_INDEX_0 bound to: 3'b000
        Parameter PF3_RBAR_BAR_INDEX_1 bound to: 3'b111
        Parameter PF3_RBAR_BAR_INDEX_2 bound to: 3'b111
        Parameter PF3_RBAR_BAR_INDEX_3 bound to: 3'b111
        Parameter PF3_RBAR_BAR_INDEX_4 bound to: 3'b111
        Parameter PF3_RBAR_BAR_INDEX_5 bound to: 3'b111
        Parameter PF0_RBAR_CAP_BAR0_UPPER bound to: 16'b0000000000000000
        Parameter PF0_RBAR_CAP_BAR1_UPPER bound to: 16'b0000000000000000
        Parameter PF0_RBAR_CAP_BAR2_UPPER bound to: 16'b0000000000000000
        Parameter PF0_RBAR_CAP_BAR3_UPPER bound to: 16'b0000000000000000
        Parameter PF0_RBAR_CAP_BAR4_UPPER bound to: 16'b0000000000000000
        Parameter PF0_RBAR_CAP_BAR5_UPPER bound to: 16'b0000000000000000
        Parameter PF1_RBAR_CAP_BAR0_UPPER bound to: 16'b0000000000000000
        Parameter PF1_RBAR_CAP_BAR1_UPPER bound to: 16'b0000000000000000
        Parameter PF1_RBAR_CAP_BAR2_UPPER bound to: 16'b0000000000000000
        Parameter PF1_RBAR_CAP_BAR3_UPPER bound to: 16'b0000000000000000
        Parameter PF1_RBAR_CAP_BAR4_UPPER bound to: 16'b0000000000000000
        Parameter PF1_RBAR_CAP_BAR5_UPPER bound to: 16'b0000000000000000
        Parameter PF2_RBAR_CAP_BAR0_UPPER bound to: 16'b0000000000000000
        Parameter PF2_RBAR_CAP_BAR1_UPPER bound to: 16'b0000000000000000
        Parameter PF2_RBAR_CAP_BAR2_UPPER bound to: 16'b0000000000000000
        Parameter PF2_RBAR_CAP_BAR3_UPPER bound to: 16'b0000000000000000
        Parameter PF2_RBAR_CAP_BAR4_UPPER bound to: 16'b0000000000000000
        Parameter PF2_RBAR_CAP_BAR5_UPPER bound to: 16'b0000000000000000
        Parameter PF3_RBAR_CAP_BAR0_UPPER bound to: 16'b0000000000000000
        Parameter PF3_RBAR_CAP_BAR1_UPPER bound to: 16'b0000000000000000
        Parameter PF3_RBAR_CAP_BAR2_UPPER bound to: 16'b0000000000000000
        Parameter PF3_RBAR_CAP_BAR3_UPPER bound to: 16'b0000000000000000
        Parameter PF3_RBAR_CAP_BAR4_UPPER bound to: 16'b0000000000000000
        Parameter PF3_RBAR_CAP_BAR5_UPPER bound to: 16'b0000000000000000
        Parameter PF0_RBAR_CAP_BAR0_LOWER bound to: 65520 - type: integer
        Parameter PF0_RBAR_CAP_BAR1_LOWER bound to: 0 - type: integer
        Parameter PF0_RBAR_CAP_BAR2_LOWER bound to: 0 - type: integer
        Parameter PF0_RBAR_CAP_BAR3_LOWER bound to: 0 - type: integer
        Parameter PF0_RBAR_CAP_BAR4_LOWER bound to: 0 - type: integer
        Parameter PF0_RBAR_CAP_BAR5_LOWER bound to: 0 - type: integer
        Parameter PF1_RBAR_CAP_BAR0_LOWER bound to: 65520 - type: integer
        Parameter PF1_RBAR_CAP_BAR1_LOWER bound to: 0 - type: integer
        Parameter PF1_RBAR_CAP_BAR2_LOWER bound to: 0 - type: integer
        Parameter PF1_RBAR_CAP_BAR3_LOWER bound to: 0 - type: integer
        Parameter PF1_RBAR_CAP_BAR4_LOWER bound to: 0 - type: integer
        Parameter PF1_RBAR_CAP_BAR5_LOWER bound to: 0 - type: integer
        Parameter PF2_RBAR_CAP_BAR0_LOWER bound to: 65520 - type: integer
        Parameter PF2_RBAR_CAP_BAR1_LOWER bound to: 0 - type: integer
        Parameter PF2_RBAR_CAP_BAR2_LOWER bound to: 0 - type: integer
        Parameter PF2_RBAR_CAP_BAR3_LOWER bound to: 0 - type: integer
        Parameter PF2_RBAR_CAP_BAR4_LOWER bound to: 0 - type: integer
        Parameter PF2_RBAR_CAP_BAR5_LOWER bound to: 0 - type: integer
        Parameter PF3_RBAR_CAP_BAR0_LOWER bound to: 65520 - type: integer
        Parameter PF3_RBAR_CAP_BAR1_LOWER bound to: 0 - type: integer
        Parameter PF3_RBAR_CAP_BAR2_LOWER bound to: 0 - type: integer
        Parameter PF3_RBAR_CAP_BAR3_LOWER bound to: 0 - type: integer
        Parameter PF3_RBAR_CAP_BAR4_LOWER bound to: 0 - type: integer
        Parameter PF3_RBAR_CAP_BAR5_LOWER bound to: 0 - type: integer
        Parameter PF0_RBAR_CAP_BAR0 bound to: 48'b000000000000000000000000000000001111111111110000
        Parameter PF0_RBAR_CAP_BAR1 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter PF0_RBAR_CAP_BAR2 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter PF0_RBAR_CAP_BAR3 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter PF0_RBAR_CAP_BAR4 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter PF0_RBAR_CAP_BAR5 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter PF1_RBAR_CAP_BAR0 bound to: 48'b000000000000000000000000000000001111111111110000
        Parameter PF1_RBAR_CAP_BAR1 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter PF1_RBAR_CAP_BAR2 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter PF1_RBAR_CAP_BAR3 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter PF1_RBAR_CAP_BAR4 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter PF1_RBAR_CAP_BAR5 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter PF2_RBAR_CAP_BAR0 bound to: 48'b000000000000000000000000000000001111111111110000
        Parameter PF2_RBAR_CAP_BAR1 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter PF2_RBAR_CAP_BAR2 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter PF2_RBAR_CAP_BAR3 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter PF2_RBAR_CAP_BAR4 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter PF2_RBAR_CAP_BAR5 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter PF3_RBAR_CAP_BAR0 bound to: 48'b000000000000000000000000000000001111111111110000
        Parameter PF3_RBAR_CAP_BAR1 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter PF3_RBAR_CAP_BAR2 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter PF3_RBAR_CAP_BAR3 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter PF3_RBAR_CAP_BAR4 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter PF3_RBAR_CAP_BAR5 bound to: 48'b000000000000000000000000000000000000000000000000
        Parameter RBAR_ENABLE bound to: FALSE - type: string
        Parameter TL2CFG_IF_PARITY_CHK bound to: FALSE - type: string
        Parameter HEADER_TYPE_OVERRIDE bound to: FALSE - type: string
        Parameter PF0_BAR0_CONTROL bound to: 3'b110
        Parameter PF1_BAR0_CONTROL bound to: 3'b110
        Parameter PF2_BAR0_CONTROL bound to: 3'b110
        Parameter PF3_BAR0_CONTROL bound to: 3'b110
        Parameter PF0_BAR0_APERTURE_SIZE bound to: 6'b001011
        Parameter PF1_BAR0_APERTURE_SIZE bound to: 6'b001011
        Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b001011
        Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b001011
        Parameter PF0_BAR1_CONTROL bound to: 3'b000
        Parameter PF1_BAR1_CONTROL bound to: 3'b000
        Parameter PF2_BAR1_CONTROL bound to: 3'b000
        Parameter PF3_BAR1_CONTROL bound to: 3'b000
        Parameter PF0_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_BAR2_CONTROL bound to: 3'b110
        Parameter PF1_BAR2_CONTROL bound to: 3'b110
        Parameter PF2_BAR2_CONTROL bound to: 3'b110
        Parameter PF3_BAR2_CONTROL bound to: 3'b110
        Parameter PF0_BAR2_APERTURE_SIZE bound to: 6'b001101
        Parameter PF1_BAR2_APERTURE_SIZE bound to: 6'b001101
        Parameter PF2_BAR2_APERTURE_SIZE bound to: 6'b001101
        Parameter PF3_BAR2_APERTURE_SIZE bound to: 6'b001101
        Parameter PF0_BAR3_CONTROL bound to: 3'b000
        Parameter PF1_BAR3_CONTROL bound to: 3'b000
        Parameter PF2_BAR3_CONTROL bound to: 3'b000
        Parameter PF3_BAR3_CONTROL bound to: 3'b000
        Parameter PF0_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_BAR4_CONTROL bound to: 3'b000
        Parameter PF1_BAR4_CONTROL bound to: 3'b000
        Parameter PF2_BAR4_CONTROL bound to: 3'b000
        Parameter PF3_BAR4_CONTROL bound to: 3'b000
        Parameter PF0_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF1_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF2_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF3_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF0_BAR5_CONTROL bound to: 3'b000
        Parameter PF1_BAR5_CONTROL bound to: 3'b000
        Parameter PF2_BAR5_CONTROL bound to: 3'b000
        Parameter PF3_BAR5_CONTROL bound to: 3'b000
        Parameter PF0_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string
        Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string
        Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string
        Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string
        Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000
        Parameter VF0_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR bound to: 12'b000000000000
        Parameter VF1_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR bound to: 12'b000000000000
        Parameter VF2_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR bound to: 12'b000000000000
        Parameter VF3_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter PF1_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter PF2_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter PF3_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter VFG0_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter VFG1_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter VFG2_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter VFG3_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011
        Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011
        Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011
        Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011
        Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string
        Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer
        Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer
        Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string
        Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer
        Parameter PF0_LINK_CONTROL_RCB bound to: 1'b0
        Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 bound to: 7 - type: integer
        Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string
        Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string
        Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string
        Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string
        Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string
        Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string
        Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 2'b00
        Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string
        Parameter PF0_MSI_CAP_NEXTPTR bound to: 8'b01100000
        Parameter PF1_MSI_CAP_NEXTPTR bound to: 8'b01100000
        Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string
        Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string
        Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string
        Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string
        Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer
        Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer
        Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer
        Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer
        Parameter PF0_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF1_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter VFG0_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter VFG1_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter VFG2_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter VFG3_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter VFG0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter VFG1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter VFG2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter VFG3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000110100000000000000
        Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000110100000000000000
        Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter VFG0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter VFG1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter VFG2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter VFG3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000110000000000000000
        Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000110000000000000000
        Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000001001
        Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000001000
        Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000
        Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000
        Parameter VFG0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000
        Parameter VFG1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000
        Parameter VFG2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000
        Parameter VFG3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000
        Parameter PF0_MSIX_VECTOR_COUNT bound to: 6'b000100
        Parameter PF0_PM_CAP_ID bound to: 8'b00000001
        Parameter PF0_PM_CAP_NEXTPTR bound to: 8'b01100000
        Parameter PF1_PM_CAP_NEXTPTR bound to: 8'b01100000
        Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string
        Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string
        Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string
        Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string
        Parameter PF0_PM_CAP_VER_ID bound to: 3'b011
        Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string
        Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000
        Parameter AUTO_FLR_RESPONSE bound to: FALSE - type: string
        Parameter PF0_DSN_CAP_NEXTPTR bound to: 12'b000111000000
        Parameter PF1_DSN_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter DSN_CAP_ENABLE bound to: FALSE - type: string
        Parameter PF0_VC_CAP_VER bound to: 4'b0001
        Parameter PF0_VC_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string
        Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_AER_CAP_NEXTPTR bound to: 12'b000111000000
        Parameter PF1_AER_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE bound to: FALSE - type: string
        Parameter ARI_CAP_ENABLE bound to: FALSE - type: string
        Parameter PF0_ARI_CAP_NEXTPTR bound to: 12'b000111000000
        Parameter PF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG0_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG1_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG2_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG3_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_ARI_CAP_VER bound to: 4'b0001
        Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 8'b00000001
        Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000100
        Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000100
        Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000100
        Parameter PF0_LTR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_LTR_CAP_VER bound to: 4'b0001
        Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000
        Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000
        Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string
        Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string
        Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b1001010000
        Parameter SRIOV_CAP_ENABLE bound to: 4'b0000
        Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_SRIOV_CAP_VER bound to: 4'b0001
        Parameter PF1_SRIOV_CAP_VER bound to: 4'b0001
        Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001
        Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001
        Parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string
        Parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string
        Parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string
        Parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string
        Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000
        Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000
        Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000
        Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000
        Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000
        Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000001
        Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000010
        Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000011
        Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000
        Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000
        Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000
        Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000
        Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000
        Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000
        Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000
        Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000
        Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer
        Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer
        Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer
        Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer
        Parameter PF0_SRIOV_BAR0_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR0_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000
        Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000
        Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000
        Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000
        Parameter PF0_SRIOV_BAR1_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR1_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_SRIOV_BAR2_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR2_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000
        Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000
        Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000
        Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000
        Parameter PF0_SRIOV_BAR3_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR3_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_SRIOV_BAR4_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR4_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF0_SRIOV_BAR5_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR5_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_TPHR_CAP_VER bound to: 4'b0001
        Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string
        Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: FALSE - type: string
        Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 2'b10
        Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000
        Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 3'b010
        Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 3'b010
        Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b010
        Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b010
        Parameter VFG0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000
        Parameter VFG1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000
        Parameter VFG2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000
        Parameter VFG3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000
        Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string
        Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string
        Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string
        Parameter MCAP_ENABLE bound to: FALSE - type: string
        Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string
        Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string
        Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string
        Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001
        Parameter MCAP_VSEC_REV bound to: 4'b0001
        Parameter MCAP_VSEC_LEN bound to: 12'b000000101100
        Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 0 - type: integer
        Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string
        Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string
        Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string
        Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string
        Parameter MCAP_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer
        Parameter DEBUG_AXIST_DISABLE_FEATURE_BIT bound to: 8'b00000000
        Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string
        Parameter DEBUG_TL_DISABLE_FC_TIMEOUT bound to: FALSE - type: string
        Parameter DEBUG_PL_DISABLE_SCRAMBLING bound to: FALSE - type: string
        Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL bound to: FALSE - type: string
        Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW bound to: FALSE - type: string
        Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR bound to: FALSE - type: string
        Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR bound to: FALSE - type: string
        Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR bound to: FALSE - type: string
        Parameter DEBUG_PL_SIM_RESET_LFSR bound to: FALSE - type: string
        Parameter DEBUG_PL_SPARE bound to: 16'b0000000000000000
        Parameter DEBUG_LL_SPARE bound to: 16'b0000000000000000
        Parameter DEBUG_TL_SPARE bound to: 16'b0000000000000000
        Parameter DEBUG_AXI4ST_SPARE bound to: 16'b0000000000000000
        Parameter DEBUG_CFG_SPARE bound to: 16'b0000000000000000
        Parameter DEBUG_CAR_SPARE bound to: 4'b0000
        Parameter TEST_MODE_PIN_CHAR bound to: FALSE - type: string
        Parameter SPARE_BIT0 bound to: FALSE - type: string
        Parameter SPARE_BIT1 bound to: 1'b0
        Parameter SPARE_BIT2 bound to: 1'b0
        Parameter SPARE_BIT3 bound to: FALSE - type: string
        Parameter SPARE_BIT4 bound to: 1'b0
        Parameter SPARE_BIT5 bound to: 1'b0
        Parameter SPARE_BIT6 bound to: 1'b0
        Parameter SPARE_BIT7 bound to: 1'b0
        Parameter SPARE_BIT8 bound to: 1'b0
        Parameter SPARE_BYTE0 bound to: 8'b00000000
        Parameter SPARE_BYTE1 bound to: 8'b00000000
        Parameter SPARE_BYTE2 bound to: 8'b00000000
        Parameter SPARE_BYTE3 bound to: 8'b00000000
        Parameter SPARE_WORD0 bound to: 0 - type: integer
        Parameter SPARE_WORD1 bound to: 0 - type: integer
        Parameter SPARE_WORD2 bound to: 0 - type: integer
        Parameter SPARE_WORD3 bound to: 0 - type: integer
        Parameter PF0_VENDOR_ID bound to: 16'b0001000011101110
        Parameter PF0_SUBSYSTEM_VENDOR_ID bound to: 16'b0001000011101110
        Parameter PF0_DEVICE_ID bound to: 16'b1001000000111111
        Parameter PF1_DEVICE_ID bound to: 16'b1001000100111111
        Parameter PF2_DEVICE_ID bound to: 16'b1001001000111111
        Parameter PF3_DEVICE_ID bound to: 16'b1001001100111111
        Parameter PF0_REVISION_ID bound to: 8'b00000000
        Parameter PF1_REVISION_ID bound to: 8'b00000000
        Parameter PF2_REVISION_ID bound to: 8'b00000000
        Parameter PF3_REVISION_ID bound to: 8'b00000000
        Parameter PF0_SUBSYSTEM_ID bound to: 16'b0000000000000111
        Parameter PF1_SUBSYSTEM_ID bound to: 16'b0000000000000111
        Parameter PF2_SUBSYSTEM_ID bound to: 16'b0000000000000111
        Parameter PF3_SUBSYSTEM_ID bound to: 16'b0000000000000111
        Parameter TL_LEGACY_MODE_ENABLE bound to: FALSE - type: string
        Parameter DEDICATE_PERST bound to: FALSE - type: string
        Parameter SYS_RESET_POLARITY bound to: 0 - type: integer
        Parameter DIS_GT_WIZARD bound to: FALSE - type: string
        Parameter BMD_PIO_MODE bound to: FALSE - type: string
        Parameter DBG_CHECKER bound to: FALSE - type: string
        Parameter ENABLE_IBERT bound to: FALSE - type: string
        Parameter GEN4_EIEOS_0S7 bound to: TRUE - type: string
        Parameter CTRL_SKIP_MASK bound to: TRUE - type: string
        Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string
        Parameter ENABLE_LTSSM_DBG bound to: FALSE - type: string
        Parameter BROADCOM_SBR_WA bound to: FALSE - type: string
        Parameter DBG_DESCRAMBLE_EN bound to: FALSE - type: string
        Parameter MSI_INT bound to: 32 - type: integer
        Parameter COMPLETER_MODEL bound to: FALSE - type: string
        Parameter SRIOV_EXD_MODE bound to: FALSE - type: string
        Parameter THREE_PORT_SWITCH bound to: FALSE - type: string
        Parameter TWO_PORT_SWITCH bound to: FALSE - type: string
        Parameter TWO_PORT_CONFIG bound to: X8G3 - type: string
        Parameter silicon_revision bound to: Beta - type: string
        Parameter DEV_PORT_TYPE bound to: 0 - type: integer
        Parameter pcie_blk_locn bound to: 1 - type: integer
        Parameter gen_x0y0_xdc bound to: 0 - type: integer
        Parameter gen_x0y1_xdc bound to: 1 - type: integer
        Parameter gen_x0y2_xdc bound to: 0 - type: integer
        Parameter gen_x0y3_xdc bound to: 0 - type: integer
        Parameter gen_x0y4_xdc bound to: 0 - type: integer
        Parameter gen_x0y5_xdc bound to: 0 - type: integer
        Parameter gen_x1y0_xdc bound to: 0 - type: integer
        Parameter gen_x1y1_xdc bound to: 0 - type: integer
        Parameter gen_x1y2_xdc bound to: 0 - type: integer
        Parameter gen_x1y3_xdc bound to: 0 - type: integer
        Parameter gen_x1y4_xdc bound to: 0 - type: integer
        Parameter gen_x1y5_xdc bound to: 0 - type: integer
        Parameter xlnx_ref_board bound to: 16 - type: string
        Parameter PIPE_SIM bound to: FALSE - type: string
        Parameter EXT_PIPE_SIM bound to: FALSE - type: string
        Parameter PCIE_FAST_CONFIG bound to: NONE - type: string
        Parameter EXT_STARTUP_PRIMITIVE bound to: FALSE - type: string
        Parameter PL_INTERFACE bound to: FALSE - type: string
        Parameter PCIE_CONFIGURATION bound to: FALSE - type: string
        Parameter CFG_STATUS_IF bound to: TRUE - type: string
        Parameter TX_FC_IF bound to: TRUE - type: string
        Parameter CFG_EXT_IF bound to: FALSE - type: string
        Parameter CFG_FC_IF bound to: TRUE - type: string
        Parameter PER_FUNC_STATUS_IF bound to: TRUE - type: string
        Parameter CFG_MGMT_IF bound to: TRUE - type: string
        Parameter CFG_PM_IF bound to: TRUE - type: string
        Parameter RCV_MSG_IF bound to: TRUE - type: string
        Parameter CFG_TX_MSG_IF bound to: TRUE - type: string
        Parameter CFG_CTL_IF bound to: TRUE - type: string
        Parameter PCIE_ID_IF bound to: TRUE - type: string
        Parameter MSI_EN bound to: FALSE - type: string
        Parameter MSIX_EN bound to: TRUE - type: string
        Parameter PCIE4_DRP bound to: FALSE - type: string
        Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string
        Parameter SHARED_LOGIC bound to: 1 - type: integer
        Parameter GTWIZ_IN_CORE bound to: 1 - type: integer
        Parameter GTCOM_IN_CORE bound to: 2 - type: integer
        Parameter ENABLE_AUTO_RXEQ bound to: FALSE - type: string
        Parameter MCAP_ENABLEMENT bound to: NONE - type: string
        Parameter EXT_CH_GT_DRP bound to: FALSE - type: string
        Parameter EN_GT_SELECTION bound to: TRUE - type: string
        Parameter PLL_TYPE bound to: 2 - type: integer
        Parameter EN_PARITY bound to: FALSE - type: string
        Parameter INS_LOSS_PROFILE bound to: ADD-IN_CARD - type: string
        Parameter MSI_X_OPTIONS bound to: MSI-X_External - type: string
        Parameter SELECT_QUAD bound to: GTY_Quad_227 - type: string
        Parameter VU9P_BOARD bound to: FALSE - type: string
        Parameter PHY_LP_TXPRESET bound to: 4 - type: integer
        Parameter IS_BOARD_PROJECT bound to: 1 - type: integer
        Parameter GT_DRP_CLK_SRC bound to: 0 - type: integer
        Parameter FREE_RUN_FREQ bound to: 1 - type: integer
        Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string
        Parameter MULT_PF_DES bound to: TRUE - type: string
        Parameter AWS_MODE_VALUE bound to: 0 - type: integer
        Parameter EXT_SYS_CLK_BUFG bound to: FALSE - type: string
        Parameter ENABLE_MORE bound to: FALSE - type: string
        Parameter DISABLE_BRAM_PIPELINE bound to: FALSE - type: string
        Parameter ENABLE_MULTIPF_AER bound to: FALSE - type: string
        Parameter DISABLE_EQ_SYNCHRONIZER bound to: FALSE - type: string
        Parameter ENABLE_CLKMUX bound to: FALSE - type: string
        Parameter DMA_2RP bound to: FALSE - type: string
        Parameter QDMA_TPH_MSIX_BRAMS_DIS bound to: FALSE - type: string
        Parameter USE_STANDARD_INTERFACES bound to: FALSE - type: string
        Parameter MASTER_GT_QUAD_INX bound to: 3 - type: integer
        Parameter MASTER_GT_CONTAINER bound to: 31 - type: integer
        Parameter SRIOV_ACTIVE_VFS bound to: 252 - type: integer
        Parameter ENABLE_MSIX_32VEC bound to: FALSE - type: string
        Parameter EXT_PIPESIM bound to: FALSE - type: string
        Parameter MAX_WATCHDOG_CNT bound to: 20'b01001111111111111111
        Parameter GEN_VALID_AT_WATCHDOG_CNT bound to: 20'b01000000000000000000
        Parameter TCQ bound to: 100 - type: integer
        Parameter IMPL_TARGET bound to: HARD - type: string
        Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string
        Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: BRAM - type: string
        Parameter AXI4_DATA_WIDTH bound to: 512 - type: integer
        Parameter AXI4_TKEEP_WIDTH bound to: 16 - type: integer
        Parameter AXI4_CQ_TUSER_WIDTH bound to: 183 - type: integer
        Parameter AXI4_CC_TUSER_WIDTH bound to: 81 - type: integer
        Parameter AXI4_RQ_TUSER_WIDTH bound to: 137 - type: integer
        Parameter AXI4_RC_TUSER_WIDTH bound to: 161 - type: integer
        Parameter AXI4_CQ_TREADY_WIDTH bound to: 22 - type: integer
        Parameter AXI4_CC_TREADY_WIDTH bound to: 4 - type: integer
        Parameter AXI4_RQ_TREADY_WIDTH bound to: 4 - type: integer
        Parameter AXI4_RC_TREADY_WIDTH bound to: 22 - type: integer
        Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string
        Parameter CRM_USER_CLK_FREQ bound to: 2'b11
        Parameter AXISTEN_IF_WIDTH bound to: 2'b10
        Parameter AXISTEN_IF_EXT_512 bound to: TRUE - type: string
        Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string
        Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string
        Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: TRUE - type: string
        Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: TRUE - type: string
        Parameter AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE bound to: TRUE - type: string
        Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b10
        Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b10
        Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00
        Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00
        Parameter AXISTEN_IF_RC_STRADDLE bound to: TRUE - type: string
        Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string
        Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b011110111111111111
        Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string
        Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string
        Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string
        Parameter AXISTEN_IF_ENABLE_256_TAGS bound to: TRUE - type: string
        Parameter AXISTEN_IF_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000
        Parameter AXISTEN_IF_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000
        Parameter AXISTEN_IF_LEGACY_MODE_ENABLE bound to: FALSE - type: string
        Parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK bound to: TRUE - type: string
        Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string
        Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string
        Parameter AXISTEN_IF_MSIX_RX_PARITY_EN bound to: FALSE - type: string
        Parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE bound to: FALSE - type: string
        Parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR bound to: FALSE - type: string
        Parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT bound to: FALSE - type: string
        Parameter AXISTEN_IF_RQ_CC_REGISTERED_TREADY bound to: TRUE - type: string
        Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0001010100000000
        Parameter PM_L1_REENTRY_DELAY bound to: 50000 - type: integer
        Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000000011111010000
        Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string
        Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00000000000000000000
        Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000100000000
        Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string
        Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b10000
        Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4'b0100
        Parameter PL_DISABLE_DC_BALANCE bound to: FALSE - type: string
        Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string
        Parameter PL_N_FTS bound to: 255 - type: integer
        Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string
        Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string
        Parameter PL_DISABLE_RETRAIN_ON_EB_ERROR bound to: FALSE - type: string
        Parameter PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR bound to: 16'b0000000000000000
        Parameter PL_REPORT_ALL_PHY_ERRORS bound to: 8'b00000000
        Parameter PL_DISABLE_LFSR_UPDATE_ON_SKP bound to: 2'b00
        Parameter PL_LANE0_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE1_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE2_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE3_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE4_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE5_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE6_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE7_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE8_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE9_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE10_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE11_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE12_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE13_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE14_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE15_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_EQ_BYPASS_PHASE23 bound to: 2'b00
        Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010
        Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01
        Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string
        Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: 2'b00
        Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: 2'b00
        Parameter PL_EQ_DEFAULT_TX_PRESET bound to: 8'b01000100
        Parameter PL_EQ_DEFAULT_RX_PRESET_HINT bound to: 6'b110011
        Parameter PL_EQ_RX_ADAPT_EQ_PHASE0 bound to: 2'b00
        Parameter PL_EQ_RX_ADAPT_EQ_PHASE1 bound to: 2'b00
        Parameter PL_EQ_DISABLE_MISMATCH_CHECK bound to: TRUE - type: string
        Parameter PL_RX_L0S_EXIT_TO_RECOVERY bound to: 2'b00
        Parameter PL_EQ_TX_8G_EQ_TS2_ENABLE bound to: FALSE - type: string
        Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 bound to: FALSE - type: string
        Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string
        Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string
        Parameter PL_DESKEW_ON_SKIP_IN_GEN12 bound to: FALSE - type: string
        Parameter PL_INFER_EI_DISABLE_REC_RC bound to: FALSE - type: string
        Parameter PL_INFER_EI_DISABLE_REC_SPD bound to: FALSE - type: string
        Parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE bound to: FALSE - type: string
        Parameter PL_RX_ADAPT_TIMER_RRL_GEN3 bound to: 4'b0110
        Parameter PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS bound to: 2'b00
        Parameter PL_RX_ADAPT_TIMER_RRL_GEN4 bound to: 4'b0000
        Parameter PL_RX_ADAPT_TIMER_CLWS_GEN3 bound to: 4'b0000
        Parameter PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS bound to: 2'b00
        Parameter PL_RX_ADAPT_TIMER_CLWS_GEN4 bound to: 4'b0000
        Parameter PL_DISABLE_LANE_REVERSAL bound to: TRUE - type: string
        Parameter PL_CFG_STATE_ROBUSTNESS_ENABLE bound to: TRUE - type: string
        Parameter PL_REDO_EQ_SOURCE_SELECT bound to: TRUE - type: string
        Parameter PL_DEEMPH_SOURCE_SELECT bound to: FALSE - type: string
        Parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY bound to: TRUE - type: string
        Parameter PL_QUIESCE_GUARANTEE_DISABLE bound to: FALSE - type: string
        Parameter PL_SRIS_ENABLE bound to: FALSE - type: string
        Parameter PL_SRIS_SKPOS_GEN_SPD_VEC bound to: 7'b0000000
        Parameter PL_SRIS_SKPOS_REC_SPD_VEC bound to: 7'b0000000
        Parameter PL_SIM_FAST_LINK_TRAINING bound to: 2'b00
        Parameter PL_USER_SPARE bound to: 16'b0000000000000011
        Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string
        Parameter LL_ACK_TIMEOUT bound to: 9'b000000000
        Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer
        Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string
        Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000
        Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer
        Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string
        Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string
        Parameter LL_DISABLE_SCHED_TX_NAK bound to: FALSE - type: string
        Parameter LL_TX_TLP_PARITY_CHK bound to: FALSE - type: string
        Parameter LL_RX_TLP_PARITY_GEN bound to: FALSE - type: string
        Parameter LL_USER_SPARE bound to: 16'b0000000000001000
        Parameter IS_SWITCH_PORT bound to: FALSE - type: string
        Parameter CFG_BYPASS_MODE_ENABLE bound to: FALSE - type: string
        Parameter TL_PF_ENABLE_REG bound to: 2'b01
        Parameter TL_CREDITS_CD bound to: 12'b000000000000
        Parameter TL_CREDITS_CH bound to: 8'b00000000
        Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10
        Parameter TL_COMPLETION_RAM_NUM_TLPS bound to: 2'b10
        Parameter TL_CREDITS_NPD bound to: 12'b000000000100
        Parameter TL_CREDITS_NPH bound to: 8'b00100000
        Parameter TL_CREDITS_PD bound to: 12'b001111100000
        Parameter TL_CREDITS_PH bound to: 8'b00100000
        Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string
        Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter TL_POSTED_RAM_SIZE bound to: 1'b1
        Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string
        Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter TL_TX_MUX_STRICT_PRIORITY bound to: FALSE - type: string
        Parameter TL_TX_TLP_STRADDLE_ENABLE bound to: FALSE - type: string
        Parameter TL_TX_TLP_TERMINATE_PARITY bound to: FALSE - type: string
        Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT bound to: 5'b01000
        Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME bound to: 5'b00010
        Parameter TL_USER_SPARE bound to: 16'b0000000000000000
        Parameter PF0_CLASS_CODE bound to: 24'b000001011000000000000000
        Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000
        Parameter PF2_CLASS_CODE bound to: 24'b000001011000000000000000
        Parameter PF3_CLASS_CODE bound to: 24'b000001011000000000000000
        Parameter PF0_INTERRUPT_PIN bound to: 3'b001
        Parameter PF1_INTERRUPT_PIN bound to: 3'b001
        Parameter PF2_INTERRUPT_PIN bound to: 3'b000
        Parameter PF3_INTERRUPT_PIN bound to: 3'b000
        Parameter PF0_CAPABILITY_POINTER bound to: 8'b01000000
        Parameter PF1_CAPABILITY_POINTER bound to: 8'b01000000
        Parameter PF2_CAPABILITY_POINTER bound to: 8'b01000000
        Parameter PF3_CAPABILITY_POINTER bound to: 8'b01000000
        Parameter VF0_CAPABILITY_POINTER bound to: 8'b01100000
        Parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string
        Parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string
        Parameter TL2CFG_IF_PARITY_CHK bound to: FALSE - type: string
        Parameter HEADER_TYPE_OVERRIDE bound to: FALSE - type: string
        Parameter PF0_BAR0_CONTROL bound to: 3'b110
        Parameter PF1_BAR0_CONTROL bound to: 3'b110
        Parameter PF2_BAR0_CONTROL bound to: 3'b110
        Parameter PF3_BAR0_CONTROL bound to: 3'b110
        Parameter PF0_BAR0_APERTURE_SIZE bound to: 6'b001011
        Parameter PF1_BAR0_APERTURE_SIZE bound to: 6'b001011
        Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b001011
        Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b001011
        Parameter PF0_BAR1_CONTROL bound to: 3'b000
        Parameter PF1_BAR1_CONTROL bound to: 3'b000
        Parameter PF2_BAR1_CONTROL bound to: 3'b000
        Parameter PF3_BAR1_CONTROL bound to: 3'b000
        Parameter PF0_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_BAR2_CONTROL bound to: 3'b110
        Parameter PF1_BAR2_CONTROL bound to: 3'b110
        Parameter PF2_BAR2_CONTROL bound to: 3'b110
        Parameter PF3_BAR2_CONTROL bound to: 3'b110
        Parameter PF0_BAR2_APERTURE_SIZE bound to: 6'b001101
        Parameter PF1_BAR2_APERTURE_SIZE bound to: 6'b001101
        Parameter PF2_BAR2_APERTURE_SIZE bound to: 6'b001101
        Parameter PF3_BAR2_APERTURE_SIZE bound to: 6'b001101
        Parameter PF0_BAR3_CONTROL bound to: 3'b000
        Parameter PF1_BAR3_CONTROL bound to: 3'b000
        Parameter PF2_BAR3_CONTROL bound to: 3'b000
        Parameter PF3_BAR3_CONTROL bound to: 3'b000
        Parameter PF0_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_BAR4_CONTROL bound to: 3'b000
        Parameter PF1_BAR4_CONTROL bound to: 3'b000
        Parameter PF2_BAR4_CONTROL bound to: 3'b000
        Parameter PF3_BAR4_CONTROL bound to: 3'b000
        Parameter PF0_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF1_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF2_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF3_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF0_BAR5_CONTROL bound to: 3'b000
        Parameter PF1_BAR5_CONTROL bound to: 3'b000
        Parameter PF2_BAR5_CONTROL bound to: 3'b000
        Parameter PF3_BAR5_CONTROL bound to: 3'b000
        Parameter PF0_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string
        Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string
        Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string
        Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string
        Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter PF1_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter PF2_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter PF3_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter VFG0_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter VFG1_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter VFG2_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter VFG3_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011
        Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011
        Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011
        Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011
        Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string
        Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer
        Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer
        Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string
        Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer
        Parameter PF0_LINK_CONTROL_RCB bound to: 1'b0
        Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 bound to: 7 - type: integer
        Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string
        Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string
        Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string
        Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string
        Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string
        Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string
        Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 2'b00
        Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string
        Parameter PF0_MSI_CAP_NEXTPTR bound to: 8'b01100000
        Parameter PF1_MSI_CAP_NEXTPTR bound to: 8'b01100000
        Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string
        Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string
        Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string
        Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string
        Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer
        Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer
        Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer
        Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer
        Parameter PF0_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF1_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter VFG0_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter VFG1_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter VFG2_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter VFG3_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter VFG0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter VFG1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter VFG2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter VFG3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000110100000000000
        Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000110100000000000
        Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter VFG0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter VFG1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter VFG2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter VFG3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000110000000000000
        Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000110000000000000
        Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000001001
        Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000001000
        Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000
        Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000
        Parameter VFG0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000
        Parameter VFG1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000
        Parameter VFG2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000
        Parameter VFG3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000
        Parameter PF0_MSIX_VECTOR_COUNT bound to: 6'b000100
        Parameter PF0_PM_CAP_ID bound to: 8'b00000001
        Parameter PF0_PM_CAP_NEXTPTR bound to: 8'b01100000
        Parameter PF1_PM_CAP_NEXTPTR bound to: 8'b01100000
        Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string
        Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string
        Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string
        Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string
        Parameter PF0_PM_CAP_VER_ID bound to: 3'b011
        Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string
        Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string
        Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000
        Parameter AUTO_FLR_RESPONSE bound to: FALSE - type: string
        Parameter PF0_DSN_CAP_NEXTPTR bound to: 12'b000111000000
        Parameter PF1_DSN_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter DSN_CAP_ENABLE bound to: FALSE - type: string
        Parameter PF0_VC_CAP_VER bound to: 4'b0001
        Parameter PF0_VC_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string
        Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_AER_CAP_NEXTPTR bound to: 12'b000111000000
        Parameter PF1_AER_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE bound to: FALSE - type: string
        Parameter ARI_CAP_ENABLE bound to: FALSE - type: string
        Parameter PF0_ARI_CAP_NEXTPTR bound to: 12'b000111000000
        Parameter PF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG0_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG1_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG2_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG3_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_ARI_CAP_VER bound to: 4'b0001
        Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 8'b00000001
        Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000100
        Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000100
        Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000100
        Parameter PF0_LTR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_LTR_CAP_VER bound to: 4'b0001
        Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000
        Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000
        Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string
        Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string
        Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b1001010000
        Parameter SRIOV_CAP_ENABLE bound to: 4'b0000
        Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_SRIOV_CAP_VER bound to: 4'b0001
        Parameter PF1_SRIOV_CAP_VER bound to: 4'b0001
        Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001
        Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001
        Parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string
        Parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string
        Parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string
        Parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string
        Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000
        Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000
        Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000
        Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000
        Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000
        Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000001
        Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000010
        Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000011
        Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000
        Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000
        Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000
        Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000
        Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000
        Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000
        Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000
        Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000
        Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer
        Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer
        Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer
        Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer
        Parameter PF0_SRIOV_BAR0_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR0_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000
        Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000
        Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000
        Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000
        Parameter PF0_SRIOV_BAR1_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR1_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_SRIOV_BAR2_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR2_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000
        Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000
        Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000
        Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000
        Parameter PF0_SRIOV_BAR3_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR3_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_SRIOV_BAR4_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR4_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF0_SRIOV_BAR5_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR5_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_TPHR_CAP_VER bound to: 4'b0001
        Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string
        Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: FALSE - type: string
        Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 2'b10
        Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000
        Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 3'b010
        Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 3'b010
        Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b010
        Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b010
        Parameter VFG0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000
        Parameter VFG1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000
        Parameter VFG2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000
        Parameter VFG3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000
        Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string
        Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string
        Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string
        Parameter MCAP_ENABLE bound to: FALSE - type: string
        Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string
        Parameter MCAP_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001
        Parameter MCAP_VSEC_REV bound to: 4'b0001
        Parameter MCAP_VSEC_LEN bound to: 12'b000000101100
        Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 0 - type: integer
        Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string
        Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string
        Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string
        Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string
        Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string
        Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string
        Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer
        Parameter DEBUG_AXIST_DISABLE_FEATURE_BIT bound to: 8'b00000000
        Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string
        Parameter DEBUG_TL_DISABLE_FC_TIMEOUT bound to: FALSE - type: string
        Parameter DEBUG_PL_DISABLE_SCRAMBLING bound to: FALSE - type: string
        Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL bound to: FALSE - type: string
        Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW bound to: FALSE - type: string
        Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR bound to: FALSE - type: string
        Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR bound to: FALSE - type: string
        Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR bound to: FALSE - type: string
        Parameter DEBUG_PL_SIM_RESET_LFSR bound to: FALSE - type: string
        Parameter DEBUG_PL_SPARE bound to: 16'b0000000000000000
        Parameter DEBUG_LL_SPARE bound to: 16'b0000000000000000
        Parameter DEBUG_TL_SPARE bound to: 16'b0000000000000000
        Parameter DEBUG_AXI4ST_SPARE bound to: 16'b0000000000000000
        Parameter DEBUG_CFG_SPARE bound to: 16'b0000000000000000
        Parameter DEBUG_CAR_SPARE bound to: 4'b0000
        Parameter TEST_MODE_PIN_CHAR bound to: FALSE - type: string
        Parameter SPARE_BIT0 bound to: FALSE - type: string
        Parameter SPARE_BIT1 bound to: 1'b0
        Parameter SPARE_BIT2 bound to: 1'b0
        Parameter SPARE_BIT3 bound to: FALSE - type: string
        Parameter SPARE_BIT4 bound to: 1'b0
        Parameter SPARE_BIT5 bound to: 1'b0
        Parameter SPARE_BIT6 bound to: 1'b0
        Parameter SPARE_BIT7 bound to: 1'b0
        Parameter SPARE_BIT8 bound to: 1'b0
        Parameter SPARE_BYTE0 bound to: 8'b00000000
        Parameter SPARE_BYTE1 bound to: 8'b00000000
        Parameter SPARE_BYTE2 bound to: 8'b00000000
        Parameter SPARE_BYTE3 bound to: 8'b00000000
        Parameter SPARE_WORD0 bound to: 0 - type: integer
        Parameter SPARE_WORD1 bound to: 0 - type: integer
        Parameter SPARE_WORD2 bound to: 0 - type: integer
        Parameter SPARE_WORD3 bound to: 0 - type: integer
        Parameter ENABLE_MSIX_32VEC bound to: FALSE - type: string
        Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000010001
        Parameter MSIX_TABLE_RAM_ENABLE bound to: FALSE - type: string
        Parameter MCAP_INPUT_GATE_DESIGN_SWITCH_INT bound to: FALSE - type: string
        Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH_INT bound to: FALSE - type: string
        Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH_INT bound to: FALSE - type: string
        Parameter ARI_CAP_ENABLE bound to: FALSE - type: string
        Parameter AUTO_FLR_RESPONSE bound to: FALSE - type: string
        Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b10
        Parameter AXISTEN_IF_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000
        Parameter AXISTEN_IF_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000
        Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b10
        Parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR bound to: FALSE - type: string
        Parameter AXISTEN_IF_ENABLE_256_TAGS bound to: TRUE - type: string
        Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string
        Parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE bound to: FALSE - type: string
        Parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK bound to: TRUE - type: string
        Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b011110111111111111
        Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string
        Parameter AXISTEN_IF_EXT_512 bound to: TRUE - type: string
        Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string
        Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string
        Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: TRUE - type: string
        Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: TRUE - type: string
        Parameter AXISTEN_IF_LEGACY_MODE_ENABLE bound to: FALSE - type: string
        Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string
        Parameter AXISTEN_IF_MSIX_RX_PARITY_EN bound to: FALSE - type: string
        Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string
        Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00
        Parameter AXISTEN_IF_RC_STRADDLE bound to: TRUE - type: string
        Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00
        Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string
        Parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT bound to: FALSE - type: string
        Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string
        Parameter AXISTEN_IF_WIDTH bound to: 2'b10
        Parameter CFG_BYPASS_MODE_ENABLE bound to: FALSE - type: string
        Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string
        Parameter CRM_USER_CLK_FREQ bound to: 2'b11
        Parameter DEBUG_AXI4ST_SPARE bound to: 16'b0000000000000000
        Parameter DEBUG_AXIST_DISABLE_FEATURE_BIT bound to: 8'b00000000
        Parameter DEBUG_CAR_SPARE bound to: 4'b0000
        Parameter DEBUG_CFG_SPARE bound to: 16'b0000000000000000
        Parameter DEBUG_LL_SPARE bound to: 16'b0000000000000000
        Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR bound to: FALSE - type: string
        Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR bound to: FALSE - type: string
        Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR bound to: FALSE - type: string
        Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL bound to: FALSE - type: string
        Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW bound to: FALSE - type: string
        Parameter DEBUG_PL_DISABLE_SCRAMBLING bound to: FALSE - type: string
        Parameter DEBUG_PL_SIM_RESET_LFSR bound to: FALSE - type: string
        Parameter DEBUG_PL_SPARE bound to: 16'b0000000000000000
        Parameter DEBUG_TL_DISABLE_FC_TIMEOUT bound to: FALSE - type: string
        Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string
        Parameter DEBUG_TL_SPARE bound to: 16'b0000000000000000
        Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000
        Parameter DSN_CAP_ENABLE bound to: FALSE - type: string
        Parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string
        Parameter HEADER_TYPE_OVERRIDE bound to: FALSE - type: string
        Parameter IS_SWITCH_PORT bound to: FALSE - type: string
        Parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string
        Parameter LL_ACK_TIMEOUT bound to: 9'b000000000
        Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string
        Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer
        Parameter LL_DISABLE_SCHED_TX_NAK bound to: FALSE - type: string
        Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string
        Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000
        Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string
        Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer
        Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string
        Parameter LL_RX_TLP_PARITY_GEN bound to: FALSE - type: string
        Parameter LL_TX_TLP_PARITY_CHK bound to: FALSE - type: string
        Parameter LL_USER_SPARE bound to: 16'b0000000000001000
        Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b1001010000
        Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string
        Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string
        Parameter MCAP_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string
        Parameter MCAP_ENABLE bound to: FALSE - type: string
        Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string
        Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 0 - type: integer
        Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string
        Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string
        Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string
        Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string
        Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string
        Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001
        Parameter MCAP_VSEC_LEN bound to: 12'b000000101100
        Parameter MCAP_VSEC_REV bound to: 4'b0001
        Parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE bound to: FALSE - type: string
        Parameter PF0_AER_CAP_NEXTPTR bound to: 12'b000111000000
        Parameter PF0_ARI_CAP_NEXTPTR bound to: 12'b000111000000
        Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 8'b00000001
        Parameter PF0_ARI_CAP_VER bound to: 4'b0001
        Parameter PF0_BAR0_APERTURE_SIZE bound to: 6'b001011
        Parameter PF0_BAR0_CONTROL bound to: 3'b110
        Parameter PF0_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_BAR1_CONTROL bound to: 3'b000
        Parameter PF0_BAR2_APERTURE_SIZE bound to: 6'b001101
        Parameter PF0_BAR2_CONTROL bound to: 3'b110
        Parameter PF0_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_BAR3_CONTROL bound to: 3'b000
        Parameter PF0_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF0_BAR4_CONTROL bound to: 3'b000
        Parameter PF0_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_BAR5_CONTROL bound to: 3'b000
        Parameter PF0_CAPABILITY_POINTER bound to: 8'b01000000
        Parameter PF0_CLASS_CODE bound to: 24'b000001011000000000000000
        Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string
        Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string
        Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string
        Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string
        Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string
        Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string
        Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 2'b00
        Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string
        Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer
        Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer
        Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string
        Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string
        Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011
        Parameter PF0_DSN_CAP_NEXTPTR bound to: 12'b000111000000
        Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string
        Parameter PF0_INTERRUPT_PIN bound to: 3'b001
        Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer
        Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 bound to: 7 - type: integer
        Parameter PF0_LINK_CONTROL_RCB bound to: 1'b0
        Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string
        Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000
        Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000
        Parameter PF0_LTR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_LTR_CAP_VER bound to: 4'b0001
        Parameter PF0_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000110100000000000
        Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000110000000000000
        Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000001001
        Parameter PF0_MSIX_VECTOR_COUNT bound to: 6'b000100
        Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer
        Parameter PF0_MSI_CAP_NEXTPTR bound to: 8'b01100000
        Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string
        Parameter PF0_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter PF0_PM_CAP_ID bound to: 8'b00000001
        Parameter PF0_PM_CAP_NEXTPTR bound to: 8'b01100000
        Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string
        Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string
        Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string
        Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string
        Parameter PF0_PM_CAP_VER_ID bound to: 3'b011
        Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string
        Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string
        Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000
        Parameter PF0_SRIOV_BAR0_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_SRIOV_BAR1_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000
        Parameter PF0_SRIOV_BAR2_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_SRIOV_BAR3_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF0_SRIOV_BAR4_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF0_SRIOV_BAR5_CONTROL bound to: 3'b000
        Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000
        Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF0_SRIOV_CAP_VER bound to: 4'b0001
        Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000
        Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000
        Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer
        Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000
        Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: FALSE - type: string
        Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string
        Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string
        Parameter PF0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 3'b010
        Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 2'b10
        Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000
        Parameter PF0_TPHR_CAP_VER bound to: 4'b0001
        Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string
        Parameter PF0_VC_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF0_VC_CAP_VER bound to: 4'b0001
        Parameter PF1_AER_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000100
        Parameter PF1_BAR0_APERTURE_SIZE bound to: 6'b001011
        Parameter PF1_BAR0_CONTROL bound to: 3'b110
        Parameter PF1_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_BAR1_CONTROL bound to: 3'b000
        Parameter PF1_BAR2_APERTURE_SIZE bound to: 6'b001101
        Parameter PF1_BAR2_CONTROL bound to: 3'b110
        Parameter PF1_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_BAR3_CONTROL bound to: 3'b000
        Parameter PF1_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF1_BAR4_CONTROL bound to: 3'b000
        Parameter PF1_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_BAR5_CONTROL bound to: 3'b000
        Parameter PF1_CAPABILITY_POINTER bound to: 8'b01000000
        Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000
        Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011
        Parameter PF1_DSN_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string
        Parameter PF1_INTERRUPT_PIN bound to: 3'b001
        Parameter PF1_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000110100000000000
        Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000110000000000000
        Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000001000
        Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer
        Parameter PF1_MSI_CAP_NEXTPTR bound to: 8'b01100000
        Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string
        Parameter PF1_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter PF1_PM_CAP_NEXTPTR bound to: 8'b01100000
        Parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string
        Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000
        Parameter PF1_SRIOV_BAR0_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_SRIOV_BAR1_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000
        Parameter PF1_SRIOV_BAR2_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_SRIOV_BAR3_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF1_SRIOV_BAR4_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF1_SRIOV_BAR5_CONTROL bound to: 3'b000
        Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000
        Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF1_SRIOV_CAP_VER bound to: 4'b0001
        Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000
        Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000001
        Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer
        Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000
        Parameter PF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 3'b010
        Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000100
        Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b001011
        Parameter PF2_BAR0_CONTROL bound to: 3'b110
        Parameter PF2_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_BAR1_CONTROL bound to: 3'b000
        Parameter PF2_BAR2_APERTURE_SIZE bound to: 6'b001101
        Parameter PF2_BAR2_CONTROL bound to: 3'b110
        Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_BAR3_CONTROL bound to: 3'b000
        Parameter PF2_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF2_BAR4_CONTROL bound to: 3'b000
        Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_BAR5_CONTROL bound to: 3'b000
        Parameter PF2_CAPABILITY_POINTER bound to: 8'b01000000
        Parameter PF2_CLASS_CODE bound to: 24'b000001011000000000000000
        Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011
        Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string
        Parameter PF2_INTERRUPT_PIN bound to: 3'b000
        Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000
        Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer
        Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string
        Parameter PF2_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string
        Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000
        Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000
        Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000
        Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000
        Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001
        Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000
        Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000010
        Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer
        Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000
        Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b010
        Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000100
        Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b001011
        Parameter PF3_BAR0_CONTROL bound to: 3'b110
        Parameter PF3_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_BAR1_CONTROL bound to: 3'b000
        Parameter PF3_BAR2_APERTURE_SIZE bound to: 6'b001101
        Parameter PF3_BAR2_CONTROL bound to: 3'b110
        Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_BAR3_CONTROL bound to: 3'b000
        Parameter PF3_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF3_BAR4_CONTROL bound to: 3'b000
        Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_BAR5_CONTROL bound to: 3'b000
        Parameter PF3_CAPABILITY_POINTER bound to: 8'b01000000
        Parameter PF3_CLASS_CODE bound to: 24'b000001011000000000000000
        Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011
        Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string
        Parameter PF3_INTERRUPT_PIN bound to: 3'b000
        Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000
        Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer
        Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string
        Parameter PF3_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b01110000
        Parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string
        Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000
        Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000
        Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000
        Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000
        Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000
        Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000
        Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001
        Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000
        Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000011
        Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer
        Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000
        Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b010
        Parameter PL_CFG_STATE_ROBUSTNESS_ENABLE bound to: TRUE - type: string
        Parameter PL_DEEMPH_SOURCE_SELECT bound to: FALSE - type: string
        Parameter PL_DESKEW_ON_SKIP_IN_GEN12 bound to: FALSE - type: string
        Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string
        Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 bound to: FALSE - type: string
        Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string
        Parameter PL_DISABLE_DC_BALANCE bound to: FALSE - type: string
        Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string
        Parameter PL_DISABLE_LANE_REVERSAL bound to: TRUE - type: string
        Parameter PL_DISABLE_LFSR_UPDATE_ON_SKP bound to: 2'b00
        Parameter PL_DISABLE_RETRAIN_ON_EB_ERROR bound to: FALSE - type: string
        Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string
        Parameter PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR bound to: 16'b0000000000000000
        Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string
        Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: 2'b00
        Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: 2'b00
        Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010
        Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01
        Parameter PL_EQ_BYPASS_PHASE23 bound to: 2'b00
        Parameter PL_EQ_DEFAULT_RX_PRESET_HINT bound to: 6'b110011
        Parameter PL_EQ_DEFAULT_TX_PRESET bound to: 8'b01000100
        Parameter PL_EQ_DISABLE_MISMATCH_CHECK bound to: TRUE - type: string
        Parameter PL_EQ_RX_ADAPT_EQ_PHASE0 bound to: 2'b00
        Parameter PL_EQ_RX_ADAPT_EQ_PHASE1 bound to: 2'b00
        Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string
        Parameter PL_EQ_TX_8G_EQ_TS2_ENABLE bound to: FALSE - type: string
        Parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY bound to: TRUE - type: string
        Parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE bound to: FALSE - type: string
        Parameter PL_INFER_EI_DISABLE_REC_RC bound to: FALSE - type: string
        Parameter PL_INFER_EI_DISABLE_REC_SPD bound to: FALSE - type: string
        Parameter PL_LANE0_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE10_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE11_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE12_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE13_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE14_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE15_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE1_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE2_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE3_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE4_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE5_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE6_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE7_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE8_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LANE9_EQ_CONTROL bound to: 16128 - type: integer
        Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4'b0100
        Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b10000
        Parameter PL_N_FTS bound to: 255 - type: integer
        Parameter PL_QUIESCE_GUARANTEE_DISABLE bound to: FALSE - type: string
        Parameter PL_REDO_EQ_SOURCE_SELECT bound to: TRUE - type: string
        Parameter PL_REPORT_ALL_PHY_ERRORS bound to: 8'b00000000
        Parameter PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS bound to: 2'b00
        Parameter PL_RX_ADAPT_TIMER_CLWS_GEN3 bound to: 4'b0000
        Parameter PL_RX_ADAPT_TIMER_CLWS_GEN4 bound to: 4'b0000
        Parameter PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS bound to: 2'b00
        Parameter PL_RX_ADAPT_TIMER_RRL_GEN3 bound to: 4'b0110
        Parameter PL_RX_ADAPT_TIMER_RRL_GEN4 bound to: 4'b0000
        Parameter PL_RX_L0S_EXIT_TO_RECOVERY bound to: 2'b00
        Parameter PL_SIM_FAST_LINK_TRAINING bound to: 2'b00
        Parameter PL_SRIS_ENABLE bound to: FALSE - type: string
        Parameter PL_SRIS_SKPOS_GEN_SPD_VEC bound to: 7'b0000000
        Parameter PL_SRIS_SKPOS_REC_SPD_VEC bound to: 7'b0000000
        Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string
        Parameter PL_USER_SPARE bound to: 16'b0000000000000011
        Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0001010100000000
        Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000000011111010000
        Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string
        Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string
        Parameter PM_L1_REENTRY_DELAY bound to: 50000 - type: integer
        Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00000000000000000000
        Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000100000000
        Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string
        Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer
        Parameter SIM_VERSION bound to: 1.0 - type: string
        Parameter SPARE_BIT0 bound to: TRUE - type: string
        Parameter SPARE_BIT1 bound to: 0 - type: integer
        Parameter SPARE_BIT2 bound to: 0 - type: integer
        Parameter SPARE_BIT3 bound to: FALSE - type: string
        Parameter SPARE_BIT4 bound to: 0 - type: integer
        Parameter SPARE_BIT5 bound to: 0 - type: integer
        Parameter SPARE_BIT6 bound to: 0 - type: integer
        Parameter SPARE_BIT7 bound to: 0 - type: integer
        Parameter SPARE_BIT8 bound to: 0 - type: integer
        Parameter SPARE_BYTE0 bound to: 8'b00000000
        Parameter SPARE_BYTE1 bound to: 8'b00000000
        Parameter SPARE_BYTE2 bound to: 8'b00000000
        Parameter SPARE_BYTE3 bound to: 8'b00000000
        Parameter SPARE_WORD0 bound to: 0 - type: integer
        Parameter SPARE_WORD1 bound to: 0 - type: integer
        Parameter SPARE_WORD2 bound to: 0 - type: integer
        Parameter SPARE_WORD3 bound to: 0 - type: integer
        Parameter SRIOV_CAP_ENABLE bound to: 4'b0000
        Parameter TL2CFG_IF_PARITY_CHK bound to: FALSE - type: string
        Parameter TL_COMPLETION_RAM_NUM_TLPS bound to: 2'b10
        Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10
        Parameter TL_CREDITS_CD bound to: 12'b000000000000
        Parameter TL_CREDITS_CH bound to: 8'b00000000
        Parameter TL_CREDITS_NPD bound to: 12'b000000000100
        Parameter TL_CREDITS_NPH bound to: 8'b00100000
        Parameter TL_CREDITS_PD bound to: 12'b001111100000
        Parameter TL_CREDITS_PH bound to: 8'b00100000
        Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME bound to: 5'b00010
        Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT bound to: 5'b01000
        Parameter TL_PF_ENABLE_REG bound to: 2'b01
        Parameter TL_POSTED_RAM_SIZE bound to: 1'b1
        Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string
        Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string
        Parameter TL_TX_MUX_STRICT_PRIORITY bound to: FALSE - type: string
        Parameter TL_TX_TLP_STRADDLE_ENABLE bound to: FALSE - type: string
        Parameter TL_TX_TLP_TERMINATE_PARITY bound to: FALSE - type: string
        Parameter TL_USER_SPARE bound to: 16'b0000000000000000
        Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string
        Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string
        Parameter VF0_CAPABILITY_POINTER bound to: 8'b01100000
        Parameter VFG0_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG0_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter VFG0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter VFG0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter VFG0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000
        Parameter VFG0_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter VFG0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000
        Parameter VFG1_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG1_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter VFG1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter VFG1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter VFG1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000
        Parameter VFG1_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter VFG1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000
        Parameter VFG2_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG2_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter VFG2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter VFG2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter VFG2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000
        Parameter VFG2_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter VFG2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000
        Parameter VFG3_ARI_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG3_MSIX_CAP_NEXTPTR bound to: 8'b01110000
        Parameter VFG3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer
        Parameter VFG3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer
        Parameter VFG3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000
        Parameter VFG3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000
        Parameter VFG3_PCIE_CAP_NEXTPTR bound to: 8'b00000000
        Parameter VFG3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000
        Parameter VFG3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000
        Parameter TCQ bound to: 100 - type: integer
        Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string
        Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string
        Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string
        Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string
        Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10
        Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string
        Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string
        Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string
        Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string
        Parameter TL_PF_ENABLE_REG bound to: 2'b01
        Parameter SRIOV_CAP_ENABLE bound to: 4'b0000
        Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string
        Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000010001
        Parameter MSIX_TABLE_RAM_ENABLE bound to: FALSE - type: string
        Parameter TCQ bound to: 100 - type: integer
        Parameter TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string
        Parameter TO_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter FROM_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter TCQ bound to: 100 - type: integer
        Parameter CASCADE_ORDER_A bound to: NONE - type: string
        Parameter CASCADE_ORDER_B bound to: NONE - type: string
        Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string
        Parameter DOA_REG bound to: 1 - type: integer
        Parameter DOB_REG bound to: 1 - type: integer
        Parameter ENADDRENA bound to: FALSE - type: string
        Parameter ENADDRENB bound to: FALSE - type: string
        Parameter EN_ECC_PIPE bound to: FALSE - type: string
        Parameter EN_ECC_READ bound to: FALSE - type: string
        Parameter EN_ECC_WRITE bound to: FALSE - type: string
        Parameter INITP_00 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_01 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_02 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_03 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_04 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_05 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_06 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_07 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_08 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_09 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_0A bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_0B bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_0C bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_0D bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_0E bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_0F bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_00 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_01 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_02 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_03 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_04 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_05 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_06 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_07 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_08 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_09 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_0A bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_0B bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_0C bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_0D bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_0E bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_0F bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_10 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_11 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_12 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_13 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_14 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_15 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_16 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_17 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_18 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_19 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_1A bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_1B bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_1C bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_1D bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_1E bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_1F bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_20 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_21 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_22 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_23 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_24 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_25 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_26 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_27 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_28 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_29 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_2A bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_2B bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_2C bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_2D bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_2E bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_2F bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_30 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_31 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_32 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_33 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_34 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_35 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_36 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_37 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_38 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_39 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_3A bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_3B bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_3C bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_3D bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_3E bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_3F bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_40 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_41 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_42 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_43 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_44 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_45 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_46 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_47 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_48 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_49 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_4A bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_4B bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_4C bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_4D bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_4E bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_4F bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_50 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_51 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_52 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_53 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_54 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_55 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_56 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_57 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_58 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_59 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_5A bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_5B bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_5C bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_5D bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_5E bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_5F bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_60 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_61 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_62 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_63 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_64 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_65 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_66 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_67 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_68 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_69 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_6A bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_6B bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_6C bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_6D bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_6E bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_6F bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_70 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_71 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_72 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_73 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_74 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_75 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_76 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_77 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_78 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_79 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_7A bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_7B bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_7C bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_7D bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_7E bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_7F bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_A bound to: 36'b000000000000000000000000000000000000
        Parameter INIT_B bound to: 36'b000000000000000000000000000000000000
        Parameter INIT_FILE bound to: NONE - type: string
        Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0
        Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0
        Parameter IS_ENARDEN_INVERTED bound to: 1'b0
        Parameter IS_ENBWREN_INVERTED bound to: 1'b0
        Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0
        Parameter IS_RSTRAMB_INVERTED bound to: 1'b0
        Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0
        Parameter IS_RSTREGB_INVERTED bound to: 1'b0
        Parameter RDADDRCHANGEA bound to: FALSE - type: string
        Parameter RDADDRCHANGEB bound to: FALSE - type: string
        Parameter READ_WIDTH_A bound to: 72 - type: integer
        Parameter READ_WIDTH_B bound to: 0 - type: integer
        Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string
        Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string
        Parameter SIM_COLLISION_CHECK bound to: ALL - type: string
        Parameter SLEEP_ASYNC bound to: FALSE - type: string
        Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000
        Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000
        Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string
        Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string
        Parameter WRITE_WIDTH_A bound to: 0 - type: integer
        Parameter WRITE_WIDTH_B bound to: 72 - type: integer
        Parameter TCQ bound to: 100 - type: integer
        Parameter TO_RAM_PIPELINE bound to: TRUE - type: string
        Parameter FROM_RAM_PIPELINE bound to: TRUE - type: string
        Parameter TCQ bound to: 100 - type: integer
        Parameter CASCADE_ORDER_A bound to: NONE - type: string
        Parameter CASCADE_ORDER_B bound to: NONE - type: string
        Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string
        Parameter DOA_REG bound to: 1 - type: integer
        Parameter DOB_REG bound to: 1 - type: integer
        Parameter ENADDRENA bound to: FALSE - type: string
        Parameter ENADDRENB bound to: FALSE - type: string
        Parameter EN_ECC_PIPE bound to: FALSE - type: string
        Parameter EN_ECC_READ bound to: TRUE - type: string
        Parameter EN_ECC_WRITE bound to: TRUE - type: string
        Parameter INITP_00 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_01 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_02 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_03 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_04 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_05 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_06 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_07 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_08 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_09 bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_0A bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_0B bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_0C bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_0D bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_0E bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INITP_0F bound to: 256'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_00 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_01 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_02 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_03 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_04 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_05 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_06 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_07 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_08 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_09 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_0A bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_0B bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_0C bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_0D bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_0E bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_0F bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_10 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_11 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_12 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_13 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_14 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_15 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_16 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_17 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_18 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_19 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_1A bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_1B bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_1C bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_1D bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_1E bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_1F bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_20 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_21 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_22 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_23 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_24 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_25 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_26 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_27 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_28 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_29 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_2A bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_2B bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_2C bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_2D bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_2E bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_2F bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_30 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_31 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_32 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_33 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_34 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_35 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_36 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_37 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_38 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_39 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_3A bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_3B bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_3C bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_3D bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_3E bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_3F bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_40 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_41 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_42 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_43 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_44 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_45 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_46 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_47 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_48 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_49 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_4A bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_4B bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_4C bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_4D bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_4E bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_4F bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_50 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_51 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_52 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_53 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_54 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_55 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_56 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_57 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_58 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_59 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_5A bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_5B bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_5C bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_5D bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_5E bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_5F bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_60 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_61 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_62 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_63 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_64 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_65 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_66 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_67 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_68 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_69 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_6A bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_6B bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_6C bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_6D bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_6E bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_6F bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_70 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_71 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_72 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_73 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_74 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_75 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_76 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_77 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_78 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_79 bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_7A bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_7B bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_7C bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_7D bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_7E bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_7F bound to: 256'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter INIT_A bound to: 36'b000000000000000000000000000000000000
        Parameter INIT_B bound to: 36'b000000000000000000000000000000000000
        Parameter INIT_FILE bound to: NONE - type: string
        Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0
        Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0
        Parameter IS_ENARDEN_INVERTED bound to: 1'b0
        Parameter IS_ENBWREN_INVERTED bound to: 1'b0
        Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0
        Parameter IS_RSTRAMB_INVERTED bound to: 1'b0
        Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0
        Parameter IS_RSTREGB_INVERTED bound to: 1'b0
        Parameter RDADDRCHANGEA bound to: FALSE - type: string
        Parameter RDADDRCHANGEB bound to: FALSE - type: string
        Parameter READ_WIDTH_A bound to: 72 - type: integer
        Parameter READ_WIDTH_B bound to: 0 - type: integer
        Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string
        Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string
        Parameter SIM_COLLISION_CHECK bound to: ALL - type: string
        Parameter SLEEP_ASYNC bound to: FALSE - type: string
        Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000
        Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000
        Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string
        Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string
        Parameter WRITE_WIDTH_A bound to: 0 - type: integer
        Parameter WRITE_WIDTH_B bound to: 72 - type: integer
        Parameter TCQ bound to: 100 - type: integer
        Parameter TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string
        Parameter TO_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter FROM_RAM_READ_PIPELINE bound to: TRUE - type: string
        Parameter TCQ bound to: 100 - type: integer
        Parameter TO_RAM_PIPELINE bound to: TRUE - type: string
        Parameter FROM_RAM_PIPELINE bound to: TRUE - type: string
        Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000010001
        Parameter MSIX_TABLE_RAM_ENABLE bound to: FALSE - type: string
        Parameter NUM_BRAM_4K bound to: 0 - type: integer
        Parameter TCQ bound to: 100 - type: integer
        Parameter TO_RAM_PIPELINE bound to: TRUE - type: string
        Parameter FROM_RAM_PIPELINE bound to: TRUE - type: string
        Parameter TL_PF_ENABLE_REG bound to: 2'b01
        Parameter SRIOV_CAP_ENABLE bound to: 4'b0000
        Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string
        Parameter NUM_VFUNCTIONS bound to: 0 - type: integer
        Parameter NUM_FUNCTIONS bound to: 2 - type: integer
        Parameter NUM_BRAM_4K bound to: 4 - type: integer
        Parameter TCQ bound to: 100 - type: integer
        Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string
        Parameter IS_SWITCH_PORT bound to: FALSE - type: string
        Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string
        Parameter CRM_USER_CLK_FREQ bound to: 2'b11
        Parameter STATE_RESET bound to: 3'b000
        Parameter STATE_RESET2 bound to: 3'b010
        Parameter STATE_MGMT_RESET_DEASSERT bound to: 3'b001
        Parameter STATE_PHY_RDY bound to: 3'b100
        Parameter STATE_RESET_DEASSERT bound to: 3'b101
        Parameter STATE_RESET_DEASSERT2 bound to: 3'b110
        Parameter CLK_QUARTER0 bound to: 3'b000
        Parameter CLK_HALF0 bound to: 3'b001
        Parameter CLK_EQUAL0 bound to: 3'b010
        Parameter CLK_INVALID0 bound to: 3'b011
        Parameter CLK_INVALID1 bound to: 3'b100
        Parameter CLK_QUARTER1 bound to: 3'b101
        Parameter CLK_HALF1 bound to: 3'b110
        Parameter CLK_HALF2 bound to: 3'b111
INFO: [Synth 8-155] case statement is not full and has no default [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdm
a_no_sriov/ip_0/source/qdma_no_sriov_pcie4_ip_init_ctrl.v:263]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdm
a_no_sriov/ip_0/source/qdma_no_sriov_pcie4_ip_init_ctrl.v:312]
        Parameter TCQ bound to: 100 - type: integer
        Parameter NUM_VFS bound to: 252 - type: integer
        Parameter TL_PF_ENABLE_REG bound to: 2'b01
        Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000
        Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000
        Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000
        Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000
        Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000
        Parameter SRIOV_CAP_ENABLE bound to: 4'b0000
        Parameter ARI_CAP_ENABLE bound to: FALSE - type: string
        Parameter REG_DEV_CTRL bound to: 10'b0000011110
        Parameter REG_DEV_CTRL__FLR_SIZE bound to: 1 - type: integer
        Parameter REG_DEV_CTRL__FLR bound to: 15 - type: integer
        Parameter REG_PCI_CMD bound to: 10'b0000000001
        Parameter REG_PCI_CMD__BME_SIZE bound to: 1 - type: integer
        Parameter REG_PCI_CMD__BME bound to: 2 - type: integer
        Parameter REG_PCI_CMD__MSE_SIZE bound to: 1 - type: integer
        Parameter REG_PCI_CMD__MSE bound to: 1 - type: integer
        Parameter REG_PM_CSR bound to: 10'b0000010001
        Parameter REG_PM_CSR__PS_SIZE bound to: 2 - type: integer
        Parameter REG_PM_CSR__PS bound to: 0 - type: integer
        Parameter REG_TPH_CR bound to: 10'b0010001010
        Parameter REG_TPH_CR__RQE_SIZE bound to: 1 - type: integer
        Parameter REG_TPH_CR__RQE bound to: 8 - type: integer
        Parameter REG_TPH_CR__STMS_SIZE bound to: 3 - type: integer
        Parameter REG_TPH_CR__STMS bound to: 0 - type: integer
        Parameter REG_MSIX_CR bound to: 10'b0000011000
        Parameter REG_MSIX_CR__EN_SIZE bound to: 1 - type: integer
        Parameter REG_MSIX_CR__EN bound to: 31 - type: integer
        Parameter REG_MSIX_CR__MSK_SIZE bound to: 1 - type: integer
        Parameter REG_MSIX_CR__MSK bound to: 30 - type: integer
        Parameter PF_VF_MAP_WIDTH bound to: 256 - type: integer
        Parameter TCQ bound to: 100 - type: integer
        Parameter IMPL_TARGET bound to: HARD - type: string
        Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string
        Parameter TCQ bound to: 100 - type: integer
        Parameter IMPL_TARGET bound to: HARD - type: string
        Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: BRAM - type: string
        Parameter AXISTEN_IF_RQ_CC_REGISTERED_TREADY bound to: TRUE - type: string
        Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer
        Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer
        Parameter AXI4_USER_CQ_TUSER_WIDTH bound to: 183 - type: integer
        Parameter AXI4_USER_CC_TUSER_WIDTH bound to: 81 - type: integer
        Parameter AXI4_USER_RQ_TUSER_WIDTH bound to: 137 - type: integer
        Parameter AXI4_USER_RC_TUSER_WIDTH bound to: 161 - type: integer
        Parameter AXI4_CORE_CQ_TUSER_WIDTH bound to: 88 - type: integer
        Parameter AXI4_CORE_CC_TUSER_WIDTH bound to: 33 - type: integer
        Parameter AXI4_CORE_RQ_TUSER_WIDTH bound to: 62 - type: integer
        Parameter AXI4_CORE_RC_TUSER_WIDTH bound to: 75 - type: integer
        Parameter AXI4_USER_CQ_TKEEP_WIDTH bound to: 16 - type: integer
        Parameter AXI4_USER_CC_TKEEP_WIDTH bound to: 16 - type: integer
        Parameter AXI4_USER_RQ_TKEEP_WIDTH bound to: 16 - type: integer
        Parameter AXI4_USER_RC_TKEEP_WIDTH bound to: 16 - type: integer
        Parameter AXI4_CORE_CQ_TKEEP_WIDTH bound to: 8 - type: integer
        Parameter AXI4_CORE_CC_TKEEP_WIDTH bound to: 8 - type: integer
        Parameter AXI4_CORE_RQ_TKEEP_WIDTH bound to: 8 - type: integer
        Parameter AXI4_CORE_RC_TKEEP_WIDTH bound to: 8 - type: integer
        Parameter AXI4_CORE_CQ_TREADY_WIDTH bound to: 22 - type: integer
        Parameter AXI4_CORE_RC_TREADY_WIDTH bound to: 22 - type: integer
        Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string
        Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string
        Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: TRUE - type: string
        Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: TRUE - type: string
        Parameter AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE bound to: TRUE - type: string
        Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b10
        Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b10
        Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00
        Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00
        Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string
        Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string
        Parameter TCQ bound to: 100 - type: integer
        Parameter IMPL_TARGET bound to: HARD - type: string
        Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string
        Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer
        Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer
        Parameter AXI4_USER_CQ_TUSER_WIDTH bound to: 183 - type: integer
        Parameter AXI4_USER_CC_TUSER_WIDTH bound to: 81 - type: integer
        Parameter AXI4_USER_RQ_TUSER_WIDTH bound to: 137 - type: integer
        Parameter AXI4_USER_RC_TUSER_WIDTH bound to: 161 - type: integer
        Parameter AXI4_CORE_CQ_TUSER_WIDTH bound to: 88 - type: integer
        Parameter AXI4_CORE_CC_TUSER_WIDTH bound to: 33 - type: integer
        Parameter AXI4_CORE_RQ_TUSER_WIDTH bound to: 62 - type: integer
        Parameter AXI4_CORE_RC_TUSER_WIDTH bound to: 75 - type: integer
        Parameter AXI4_USER_CQ_TKEEP_WIDTH bound to: 16 - type: integer
        Parameter AXI4_USER_CC_TKEEP_WIDTH bound to: 16 - type: integer
        Parameter AXI4_USER_RQ_TKEEP_WIDTH bound to: 16 - type: integer
        Parameter AXI4_USER_RC_TKEEP_WIDTH bound to: 16 - type: integer
        Parameter AXI4_CORE_CQ_TKEEP_WIDTH bound to: 8 - type: integer
        Parameter AXI4_CORE_CC_TKEEP_WIDTH bound to: 8 - type: integer
        Parameter AXI4_CORE_RQ_TKEEP_WIDTH bound to: 8 - type: integer
        Parameter AXI4_CORE_RC_TKEEP_WIDTH bound to: 8 - type: integer
        Parameter AXI4_CORE_CQ_TREADY_WIDTH bound to: 22 - type: integer
        Parameter AXI4_CORE_RC_TREADY_WIDTH bound to: 22 - type: integer
        Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string
        Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string
        Parameter TCQ bound to: 100 - type: integer
        Parameter IMPL_TARGET bound to: HARD - type: string
        Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string
        Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer
        Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer
        Parameter AXI4_USER_CQ_TUSER_WIDTH bound to: 183 - type: integer
        Parameter AXI4_CORE_CQ_TUSER_WIDTH bound to: 88 - type: integer
        Parameter AXI4_USER_CQ_TKEEP_WIDTH bound to: 16 - type: integer
        Parameter AXI4_CORE_CQ_TKEEP_WIDTH bound to: 8 - type: integer
        Parameter AXI4_CORE_CQ_TREADY_WIDTH bound to: 22 - type: integer
        Parameter PARITY_ENABLE bound to: 1 - type: integer
        Parameter FIFO_WIDTH bound to: 708 - type: integer
        Parameter TUSER_LOWER_OFFSET bound to: 264 - type: integer
        Parameter TUSER_UPPER_OFFSET bound to: 618 - type: integer
        Parameter FIFO_READ_DATA_UPPER_OFFSET bound to: 354 - type: integer
        Parameter FIFO_READ_TKEEP_UPPER_OFFSET bound to: 610 - type: integer
        Parameter OUTPUT_MUX_IN_DATA_WIDTH bound to: 712 - type: integer
        Parameter IDLE bound to: 2'b00
        Parameter EXPECT_NEW_WORD bound to: 2'b01
        Parameter SEND_SAVED_HALF_WORD bound to: 2'b10
        Parameter WAIT_FOR_UPPER_HALF bound to: 2'b11
        Parameter TCQ bound to: 100 - type: integer
        Parameter IMPL_TARGET bound to: HARD - type: string
        Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string
        Parameter FIFO_WIDTH bound to: 708 - type: integer
        Parameter FIFO_DEPTH bound to: 8 - type: integer
        Parameter FIFO_ALMOST_FULL_THRESHOLD bound to: 5 - type: integer
        Parameter TCQ bound to: 100 - type: integer
        Parameter IMPL_TARGET bound to: HARD - type: string
        Parameter IN_DATA_WIDTH bound to: 712 - type: integer
        Parameter OUT_DATA_WIDTH bound to: 512 - type: integer
        Parameter TUSER_WIDTH bound to: 183 - type: integer
        Parameter TKEEP_WIDTH bound to: 16 - type: integer
        Parameter MAX_CREDIT bound to: 32 - type: integer
INFO: [Synth 8-155] case statement is not full and has no default [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdm
a_no_sriov/ip_0/source/qdma_no_sriov_pcie4_ip_512b_cq_output_mux.v:398]
        Parameter TCQ bound to: 100 - type: integer
        Parameter IMPL_TARGET bound to: HARD - type: string
        Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer
        Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer
        Parameter AXI4_USER_CC_TUSER_WIDTH bound to: 81 - type: integer
        Parameter AXI4_CORE_CC_TUSER_WIDTH bound to: 33 - type: integer
        Parameter AXI4_USER_CC_TKEEP_WIDTH bound to: 16 - type: integer
        Parameter AXI4_CORE_CC_TKEEP_WIDTH bound to: 8 - type: integer
        Parameter AXI4_CORE_CC_TREADY_WIDTH bound to: 4 - type: integer
        Parameter PARITY_ENABLE bound to: 1 - type: integer
        Parameter FIFO_IN_DATA_WIDTH bound to: 596 - type: integer
        Parameter FIFO_OUT_DATA_WIDTH bound to: 298 - type: integer
        Parameter OUTPUT_MUX_IN_DATA_WIDTH bound to: 298 - type: integer
        Parameter TCQ bound to: 100 - type: integer
        Parameter IMPL_TARGET bound to: HARD - type: string
        Parameter IN_DATA_WIDTH bound to: 596 - type: integer
        Parameter FIFO_WIDTH bound to: 298 - type: integer
        Parameter FIFO_DEPTH bound to: 16 - type: integer
        Parameter FIFO_ALMOST_FULL_THRESHOLD bound to: 7 - type: integer
        Parameter TCQ bound to: 100 - type: integer
        Parameter IMPL_TARGET bound to: HARD - type: string
        Parameter IN_DATA_WIDTH bound to: 298 - type: integer
        Parameter OUT_DATA_WIDTH bound to: 256 - type: integer
        Parameter TUSER_WIDTH bound to: 33 - type: integer
        Parameter TKEEP_WIDTH bound to: 8 - type: integer
        Parameter TREADY_WIDTH bound to: 4 - type: integer
        Parameter TCQ bound to: 100 - type: integer
        Parameter IMPL_TARGET bound to: HARD - type: string
        Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer
        Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer
        Parameter AXI4_USER_RQ_TUSER_WIDTH bound to: 137 - type: integer
        Parameter AXI4_CORE_RQ_TUSER_WIDTH bound to: 62 - type: integer
        Parameter AXI4_USER_RQ_TKEEP_WIDTH bound to: 16 - type: integer
        Parameter AXI4_CORE_RQ_TKEEP_WIDTH bound to: 8 - type: integer
        Parameter AXI4_CORE_RQ_TREADY_WIDTH bound to: 4 - type: integer
        Parameter PARITY_ENABLE bound to: 1 - type: integer
        Parameter FIFO_IN_DATA_WIDTH bound to: 654 - type: integer
        Parameter FIFO_OUT_DATA_WIDTH bound to: 327 - type: integer
        Parameter OUTPUT_MUX_IN_DATA_WIDTH bound to: 327 - type: integer
        Parameter TCQ bound to: 100 - type: integer
        Parameter IMPL_TARGET bound to: HARD - type: string
        Parameter IN_DATA_WIDTH bound to: 654 - type: integer
        Parameter FIFO_WIDTH bound to: 327 - type: integer
        Parameter FIFO_DEPTH bound to: 16 - type: integer
        Parameter FIFO_ALMOST_FULL_THRESHOLD bound to: 7 - type: integer
        Parameter TCQ bound to: 100 - type: integer
        Parameter IMPL_TARGET bound to: HARD - type: string
        Parameter IN_DATA_WIDTH bound to: 327 - type: integer
        Parameter OUT_DATA_WIDTH bound to: 256 - type: integer
        Parameter TUSER_WIDTH bound to: 62 - type: integer
        Parameter TKEEP_WIDTH bound to: 8 - type: integer
        Parameter TREADY_WIDTH bound to: 4 - type: integer
        Parameter TCQ bound to: 100 - type: integer
        Parameter IMPL_TARGET bound to: HARD - type: string
        Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string
        Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer
        Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer
        Parameter AXI4_USER_RC_TUSER_WIDTH bound to: 161 - type: integer
        Parameter AXI4_CORE_RC_TUSER_WIDTH bound to: 75 - type: integer
        Parameter AXI4_USER_RC_TKEEP_WIDTH bound to: 16 - type: integer
        Parameter AXI4_CORE_RC_TKEEP_WIDTH bound to: 8 - type: integer
        Parameter AXI4_CORE_RC_TREADY_WIDTH bound to: 22 - type: integer
        Parameter PARITY_ENABLE bound to: 1 - type: integer
        Parameter FIFO_WIDTH bound to: 684 - type: integer
        Parameter TUSER_LOWER_OFFSET bound to: 264 - type: integer
        Parameter TUSER_UPPER_OFFSET bound to: 606 - type: integer
        Parameter FIFO_READ_DATA_UPPER_OFFSET bound to: 342 - type: integer
        Parameter FIFO_READ_TKEEP_UPPER_OFFSET bound to: 598 - type: integer
        Parameter OUTPUT_MUX_IN_DATA_WIDTH bound to: 690 - type: integer
        Parameter IDLE bound to: 2'b00
        Parameter EXPECT_NEW_WORD bound to: 2'b01
        Parameter SEND_SAVED_HALF_WORD bound to: 2'b10
        Parameter WAIT_FOR_UPPER_HALF bound to: 2'b11
        Parameter TCQ bound to: 100 - type: integer
        Parameter IMPL_TARGET bound to: HARD - type: string
        Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string
        Parameter FIFO_WIDTH bound to: 684 - type: integer
        Parameter FIFO_DEPTH bound to: 8 - type: integer
        Parameter FIFO_ALMOST_FULL_THRESHOLD bound to: 5 - type: integer
        Parameter TCQ bound to: 100 - type: integer
        Parameter IMPL_TARGET bound to: HARD - type: string
        Parameter IN_DATA_WIDTH bound to: 690 - type: integer
        Parameter OUT_DATA_WIDTH bound to: 512 - type: integer
        Parameter TUSER_WIDTH bound to: 161 - type: integer
        Parameter TKEEP_WIDTH bound to: 16 - type: integer
        Parameter MAX_CREDIT bound to: 32 - type: integer
        Parameter FPGA_FAMILY bound to: USM - type: string
        Parameter FPGA_XCVR bound to: Y - type: string
        Parameter PIPELINE_STAGES bound to: 1 - type: integer
        Parameter PHY_SIM_EN bound to: FALSE - type: string
        Parameter PHY_LANE bound to: 16 - type: integer
        Parameter PHY_MAX_SPEED bound to: 3 - type: integer
        Parameter PHY_ASYNC_EN bound to: FALSE - type: string
        Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer
        Parameter PHY_CORECLK_FREQ bound to: 2 - type: integer
        Parameter PHY_USERCLK_FREQ bound to: 3 - type: integer
        Parameter PHY_MCAPCLK_FREQ bound to: 2 - type: integer
        Parameter PHY_GT_TXPRESET bound to: 0 - type: integer
        Parameter PHY_LP_TXPRESET bound to: 4 - type: integer
        Parameter TCQ bound to: 1 - type: integer
        Parameter PHY_SIM_EN bound to: FALSE - type: string
        Parameter PHY_GT_XCVR bound to: GTY - type: string
        Parameter PHY_GTWIZARD bound to: TRUE - type: string
        Parameter PHY_MODE bound to: 0 - type: integer
        Parameter PHY_REFCLK_MODE bound to: 0 - type: integer
        Parameter PHY_LANE bound to: 16 - type: integer
        Parameter PHY_MAX_SPEED bound to: 3 - type: integer
        Parameter PHY_GEN12_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string
        Parameter PHY_GEN34_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string
        Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer
        Parameter PHY_CORECLK_FREQ bound to: 2 - type: integer
        Parameter PHY_USERCLK_FREQ bound to: 3 - type: integer
        Parameter PHY_MCAPCLK_FREQ bound to: 2 - type: integer
        Parameter PHY_GT_TXPRESET bound to: 0 - type: integer
        Parameter PHY_LP_TXPRESET bound to: 4 - type: integer
        Parameter PHY_GEN4_64BIT_EN bound to: FALSE - type: string
        Parameter PHY_GT_TXPRESET bound to: 0 - type: integer
        Parameter SYNC_STAGE bound to: 3 - type: integer
        Parameter FSM_IDLE bound to: 3'b000
        Parameter FSM_PRESET bound to: 3'b001
        Parameter FSM_COEFF bound to: 3'b010
        Parameter FSM_REMAP bound to: 3'b011
        Parameter FSM_QUERY bound to: 3'b100
        Parameter FSM_DONE bound to: 3'b101
        Parameter TXPRECURSOR_00 bound to: 6'b000000
        Parameter TXMAINCURSOR_00 bound to: 7'b0111010
        Parameter TXPOSTCURSOR_00 bound to: 6'b010110
        Parameter TXPRECURSOR_01 bound to: 6'b000000
        Parameter TXMAINCURSOR_01 bound to: 7'b1000000
        Parameter TXPOSTCURSOR_01 bound to: 6'b010000
        Parameter TXPRECURSOR_02 bound to: 6'b000000
        Parameter TXMAINCURSOR_02 bound to: 7'b0111110
        Parameter TXPOSTCURSOR_02 bound to: 6'b010010
        Parameter TXPRECURSOR_03 bound to: 6'b000000
        Parameter TXMAINCURSOR_03 bound to: 7'b1000100
        Parameter TXPOSTCURSOR_03 bound to: 6'b001100
        Parameter TXPRECURSOR_04 bound to: 6'b000000
        Parameter TXMAINCURSOR_04 bound to: 7'b1010000
        Parameter TXPOSTCURSOR_04 bound to: 6'b000000
        Parameter TXPRECURSOR_05 bound to: 6'b001000
        Parameter TXMAINCURSOR_05 bound to: 7'b1001000
        Parameter TXPOSTCURSOR_05 bound to: 6'b000000
        Parameter TXPRECURSOR_06 bound to: 6'b001010
        Parameter TXMAINCURSOR_06 bound to: 7'b1000110
        Parameter TXPOSTCURSOR_06 bound to: 6'b000000
        Parameter TXPRECURSOR_07 bound to: 6'b001010
        Parameter TXMAINCURSOR_07 bound to: 7'b0110110
        Parameter TXPOSTCURSOR_07 bound to: 6'b010000
        Parameter TXPRECURSOR_08 bound to: 6'b001010
        Parameter TXMAINCURSOR_08 bound to: 7'b0111100
        Parameter TXPOSTCURSOR_08 bound to: 6'b001010
        Parameter TXPRECURSOR_09 bound to: 6'b001110
        Parameter TXMAINCURSOR_09 bound to: 7'b1000010
        Parameter TXPOSTCURSOR_09 bound to: 6'b000000
        Parameter TXPRECURSOR_10 bound to: 6'b000000
        Parameter TXMAINCURSOR_10 bound to: 7'b0110110
        Parameter TXPOSTCURSOR_10 bound to: 6'b011010
        Parameter WIDTH bound to: 2 - type: integer
        Parameter STAGE bound to: 3 - type: integer
        Parameter STAGE bound to: 3 - type: integer
        Parameter WIDTH bound to: 4 - type: integer
        Parameter STAGE bound to: 3 - type: integer
        Parameter WIDTH bound to: 6 - type: integer
        Parameter STAGE bound to: 3 - type: integer
INFO: [Synth 8-226] default block is never used [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/so
urce/qdma_no_sriov_pcie4_ip_gt_phy_txeq.v:287]
        Parameter PHY_SIM_EN bound to: FALSE - type: string
        Parameter PHY_LP_TXPRESET bound to: 4 - type: integer
        Parameter SYNC_STAGE bound to: 3 - type: integer
        Parameter FSM_IDLE bound to: 3'b000
        Parameter FSM_PRESET bound to: 3'b001
        Parameter FSM_TXCOEFF bound to: 3'b010
        Parameter FSM_ADAPT bound to: 3'b011
        Parameter FSM_DONE bound to: 3'b100
        Parameter NEW_TXCOEFF bound to: 18'b000000000000000100
        Parameter ADAPT_MAX bound to: 22'b0111101000010010000000
        Parameter WIDTH bound to: 3 - type: integer
        Parameter STAGE bound to: 3 - type: integer
INFO: [Synth 8-226] default block is never used [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/so
urce/qdma_no_sriov_pcie4_ip_gt_phy_rxeq.v:225]
        Parameter SYNC_STAGE bound to: 3 - type: integer
        Parameter CONSECUTIVE_CYCLE_OF_RXELECIDLE bound to: 64 - type: integer
        Parameter FSM_CTRL_IDLE bound to: 0 - type: integer
        Parameter FSM_ASSERT_AVTT bound to: 1 - type: integer
        Parameter FSM_CHECK_RXELECIDLE_ASSERTED bound to: 2 - type: integer
        Parameter FSM_CHECK_RXELECIDLE_SOLID_DEASSERT bound to: 3 - type: integer
        Parameter FSM_ASSERT_PROG bound to: 4 - type: integer
        Parameter WIDTH bound to: 1 - type: integer
        Parameter STAGE bound to: 3 - type: integer
        Parameter PHY_GEN12_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string
        Parameter PHY_GEN34_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string
        Parameter PHY_REFCLK_MODE bound to: 0 - type: integer
        Parameter SYNC_STAGE bound to: 3 - type: integer
        Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer
        Parameter MAX_COUNT_ENTER bound to: 8'b00000011
        Parameter MAX_COUNT_EXIT bound to: 8'b00011110
        Parameter RXELECIDLE_CYCLE_CNT_MAX bound to: 64 - type: integer
        Parameter PHY_GT_XCVR bound to: GTY - type: string
        Parameter PHY_MAX_SPEED bound to: 3 - type: integer
        Parameter PHY_LANE bound to: 16 - type: integer
        Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_PCIE_ENABLE bound to: 1 - type: integer
        Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer
        Parameter C_COMMON_SCALING_FACTOR bound to: 4 - type: integer
        Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: double
        Parameter C_FORCE_COMMONS bound to: 0 - type: integer
        Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: double
        Parameter C_GT_TYPE bound to: 3 - type: integer
        Parameter C_GT_REV bound to: 67 - type: integer
        Parameter C_INCLUDE_CPLL_CAL bound to: 3 - type: integer
        Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer
        Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer
        Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer
        Parameter C_LOCATE_COMMON bound to: 0 - type: integer
        Parameter C_LOCATE_RESET_CONTROLLER bound to: 1 - type: integer
        Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer
        Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer
        Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer
        Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer
        Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 1 - type: integer
        Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer
        Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer
        Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer
        Parameter C_RX_CB_DISP bound to: 8'b00000000
        Parameter C_RX_CB_K bound to: 8'b00000000
        Parameter C_RX_CB_MAX_LEVEL bound to: 5 - type: integer
        Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer
        Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer
        Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_RX_CC_DISP bound to: 8'b00000000
        Parameter C_RX_CC_ENABLE bound to: 1 - type: integer
        Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer
        Parameter C_RX_CC_K bound to: 8'b00000001
        Parameter C_RX_CC_LEN_SEQ bound to: 1 - type: integer
        Parameter C_RX_CC_NUM_SEQ bound to: 1 - type: integer
        Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer
        Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000011100
        Parameter C_RX_COMMA_M_ENABLE bound to: 1 - type: integer
        Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011
        Parameter C_RX_COMMA_P_ENABLE bound to: 1 - type: integer
        Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100
        Parameter C_RX_DATA_DECODING bound to: 1 - type: integer
        Parameter C_RX_ENABLE bound to: 1 - type: integer
        Parameter C_RX_INT_DATA_WIDTH bound to: 40 - type: integer
        Parameter C_RX_LINE_RATE bound to: 8.000000 - type: double
        Parameter C_RX_MASTER_CHANNEL_IDX bound to: 127 - type: integer
        Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer
        Parameter C_RX_OUTCLK_FREQUENCY bound to: 200.000000 - type: double
        Parameter C_RX_OUTCLK_SOURCE bound to: 1 - type: integer
        Parameter C_RX_PLL_TYPE bound to: 1 - type: integer
        Parameter C_RX_RECCLK_OUTPUT bound to: 192'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_RX_REFCLK_FREQUENCY bound to: 100.000000 - type: double
        Parameter C_RX_SLIDE_MODE bound to: 2 - type: integer
        Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer
        Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer
        Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer
        Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer
        Parameter C_RX_USER_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_RX_USRCLK_FREQUENCY bound to: 200.000000 - type: double
        Parameter C_RX_USRCLK2_FREQUENCY bound to: 200.000000 - type: double
        Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer
        Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: double
        Parameter C_TOTAL_NUM_CHANNELS bound to: 16 - type: integer
        Parameter C_TOTAL_NUM_COMMONS bound to: 4 - type: integer
        Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 0 - type: integer
        Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer
        Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 1 - type: integer
        Parameter C_TXPROGDIV_FREQ_VAL bound to: 200.000000 - type: double
        Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer
        Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_TX_BUFFER_MODE bound to: 0 - type: integer
        Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer
        Parameter C_TX_ENABLE bound to: 1 - type: integer
        Parameter C_TX_INT_DATA_WIDTH bound to: 40 - type: integer
        Parameter C_TX_LINE_RATE bound to: 8.000000 - type: double
        Parameter C_TX_MASTER_CHANNEL_IDX bound to: 127 - type: integer
        Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer
        Parameter C_TX_OUTCLK_FREQUENCY bound to: 200.000000 - type: double
        Parameter C_TX_OUTCLK_SOURCE bound to: 4 - type: integer
        Parameter C_TX_PLL_TYPE bound to: 1 - type: integer
        Parameter C_TX_REFCLK_FREQUENCY bound to: 100.000000 - type: double
        Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer
        Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer
        Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer
        Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer
        Parameter C_TX_USER_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_TX_USRCLK_FREQUENCY bound to: 200.000000 - type: double
        Parameter C_TX_USRCLK2_FREQUENCY bound to: 200.000000 - type: double
        Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000
        Parameter C_PCIE_ENABLE bound to: 1 - type: integer
        Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer
        Parameter C_COMMON_SCALING_FACTOR bound to: 4 - type: integer
        Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: double
        Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: double
        Parameter C_GT_REV bound to: 67 - type: integer
        Parameter C_INCLUDE_CPLL_CAL bound to: 3 - type: integer
        Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer
        Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer
        Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer
        Parameter C_LOCATE_RESET_CONTROLLER bound to: 1 - type: integer
        Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer
        Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer
        Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer
        Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 1 - type: integer
        Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer
        Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer
        Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer
        Parameter C_RX_DATA_DECODING bound to: 1 - type: integer
        Parameter C_RX_ENABLE bound to: 1 - type: integer
        Parameter C_RX_INT_DATA_WIDTH bound to: 40 - type: integer
        Parameter C_RX_LINE_RATE bound to: 8.000000 - type: double
        Parameter C_RX_MASTER_CHANNEL_IDX bound to: 127 - type: integer
        Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer
        Parameter C_RX_PLL_TYPE bound to: 1 - type: integer
        Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer
        Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer
        Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer
        Parameter C_RX_USER_DATA_WIDTH bound to: 32 - type: integer
        Parameter C_TOTAL_NUM_CHANNELS bound to: 16 - type: integer
        Parameter C_TOTAL_NUM_COMMONS bound to: 4 - type: integer
        Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer
        Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 1 - type: integer
        Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer
        Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_TX_BUFFER_MODE bound to: 0 - type: integer
        Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer
        Parameter C_TX_ENABLE bound to: 1 - type: integer
        Parameter C_TX_INT_DATA_WIDTH bound to: 40 - type: integer
        Parameter C_TX_MASTER_CHANNEL_IDX bound to: 127 - type: integer
        Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer
        Parameter C_TX_PLL_TYPE bound to: 1 - type: integer
        Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer
        Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer
        Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer
        Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer
        Parameter C_TX_USER_DATA_WIDTH bound to: 32 - type: integer
        Parameter P_COMMON_ENABLE bound to: 48'b000000000000000011110000000000000000000000000000
        Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 15 - type: integer
        Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 15 - type: integer
        Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000
        Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000001001110001000
        Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000
        Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000000110010
        Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000001110000111010100100
        Parameter GTYE4_COMMON_AEN_QPLL0_FBDIV bound to: 1'b1
        Parameter GTYE4_COMMON_AEN_QPLL1_FBDIV bound to: 1'b1
        Parameter GTYE4_COMMON_AEN_SDM0TOGGLE bound to: 1'b0
        Parameter GTYE4_COMMON_AEN_SDM1TOGGLE bound to: 1'b0
        Parameter GTYE4_COMMON_A_SDM0TOGGLE bound to: 1'b0
        Parameter GTYE4_COMMON_A_SDM1DATA_HIGH bound to: 9'b000000000
        Parameter GTYE4_COMMON_A_SDM1DATA_LOW bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_A_SDM1TOGGLE bound to: 1'b0
        Parameter GTYE4_COMMON_BIAS_CFG0 bound to: 16'b0000000000110000
        Parameter GTYE4_COMMON_BIAS_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_BIAS_CFG2 bound to: 16'b0011010100100100
        Parameter GTYE4_COMMON_BIAS_CFG3 bound to: 16'b0000000001000001
        Parameter GTYE4_COMMON_BIAS_CFG4 bound to: 16'b0000000000010000
        Parameter GTYE4_COMMON_BIAS_CFG_RSVD bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_COMMON_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_COMMON_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_POR_CFG bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_PPF0_CFG bound to: 16'b0000011000000000
        Parameter GTYE4_COMMON_PPF1_CFG bound to: 16'b0000010000000000
        Parameter GTYE4_COMMON_QPLL0CLKOUT_RATE bound to: HALF - type: string
        Parameter GTYE4_COMMON_QPLL0_CFG0 bound to: 16'b0011001100011000
        Parameter GTYE4_COMMON_QPLL0_CFG1 bound to: 16'b1101000000111000
        Parameter GTYE4_COMMON_QPLL0_CFG1_G3 bound to: 16'b1101000000111000
        Parameter GTYE4_COMMON_QPLL0_CFG2 bound to: 16'b0000111111000000
        Parameter GTYE4_COMMON_QPLL0_CFG2_G3 bound to: 16'b0000111111000000
        Parameter GTYE4_COMMON_QPLL0_CFG3 bound to: 16'b0000000100100000
        Parameter GTYE4_COMMON_QPLL0_CFG4 bound to: 16'b0000000000000010
        Parameter GTYE4_COMMON_QPLL0_CP bound to: 10'b1111111111
        Parameter GTYE4_COMMON_QPLL0_CP_G3 bound to: 10'b0000001111
        Parameter GTYE4_COMMON_QPLL0_FBDIV bound to: 100 - type: integer
        Parameter GTYE4_COMMON_QPLL0_FBDIV_G3 bound to: 160 - type: integer
        Parameter GTYE4_COMMON_QPLL0_INIT_CFG0 bound to: 16'b0000001010110010
        Parameter GTYE4_COMMON_QPLL0_INIT_CFG1 bound to: 8'b00000000
        Parameter GTYE4_COMMON_QPLL0_LOCK_CFG bound to: 16'b0000010111101000
        Parameter GTYE4_COMMON_QPLL0_LOCK_CFG_G3 bound to: 16'b0000010111101000
        Parameter GTYE4_COMMON_QPLL0_LPF bound to: 10'b0111010100
        Parameter GTYE4_COMMON_QPLL0_LPF_G3 bound to: 10'b0111010101
        Parameter GTYE4_COMMON_QPLL0_PCI_EN bound to: 1'b1
        Parameter GTYE4_COMMON_QPLL0_RATE_SW_USE_DRP bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0_REFCLK_DIV bound to: 1 - type: integer
        Parameter GTYE4_COMMON_QPLL0_SDM_CFG0 bound to: 16'b0000000010000000
        Parameter GTYE4_COMMON_QPLL0_SDM_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_QPLL0_SDM_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_QPLL1CLKOUT_RATE bound to: HALF - type: string
        Parameter GTYE4_COMMON_QPLL1_CFG0 bound to: 16'b0011001100011000
        Parameter GTYE4_COMMON_QPLL1_CFG1 bound to: 16'b1101000000111000
        Parameter GTYE4_COMMON_QPLL1_CFG1_G3 bound to: 16'b1101000000111000
        Parameter GTYE4_COMMON_QPLL1_CFG2 bound to: 16'b0000111111000011
        Parameter GTYE4_COMMON_QPLL1_CFG2_G3 bound to: 16'b0000111111000011
        Parameter GTYE4_COMMON_QPLL1_CFG3 bound to: 16'b0000000100100000
        Parameter GTYE4_COMMON_QPLL1_CFG4 bound to: 16'b0000000000000001
        Parameter GTYE4_COMMON_QPLL1_CP bound to: 10'b1111111111
        Parameter GTYE4_COMMON_QPLL1_CP_G3 bound to: 10'b0001111111
        Parameter GTYE4_COMMON_QPLL1_FBDIV bound to: 100 - type: integer
        Parameter GTYE4_COMMON_QPLL1_FBDIV_G3 bound to: 80 - type: integer
        Parameter GTYE4_COMMON_QPLL1_INIT_CFG0 bound to: 16'b0000001010110010
        Parameter GTYE4_COMMON_QPLL1_INIT_CFG1 bound to: 8'b00000000
        Parameter GTYE4_COMMON_QPLL1_LOCK_CFG bound to: 16'b0000000111101000
        Parameter GTYE4_COMMON_QPLL1_LOCK_CFG_G3 bound to: 16'b0000010111101000
        Parameter GTYE4_COMMON_QPLL1_LPF bound to: 10'b0111010100
        Parameter GTYE4_COMMON_QPLL1_LPF_G3 bound to: 10'b0111010100
        Parameter GTYE4_COMMON_QPLL1_PCI_EN bound to: 1'b1
        Parameter GTYE4_COMMON_QPLL1_RATE_SW_USE_DRP bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1_REFCLK_DIV bound to: 1 - type: integer
        Parameter GTYE4_COMMON_QPLL1_SDM_CFG0 bound to: 16'b0000000010000000
        Parameter GTYE4_COMMON_QPLL1_SDM_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_QPLL1_SDM_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_RSVD_ATTR0 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_RSVD_ATTR1 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_RSVD_ATTR2 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_RSVD_ATTR3 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_RXRECCLKOUT0_SEL bound to: 2'b00
        Parameter GTYE4_COMMON_RXRECCLKOUT1_SEL bound to: 2'b00
        Parameter GTYE4_COMMON_SARC_ENB bound to: 1'b0
        Parameter GTYE4_COMMON_SARC_SEL bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0INITSEED0_0 bound to: 16'b0000000100010001
        Parameter GTYE4_COMMON_SDM0INITSEED0_1 bound to: 9'b000010001
        Parameter GTYE4_COMMON_SDM1INITSEED0_0 bound to: 16'b0000000100010001
        Parameter GTYE4_COMMON_SDM1INITSEED0_1 bound to: 9'b000010001
        Parameter GTYE4_COMMON_SIM_MODE bound to: FAST - type: string
        Parameter GTYE4_COMMON_SIM_RESET_SPEEDUP bound to: TRUE - type: string
        Parameter GTYE4_COMMON_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string
        Parameter GTYE4_COMMON_UB_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_UB_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_UB_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_UB_CFG3 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_UB_CFG4 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_UB_CFG5 bound to: 16'b0000010000000000
        Parameter GTYE4_COMMON_UB_CFG6 bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_BGBYPASSB_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_BGMONITORENB_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_BGPDB_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_BGRCALOVRD_VAL bound to: 5'b10000
        Parameter GTYE4_COMMON_BGRCALOVRDENB_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_DRPADDR_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_DRPCLK_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_DRPDI_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_DRPEN_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_DRPWE_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTGREFCLK0_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTGREFCLK1_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK00_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK01_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK10_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK11_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK00_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK01_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK10_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK11_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK00_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK01_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK10_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK11_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_PCIERATEQPLL0_VAL bound to: 3'b000
        Parameter GTYE4_COMMON_PCIERATEQPLL1_VAL bound to: 3'b000
        Parameter GTYE4_COMMON_PMARSVD0_VAL bound to: 8'b00000000
        Parameter GTYE4_COMMON_PMARSVD1_VAL bound to: 8'b00000000
        Parameter GTYE4_COMMON_QPLL0CLKRSVD0_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0CLKRSVD1_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0FBDIV_VAL bound to: 8'b00000000
        Parameter GTYE4_COMMON_QPLL0LOCKDETCLK_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0LOCKEN_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0PD_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_QPLL0REFCLKSEL_VAL bound to: 3'b001
        Parameter GTYE4_COMMON_QPLL0RESET_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_QPLL1CLKRSVD0_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1CLKRSVD1_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1FBDIV_VAL bound to: 8'b00000000
        Parameter GTYE4_COMMON_QPLL1LOCKDETCLK_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1LOCKEN_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_QPLL1PD_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1REFCLKSEL_VAL bound to: 3'b001
        Parameter GTYE4_COMMON_QPLL1RESET_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_QPLLRSVD1_VAL bound to: 8'b00000000
        Parameter GTYE4_COMMON_QPLLRSVD2_VAL bound to: 5'b00000
        Parameter GTYE4_COMMON_QPLLRSVD3_VAL bound to: 5'b00000
        Parameter GTYE4_COMMON_QPLLRSVD4_VAL bound to: 8'b00000000
        Parameter GTYE4_COMMON_RCALENB_VAL bound to: 1'b1
        Parameter GTYE4_COMMON_SDM0DATA_VAL bound to: 25'b0000000000000000000000000
        Parameter GTYE4_COMMON_SDM0RESET_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0TOGGLE_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0WIDTH_VAL bound to: 2'b00
        Parameter GTYE4_COMMON_SDM1DATA_VAL bound to: 25'b0000000000000000000000000
        Parameter GTYE4_COMMON_SDM1RESET_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_SDM1TOGGLE_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_SDM1WIDTH_VAL bound to: 2'b00
        Parameter GTYE4_COMMON_UBCFGSTREAMEN_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBDO_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_COMMON_UBDRDY_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBENABLE_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBGPI_VAL bound to: 2'b00
        Parameter GTYE4_COMMON_UBINTR_VAL bound to: 2'b00
        Parameter GTYE4_COMMON_UBIOLMBRST_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMBRST_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMCAPTURE_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMDBGRST_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMDBGUPDATE_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMREGEN_VAL bound to: 4'b0000
        Parameter GTYE4_COMMON_UBMDMSHIFT_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMSYSRST_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMTCK_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMTDI_VAL bound to: 1'b0
        Parameter GTYE4_COMMON_BGBYPASSB_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_BGMONITORENB_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_BGPDB_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_BGRCALOVRD_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_BGRCALOVRDENB_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_DRPADDR_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_DRPCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_DRPDI_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_DRPEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_DRPWE_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTGREFCLK0_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTGREFCLK1_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK00_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK01_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK10_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTNORTHREFCLK11_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK00_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK01_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK10_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTREFCLK11_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK00_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK01_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK10_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_GTSOUTHREFCLK11_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_PCIERATEQPLL0_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_PCIERATEQPLL1_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_PMARSVD0_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_PMARSVD1_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0CLKRSVD0_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0CLKRSVD1_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0FBDIV_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0LOCKDETCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0LOCKEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0PD_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0REFCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL0RESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1CLKRSVD0_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1CLKRSVD1_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1FBDIV_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1LOCKDETCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1LOCKEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1PD_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1REFCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLL1RESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLLRSVD1_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLLRSVD2_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLLRSVD3_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_QPLLRSVD4_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_RCALENB_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0DATA_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0RESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0TOGGLE_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM0WIDTH_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM1DATA_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM1RESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM1TOGGLE_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_SDM1WIDTH_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBCFGSTREAMEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBDO_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBDRDY_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBENABLE_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBGPI_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBINTR_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBIOLMBRST_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMBRST_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMCAPTURE_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMDBGRST_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMDBGUPDATE_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMREGEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMSHIFT_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMSYSRST_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMTCK_TIE_EN bound to: 1'b0
        Parameter GTYE4_COMMON_UBMDMTDI_TIE_EN bound to: 1'b0
        Parameter AEN_QPLL0_FBDIV bound to: 1'b1
        Parameter AEN_QPLL1_FBDIV bound to: 1'b1
        Parameter AEN_SDM0TOGGLE bound to: 1'b0
        Parameter AEN_SDM1TOGGLE bound to: 1'b0
        Parameter A_SDM0TOGGLE bound to: 1'b0
        Parameter A_SDM1DATA_HIGH bound to: 9'b000000000
        Parameter A_SDM1DATA_LOW bound to: 16'b0000000000000000
        Parameter A_SDM1TOGGLE bound to: 1'b0
        Parameter BIAS_CFG0 bound to: 16'b0000000000110000
        Parameter BIAS_CFG1 bound to: 16'b0000000000000000
        Parameter BIAS_CFG2 bound to: 16'b0011010100100100
        Parameter BIAS_CFG3 bound to: 16'b0000000001000001
        Parameter BIAS_CFG4 bound to: 16'b0000000000010000
        Parameter BIAS_CFG_RSVD bound to: 16'b0000000000000000
        Parameter COMMON_CFG0 bound to: 16'b0000000000000000
        Parameter COMMON_CFG1 bound to: 16'b0000000000000000
        Parameter POR_CFG bound to: 16'b0000000000000000
        Parameter PPF0_CFG bound to: 16'b0000011000000000
        Parameter PPF1_CFG bound to: 16'b0000010000000000
        Parameter QPLL0CLKOUT_RATE bound to: HALF - type: string
        Parameter QPLL0_CFG0 bound to: 16'b0011001100011000
        Parameter QPLL0_CFG1 bound to: 16'b1101000000111000
        Parameter QPLL0_CFG1_G3 bound to: 16'b1101000000111000
        Parameter QPLL0_CFG2 bound to: 16'b0000111111000000
        Parameter QPLL0_CFG2_G3 bound to: 16'b0000111111000000
        Parameter QPLL0_CFG3 bound to: 16'b0000000100100000
        Parameter QPLL0_CFG4 bound to: 16'b0000000000000010
        Parameter QPLL0_CP bound to: 10'b1111111111
        Parameter QPLL0_CP_G3 bound to: 10'b0000001111
        Parameter QPLL0_FBDIV bound to: 100 - type: integer
        Parameter QPLL0_FBDIV_G3 bound to: 160 - type: integer
        Parameter QPLL0_INIT_CFG0 bound to: 16'b0000001010110010
        Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000
        Parameter QPLL0_LOCK_CFG bound to: 16'b0000010111101000
        Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0000010111101000
        Parameter QPLL0_LPF bound to: 10'b0111010100
        Parameter QPLL0_LPF_G3 bound to: 10'b0111010101
        Parameter QPLL0_PCI_EN bound to: 1'b1
        Parameter QPLL0_RATE_SW_USE_DRP bound to: 1'b0
        Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer
        Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000010000000
        Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000
        Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000
        Parameter QPLL1CLKOUT_RATE bound to: HALF - type: string
        Parameter QPLL1_CFG0 bound to: 16'b0011001100011000
        Parameter QPLL1_CFG1 bound to: 16'b1101000000111000
        Parameter QPLL1_CFG1_G3 bound to: 16'b1101000000111000
        Parameter QPLL1_CFG2 bound to: 16'b0000111111000011
        Parameter QPLL1_CFG2_G3 bound to: 16'b0000111111000011
        Parameter QPLL1_CFG3 bound to: 16'b0000000100100000
        Parameter QPLL1_CFG4 bound to: 16'b0000000000000001
        Parameter QPLL1_CP bound to: 10'b1111111111
        Parameter QPLL1_CP_G3 bound to: 10'b0001111111
        Parameter QPLL1_FBDIV bound to: 100 - type: integer
        Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer
        Parameter QPLL1_INIT_CFG0 bound to: 16'b0000001010110010
        Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000
        Parameter QPLL1_LOCK_CFG bound to: 16'b0000000111101000
        Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0000010111101000
        Parameter QPLL1_LPF bound to: 10'b0111010100
        Parameter QPLL1_LPF_G3 bound to: 10'b0111010100
        Parameter QPLL1_PCI_EN bound to: 1'b1
        Parameter QPLL1_RATE_SW_USE_DRP bound to: 1'b0
        Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer
        Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000010000000
        Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000
        Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000
        Parameter RSVD_ATTR0 bound to: 16'b0000000000000000
        Parameter RSVD_ATTR1 bound to: 16'b0000000000000000
        Parameter RSVD_ATTR2 bound to: 16'b0000000000000000
        Parameter RSVD_ATTR3 bound to: 16'b0000000000000000
        Parameter RXRECCLKOUT0_SEL bound to: 2'b00
        Parameter RXRECCLKOUT1_SEL bound to: 2'b00
        Parameter SARC_ENB bound to: 1'b0
        Parameter SARC_SEL bound to: 1'b0
        Parameter SDM0INITSEED0_0 bound to: 16'b0000000100010001
        Parameter SDM0INITSEED0_1 bound to: 9'b000010001
        Parameter SDM1INITSEED0_0 bound to: 16'b0000000100010001
        Parameter SDM1INITSEED0_1 bound to: 9'b000010001
        Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string
        Parameter SIM_MODE bound to: FAST - type: string
        Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string
        Parameter UB_CFG0 bound to: 16'b0000000000000000
        Parameter UB_CFG1 bound to: 16'b0000000000000000
        Parameter UB_CFG2 bound to: 16'b0000000000000000
        Parameter UB_CFG3 bound to: 16'b0000000000000000
        Parameter UB_CFG4 bound to: 16'b0000000000000000
        Parameter UB_CFG5 bound to: 16'b0000010000000000
        Parameter UB_CFG6 bound to: 16'b0000000000000000
        Parameter MASTER_EN bound to: 0 - type: integer
        Parameter NUM_CHANNELS bound to: 4 - type: integer
        Parameter NUM_CHANNELS bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0
        Parameter GTYE4_CHANNEL_ACJTAG_MODE bound to: 1'b0
        Parameter GTYE4_CHANNEL_ACJTAG_RESET bound to: 1'b0
        Parameter GTYE4_CHANNEL_ADAPT_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ADAPT_CFG1 bound to: 16'b1111100000011100
        Parameter GTYE4_CHANNEL_ADAPT_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b1111111111
        Parameter GTYE4_CHANNEL_ALIGN_COMMA_WORD bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_DET bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011
        Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_DET bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100
        Parameter GTYE4_CHANNEL_A_RXOSCALRESET bound to: 1'b0
        Parameter GTYE4_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0
        Parameter GTYE4_CHANNEL_A_RXTERMINATION bound to: 1'b1
        Parameter GTYE4_CHANNEL_A_TXDIFFCTRL bound to: 5'b01100
        Parameter GTYE4_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0
        Parameter GTYE4_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string
        Parameter GTYE4_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CFOK_PWRSVE_EN bound to: 1'b1
        Parameter GTYE4_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_CH_HSPMUX bound to: 16'b0010000000100000
        Parameter GTYE4_CHANNEL_CKCAL1_CFG_0 bound to: 16'b1100000011000000
        Parameter GTYE4_CHANNEL_CKCAL1_CFG_1 bound to: 16'b0001000011000000
        Parameter GTYE4_CHANNEL_CKCAL1_CFG_2 bound to: 16'b0010000000001000
        Parameter GTYE4_CHANNEL_CKCAL1_CFG_3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_CKCAL2_CFG_0 bound to: 16'b1100000011000000
        Parameter GTYE4_CHANNEL_CKCAL2_CFG_1 bound to: 16'b1000000011000000
        Parameter GTYE4_CHANNEL_CKCAL2_CFG_2 bound to: 16'b0001000000000000
        Parameter GTYE4_CHANNEL_CKCAL2_CFG_3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_CKCAL2_CFG_4 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_CLK_CORRECT_USE bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_CLK_COR_KEEP_IDLE bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_CLK_COR_MAX_LAT bound to: 20 - type: integer
        Parameter GTYE4_CHANNEL_CLK_COR_MIN_LAT bound to: 10 - type: integer
        Parameter GTYE4_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0100011100
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_USE bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_CLK_COR_SEQ_LEN bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_CPLL_CFG0 bound to: 16'b0000000011111010
        Parameter GTYE4_CHANNEL_CPLL_CFG1 bound to: 16'b0000000000101011
        Parameter GTYE4_CHANNEL_CPLL_CFG2 bound to: 16'b0000000000000010
        Parameter GTYE4_CHANNEL_CPLL_CFG3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_CPLL_FBDIV bound to: 5 - type: integer
        Parameter GTYE4_CHANNEL_CPLL_FBDIV_45 bound to: 5 - type: integer
        Parameter GTYE4_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010
        Parameter GTYE4_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000
        Parameter GTYE4_CHANNEL_CPLL_REFCLK_DIV bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_CTRL bound to: 3'b000
        Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DDI_CTRL bound to: 2'b00
        Parameter GTYE4_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer
        Parameter GTYE4_CHANNEL_DEC_MCOMMA_DETECT bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_DEC_PCOMMA_DETECT bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_DELAY_ELEC bound to: 1'b0
        Parameter GTYE4_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_ES_CONTROL bound to: 6'b000000
        Parameter GTYE4_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000
        Parameter GTYE4_CHANNEL_ES_PRESCALE bound to: 5'b00000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER5 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER6 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER7 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER8 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUALIFIER9 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK5 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK6 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK7 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK8 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_QUAL_MASK9 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK5 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK6 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK7 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK8 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_ES_SDATA_MASK9 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_EYESCAN_VP_RANGE bound to: 0 - type: integer
        Parameter GTYE4_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111
        Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111
        Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_GEARBOX_MODE bound to: 5'b00000
        Parameter GTYE4_CHANNEL_ISCAN_CK_PH_SEL2 bound to: 1'b0
        Parameter GTYE4_CHANNEL_LOCAL_MASTER bound to: 1'b1
        Parameter GTYE4_CHANNEL_LPBK_BIAS_CTRL bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_LPBK_EN_RCAL_B bound to: 1'b0
        Parameter GTYE4_CHANNEL_LPBK_EXT_RCAL bound to: 4'b1000
        Parameter GTYE4_CHANNEL_LPBK_IND_CTRL0 bound to: 5 - type: integer
        Parameter GTYE4_CHANNEL_LPBK_IND_CTRL1 bound to: 5 - type: integer
        Parameter GTYE4_CHANNEL_LPBK_IND_CTRL2 bound to: 5 - type: integer
        Parameter GTYE4_CHANNEL_LPBK_RG_CTRL bound to: 2 - type: integer
        Parameter GTYE4_CHANNEL_OOBDIVCTL bound to: 2'b01
        Parameter GTYE4_CHANNEL_OOB_PWRUP bound to: 1'b1
        Parameter GTYE4_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string
        Parameter GTYE4_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00
        Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000
        Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000
        Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000
        Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000
        Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000
        Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100
        Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000
        Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000
        Parameter GTYE4_CHANNEL_PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100000000
        Parameter GTYE4_CHANNEL_PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b11
        Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11
        Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10
        Parameter GTYE4_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101
        Parameter GTYE4_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0010100001000000
        Parameter GTYE4_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100
        Parameter GTYE4_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0010100001000000
        Parameter GTYE4_CHANNEL_PCS_PCIE_EN bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_PCS_RSVD0 bound to: 16'b0110010011100000
        Parameter GTYE4_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100
        Parameter GTYE4_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001
        Parameter GTYE4_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100
        Parameter GTYE4_CHANNEL_PREIQ_FREQ_BST bound to: 0 - type: integer
        Parameter GTYE4_CHANNEL_RATE_SW_USE_DRP bound to: 1'b0
        Parameter GTYE4_CHANNEL_RCLK_SIPO_DLY_ENB bound to: 1'b0
        Parameter GTYE4_CHANNEL_RCLK_SIPO_INV_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RTX_BUF_CML_CTRL bound to: 3'b011
        Parameter GTYE4_CHANNEL_RTX_BUF_TERM_CTRL bound to: 2'b00
        Parameter GTYE4_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011
        Parameter GTYE4_CHANNEL_RXBUF_ADDR_MODE bound to: FULL - type: string
        Parameter GTYE4_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b0100
        Parameter GTYE4_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000
        Parameter GTYE4_CHANNEL_RXBUF_EN bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVFLW bound to: 31 - type: integer
        Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVRD bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001
        Parameter GTYE4_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001
        Parameter GTYE4_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000010
        Parameter GTYE4_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011
        Parameter GTYE4_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCDR_CFG2 bound to: 16'b0000001001001001
        Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN2 bound to: 10'b1001011001
        Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000000101100100
        Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100
        Parameter GTYE4_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000010010
        Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN2 bound to: 6'b010010
        Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010
        Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010
        Parameter GTYE4_CHANNEL_RXCDR_CFG4 bound to: 16'b0101110011110110
        Parameter GTYE4_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110
        Parameter GTYE4_CHANNEL_RXCDR_CFG5 bound to: 16'b1011010001101011
        Parameter GTYE4_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011
        Parameter GTYE4_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001
        Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111
        Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCFOK_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCFOK_CFG1 bound to: 16'b1000000000010101
        Parameter GTYE4_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000001010101110
        Parameter GTYE4_CHANNEL_RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111
        Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010
        Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000
        Parameter GTYE4_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000
        Parameter GTYE4_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b1000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b1111111111100000
        Parameter GTYE4_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXDFE_KH_CFG0 bound to: 16'b1000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_KH_CFG1 bound to: 16'b1111111000000000
        Parameter GTYE4_CHANNEL_RXDFE_KH_CFG2 bound to: 16'b0000001000000000
        Parameter GTYE4_CHANNEL_RXDFE_KH_CFG3 bound to: 16'b0100000100000001
        Parameter GTYE4_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b0010000000000000
        Parameter GTYE4_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b1000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011
        Parameter GTYE4_CHANNEL_RXDFE_UT_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b0000000000110011
        Parameter GTYE4_CHANNEL_RXDLY_CFG bound to: 16'b0000000000010000
        Parameter GTYE4_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000
        Parameter GTYE4_CHANNEL_RXELECIDLE_CFG bound to: SIGCFG_1 - type: string
        Parameter GTYE4_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_RXGEARBOX_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001
        Parameter GTYE4_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXLPM_GC_CFG bound to: 16'b1111100000000000
        Parameter GTYE4_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b1010000000000010
        Parameter GTYE4_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b1000000000000010
        Parameter GTYE4_CHANNEL_RXOOB_CFG bound to: 9'b000000110
        Parameter GTYE4_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string
        Parameter GTYE4_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011
        Parameter GTYE4_CHANNEL_RXOUT_DIV bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011
        Parameter GTYE4_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000001110000
        Parameter GTYE4_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000
        Parameter GTYE4_CHANNEL_RXPHSLIP_CFG bound to: 16'b1001100100110011
        Parameter GTYE4_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000
        Parameter GTYE4_CHANNEL_RXPI_CFG0 bound to: 16'b0000000100000000
        Parameter GTYE4_CHANNEL_RXPI_CFG1 bound to: 16'b0000000001010100
        Parameter GTYE4_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string
        Parameter GTYE4_CHANNEL_RXPMARESET_TIME bound to: 5'b00011
        Parameter GTYE4_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer
        Parameter GTYE4_CHANNEL_RXREFCLKDIV2_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer
        Parameter GTYE4_CHANNEL_RXSLIDE_MODE bound to: PMA - type: string
        Parameter GTYE4_CHANNEL_RXSYNC_MULTILANE bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXSYNC_OVRD bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_AFE_CM_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0001001010110000
        Parameter GTYE4_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000
        Parameter GTYE4_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_CLK25_DIV bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_RX_CLKMUX_EN bound to: 1'b1
        Parameter GTYE4_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000
        Parameter GTYE4_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010
        Parameter GTYE4_CHANNEL_RX_CM_BUF_PD bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_CM_SEL bound to: 3 - type: integer
        Parameter GTYE4_CHANNEL_RX_CM_TRIM bound to: 10 - type: integer
        Parameter GTYE4_CHANNEL_RX_CTLE_PWR_SAVING bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_CTLE_RES_CTRL bound to: 4'b0000
        Parameter GTYE4_CHANNEL_RX_DATA_WIDTH bound to: 20 - type: integer
        Parameter GTYE4_CHANNEL_RX_DDI_SEL bound to: 6'b000000
        Parameter GTYE4_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_RX_DEGEN_CTRL bound to: 3'b111
        Parameter GTYE4_CHANNEL_RX_DFELPM_CFG0 bound to: 10 - type: integer
        Parameter GTYE4_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1
        Parameter GTYE4_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1
        Parameter GTYE4_CHANNEL_RX_DFE_AGC_CFG1 bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer
        Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer
        Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11
        Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer
        Parameter GTYE4_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001
        Parameter GTYE4_CHANNEL_RX_EN_CTLE_RCAL_B bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_EN_SUM_RCAL_B bound to: 0 - type: integer
        Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000
        Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b10
        Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_I2V_FILTER_EN bound to: 1'b1
        Parameter GTYE4_CHANNEL_RX_INT_DATAWIDTH bound to: 0 - type: integer
        Parameter GTYE4_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_PMA_RSV0 bound to: 16'b0000000000001111
        Parameter GTYE4_CHANNEL_RX_PROGDIV_CFG bound to: 0.000000 - type: double
        Parameter GTYE4_CHANNEL_RX_PROGDIV_RATE bound to: 16'b0000000000000001
        Parameter GTYE4_CHANNEL_RX_RESLOAD_CTRL bound to: 4'b0000
        Parameter GTYE4_CHANNEL_RX_RESLOAD_OVRD bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111
        Parameter GTYE4_CHANNEL_RX_SIG_VALID_DLY bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_RX_SUM_DEGEN_AVTT_OVERITE bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b0000
        Parameter GTYE4_CHANNEL_RX_SUM_PWR_SAVING bound to: 0 - type: integer
        Parameter GTYE4_CHANNEL_RX_SUM_RES_CTRL bound to: 4'b0000
        Parameter GTYE4_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b1001
        Parameter GTYE4_CHANNEL_RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1
        Parameter GTYE4_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b100
        Parameter GTYE4_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b10
        Parameter GTYE4_CHANNEL_RX_VREG_CTRL bound to: 3'b010
        Parameter GTYE4_CHANNEL_RX_VREG_PDB bound to: 1'b1
        Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR bound to: 2'b00
        Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN3 bound to: 2'b00
        Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN4 bound to: 2'b01
        Parameter GTYE4_CHANNEL_RX_XCLK_SEL bound to: RXDES - type: string
        Parameter GTYE4_CHANNEL_RX_XMODE_SEL bound to: 1'b1
        Parameter GTYE4_CHANNEL_SAMPLE_CLK_PHASE bound to: 1'b0
        Parameter GTYE4_CHANNEL_SAS_12G_MODE bound to: 1'b0
        Parameter GTYE4_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1111
        Parameter GTYE4_CHANNEL_SATA_BURST_VAL bound to: 3'b100
        Parameter GTYE4_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string
        Parameter GTYE4_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100
        Parameter GTYE4_CHANNEL_SHOW_REALIGN_COMMA bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_SIM_MODE bound to: FAST - type: string
        Parameter GTYE4_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string
        Parameter GTYE4_CHANNEL_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string
        Parameter GTYE4_CHANNEL_SRSTMODE bound to: 1'b0
        Parameter GTYE4_CHANNEL_TAPDLY_SET_TX bound to: 2'b00
        Parameter GTYE4_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000000010
        Parameter GTYE4_CHANNEL_TERM_RCAL_OVRD bound to: 3'b001
        Parameter GTYE4_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110
        Parameter GTYE4_CHANNEL_TST_RSV0 bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_TST_RSV1 bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_TXBUF_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string
        Parameter GTYE4_CHANNEL_TXDLY_CFG bound to: 16'b1000000000010000
        Parameter GTYE4_CHANNEL_TXDLY_LCFG bound to: 16'b0000000000110000
        Parameter GTYE4_CHANNEL_TXDRV_FREQBAND bound to: 0 - type: integer
        Parameter GTYE4_CHANNEL_TXFE_CFG0 bound to: 16'b0000001111000010
        Parameter GTYE4_CHANNEL_TXFE_CFG1 bound to: 16'b0110110000000000
        Parameter GTYE4_CHANNEL_TXFE_CFG2 bound to: 16'b0110110000000000
        Parameter GTYE4_CHANNEL_TXFE_CFG3 bound to: 16'b0110110000000000
        Parameter GTYE4_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string
        Parameter GTYE4_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_TXGEARBOX_EN bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_TXOUT_DIV bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011
        Parameter GTYE4_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0110000001110000
        Parameter GTYE4_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000000001110
        Parameter GTYE4_CHANNEL_TXPH_CFG bound to: 16'b0000001100100011
        Parameter GTYE4_CHANNEL_TXPH_CFG2 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000
        Parameter GTYE4_CHANNEL_TXPI_CFG0 bound to: 16'b0000001100000000
        Parameter GTYE4_CHANNEL_TXPI_CFG1 bound to: 16'b0001000000000000
        Parameter GTYE4_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPI_PPM bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001
        Parameter GTYE4_CHANNEL_TXPMARESET_TIME bound to: 5'b00011
        Parameter GTYE4_CHANNEL_TXREFCLKDIV2_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSWBST_BST bound to: 1 - type: integer
        Parameter GTYE4_CHANNEL_TXSWBST_EN bound to: 0 - type: integer
        Parameter GTYE4_CHANNEL_TXSWBST_MAG bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_TXSYNC_MULTILANE bound to: 1'b1
        Parameter GTYE4_CHANNEL_TXSYNC_OVRD bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_CLK25_DIV bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_TX_CLKMUX_EN bound to: 1'b1
        Parameter GTYE4_CHANNEL_TX_DATA_WIDTH bound to: 20 - type: integer
        Parameter GTYE4_CHANNEL_TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter GTYE4_CHANNEL_TX_DEEMPH0 bound to: 6'b010100
        Parameter GTYE4_CHANNEL_TX_DEEMPH1 bound to: 6'b001101
        Parameter GTYE4_CHANNEL_TX_DEEMPH2 bound to: 6'b000000
        Parameter GTYE4_CHANNEL_TX_DEEMPH3 bound to: 6'b000000
        Parameter GTYE4_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001
        Parameter GTYE4_CHANNEL_TX_DRIVE_MODE bound to: PIPE - type: string
        Parameter GTYE4_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100
        Parameter GTYE4_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011
        Parameter GTYE4_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_FIFO_BYP_EN bound to: 1'b1
        Parameter GTYE4_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_INT_DATAWIDTH bound to: 0 - type: integer
        Parameter GTYE4_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string
        Parameter GTYE4_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1011000
        Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1010111
        Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1010101
        Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1010011
        Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1010001
        Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1001100
        Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1001011
        Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1001000
        Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010
        Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000
        Parameter GTYE4_CHANNEL_TX_PHICAL_CFG0 bound to: 16'b0000000000100000
        Parameter GTYE4_CHANNEL_TX_PHICAL_CFG1 bound to: 16'b0000000001000000
        Parameter GTYE4_CHANNEL_TX_PI_BIASSET bound to: 0 - type: integer
        Parameter GTYE4_CHANNEL_TX_PMADATA_OPT bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX_PMA_RSV0 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_TX_PMA_RSV1 bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_TX_PROGCLK_SEL bound to: POSTPI - type: string
        Parameter GTYE4_CHANNEL_TX_PROGDIV_CFG bound to: 10.000000 - type: double
        Parameter GTYE4_CHANNEL_TX_PROGDIV_RATE bound to: 16'b0000000000000001
        Parameter GTYE4_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010
        Parameter GTYE4_CHANNEL_TX_RXDETECT_REF bound to: 5 - type: integer
        Parameter GTYE4_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111
        Parameter GTYE4_CHANNEL_TX_SW_MEAS bound to: 2'b00
        Parameter GTYE4_CHANNEL_TX_VREG_CTRL bound to: 3'b011
        Parameter GTYE4_CHANNEL_TX_VREG_PDB bound to: 1'b1
        Parameter GTYE4_CHANNEL_TX_VREG_VREFSEL bound to: 2'b10
        Parameter GTYE4_CHANNEL_TX_XCLK_SEL bound to: TXUSR - type: string
        Parameter GTYE4_CHANNEL_USB_BOTH_BURST_IDLE bound to: 1'b0
        Parameter GTYE4_CHANNEL_USB_BURSTMAX_U3WAKE bound to: 7'b1111111
        Parameter GTYE4_CHANNEL_USB_BURSTMIN_U3WAKE bound to: 7'b1100011
        Parameter GTYE4_CHANNEL_USB_CLK_COR_EQ_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_USB_EXT_CNTL bound to: 1'b1
        Parameter GTYE4_CHANNEL_USB_IDLEMAX_POLLING bound to: 10'b1010111011
        Parameter GTYE4_CHANNEL_USB_IDLEMIN_POLLING bound to: 10'b0100101011
        Parameter GTYE4_CHANNEL_USB_LFPSPING_BURST bound to: 9'b000000101
        Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_BURST bound to: 9'b000110001
        Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100
        Parameter GTYE4_CHANNEL_USB_LFPSU1EXIT_BURST bound to: 9'b000011101
        Parameter GTYE4_CHANNEL_USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011
        Parameter GTYE4_CHANNEL_USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011
        Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD bound to: 4'b0011
        Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1
        Parameter GTYE4_CHANNEL_USB_MODE bound to: 1'b0
        Parameter GTYE4_CHANNEL_USB_PCIE_ERR_REP_DIS bound to: 1'b0
        Parameter GTYE4_CHANNEL_USB_PING_SATA_MAX_INIT bound to: 21 - type: integer
        Parameter GTYE4_CHANNEL_USB_PING_SATA_MIN_INIT bound to: 12 - type: integer
        Parameter GTYE4_CHANNEL_USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer
        Parameter GTYE4_CHANNEL_USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_USB_RAW_ELEC bound to: 1'b0
        Parameter GTYE4_CHANNEL_USB_RXIDLE_P0_CTRL bound to: 1'b1
        Parameter GTYE4_CHANNEL_USB_TXIDLE_TUNE_ENABLE bound to: 1'b1
        Parameter GTYE4_CHANNEL_USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer
        Parameter GTYE4_CHANNEL_USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer
        Parameter GTYE4_CHANNEL_USB_U2_SAS_MAX_COM bound to: 64 - type: integer
        Parameter GTYE4_CHANNEL_USB_U2_SAS_MIN_COM bound to: 36 - type: integer
        Parameter GTYE4_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0
        Parameter GTYE4_CHANNEL_Y_ALL_MODE bound to: 1'b0
        Parameter GTYE4_CHANNEL_CDRSTEPDIR_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CDRSTEPSQ_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CDRSTEPSX_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CFGRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CLKRSVD0_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CLKRSVD1_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLFREQLOCK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_CPLLPD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001
        Parameter GTYE4_CHANNEL_CPLLRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_DMONITORCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPADDR_VAL bound to: 10'b0000000000
        Parameter GTYE4_CHANNEL_DRPCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_DRPEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPRST_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPWE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_EYESCANRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_FREQOS_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTGREFCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTREFCLK0_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTREFCLK1_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_GTRXRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTRXRESETSEL_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTTXRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTTXRESETSEL_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTYRXN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTYRXP_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_INCPCTRL_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_LOOPBACK_VAL bound to: 3'b000
        Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_QPLL0CLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL1CLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RESETOVRD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX8B10BEN_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXAFECFOKEN_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXBUFRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDRRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000
        Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000
        Parameter GTYE4_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCKCALRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCKCALSTART_VAL bound to: 7'b0000000
        Parameter GTYE4_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_VAL bound to: 4'b1101
        Parameter GTYE4_CHANNEL_RXDFECFOKFEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEKHHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXDLYEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b00
        Parameter GTYE4_CHANNEL_RXEQTRAINING_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLATCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00
        Parameter GTYE4_CHANNEL_RXOOBRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOSHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b010
        Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXPCSRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPD_VAL bound to: 2'b00
        Parameter GTYE4_CHANNEL_RXPHALIGN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPHDLYPD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b10
        Parameter GTYE4_CHANNEL_RXPMARESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPOLARITY_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000
        Parameter GTYE4_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXRATE_VAL bound to: 3'b000
        Parameter GTYE4_CHANNEL_RXRATEMODE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIDE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNCIN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b11
        Parameter GTYE4_CHANNEL_RXTERMINATION_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXUSERRDY_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_RXUSRCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000
        Parameter GTYE4_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_TX8B10BEN_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_TXCOMINIT_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCOMSAS_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000
        Parameter GTYE4_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_TXDATA_VAL bound to: 128'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000
        Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000
        Parameter GTYE4_CHANNEL_TXDCCFORCESTART_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDCCRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDEEMPH_VAL bound to: 2'b00
        Parameter GTYE4_CHANNEL_TXDETECTRX_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDIFFCTRL_VAL bound to: 5'b11000
        Parameter GTYE4_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXELECIDLE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXHEADER_VAL bound to: 6'b000000
        Parameter GTYE4_CHANNEL_TXINHIBIT_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLATCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLFPSTRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b1010000
        Parameter GTYE4_CHANNEL_TXMARGIN_VAL bound to: 3'b000
        Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXONESZEROS_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b101
        Parameter GTYE4_CHANNEL_TXPCSRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPD_VAL bound to: 2'b00
        Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHALIGN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHDLYPD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHINIT_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMPD_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000
        Parameter GTYE4_CHANNEL_TXPISOPD_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b10
        Parameter GTYE4_CHANNEL_TXPMARESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPOLARITY_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000
        Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000
        Parameter GTYE4_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000
        Parameter GTYE4_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXRATE_VAL bound to: 3'b000
        Parameter GTYE4_CHANNEL_TXRATEMODE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000
        Parameter GTYE4_CHANNEL_TXSWING_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNCIN_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b11
        Parameter GTYE4_CHANNEL_TXUSERRDY_VAL bound to: 1'b1
        Parameter GTYE4_CHANNEL_TXUSRCLK_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0
        Parameter GTYE4_CHANNEL_CDRSTEPDIR_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CDRSTEPSQ_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CDRSTEPSX_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLFREQLOCK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPDI_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPRST_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_DRPWE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_FREQOS_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTRXRESETSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTTXRESETSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTYRXN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_GTYRXP_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_INCPCTRL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXAFECFOKEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCKCALRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCKCALSTART_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKFEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEKHHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXEQTRAINING_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXRATE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXTERMINATION_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TSTIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDATA_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDCCFORCESTART_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDCCRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLFPSTRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXONESZEROS_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXRATE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSWING_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0
        Parameter GTYE4_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0
        Parameter ACJTAG_DEBUG_MODE bound to: 1'b0
        Parameter ACJTAG_MODE bound to: 1'b0
        Parameter ACJTAG_RESET bound to: 1'b0
        Parameter ADAPT_CFG0 bound to: 16'b0000000000000000
        Parameter ADAPT_CFG1 bound to: 16'b1111100000011100
        Parameter ADAPT_CFG2 bound to: 16'b0000000000000000
        Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string
        Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111
        Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer
        Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string
        Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011
        Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string
        Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100
        Parameter A_RXOSCALRESET bound to: 1'b0
        Parameter A_RXPROGDIVRESET bound to: 1'b0
        Parameter A_RXTERMINATION bound to: 1'b1
        Parameter A_TXDIFFCTRL bound to: 5'b01100
        Parameter A_TXPROGDIVRESET bound to: 1'b0
        Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string
        Parameter CDR_SWAP_MODE_EN bound to: 1'b0
        Parameter CFOK_PWRSVE_EN bound to: 1'b1
        Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string
        Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer
        Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111
        Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000
        Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111
        Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string
        Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer
        Parameter CH_HSPMUX bound to: 16'b0010000000100000
        Parameter CKCAL1_CFG_0 bound to: 16'b1100000011000000
        Parameter CKCAL1_CFG_1 bound to: 16'b0001000011000000
        Parameter CKCAL1_CFG_2 bound to: 16'b0010000000001000
        Parameter CKCAL1_CFG_3 bound to: 16'b0000000000000000
        Parameter CKCAL2_CFG_0 bound to: 16'b1100000011000000
        Parameter CKCAL2_CFG_1 bound to: 16'b1000000011000000
        Parameter CKCAL2_CFG_2 bound to: 16'b0001000000000000
        Parameter CKCAL2_CFG_3 bound to: 16'b0000000000000000
        Parameter CKCAL2_CFG_4 bound to: 16'b0000000000000000
        Parameter CLK_CORRECT_USE bound to: TRUE - type: string
        Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string
        Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer
        Parameter CLK_COR_MIN_LAT bound to: 10 - type: integer
        Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string
        Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer
        Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100
        Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111
        Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000
        Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111
        Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string
        Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer
        Parameter CPLL_CFG0 bound to: 16'b0000000011111010
        Parameter CPLL_CFG1 bound to: 16'b0000000000101011
        Parameter CPLL_CFG2 bound to: 16'b0000000000000010
        Parameter CPLL_CFG3 bound to: 16'b0000000000000000
        Parameter CPLL_FBDIV bound to: 5 - type: integer
        Parameter CPLL_FBDIV_45 bound to: 5 - type: integer
        Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010
        Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000
        Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer
        Parameter CTLE3_OCAP_EXT_CTRL bound to: 3'b000
        Parameter CTLE3_OCAP_EXT_EN bound to: 1'b0
        Parameter DDI_CTRL bound to: 2'b00
        Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer
        Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string
        Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string
        Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string
        Parameter DELAY_ELEC bound to: 1'b0
        Parameter DMONITOR_CFG0 bound to: 10'b0000000000
        Parameter DMONITOR_CFG1 bound to: 8'b00000000
        Parameter ES_CLK_PHASE_SEL bound to: 1'b0
        Parameter ES_CONTROL bound to: 6'b000000
        Parameter ES_ERRDET_EN bound to: FALSE - type: string
        Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string
        Parameter ES_HORZ_OFFSET bound to: 12'b000000000000
        Parameter ES_PRESCALE bound to: 5'b00000
        Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER5 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER6 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER7 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER8 bound to: 16'b0000000000000000
        Parameter ES_QUALIFIER9 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK5 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK6 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK7 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK8 bound to: 16'b0000000000000000
        Parameter ES_QUAL_MASK9 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK5 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK6 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK7 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK8 bound to: 16'b0000000000000000
        Parameter ES_SDATA_MASK9 bound to: 16'b0000000000000000
        Parameter EYESCAN_VP_RANGE bound to: 0 - type: integer
        Parameter EYE_SCAN_SWAP_EN bound to: 1'b0
        Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111
        Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111
        Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string
        Parameter GEARBOX_MODE bound to: 5'b00000
        Parameter ISCAN_CK_PH_SEL2 bound to: 1'b0
        Parameter LOCAL_MASTER bound to: 1'b1
        Parameter LPBK_BIAS_CTRL bound to: 4 - type: integer
        Parameter LPBK_EN_RCAL_B bound to: 1'b0
        Parameter LPBK_EXT_RCAL bound to: 4'b1000
        Parameter LPBK_IND_CTRL0 bound to: 5 - type: integer
        Parameter LPBK_IND_CTRL1 bound to: 5 - type: integer
        Parameter LPBK_IND_CTRL2 bound to: 5 - type: integer
        Parameter LPBK_RG_CTRL bound to: 2 - type: integer
        Parameter OOBDIVCTL bound to: 2'b01
        Parameter OOB_PWRUP bound to: 1'b1
        Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string
        Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0
        Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00
        Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0
        Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000
        Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000
        Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000
        Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0
        Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0
        Parameter PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000
        Parameter PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000
        Parameter PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100
        Parameter PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000
        Parameter PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000
        Parameter PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string
        Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100000000
        Parameter PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string
        Parameter PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b11
        Parameter PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11
        Parameter PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10
        Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101
        Parameter PCIE_RXPMA_CFG bound to: 16'b0010100001000000
        Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100
        Parameter PCIE_TXPMA_CFG bound to: 16'b0010100001000000
        Parameter PCS_PCIE_EN bound to: TRUE - type: string
        Parameter PCS_RSVD0 bound to: 16'b0110010011100000
        Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100
        Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001
        Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100
        Parameter PREIQ_FREQ_BST bound to: 0 - type: integer
        Parameter RATE_SW_USE_DRP bound to: 1'b0
        Parameter RCLK_SIPO_DLY_ENB bound to: 1'b0
        Parameter RCLK_SIPO_INV_EN bound to: 1'b0
        Parameter RTX_BUF_CML_CTRL bound to: 3'b011
        Parameter RTX_BUF_TERM_CTRL bound to: 2'b00
        Parameter RXBUFRESET_TIME bound to: 5'b00011
        Parameter RXBUF_ADDR_MODE bound to: FULL - type: string
        Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100
        Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000
        Parameter RXBUF_EN bound to: TRUE - type: string
        Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string
        Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string
        Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string
        Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string
        Parameter RXBUF_THRESH_OVFLW bound to: 31 - type: integer
        Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string
        Parameter RXBUF_THRESH_UNDFLW bound to: 1 - type: integer
        Parameter RXCDRFREQRESET_TIME bound to: 5'b00001
        Parameter RXCDRPHRESET_TIME bound to: 5'b00001
        Parameter RXCDR_CFG0 bound to: 16'b0000000000000010
        Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011
        Parameter RXCDR_CFG1 bound to: 16'b0000000000000000
        Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000
        Parameter RXCDR_CFG2 bound to: 16'b0000001001001001
        Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001011001
        Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000000101100100
        Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100
        Parameter RXCDR_CFG3 bound to: 16'b0000000000010010
        Parameter RXCDR_CFG3_GEN2 bound to: 6'b010010
        Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010
        Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010
        Parameter RXCDR_CFG4 bound to: 16'b0101110011110110
        Parameter RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110
        Parameter RXCDR_CFG5 bound to: 16'b1011010001101011
        Parameter RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011
        Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0
        Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0
        Parameter RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001
        Parameter RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111
        Parameter RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000
        Parameter RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000
        Parameter RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000
        Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0
        Parameter RXCFOK_CFG0 bound to: 16'b0000000000000000
        Parameter RXCFOK_CFG1 bound to: 16'b1000000000010101
        Parameter RXCFOK_CFG2 bound to: 16'b0000001010101110
        Parameter RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000000
        Parameter RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000000
        Parameter RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000000
        Parameter RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000000
        Parameter RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000000
        Parameter RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000000
        Parameter RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000000
        Parameter RXDFELPMRESET_TIME bound to: 7'b0001111
        Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010
        Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000
        Parameter RXDFE_CFG0 bound to: 16'b0000101000000000
        Parameter RXDFE_CFG1 bound to: 16'b0000000000000000
        Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_GC_CFG1 bound to: 16'b1000000000000000
        Parameter RXDFE_GC_CFG2 bound to: 16'b1111111111100000
        Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000010
        Parameter RXDFE_H3_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H3_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_H4_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H4_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_H5_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H5_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_H6_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H6_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_H7_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H7_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_H8_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H8_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_H9_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_H9_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_HA_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_HA_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_HB_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_HB_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_HC_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_HD_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_HE_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_HF_CFG1 bound to: 16'b1000000000000010
        Parameter RXDFE_KH_CFG0 bound to: 16'b1000000000000000
        Parameter RXDFE_KH_CFG1 bound to: 16'b1111111000000000
        Parameter RXDFE_KH_CFG2 bound to: 16'b0000001000000000
        Parameter RXDFE_KH_CFG3 bound to: 16'b0100000100000001
        Parameter RXDFE_OS_CFG0 bound to: 16'b0010000000000000
        Parameter RXDFE_OS_CFG1 bound to: 16'b1000000000000000
        Parameter RXDFE_UT_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011
        Parameter RXDFE_UT_CFG2 bound to: 16'b0000000000000000
        Parameter RXDFE_VP_CFG0 bound to: 16'b0000000000000000
        Parameter RXDFE_VP_CFG1 bound to: 16'b0000000000110011
        Parameter RXDLY_CFG bound to: 16'b0000000000010000
        Parameter RXDLY_LCFG bound to: 16'b0000000000110000
        Parameter RXELECIDLE_CFG bound to: SIGCFG_1 - type: string
        Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer
        Parameter RXGEARBOX_EN bound to: FALSE - type: string
        Parameter RXISCANRESET_TIME bound to: 5'b00001
        Parameter RXLPM_CFG bound to: 16'b0000000000000000
        Parameter RXLPM_GC_CFG bound to: 16'b1111100000000000
        Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000
        Parameter RXLPM_KH_CFG1 bound to: 16'b1010000000000010
        Parameter RXLPM_OS_CFG0 bound to: 16'b0000000000000000
        Parameter RXLPM_OS_CFG1 bound to: 16'b1000000000000010
        Parameter RXOOB_CFG bound to: 9'b000000110
        Parameter RXOOB_CLK_CFG bound to: PMA - type: string
        Parameter RXOSCALRESET_TIME bound to: 5'b00011
        Parameter RXOUT_DIV bound to: 4 - type: integer
        Parameter RXPCSRESET_TIME bound to: 5'b00011
        Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000
        Parameter RXPHDLY_CFG bound to: 16'b0010000001110000
        Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000
        Parameter RXPHSLIP_CFG bound to: 16'b1001100100110011
        Parameter RXPH_MONITOR_SEL bound to: 5'b00000
        Parameter RXPI_CFG0 bound to: 16'b0000000100000000
        Parameter RXPI_CFG1 bound to: 16'b0000000001010100
        Parameter RXPMACLK_SEL bound to: DATA - type: string
        Parameter RXPMARESET_TIME bound to: 5'b00011
        Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0
        Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer
        Parameter RXREFCLKDIV2_SEL bound to: 1'b0
        Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer
        Parameter RXSLIDE_MODE bound to: PMA - type: string
        Parameter RXSYNC_MULTILANE bound to: 1'b1
        Parameter RXSYNC_OVRD bound to: 1'b0
        Parameter RXSYNC_SKIP_DA bound to: 1'b0
        Parameter RX_AFE_CM_EN bound to: 1'b0
        Parameter RX_BIAS_CFG0 bound to: 16'b0001001010110000
        Parameter RX_BUFFER_CFG bound to: 6'b000000
        Parameter RX_CAPFF_SARC_ENB bound to: 1'b0
        Parameter RX_CLK25_DIV bound to: 4 - type: integer
        Parameter RX_CLKMUX_EN bound to: 1'b1
        Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000
        Parameter RX_CM_BUF_CFG bound to: 4'b1010
        Parameter RX_CM_BUF_PD bound to: 1'b0
        Parameter RX_CM_SEL bound to: 3 - type: integer
        Parameter RX_CM_TRIM bound to: 10 - type: integer
        Parameter RX_CTLE_PWR_SAVING bound to: 1'b0
        Parameter RX_CTLE_RES_CTRL bound to: 4'b0000
        Parameter RX_DATA_WIDTH bound to: 20 - type: integer
        Parameter RX_DDI_SEL bound to: 6'b000000
        Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string
        Parameter RX_DEGEN_CTRL bound to: 3'b111
        Parameter RX_DFELPM_CFG0 bound to: 10 - type: integer
        Parameter RX_DFELPM_CFG1 bound to: 1'b1
        Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1
        Parameter RX_DFE_AGC_CFG1 bound to: 4 - type: integer
        Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer
        Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer
        Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11
        Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer
        Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0
        Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string
        Parameter RX_DIVRESET_TIME bound to: 5'b00001
        Parameter RX_EN_CTLE_RCAL_B bound to: 1'b0
        Parameter RX_EN_SUM_RCAL_B bound to: 0 - type: integer
        Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000
        Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0
        Parameter RX_EYESCAN_VS_RANGE bound to: 2'b10
        Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0
        Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0
        Parameter RX_I2V_FILTER_EN bound to: 1'b1
        Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer
        Parameter RX_PMA_POWER_SAVE bound to: 1'b0
        Parameter RX_PMA_RSV0 bound to: 16'b0000000000001111
        Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: double
        Parameter RX_PROGDIV_RATE bound to: 16'b0000000000000001
        Parameter RX_RESLOAD_CTRL bound to: 4'b0000
        Parameter RX_RESLOAD_OVRD bound to: 1'b0
        Parameter RX_SAMPLE_PERIOD bound to: 3'b111
        Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer
        Parameter RX_SUM_DEGEN_AVTT_OVERITE bound to: 1 - type: integer
        Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0
        Parameter RX_SUM_IREF_TUNE bound to: 4'b0000
        Parameter RX_SUM_PWR_SAVING bound to: 0 - type: integer
        Parameter RX_SUM_RES_CTRL bound to: 4'b0000
        Parameter RX_SUM_VCMTUNE bound to: 4'b1001
        Parameter RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1
        Parameter RX_SUM_VCM_OVWR bound to: 1'b0
        Parameter RX_SUM_VREF_TUNE bound to: 3'b100
        Parameter RX_TUNE_AFE_OS bound to: 2'b10
        Parameter RX_VREG_CTRL bound to: 3'b010
        Parameter RX_VREG_PDB bound to: 1'b1
        Parameter RX_WIDEMODE_CDR bound to: 2'b00
        Parameter RX_WIDEMODE_CDR_GEN3 bound to: 2'b00
        Parameter RX_WIDEMODE_CDR_GEN4 bound to: 2'b01
        Parameter RX_XCLK_SEL bound to: RXDES - type: string
        Parameter RX_XMODE_SEL bound to: 1'b1
        Parameter SAMPLE_CLK_PHASE bound to: 1'b0
        Parameter SAS_12G_MODE bound to: 1'b0
        Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111
        Parameter SATA_BURST_VAL bound to: 3'b100
        Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string
        Parameter SATA_EIDLE_VAL bound to: 3'b100
        Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string
        Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string
        Parameter SIM_MODE bound to: FAST - type: string
        Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string
        Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string
        Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string
        Parameter SRSTMODE bound to: 1'b0
        Parameter TAPDLY_SET_TX bound to: 2'b00
        Parameter TERM_RCAL_CFG bound to: 15'b100001000000010
        Parameter TERM_RCAL_OVRD bound to: 3'b001
        Parameter TRANS_TIME_RATE bound to: 8'b00001110
        Parameter TST_RSV0 bound to: 8'b00000000
        Parameter TST_RSV1 bound to: 8'b00000000
        Parameter TXBUF_EN bound to: FALSE - type: string
        Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string
        Parameter TXDLY_CFG bound to: 16'b1000000000010000
        Parameter TXDLY_LCFG bound to: 16'b0000000000110000
        Parameter TXDRV_FREQBAND bound to: 0 - type: integer
        Parameter TXFE_CFG0 bound to: 16'b0000001111000010
        Parameter TXFE_CFG1 bound to: 16'b0110110000000000
        Parameter TXFE_CFG2 bound to: 16'b0110110000000000
        Parameter TXFE_CFG3 bound to: 16'b0110110000000000
        Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string
        Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer
        Parameter TXGEARBOX_EN bound to: FALSE - type: string
        Parameter TXOUT_DIV bound to: 4 - type: integer
        Parameter TXPCSRESET_TIME bound to: 5'b00011
        Parameter TXPHDLY_CFG0 bound to: 16'b0110000001110000
        Parameter TXPHDLY_CFG1 bound to: 16'b0000000000001110
        Parameter TXPH_CFG bound to: 16'b0000001100100011
        Parameter TXPH_CFG2 bound to: 16'b0000000000000000
        Parameter TXPH_MONITOR_SEL bound to: 5'b00000
        Parameter TXPI_CFG0 bound to: 16'b0000001100000000
        Parameter TXPI_CFG1 bound to: 16'b0001000000000000
        Parameter TXPI_GRAY_SEL bound to: 1'b0
        Parameter TXPI_INVSTROBE_SEL bound to: 1'b0
        Parameter TXPI_PPM bound to: 1'b0
        Parameter TXPI_PPM_CFG bound to: 8'b00000000
        Parameter TXPI_SYNFREQ_PPM bound to: 3'b001
        Parameter TXPMARESET_TIME bound to: 5'b00011
        Parameter TXREFCLKDIV2_SEL bound to: 1'b0
        Parameter TXSWBST_BST bound to: 1 - type: integer
        Parameter TXSWBST_EN bound to: 0 - type: integer
        Parameter TXSWBST_MAG bound to: 4 - type: integer
        Parameter TXSYNC_MULTILANE bound to: 1'b1
        Parameter TXSYNC_OVRD bound to: 1'b0
        Parameter TXSYNC_SKIP_DA bound to: 1'b0
        Parameter TX_CLK25_DIV bound to: 4 - type: integer
        Parameter TX_CLKMUX_EN bound to: 1'b1
        Parameter TX_DATA_WIDTH bound to: 20 - type: integer
        Parameter TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100
        Parameter TX_DEEMPH0 bound to: 6'b010100
        Parameter TX_DEEMPH1 bound to: 6'b001101
        Parameter TX_DEEMPH2 bound to: 6'b000000
        Parameter TX_DEEMPH3 bound to: 6'b000000
        Parameter TX_DIVRESET_TIME bound to: 5'b00001
        Parameter TX_DRIVE_MODE bound to: PIPE - type: string
        Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100
        Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011
        Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0
        Parameter TX_FIFO_BYP_EN bound to: 1'b1
        Parameter TX_IDLE_DATA_ZERO bound to: 1'b0
        Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer
        Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string
        Parameter TX_MAINCURSOR_SEL bound to: 1'b0
        Parameter TX_MARGIN_FULL_0 bound to: 7'b1011000
        Parameter TX_MARGIN_FULL_1 bound to: 7'b1010111
        Parameter TX_MARGIN_FULL_2 bound to: 7'b1010101
        Parameter TX_MARGIN_FULL_3 bound to: 7'b1010011
        Parameter TX_MARGIN_FULL_4 bound to: 7'b1010001
        Parameter TX_MARGIN_LOW_0 bound to: 7'b1001100
        Parameter TX_MARGIN_LOW_1 bound to: 7'b1001011
        Parameter TX_MARGIN_LOW_2 bound to: 7'b1001000
        Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010
        Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000
        Parameter TX_PHICAL_CFG0 bound to: 16'b0000000000100000
        Parameter TX_PHICAL_CFG1 bound to: 16'b0000000001000000
        Parameter TX_PI_BIASSET bound to: 0 - type: integer
        Parameter TX_PMADATA_OPT bound to: 1'b0
        Parameter TX_PMA_POWER_SAVE bound to: 1'b0
        Parameter TX_PMA_RSV0 bound to: 16'b0000000000000000
        Parameter TX_PMA_RSV1 bound to: 16'b0000000000000000
        Parameter TX_PROGCLK_SEL bound to: POSTPI - type: string
        Parameter TX_PROGDIV_CFG bound to: 10.000000 - type: double
        Parameter TX_PROGDIV_RATE bound to: 16'b0000000000000001
        Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010
        Parameter TX_RXDETECT_REF bound to: 5 - type: integer
        Parameter TX_SAMPLE_PERIOD bound to: 3'b111
        Parameter TX_SW_MEAS bound to: 2'b00
        Parameter TX_VREG_CTRL bound to: 3'b011
        Parameter TX_VREG_PDB bound to: 1'b1
        Parameter TX_VREG_VREFSEL bound to: 2'b10
        Parameter TX_XCLK_SEL bound to: TXUSR - type: string
        Parameter USB_BOTH_BURST_IDLE bound to: 1'b0
        Parameter USB_BURSTMAX_U3WAKE bound to: 7'b1111111
        Parameter USB_BURSTMIN_U3WAKE bound to: 7'b1100011
        Parameter USB_CLK_COR_EQ_EN bound to: 1'b0
        Parameter USB_EXT_CNTL bound to: 1'b1
        Parameter USB_IDLEMAX_POLLING bound to: 10'b1010111011
        Parameter USB_IDLEMIN_POLLING bound to: 10'b0100101011
        Parameter USB_LFPSPING_BURST bound to: 9'b000000101
        Parameter USB_LFPSPOLLING_BURST bound to: 9'b000110001
        Parameter USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100
        Parameter USB_LFPSU1EXIT_BURST bound to: 9'b000011101
        Parameter USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011
        Parameter USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011
        Parameter USB_LFPS_TPERIOD bound to: 4'b0011
        Parameter USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1
        Parameter USB_MODE bound to: 1'b0
        Parameter USB_PCIE_ERR_REP_DIS bound to: 1'b0
        Parameter USB_PING_SATA_MAX_INIT bound to: 21 - type: integer
        Parameter USB_PING_SATA_MIN_INIT bound to: 12 - type: integer
        Parameter USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer
        Parameter USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer
        Parameter USB_RAW_ELEC bound to: 1'b0
        Parameter USB_RXIDLE_P0_CTRL bound to: 1'b1
        Parameter USB_TXIDLE_TUNE_ENABLE bound to: 1'b1
        Parameter USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer
        Parameter USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer
        Parameter USB_U2_SAS_MAX_COM bound to: 64 - type: integer
        Parameter USB_U2_SAS_MIN_COM bound to: 36 - type: integer
        Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0
        Parameter Y_ALL_MODE bound to: 1'b0
        Parameter C_RX_PLL_TYPE bound to: 1 - type: integer
        Parameter C_TX_PLL_TYPE bound to: 1 - type: integer
        Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0
        Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string
        Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: double
        Parameter REVISION bound to: 2 - type: integer
        Parameter C_PCIE_ENABLE bound to: 1 - type: integer
        Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer
        Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100
        Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111
        Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110
        Parameter ADDR_X0E1 bound to: 10'b0011100001
        Parameter ADDR_X079 bound to: 10'b0001111001
        Parameter ADDR_X114 bound to: 10'b0100010100
        Parameter CPLL_CAL_ONLY_TX bound to: 1'b1
        Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0
        Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string
        Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: double
        Parameter REVISION bound to: 2 - type: integer
        Parameter C_PCIE_ENABLE bound to: 1 - type: integer
        Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer
        Parameter DRP_WAIT bound to: 0 - type: integer
        Parameter DRP_READ bound to: 1 - type: integer
        Parameter DRP_READ_ACK bound to: 2 - type: integer
        Parameter DRP_MODIFY bound to: 3 - type: integer
        Parameter DRP_WRITE bound to: 4 - type: integer
        Parameter DRP_WRITE_ACK bound to: 5 - type: integer
        Parameter DRP_DONE bound to: 6 - type: integer
        Parameter RESET bound to: 0 - type: integer
        Parameter READ_X0E1 bound to: 1 - type: integer
        Parameter CHECK_X0E1_STATUS bound to: 2 - type: integer
        Parameter READ_PROGCLK_SEL bound to: 3 - type: integer
        Parameter SAVE_PROGCLK_SEL bound to: 4 - type: integer
        Parameter READ_X079 bound to: 5 - type: integer
        Parameter CHECK_X079_STATUS bound to: 6 - type: integer
        Parameter READ_PROGDIV_CFG bound to: 7 - type: integer
        Parameter SAVE_PROGDIV_CFG bound to: 8 - type: integer
        Parameter READ_X0E1_BEFORE_PROGCLK_SEL_MOD bound to: 9 - type: integer
        Parameter MODIFY_PROGCLK_SEL bound to: 10 - type: integer
        Parameter MODIFY_PROGDIV bound to: 11 - type: integer
        Parameter MODIFY_TXOUTCLK_SEL bound to: 12 - type: integer
        Parameter ASSERT_CPLLPD bound to: 13 - type: integer
        Parameter DEASSERT_CPLLPD bound to: 14 - type: integer
        Parameter ASSERT_CPLLRESET bound to: 15 - type: integer
        Parameter DEASSERT_CPLLRESET bound to: 16 - type: integer
        Parameter WAIT_GTCPLLLOCK bound to: 17 - type: integer
        Parameter ASSERT_PROGDIVRESET bound to: 18 - type: integer
        Parameter WAIT_PRGDIVRESETDONE bound to: 19 - type: integer
        Parameter CHECK_FREQ bound to: 20 - type: integer
        Parameter RESTORE_READ_X0E1 bound to: 21 - type: integer
        Parameter RESTORE_READ_X079 bound to: 22 - type: integer
        Parameter RESTORE_PROGDIV bound to: 23 - type: integer
        Parameter RESTORE_PROGCLK_SEL bound to: 24 - type: integer
        Parameter CLEAR_FLAG_x0E1 bound to: 25 - type: integer
        Parameter CLEAR_FLAG_x079 bound to: 26 - type: integer
        Parameter WAIT_GTCPLLLOCK2 bound to: 27 - type: integer
        Parameter ASSERT_PROGDIVRESET2 bound to: 28 - type: integer
        Parameter WAIT_PRGDIVRESETDONE2 bound to: 29 - type: integer
        Parameter CAL_FAIL bound to: 30 - type: integer
        Parameter CAL_DONE bound to: 31 - type: integer
        Parameter SYNTH_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000011000011010100000
        Parameter SYNTH_WAIT_CPLLLOCK bound to: 25'b0000000011000011010100000
        Parameter SYNTH_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000010011100010000
        Parameter SIM_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000000010011100010000
        Parameter SIM_WAIT_CPLLLOCK bound to: 25'b0000000000010011100010000
        Parameter SIM_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000000001111101000
        Parameter SIM_RESET_SPEEDUP_REG bound to: TRUE - type: string
        Parameter WAIT_WIDTH_PROGDIVRESET bound to: 5'b11001
        Parameter WAIT_ASSERT_CPLLRESET bound to: 25'b0000000011000011010100000
        Parameter WAIT_ASSERT_CPLLPD bound to: 5'b11001
        Parameter WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000010011100010000
        Parameter WAIT_CPLLLOCK bound to: 25'b0000000011000011010100000
        Parameter MOD_PROGCLK_SEL bound to: 2'b10
        Parameter MOD_PROGDIV_CFG bound to: 16'b1110000001100010
        Parameter MOD_TXOUTCLK_SEL bound to: 3'b101
        Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100
        Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111
        Parameter ADDR_X0E1 bound to: 10'b0011100001
        Parameter ADDR_X079 bound to: 10'b0001111001
        Parameter REVISION bound to: 1 - type: integer
        Parameter RESET_STATE bound to: 0 - type: integer
        Parameter MEASURE_STATE bound to: 1 - type: integer
        Parameter HOLD_STATE bound to: 2 - type: integer
        Parameter UPDATE_STATE bound to: 3 - type: integer
        Parameter DONE_STATE bound to: 4 - type: integer
        Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0
        Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string
        Parameter CPLL_CAL_ONLY_TX bound to: 1'b1
        Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: double
        Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100
        Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111
        Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110
        Parameter ADDR_X0E1 bound to: 10'b0011100001
        Parameter ADDR_X079 bound to: 10'b0001111001
        Parameter ADDR_X114 bound to: 10'b0100010100
        Parameter C_NUM_CLIENTS bound to: 3 - type: integer
        Parameter C_ADDR_WIDTH bound to: 10 - type: integer
        Parameter C_DATA_WIDTH bound to: 16 - type: integer
        Parameter ARB_START bound to: 4'b0001
        Parameter ARB_WAIT bound to: 4'b0010
        Parameter ARB_REPORT bound to: 4'b0100
        Parameter ARB_INC bound to: 4'b1000
        Parameter DRP_WAIT bound to: 7'b0000001
        Parameter DRP_READ bound to: 7'b0000010
        Parameter DRP_READ_ACK bound to: 7'b0000100
        Parameter DRP_MODIFY bound to: 7'b0001000
        Parameter DRP_WRITE bound to: 7'b0010000
        Parameter DRP_WRITE_ACK bound to: 7'b0100000
        Parameter DRP_DONE bound to: 7'b1000000
        Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer
        Parameter C_PCIE_ENABLE bound to: 1 - type: integer
        Parameter PHY_MAX_SPEED bound to: 3 - type: integer
        Parameter PHY_GEN4_64BIT_EN bound to: FALSE - type: string
        Parameter PHY_CORECLK_FREQ bound to: 2 - type: integer
        Parameter PHY_USERCLK_FREQ bound to: 3 - type: integer
        Parameter PHY_MCAPCLK_FREQ bound to: 2 - type: integer
        Parameter CORECLK_DIV_250MHZ bound to: 3'b000
        Parameter CORECLK_DIV_500MHZ bound to: 3'b000
        Parameter CORECLK_DIV bound to: 3'b000
        Parameter USERCLK_DIV_250MHZ bound to: 3'b000
        Parameter USERCLK_DIV_500MHZ bound to: 3'b001
        Parameter USERCLK_DIV bound to: 3'b001
        Parameter MCAPCLK_DIV_250MHZ bound to: 3'b001
        Parameter MCAPCLK_DIV_500MHZ bound to: 3'b011
        Parameter MCAPCLK_DIV bound to: 3'b011
        Parameter PHY_LANE bound to: 16 - type: integer
        Parameter PHY_MAX_SPEED bound to: 3 - type: integer
        Parameter SYNC_STAGE bound to: 3 - type: integer
        Parameter PHY_SIM_EN bound to: TRUE - type: string
        Parameter FSM_IDLE bound to: 3'b000
        Parameter FSM_GTPOWERGOOD bound to: 3'b001
        Parameter FSM_PLLLOCK bound to: 3'b010
        Parameter FSM_TXPROGDIVRESETDONE bound to: 3'b011
        Parameter FSM_RESETDONE bound to: 3'b100
        Parameter FSM_TXSYNC_START bound to: 3'b101
        Parameter FSM_TXSYNC_DONE bound to: 3'b110
        Parameter FSM_PHYSTATUS bound to: 3'b111
        Parameter PWR_ON_WAIT_CNT bound to: 4'b0000
        Parameter PWR_ON_DONE bound to: 4'b0001
        Parameter WIDTH bound to: 16 - type: integer
        Parameter STAGE bound to: 3 - type: integer
INFO: [Synth 8-226] default block is never used [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/so
urce/qdma_no_sriov_pcie4_ip_gt_phy_rst.v:417]
        Parameter PIPELINE_STAGES bound to: 1 - type: integer
        Parameter PHY_LANE bound to: 16 - type: integer
        Parameter TCQ bound to: 1 - type: integer
        Parameter PIPELINE_STAGES bound to: 1 - type: integer
        Parameter ASYNC bound to: FALSE - type: string
        Parameter FF_WIDTH bound to: 64 - type: integer
        Parameter RST_VAL bound to: 0 - type: integer
        Parameter TCQ bound to: 1 - type: integer
        Parameter PIPELINE_STAGES bound to: 1 - type: integer
        Parameter ASYNC bound to: FALSE - type: string
        Parameter FF_WIDTH bound to: 2 - type: integer
        Parameter RST_VAL bound to: 0 - type: integer
        Parameter TCQ bound to: 1 - type: integer
        Parameter PIPELINE_STAGES bound to: 1 - type: integer
        Parameter ASYNC bound to: FALSE - type: string
        Parameter FF_WIDTH bound to: 1 - type: integer
        Parameter RST_VAL bound to: 0 - type: integer
        Parameter TCQ bound to: 1 - type: integer
        Parameter PIPELINE_STAGES bound to: 1 - type: integer
        Parameter ASYNC bound to: FALSE - type: string
        Parameter FF_WIDTH bound to: 1 - type: integer
        Parameter RST_VAL bound to: 1 - type: integer
        Parameter TCQ bound to: 1 - type: integer
        Parameter PIPELINE_STAGES bound to: 1 - type: integer
        Parameter ASYNC bound to: TRUE - type: string
        Parameter FF_WIDTH bound to: 1 - type: integer
        Parameter RST_VAL bound to: 1 - type: integer
        Parameter TCQ bound to: 1 - type: integer
        Parameter PIPELINE_STAGES bound to: 1 - type: integer
        Parameter ASYNC bound to: FALSE - type: string
        Parameter FF_WIDTH bound to: 3 - type: integer
        Parameter RST_VAL bound to: 0 - type: integer
        Parameter TCQ bound to: 1 - type: integer
        Parameter PIPELINE_STAGES bound to: 1 - type: integer
        Parameter ASYNC bound to: FALSE - type: string
        Parameter FF_WIDTH bound to: 4 - type: integer
        Parameter RST_VAL bound to: 0 - type: integer
        Parameter TCQ bound to: 1 - type: integer
        Parameter PIPELINE_STAGES bound to: 1 - type: integer
        Parameter ASYNC bound to: FALSE - type: string
        Parameter FF_WIDTH bound to: 6 - type: integer
        Parameter RST_VAL bound to: 0 - type: integer
        Parameter TCQ bound to: 1 - type: integer
        Parameter PIPELINE_STAGES bound to: 1 - type: integer
        Parameter ASYNC bound to: FALSE - type: string
        Parameter FF_WIDTH bound to: 18 - type: integer
        Parameter RST_VAL bound to: 0 - type: integer
        Parameter TCQ bound to: 1 - type: integer
        Parameter PIPELINE_STAGES bound to: 1 - type: integer
        Parameter ASYNC bound to: FALSE - type: string
        Parameter FF_WIDTH bound to: 2 - type: integer
        Parameter RST_VAL bound to: 2 - type: integer
        Parameter TCQ bound to: 1 - type: integer
        Parameter DEST_SYNC_FF bound to: 2 - type: integer
        Parameter INIT_SYNC_FF bound to: 0 - type: integer
        Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter DEF_VAL bound to: 1'b0
        Parameter INV_DEF_VAL bound to: 1'b1
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 2048 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: 0 - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer
        Parameter ADDR_WIDTH_A bound to: 6 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 2 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer
        Parameter ADDR_WIDTH_B bound to: 6 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 2 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 64 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 6 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 6 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 6 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 6 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 32 - type: integer
        Parameter rstb_loop_iter bound to: 32 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, o
ther XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitat
ions, or set MEMORY_PRIMITIVE to a different value.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
Reason is one or more of the following :
        1: Explict ram_style=registers set on RAM
RAM "sram_reg" dissolved into registers
Reason is one or more of the following :
        1: Explict ram_style=registers set on RAM
RAM "sram_reg" dissolved into registers
Reason is one or more of the following :
        1: Explict ram_style=registers set on RAM
RAM "sram_reg" dissolved into registers
Reason is one or more of the following :
        1: Explict ram_style=registers set on RAM
RAM "sram_reg" dissolved into registers
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 1632 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 51 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 51 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 51 - type: integer
        Parameter ADDR_WIDTH_A bound to: 5 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 51 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 51 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 51 - type: integer
        Parameter ADDR_WIDTH_B bound to: 5 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 1 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 51 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 51 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 51 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 51 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 51 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 51 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 52 - type: integer
        Parameter rstb_loop_iter bound to: 52 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 51 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 160 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 5 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 5 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 5 - type: integer
        Parameter ADDR_WIDTH_A bound to: 5 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 5 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 5 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 5 - type: integer
        Parameter ADDR_WIDTH_B bound to: 5 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 0 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 5 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 5 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 5 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 5 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 5 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 5 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 8 - type: integer
        Parameter rstb_loop_iter bound to: 8 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 7168 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 28 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 28 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 28 - type: integer
        Parameter ADDR_WIDTH_A bound to: 8 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 28 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 28 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 28 - type: integer
        Parameter ADDR_WIDTH_B bound to: 8 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 0 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 28 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 28 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 28 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 28 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 28 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 28 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 28 - type: integer
        Parameter rstb_loop_iter bound to: 28 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 28 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 3072 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 12 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 12 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 12 - type: integer
        Parameter ADDR_WIDTH_A bound to: 8 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 12 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 12 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 12 - type: integer
        Parameter ADDR_WIDTH_B bound to: 8 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 0 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 12 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 12 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 12 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 12 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 12 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 12 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 12 - type: integer
        Parameter rstb_loop_iter bound to: 12 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 12 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 3328 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 52 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 52 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 52 - type: integer
        Parameter ADDR_WIDTH_A bound to: 6 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 52 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 52 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 52 - type: integer
        Parameter ADDR_WIDTH_B bound to: 6 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 1 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: block - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 52 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 52 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 52 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 52 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 64 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 52 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 52 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 6 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 6 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 6 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 6 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 52 - type: integer
        Parameter rstb_loop_iter bound to: 52 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 52 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
Reason is one or more of the following :
        1: Only 1 word in RAM
RAM "MemArray_reg" dissolved into registers
Reason is one or more of the following :
        1: Only 1 word in RAM
RAM "MemArray_reg" dissolved into registers
Reason is one or more of the following :
        1: Only 1 word in RAM
RAM "MemArray_reg" dissolved into registers
Reason is one or more of the following :
        1: Only 1 word in RAM
RAM "MemArray_reg" dissolved into registers
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 2048 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer
        Parameter ADDR_WIDTH_A bound to: 7 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer
        Parameter ADDR_WIDTH_B bound to: 7 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: block - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 16 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 16 - type: integer
        Parameter rstb_loop_iter bound to: 16 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 6400 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 25 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 25 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 25 - type: integer
        Parameter ADDR_WIDTH_A bound to: 8 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 25 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 25 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 25 - type: integer
        Parameter ADDR_WIDTH_B bound to: 8 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: block - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 25 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 25 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 25 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 25 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 25 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 25 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 28 - type: integer
        Parameter rstb_loop_iter bound to: 28 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 25 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 1241088 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 3 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 303 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 303 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 303 - type: integer
        Parameter ADDR_WIDTH_A bound to: 12 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 303 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 303 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 303 - type: integer
        Parameter ADDR_WIDTH_B bound to: 12 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 1 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: ultra - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 303 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 303 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 303 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 303 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 4096 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 303 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 303 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 12 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 12 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 12 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 12 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 304 - type: integer
        Parameter rstb_loop_iter bound to: 304 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 303 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 61952 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 121 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 121 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 121 - type: integer
        Parameter ADDR_WIDTH_A bound to: 9 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 121 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 121 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 121 - type: integer
        Parameter ADDR_WIDTH_B bound to: 9 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: block - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 121 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 121 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 121 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 121 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 121 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 121 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 124 - type: integer
        Parameter rstb_loop_iter bound to: 124 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 121 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 262144 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 512 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 512 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 512 - type: integer
        Parameter ADDR_WIDTH_A bound to: 9 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 512 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 512 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 512 - type: integer
        Parameter ADDR_WIDTH_B bound to: 9 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: block - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 512 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 512 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 512 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 512 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 512 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 512 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 512 - type: integer
        Parameter rstb_loop_iter bound to: 512 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 512 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 294912 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 576 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 576 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 576 - type: integer
        Parameter ADDR_WIDTH_A bound to: 9 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 576 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 576 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 576 - type: integer
        Parameter ADDR_WIDTH_B bound to: 9 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: block - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 576 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 576 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 576 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 576 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 576 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 576 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 576 - type: integer
        Parameter rstb_loop_iter bound to: 576 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 576 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 147456 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 576 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 576 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 576 - type: integer
        Parameter ADDR_WIDTH_A bound to: 8 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 576 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 576 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 576 - type: integer
        Parameter ADDR_WIDTH_B bound to: 8 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 1 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: block - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 576 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 576 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 576 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 576 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 576 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 576 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 576 - type: integer
        Parameter rstb_loop_iter bound to: 576 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 576 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 28672 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 56 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 56 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 56 - type: integer
        Parameter ADDR_WIDTH_A bound to: 9 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 56 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 56 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 56 - type: integer
        Parameter ADDR_WIDTH_B bound to: 9 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: block - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 56 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 56 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 56 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 56 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 56 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 56 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 56 - type: integer
        Parameter rstb_loop_iter bound to: 56 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 56 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 1024 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 64 - type: integer
        Parameter ADDR_WIDTH_A bound to: 4 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 64 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 64 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 64 - type: integer
        Parameter ADDR_WIDTH_B bound to: 4 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 64 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 64 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 64 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 64 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 64 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 64 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 64 - type: integer
        Parameter rstb_loop_iter bound to: 64 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 64 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 29184 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 114 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 114 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 114 - type: integer
        Parameter ADDR_WIDTH_A bound to: 8 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 114 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 114 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 114 - type: integer
        Parameter ADDR_WIDTH_B bound to: 8 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: block - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 114 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 114 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 114 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 114 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 114 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 114 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 116 - type: integer
        Parameter rstb_loop_iter bound to: 116 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 114 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 32768 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 64 - type: integer
        Parameter ADDR_WIDTH_A bound to: 9 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 64 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 64 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 64 - type: integer
        Parameter ADDR_WIDTH_B bound to: 9 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: block - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 64 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 64 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 64 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 64 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 64 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 64 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 64 - type: integer
        Parameter rstb_loop_iter bound to: 64 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 64 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 94208 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 3 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 46 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 46 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 46 - type: integer
        Parameter ADDR_WIDTH_A bound to: 11 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 46 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 46 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 46 - type: integer
        Parameter ADDR_WIDTH_B bound to: 11 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: ultra - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 46 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 46 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 46 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 46 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 2048 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 46 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 46 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 48 - type: integer
        Parameter rstb_loop_iter bound to: 48 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 46 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 22016 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 172 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 172 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 172 - type: integer
        Parameter ADDR_WIDTH_A bound to: 7 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 172 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 172 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 172 - type: integer
        Parameter ADDR_WIDTH_B bound to: 7 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: block - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 172 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 172 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 172 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 172 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 172 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 172 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 172 - type: integer
        Parameter rstb_loop_iter bound to: 172 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 172 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 176128 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 3 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 172 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 172 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 172 - type: integer
        Parameter ADDR_WIDTH_A bound to: 10 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 172 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 172 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 172 - type: integer
        Parameter ADDR_WIDTH_B bound to: 10 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 1 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: ultra - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 172 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 172 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 172 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 172 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 172 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 172 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 172 - type: integer
        Parameter rstb_loop_iter bound to: 172 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 172 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 819200 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 3 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 200 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 200 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 200 - type: integer
        Parameter ADDR_WIDTH_A bound to: 12 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 200 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 200 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 200 - type: integer
        Parameter ADDR_WIDTH_B bound to: 12 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: ultra - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 200 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 200 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 200 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 200 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 4096 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 200 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 200 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 12 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 12 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 12 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 12 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 200 - type: integer
        Parameter rstb_loop_iter bound to: 200 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 200 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 24576 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 24 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 24 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 24 - type: integer
        Parameter ADDR_WIDTH_A bound to: 10 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 24 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 24 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 24 - type: integer
        Parameter ADDR_WIDTH_B bound to: 10 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: block - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 24 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 24 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 24 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 24 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 24 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 24 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 24 - type: integer
        Parameter rstb_loop_iter bound to: 24 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 24 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 33536 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 131 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 131 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 131 - type: integer
        Parameter ADDR_WIDTH_A bound to: 8 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 131 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 131 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 131 - type: integer
        Parameter ADDR_WIDTH_B bound to: 8 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 2 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: block - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 131 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 131 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 131 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 131 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 131 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 131 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 132 - type: integer
        Parameter rstb_loop_iter bound to: 132 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 131 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
        Parameter MEMORY_TYPE bound to: 1 - type: integer
        Parameter MEMORY_SIZE bound to: 4608 - type: integer
        Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer
        Parameter CLOCKING_MODE bound to: 0 - type: integer
        Parameter ECC_MODE bound to: 0 - type: integer
        Parameter MEMORY_INIT_FILE bound to: none - type: string
        Parameter MEMORY_INIT_PARAM bound to: (null) - type: string
        Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer
        Parameter USE_MEM_INIT bound to: 1 - type: integer
        Parameter MEMORY_OPTIMIZATION bound to: true - type: string
        Parameter WAKEUP_TIME bound to: 0 - type: integer
        Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer
        Parameter MESSAGE_CONTROL bound to: 0 - type: integer
        Parameter VERSION bound to: 0 - type: integer
        Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer
        Parameter CASCADE_HEIGHT bound to: 0 - type: integer
        Parameter SIM_ASSERT_CHK bound to: 0 - type: integer
        Parameter WRITE_PROTECT bound to: 1 - type: integer
        Parameter WRITE_DATA_WIDTH_A bound to: 36 - type: integer
        Parameter READ_DATA_WIDTH_A bound to: 36 - type: integer
        Parameter BYTE_WRITE_WIDTH_A bound to: 36 - type: integer
        Parameter ADDR_WIDTH_A bound to: 7 - type: integer
        Parameter READ_RESET_VALUE_A bound to: 0 - type: string
        Parameter READ_LATENCY_A bound to: 2 - type: integer
        Parameter WRITE_MODE_A bound to: 1 - type: integer
        Parameter RST_MODE_A bound to: SYNC - type: string
        Parameter WRITE_DATA_WIDTH_B bound to: 36 - type: integer
        Parameter READ_DATA_WIDTH_B bound to: 36 - type: integer
        Parameter BYTE_WRITE_WIDTH_B bound to: 36 - type: integer
        Parameter ADDR_WIDTH_B bound to: 7 - type: integer
        Parameter READ_RESET_VALUE_B bound to: 0 - type: string
        Parameter READ_LATENCY_B bound to: 1 - type: integer
        Parameter WRITE_MODE_B bound to: 1 - type: integer
        Parameter RST_MODE_B bound to: SYNC - type: string
        Parameter P_MEMORY_PRIMITIVE bound to: block - type: string
        Parameter P_MIN_WIDTH_DATA_A bound to: 36 - type: integer
        Parameter P_MIN_WIDTH_DATA_B bound to: 36 - type: integer
        Parameter P_MIN_WIDTH_DATA bound to: 36 - type: integer
        Parameter P_MIN_WIDTH_DATA_ECC bound to: 36 - type: integer
        Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer
        Parameter P_ECC_MODE bound to: no_ecc - type: string
        Parameter P_MEMORY_OPT bound to: yes - type: string
        Parameter P_WIDTH_COL_WRITE_A bound to: 36 - type: integer
        Parameter P_WIDTH_COL_WRITE_B bound to: 36 - type: integer
        Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer
        Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer
        Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer
        Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer
        Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer
        Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer
        Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer
        Parameter P_SDP_WRITE_MODE bound to: yes - type: string
        Parameter rsta_loop_iter bound to: 36 - type: integer
        Parameter rstb_loop_iter bound to: 36 - type: integer
        Parameter NUM_CHAR_LOC bound to: 0 - type: integer
        Parameter MAX_NUM_CHAR bound to: 0 - type: integer
        Parameter P_MIN_WIDTH_DATA_SHFT bound to: 36 - type: integer
        Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents wil
l be all 0's.   [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
WARNING: [Synth 8-7071] port 'st_rx_msg_error' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/pro
ject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_ready_0' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw
/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_src_addr_0' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt
/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_dst_addr_0' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt
/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_len_0' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_ctl_0' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_load_0' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/
project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_ready_1' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw
/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_src_addr_1' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt
/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_dst_addr_1' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt
/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_len_1' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_ctl_1' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_load_1' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/
project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_ready_2' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw
/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_src_addr_2' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt
/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_dst_addr_2' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt
/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_len_2' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_ctl_2' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_load_2' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/
project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_ready_3' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw
/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_src_addr_3' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt
/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_dst_addr_3' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt
/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_len_3' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_ctl_3' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_load_3' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/
project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_ready_0' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw
/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_src_addr_0' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt
/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_dst_addr_0' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt
/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_len_0' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_ctl_0' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_load_0' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/
project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_ready_1' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw
/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_src_addr_1' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt
/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_dst_addr_1' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt
/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_len_1' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_ctl_1' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_load_1' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/
project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_ready_2' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw
/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_src_addr_2' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt
/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_dst_addr_2' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt
/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_len_2' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_ctl_2' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_load_2' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/
project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_ready_3' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw
/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_src_addr_3' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt
/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_dst_addr_3' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt
/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_len_3' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_ctl_3' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_load_3' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/
project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_sts_0' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/o
snt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_sts_0' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/o
snt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_sts_1' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/o
snt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_sts_1' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/o
snt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_sts_2' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/o
snt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_sts_2' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/o
snt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'c2h_sts_3' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/o
snt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'h2c_sts_3' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/o
snt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'mdma_c2h_st_mhost_feedback_pld_order' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw
/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'mdma_c2h_st_mhost_feedback_smpl_byp_rd_out' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-P
LUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'pipe_tx0_rcvr_det' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'pipe_clk' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/os
nt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'sys_clk_bufg' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/projec
t/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'pipe_tx0_powerdown' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/
project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7071] port 'cfg_interrupt_msix_enable' of module 'qdma_no_sriov_core_top' is unconnected for instance 'inst' [/home/jw2282/OSNT-PLUS/hw/projects/o
snt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'qdma_no_sriov_core_top' has 1507 connections declared, but only 1442 given [/home/jw2282/OSNT-PLUS/hw/projects/os
nt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/synth/qdma_no_sriov.sv:997]
WARNING: [Synth 8-7023] instance 'xilinx_nic_shell' of module 'xilinx_shell_ip' has 104 connections declared, but only 77 given [/home/jw2282/OSNT-PLUS/hw/projects/
osnt/hw/hdl/top_wrapper.sv:386]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:42 ; elapsed = 00:02:04 . Memory (MB): peak = 5223.730 ; gain = 2292.055 ; free physical = 54698 ; free virtual = 5
8051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 5223.730 ; gain = 2292.055 ; free physical = 55012 ; free
virtual = 58366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 5223.730 ; gain = 2292.055 ; free physical = 55012 ; free vi
rtual = 58366
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 6099.152 ; gain = 0.000 ; free physical = 53465 ; free virtual = 56820
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_clk_div/qdma_subsystem_clk_div_board.
xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/clk_div_inst/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_clk_div/qdma_subsystem_clk_d
iv_board.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/clk_div_inst/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_clk_div/qdma_subsystem_clk_div.xdc] f
or cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/clk_div_inst/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_clk_div/qdma_subsystem_clk_d
iv.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/clk_div_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sour
ces_1/ip/xilinx_shell_ip/proj/qdma_subsystem_clk_div/qdma_subsystem_clk_div.xdc]. These constraints will be ignored for synthesis but will be used in implementation
. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/ip_0/synth/qdma_no_sriov_pcie4_ip
_gt.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_gt_top_i/diablo_g
t.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/ip_0/synth/qdma_no_sriov
_pcie4_ip_gt.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_gt_top_i
/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sour
ces_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/ip_0/synth/qdma_no_sriov_pcie4_ip_gt.xdc]. These constraints will be ignored for synthesis but will be used in impl
ementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/source/ip_pcie4_uscale_plus_x0y1.
xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/jw228
2/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/source/ip_pcie4_uscale_plus_x0y1.xdc:172]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/jw228
2/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/source/ip_pcie4_uscale_plus_x0y1.xdc:176]
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/source/ip_pcie4_uscale_p
lus_x0y1.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sour
ces_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/source/ip_pcie4_uscale_plus_x0y1.xdc]. These constraints will be ignored for synthesis but will be used in implemen
tation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/qdma_no_sriov_board.xdc] for cell 'u_t
op_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/qdma_no_sriov_board.xdc] for
cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/source/qdma_no_sriov_pcie4_uscaleplus_
ip.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/source/qdma_no_sriov_pcie4_us
caleplus_ip.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt.xdc] for c
ell 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_1_gt_i/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt.x
dc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_1_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sour
ces_1/ip/xilinx_shell_ip/proj/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Im
pacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_1/synth/cmac_usplus_1_board.xdc] for cel
l 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_1/synth/cmac_usplus_1_board.xdc
] for cell 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_1/synth/cmac_usplus_1.xdc] for cell 'u_t
op_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_1/synth/cmac_usplus_1.xdc] for
cell 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sour
ces_1/ip/xilinx_shell_ip/proj/cmac_usplus_1/synth/cmac_usplus_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted c
onstraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt.xdc] for c
ell 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_0_gt_i/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt.x
dc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_0_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sour
ces_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Im
pacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/synth/cmac_usplus_0_board.xdc] for cel
l 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/synth/cmac_usplus_0_board.xdc
] for cell 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/synth/cmac_usplus_0.xdc] for cell 'u_t
op_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/synth/cmac_usplus_0.xdc] for
cell 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sour
ces_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/synth/cmac_usplus_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted c
onstraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9.xdc]
 for cell 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator
_1_9.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9.xdc]
 for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator
_1_9.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9.xdc]
 for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator
_1_9.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9.xd
c] for cell 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generat
or_1_9.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9.xd
c] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generat
or_1_9.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9.xd
c] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generat
or_1_9.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'u_clk_wiz_1/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'u_clk_wiz_1/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'u_clk_wiz_1/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'u_clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sour
ces_1/ip/clk_wiz_1/clk_wiz_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [
.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 7853.254 ; gain = 92.000 ; free physical = 51786 ; free virtual = 55160
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/lib/common/constraints/au250_general.xdc]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name=~*cmac_port[0]*cmac_gtwiz_userclk_tx_inst/txoutclk_out[0]}'. [/home/jw2282/OSNT-PLUS/hw/lib/c
ommon/constraints/au250_general.xdc:142]
get_pins: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8102.160 ; gain = 240.000 ; free physical = 51763 ; free virtual = 55136
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name=~*cmac_port[1]*cmac_gtwiz_userclk_tx_inst/txoutclk_out[0]}'. [/home/jw2282/OSNT-PLUS/hw/lib/c
ommon/constraints/au250_general.xdc:143]
get_pins: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8102.160 ; gain = 0.000 ; free physical = 51762 ; free virtual = 55136
get_pins: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8102.160 ; gain = 0.000 ; free physical = 51762 ; free virtual = 55136
WARNING: [Vivado 12-627] No clocks matched 'cmac_clk_1'. [/home/jw2282/OSNT-PLUS/hw/lib/common/constraints/au250_general.xdc:150]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jw2282/OSNT-PLUS/hw/lib/common/constra
ints/au250_general.xdc:150]
WARNING: [Vivado 12-627] No clocks matched 'cmac_clk_1'. [/home/jw2282/OSNT-PLUS/hw/lib/common/constraints/au250_general.xdc:151]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jw2282/OSNT-PLUS/hw/lib/common/constra
ints/au250_general.xdc:151]
WARNING: [Vivado 12-627] No clocks matched 'cmac_clk_0'. [/home/jw2282/OSNT-PLUS/hw/lib/common/constraints/au250_general.xdc:152]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jw2282/OSNT-PLUS/hw/lib/common/constra
ints/au250_general.xdc:152]
WARNING: [Vivado 12-627] No clocks matched 'cmac_clk_0'. [/home/jw2282/OSNT-PLUS/hw/lib/common/constraints/au250_general.xdc:153]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jw2282/OSNT-PLUS/hw/lib/common/constra
ints/au250_general.xdc:153]
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/lib/common/constraints/au250_general.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/jw2282/OSNT-PLUS/hw/lib/common/constraints/au250_general.xdc
] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implem
entation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify th
at these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/OSNT-PLUS/hw/lib/common/constraints/au250_general.x
dc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/jw2282/OSNT-PLUS/hw/lib/common/constraints/au250_timing.tcl]
Finished Sourcing Tcl File [/home/jw2282/OSNT-PLUS/hw/lib/common/constraints/au250_timing.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/OSNT-PLUS/hw/lib/common/constraints/au250_timing.tc
l]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/synth/dont_touch.xdc]
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/synth/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/syn
th/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propIm
pl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/qdma_no_sriov_pcie4_ip_board.xdc]
 for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/qdma_no_sriov_pcie4_ip_b
oard.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late
.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [/home/jw2282/OSNT-PLUS/hw/projects/
osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:63]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_pins u_top_wrapper/xilinx_nic_shell/inst/qdma_
subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/sys_clk]]'. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_i
p/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you
 are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/i
p/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you
 are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [/home/jw2282/OSNT-PLUS/hw/projects/
osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:64]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:64]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_pins u_top_wrapper/xilinx_nic_shell/inst/qdma_
subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/sys_clk]]'. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_i
p/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:64]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you
 are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/i
p/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:64]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you
 are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [/home/jw2282/OSNT-PLUS/hw/projects/
osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:67]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:67]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_pins u_top_wrapper/xilinx_nic_shell/inst/qdma_
subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/sys_clk]]'. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_i
p/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:67]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you
 are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/i
p/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:67]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you
 are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [/home/jw2282/OSNT-PLUS/hw/projects/
osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:68]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:68]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_pins u_top_wrapper/xilinx_nic_shell/inst/qdma_
subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/sys_clk]]'. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_i
p/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:68]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you
 are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/i
p/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:68]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you
 are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [/home/jw2282/OSNT-PLUS/hw/projects/
osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:75]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:75]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_pins u_top_wrapper/xilinx_nic_shell/inst/qdma_
subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/sys_clk]]'. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_i
p/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:75]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you
 are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/i
p/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:75]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you
 are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [/home/jw2282/OSNT-PLUS/hw/projects/
osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:76]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:76]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_pins u_top_wrapper/xilinx_nic_shell/inst/qdma_
subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/sys_clk]]'. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_i
p/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:76]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you
 are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/i
p/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:76]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you
 are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie
4_ip_late.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/source
s_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc] and the design contains unresolved black boxes. These constraints will be read
 post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraint
s listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sour
ces_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc]. These constraints will be ignored for synthesis but will be used in impleme
ntation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9_cloc
ks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator
_1_9_clocks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9_cloc
ks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator
_1_9_clocks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9_cloc
ks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator
_1_9_clocks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9_cl
ocks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generat
or_1_9_clocks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9_cl
ocks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generat
or_1_9_clocks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9_cl
ocks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generat
or_1_9_clocks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/tx_info_fifo/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cd
c_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propI
mpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cd
c_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc]
.
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cd
c_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl
.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cd
c_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xd
c].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_f
ifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc
].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_f
ifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImp
l.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_f
ifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc
].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_
SUBGROUP==BRAM}'. [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jw2282/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm
_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl
.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_
synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 10 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 8102.160 ; gain = 0.000 ; free physical = 51701 ; free virtual =
 55077
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  BUFG => BUFGCE: 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance

Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8102.160 ; gain = 0.000 ; free physical = 51692 ; free virtual =
 55071
CRITICAL WARNING: [filemgmt 20-1741] File 'tx_queue.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* osnt_mac_attachment_ip (/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/hdl/tx_queue.v)
* nf_mac_attachment_dma_ip (/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/hdl/tx_queue.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:35 ; elapsed = 00:05:24 . Memory (MB): peak = 8102.160 ; gain = 5170.484 ; free physical = 54873 ; free virtu
al = 58252
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'st0_wr_current_reg' in module 'osnt_bram_pcap_replay_uengine'
INFO: [Synth 8-802] inferred FSM for state register 'st1_wr_current_reg' in module 'osnt_bram_pcap_replay_uengine'
INFO: [Synth 8-802] inferred FSM for state register 'st1_rd_current_reg' in module 'osnt_bram_pcap_replay_uengine'
INFO: [Synth 8-802] inferred FSM for state register 'm1_st_current_reg' in module 'osnt_bram_pcap_replay_uengine'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized2__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized2__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'tx_queue__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'tx_queue'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'tx_queue__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_slowest_clk_reg' in module 'generic_reset__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'wch_state_reg' in module 'axi_lite_register'
INFO: [Synth 8-802] inferred FSM for state register 'rch_state_reg' in module 'axi_lite_register'
INFO: [Synth 8-802] inferred FSM for state register 'full_mode.filled_reg' in module 'axi_stream_register_slice'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_9_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_9_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_9_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'state_slowest_clk_reg' in module 'generic_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_9_gtwiz_reset__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_9_gtwiz_reset__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_9_gtwiz_reset__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'full_mode.filled_reg' in module 'axi_stream_register_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 's1_state_reg' in module 'qdma_subsystem_hash'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'wch_state_reg' in module 'axi_lite_register__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'rch_state_reg' in module 'axi_lite_register__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'state_slowest_clk_reg' in module 'generic_reset__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized3__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized3__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'qdma_no_sriov_pcie4_ip_512b_cq_intfc'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'qdma_no_sriov_pcie4_ip_512b_rc_intfc'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'qdma_no_sriov_pcie4_ip_gt_phy_txeq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'qdma_no_sriov_pcie4_ip_gt_phy_rxeq'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_fsm_reg' in module 'qdma_no_sriov_pcie4_ip_gt_receiver_detect_rxterm'
INFO: [Synth 8-802] inferred FSM for state register 'non_sris.fsm_reg' in module 'qdma_no_sriov_pcie4_ip_gt_cdr_ctrl_on_eidle'
INFO: [Synth 8-802] inferred FSM for state register 'pwr_on_fsm_reg' in module 'qdma_no_sriov_pcie4_ip_gt_phy_rst'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'qdma_no_sriov_pcie4_ip_gt_phy_rst'
INFO: [Synth 8-802] inferred FSM for state register 'ctxt_sm_nn1_reg' in module 'qdma_v4_0_2_dma5_dsc_reg'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reg' in module 'qdma_v4_0_2_dma5_mdma_ind_reg'
INFO: [Synth 8-802] inferred FSM for state register 'rd_st_reg' in module 'qdma_v4_0_2_dma5_mdma_c2h_pfch_crdt'
INFO: [Synth 8-802] inferred FSM for state register 'alloc_st_reg' in module 'qdma_v4_0_2_dma5_mdma_c2h_pfch_cache'
INFO: [Synth 8-802] inferred FSM for state register 'inval_sm_cs_reg' in module 'qdma_v4_0_2_dma5_mdma_c2h_timer'
INFO: [Synth 8-802] inferred FSM for state register 'int_inv_sm_cs_reg' in module 'qdma_v4_0_2_dma5_mdma_c2h_reg'
INFO: [Synth 8-802] inferred FSM for state register 'sm_cs_reg' in module 'qdma_v4_0_2_dma5_mdma_c2h_int'
INFO: [Synth 8-802] inferred FSM for state register 'sb_irq_sm_curr_state_reg' in module 'qdma_v4_0_2_dma5_dsc_wb_core'
INFO: [Synth 8-802] inferred FSM for state register 'aximm_intr_curr_state_reg' in module 'qdma_v4_0_2_dma5_aximm_intr'
INFO: [Synth 8-802] inferred FSM for state register 'memreqsm_cs_reg' in module 'qdma_v4_0_2_dma5_axi4mm_axi_str_masterbr_wrrd_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'cpldtlpSm_cs_reg' in module 'qdma_v4_0_2_dma5_axi4mm_axi_str_masterbr_rdtlp_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'wrlitesm_cs_reg' in module 'qdma_v4_0_2_dma5_axi4mm_axi_mm_master_wr_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'rdliteSM_cs_reg' in module 'qdma_v4_0_2_dma5_axi4mm_axi_mm_master_rd_br_v'
INFO: [Common 17-14] Message 'Synth 8-802' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change th
e current settings.
INFO: [Synth 8-6904] The RAM "small_fifo:/queue_reg" of size (depth=4 x width=705) is automatically implemented using LUTRAM. BRAM implementation would be inefficie
nt
INFO: [Synth 8-6904] The RAM "small_fifo__parameterized0:/queue_reg" of size (depth=32 x width=705) is automatically implemented using LUTRAM. BRAM implementation w
ould be inefficient
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                                0 |                             0000
                  iSTATE |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'm1_st_current_reg' using encoding 'sequential' in module 'osnt_bram_pcap_replay_uengine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                             0000
                 iSTATE0 |                               01 |                             0001
                 iSTATE1 |                               10 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st0_wr_current_reg' using encoding 'sequential' in module 'osnt_bram_pcap_replay_uengine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                             0000
                 iSTATE0 |                               01 |                             0001
                 iSTATE1 |                               10 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st1_wr_current_reg' using encoding 'sequential' in module 'osnt_bram_pcap_replay_uengine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                             0000
                 iSTATE0 |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st1_rd_current_reg' using encoding 'sequential' in module 'osnt_bram_pcap_replay_uengine'
WARNING: [Synth 8-327] inferring latch for variable 'last1_data_reg' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_pcap_replay
_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:407]
WARNING: [Synth 8-327] inferring latch for variable 'tmp0_last_addr_next_reg' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_bram_pc
ap_replay_uengine_ip/hdl/verilog/osnt_bram_pcap_replay_uengine.v:327]
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"osnt_bram:/bootmem_reg"'.
INFO: [Synth 8-6904] The RAM "small_fifo__parameterized1:/queue_reg" of size (depth=16 x width=1281) is automatically implemented using LUTRAM. BRAM implementation
would be inefficient
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized0__
xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized0_
_xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized1__
xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized1_
_xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized2__
xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized2_
_xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__xdcDup__1'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=128) is automatically implemented using L
UTRAM. BRAM implementation would be inefficient
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-6904] The RAM "small_fifo__parameterized2:/queue_reg" of size (depth=32 x width=577) is automatically implemented using LUTRAM. BRAM implementation w
ould be inefficient
INFO: [Synth 8-6904] The RAM "small_fifo__parameterized3:/queue_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation w
ould be inefficient
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__xdcDup__2'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                              000
                SEND_PKT |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'tx_queue__xdcDup__2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__xdcDup__3'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=16) is automatically implemented using LU
TRAM. BRAM implementation would be inefficient
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-6904] The RAM "small_fifo__parameterized4:/queue_reg" of size (depth=16 x width=1153) is automatically implemented using LUTRAM. BRAM implementation
would be inefficient
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__4'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                              000
                SEND_PKT |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'tx_queue'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__5'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__xdcDup__5'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                              000
                SEND_PKT |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'tx_queue__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                               00
                 S_RESET |                              010 |                               01
                 S_FLUSH |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_slowest_clk_reg' using encoding 'one-hot' in module 'generic_reset__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
         S_AXIL_RCH_IDLE |                              001 |                               00
           S_AXIL_RCH_RD |                              010 |                               01
          S_AXIL_RCH_RET |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rch_state_reg' using encoding 'one-hot' in module 'axi_lite_register'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
         S_AXIL_WCH_IDLE |                              000 |                              000
            S_AXIL_WCH_W |                              001 |                              001
           S_AXIL_WCH_AW |                              010 |                              010
            S_AXIL_WCH_B |                              011 |                              011
          S_AXIL_WCH_RET |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wch_state_reg' using encoding 'sequential' in module 'axi_lite_register'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE1 |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'full_mode.filled_reg' using encoding 'one-hot' in module 'axi_stream_register_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_9_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_9_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_9_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                               00
                 S_RESET |                              010 |                               01
                 S_FLUSH |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_slowest_clk_reg' using encoding 'one-hot' in module 'generic_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_9_gtwiz_reset__parameterized0
'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_9_gtwiz_reset__parameterized0
'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_9_gtwiz_reset__parameterized
0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE1 |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'full_mode.filled_reg' using encoding 'one-hot' in module 'axi_stream_register_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
               S_S1_IDLE |                               00 |                               00
               S_S1_MORE |                               01 |                               01
               S_S1_PASS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's1_state_reg' using encoding 'sequential' in module 'qdma_subsystem_hash'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=11) is automatically implemented using LU
TRAM. BRAM implementation would be inefficient
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized5:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=659) is automatically implemented using L
UTRAM. BRAM implementation would be inefficient
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
         S_AXIL_RCH_IDLE |                              001 |                               00
           S_AXIL_RCH_RD |                              010 |                               01
          S_AXIL_RCH_RET |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rch_state_reg' using encoding 'one-hot' in module 'axi_lite_register__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
         S_AXIL_WCH_IDLE |                              000 |                              000
            S_AXIL_WCH_W |                              001 |                              001
           S_AXIL_WCH_AW |                              010 |                              010
            S_AXIL_WCH_B |                              011 |                              011
          S_AXIL_WCH_RET |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wch_state_reg' using encoding 'sequential' in module 'axi_lite_register__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                               00
                 S_RESET |                              010 |                               01
                 S_FLUSH |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_slowest_clk_reg' using encoding 'one-hot' in module 'generic_reset__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized3__
xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized3_
_xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_21_lite_async__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
     WAIT_FOR_UPPER_HALF |                               01 |                               11
         EXPECT_NEW_WORD |                               10 |                               01
    SEND_SAVED_HALF_WORD |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'sequential' in module 'qdma_no_sriov_pcie4_ip_512b_cq_intfc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
     WAIT_FOR_UPPER_HALF |                               01 |                               11
         EXPECT_NEW_WORD |                               10 |                               01
    SEND_SAVED_HALF_WORD |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'sequential' in module 'qdma_no_sriov_pcie4_ip_512b_rc_intfc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                              000 |                              000
              FSM_PRESET |                              001 |                              001
               FSM_COEFF |                              010 |                              010
               FSM_REMAP |                              011 |                              011
               FSM_QUERY |                              100 |                              100
                FSM_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'qdma_no_sriov_pcie4_ip_gt_phy_txeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                            00001 |                              000
              FSM_PRESET |                            00010 |                              001
             FSM_TXCOEFF |                            00100 |                              010
               FSM_ADAPT |                            01000 |                              011
                FSM_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'qdma_no_sriov_pcie4_ip_gt_phy_rxeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
         FSM_ASSERT_AVTT |                              000 |                              001
FSM_CHECK_RXELECIDLE_ASSERTED |                              001 |                              010
FSM_CHECK_RXELECIDLE_SOLID_DEASSERT |                              010 |                              011
         FSM_ASSERT_PROG |                              011 |                              100
           FSM_CTRL_IDLE |                              100 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_fsm_reg' using encoding 'sequential' in module 'qdma_no_sriov_pcie4_ip_gt_receiver_detect_rxterm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                               00 |                              000
FSM_GEN12_RXELECIDLE_EXIT |                               01 |                              001
FSM_GEN34_RXELECIDLE_EXIT |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'non_sris.fsm_reg' using encoding 'sequential' in module 'qdma_no_sriov_pcie4_ip_gt_cdr_ctrl_on_eidle'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
         PWR_ON_WAIT_CNT |                                0 |                               00
             PWR_ON_DONE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pwr_on_fsm_reg' using encoding 'sequential' in module 'qdma_no_sriov_pcie4_ip_gt_phy_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
         FSM_GTPOWERGOOD |                         00000001 |                              001
             FSM_PLLLOCK |                         00000010 |                              010
  FSM_TXPROGDIVRESETDONE |                         00000100 |                              011
           FSM_RESETDONE |                         00001000 |                              100
        FSM_TXSYNC_START |                         00010000 |                              101
         FSM_TXSYNC_DONE |                         00100000 |                              110
           FSM_PHYSTATUS |                         01000000 |                              111
                FSM_IDLE |                         10000000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'qdma_no_sriov_pcie4_ip_gt_phy_rst'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized7:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=32) is automatically implemented using LU
TRAM. BRAM implementation would be inefficient
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
           DSC_CTXT_IDLE |                              000 |                              000
       DSC_CTXT_RD_STG_1 |                              011 |                              001
       DSC_CTXT_RD_STG_2 |                              101 |                              010
         DSC_CTXT_RD_RDY |                              010 |                              011
        DSC_CTXT_PROCESS |                              100 |                              100
             DSC_CTXT_WR |                              001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctxt_sm_nn1_reg' using encoding 'sequential' in module 'qdma_v4_0_2_dma5_dsc_reg'
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_glbl_reg:/misc_host_profile_mem_reg[0][rsv]" of size (depth=16 x width=22) is automatically implemented using LU
TRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_glbl_reg:/misc_host_profile_mem_reg[0][smid]" of size (depth=16 x width=10) is automatically implemented using L
UTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_ind_reg:/ctxt_cmd_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implemen
tation would be inefficient
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_ind_reg:/CTXT_DATA_RAM[0].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUT
RAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_ind_reg:/CTXT_DATA_RAM[1].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUT
RAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_ind_reg:/CTXT_DATA_RAM[2].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUT
RAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_ind_reg:/CTXT_DATA_RAM[3].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUT
RAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_ind_reg:/CTXT_DATA_RAM[4].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUT
RAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_ind_reg:/CTXT_DATA_RAM[5].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUT
RAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_ind_reg:/CTXT_DATA_RAM[6].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUT
RAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_ind_reg:/CTXT_DATA_RAM[7].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUT
RAM. BRAM implementation would be inefficient
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
               CTXT_IDLE |                             0001 |                               00
                CTXT_REQ |                             0010 |                               01
               CTXT_WAIT |                             0100 |                               10
             CTXT_FINISH |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reg' using encoding 'one-hot' in module 'qdma_v4_0_2_dma5_mdma_ind_reg'
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_pfch_ctxt_mgr:/lock_rcnt_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM imple
mentation would be inefficient
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_pfch_ctxt_mgr:/lock_ccnt_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM imple
mentation would be inefficient
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_pfch_ctxt_mgr:/lock_ccnt_shadow_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRA
M implementation would be inefficient
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_pfch_ctxt_mgr:/lock_rcnt_shadow_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRA
M implementation would be inefficient
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                 RD_IDLE |                              001 |                               00
                 WR_BUSY |                              010 |                               10
               WAIT_RVLD |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_st_reg' using encoding 'one-hot' in module 'qdma_v4_0_2_dma5_mdma_c2h_pfch_crdt'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"qdma_v4_0_2_dma5_dport_ram__parameterized21:/sram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "qdma_v4_0_2_dma5_dport_ram__parameterized21:/sram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
         ALLOC_SRCH_IDLE |                              000 |                              000
          ALLOC_GEN_DESC |                              001 |                              100
          ALLOC_SRCH_EVT |                              010 |                              010
        ALLOC_SRCH_FLUSH |                              011 |                              011
         ALLOC_SRCH_WAIT |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'alloc_st_reg' using encoding 'sequential' in module 'qdma_v4_0_2_dma5_mdma_c2h_pfch_cache'
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_pfch_ctxt_mgr__parameterized0:/lock_rcnt_reg" of size (depth=16 x width=4) is automatically implemented using LU
TRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_pfch_ctxt_mgr__parameterized0:/lock_ccnt_reg" of size (depth=16 x width=4) is automatically implemented using LU
TRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_pfch_ctxt_mgr__parameterized0:/lock_ccnt_shadow_reg" of size (depth=16 x width=4) is automatically implemented u
sing LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_pfch_ctxt_mgr__parameterized0:/lock_rcnt_shadow_reg" of size (depth=16 x width=4) is automatically implemented u
sing LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_wrb_coal:/reg_glbl_host_id_shadow_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. B
RAM implementation would be inefficient
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
              INVAL_IDLE |                              001 |                              000
         CTXT_INVAL_WAIT |                              100 |                              001
           CTXT_INVAL_ON |                              010 |                              011
          WRB_INVAL_WAIT |                              011 |                              010
            WRB_INVAL_ON |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inval_sm_cs_reg' using encoding 'sequential' in module 'qdma_v4_0_2_dma5_mdma_c2h_timer'
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_c2h_reg:/int_cnt_csr_reg_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM impl
ementation would be inefficient
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
            INT_INV_IDLE |                              001 |                               00
       INT_INV_READ_CTXT |                              010 |                               01
      INT_INV_WRITE_CTXT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'int_inv_sm_cs_reg' using encoding 'one-hot' in module 'qdma_v4_0_2_dma5_mdma_c2h_reg'
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_c2h_int_coal:/reg_glbl_host_id_shadow_reg" of size (depth=16 x width=1) is automatically implemented using LUTRA
M. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "qdma_v4_0_2_dma5_mdma_c2h_int_coal:/func_ctxt_ram_reg" of size (depth=256 x width=12) is automatically implemented using LUTRAM. BRAM
implementation would be inefficient
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                INT_IDLE |                          0000001 |                              000
           H2C_SEND_MSIX |                          0000010 |                              010
             DYN_PROCESS |                          0000100 |                              011
         REG_CTXT_RAM_RD |                          0001000 |                              100
    REG_CTXT_RAM_RD_BACK |                          0010000 |                              101
         REG_CTXT_RAM_WR |                          0100000 |                              110
           WRB_SEND_MSIX |                          1000000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_cs_reg' using encoding 'one-hot' in module 'qdma_v4_0_2_dma5_mdma_c2h_int'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
             SB_IRQ_IDLE |                               00 |                               00
 SB_IRQ_WRQ_CNT_SNAPSHOT |                               01 |                               01
         SB_IRQ_WCP_WAIT |                               10 |                               10
             SB_IRQ_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sb_irq_sm_curr_state_reg' using encoding 'sequential' in module 'qdma_v4_0_2_dma5_dsc_wb_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
         AXIMM_INTR_IDLE |                            00001 |                              000
AXIMM_INTR_WR_BUF_REQ_SEND |                            00010 |                              001
     AXIMM_INTR_WPL_WAIT |                            00100 |                              010
     AXIMM_INTR_WPL_SEND |                            01000 |                              011
     AXIMM_INTR_WCP_WAIT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'aximm_intr_curr_state_reg' using encoding 'one-hot' in module 'qdma_v4_0_2_dma5_aximm_intr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
               WRRD_IDLE |                               00 |                              000
             WRRD_MEMREQ |                               01 |                              001
          WRRD_MEMWRDATA |                               10 |                              100
           WRRD_MEMRDREQ |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'memreqsm_cs_reg' using encoding 'sequential' in module 'qdma_v4_0_2_dma5_axi4mm_axi_str_masterbr_wrrd_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
              MCPL_START |                              001 |                               00
          MCPL_CRTDATBT1 |                              010 |                               01
           MCPL_DATAXFER |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpldtlpSm_cs_reg' using encoding 'one-hot' in module 'qdma_v4_0_2_dma5_axi4mm_axi_str_masterbr_rdtlp_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
           WRLITESM_IDLE |                               00 |                               00
    WRLITESM_PCIETLPINFO |                               01 |                               01
         WRLITESM_WRDATA |                               10 |                               10
         WRLITESM_WAITWR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrlitesm_cs_reg' using encoding 'sequential' in module 'qdma_v4_0_2_dma5_axi4mm_axi_mm_master_wr_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
             RDLITE_IDLE |                               00 |                               00
      RDLITE_PCIETLPINFO |                               01 |                               01
        RDLITE_WAITRDCPL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdliteSM_cs_reg' using encoding 'sequential' in module 'qdma_v4_0_2_dma5_axi4mm_axi_mm_master_rd_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               00 |                               00
                 SM_READ |                               01 |                               01
                SM_WRITE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'qdma_v4_0_2_dma5_axi_pcie_v2_3_slave_attachment'
INFO: [Common 17-14] Message 'Synth 8-3354' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                    HDR0 |                               01 |                              001
                 RQ_DATA |                               10 |                              011
                 RQ_DONE |                               11 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
               OALN_IDLE |                                0 |                               00
               OALN_MORE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"qdma_v4_0_2_dma5_dport_ram__parameterized66:/sram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "qdma_v4_0_2_dma5_dport_ram__parameterized66:/sram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                ALN_INIT |                               00 |                               00
                 ALN_SOP |                               01 |                               01
                ALN_MORE |                               10 |                               10
                ALN_WAIT |                               11 |                               11
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
          RC_REC_ST_IDLE |                           000001 |                              000
        RC_REC_ST_WT_QSC |                           000010 |                              001
       RC_REC_ST_CHK_TAG |                           000100 |                              010
       RC_REC_ST_SND_TLP |                           001000 |                              011
   RC_REC_ST_WT_TAG_DONE |                           010000 |                              100
          RC_REC_ST_DONE |                           100000 |                              101
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
                IDLE_TRQ |                               00 |                               00
                 ERR_TRQ |                               01 |                               11
           FMAP_WAIT_TRQ |                               10 |                               01
                 FWD_TRQ |                               11 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
*
              sm_mr_idle |                             0001 |                             0001
                sm_mr_ld |                             0010 |                             0010
              sm_mr_wait |                             0100 |                             0100
               sm_mr_cpl |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tar_sm_mr_cur_reg' in module 'qdma_v4_0_2_dma5_tar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
           LGCY_INT_IDLE |                              000 |                              000
   LGCY_INT_AFTER_ASSERT |                              001 |                              001
 LGCY_INT_AFTER_1ST_SENT |                              010 |                              010
       LGCY_INT_DISABLED |                              011 |                              100
 LGCY_INT_AFTER_DEASSERT |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_base__parameterized13:/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "xpm_memory_base__parameterized13:/gen_wr_a.gen_word_narrow.mem_reg
"
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xpm_memory_base__parameterized15:/gen_wr_a.gen_word_narrow.mem_reg"'.
WARNING: [Synth 8-5790] Small sized RAM "xpm_memory_base__parameterized24:/gen_wr_a.gen_word_narrow.mem_reg" will be implemented using URAM because of explicit ram_
style = "ultra" attribute.
WARNING: [Synth 8-5790] Small sized RAM "xpm_memory_base__parameterized24:/gen_wr_a.gen_word_narrow.mem_reg" will be implemented using URAM because of explicit ram_
style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xpm_memory_base__parameterized24:/gen_wr_a.gen_word_narrow.mem_reg"'.
WARNING: [Synth 8-5790] Small sized RAM "xpm_memory_base__parameterized26:/gen_wr_a.gen_word_narrow.mem_reg" will be implemented using URAM because of explicit ram_
style = "ultra" attribute.
WARNING: [Synth 8-5790] Small sized RAM "xpm_memory_base__parameterized26:/gen_wr_a.gen_word_narrow.mem_reg" will be implemented using URAM because of explicit ram_
style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xpm_memory_base__parameterized26:/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xpm_memory_base__parameterized27:/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_base__parameterized28:/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "xpm_memory_base__parameterized28:/gen_wr_a.gen_word_narrow.mem_reg
"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:09:11 ; elapsed = 00:09:20 . Memory (MB): peak = 8106.078 ; gain = 5174.402 ; free physical = 45437 ; free vi
rtual = 48872
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_rx_32b
it_pipeline_sync_serdes_data4' (cmac_usplus_0_rx_32bit_pipeline_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cma
c_inst/inst/i_cmac_usplus_0_rx_32bit_pipeline_sync_serdes_data5'
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_rx_32b
it_pipeline_sync_serdes_data4' (cmac_usplus_0_rx_32bit_pipeline_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cma
c_inst/inst/i_cmac_usplus_0_rx_32bit_pipeline_sync_serdes_data6'
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_rx_32b
it_pipeline_sync_serdes_data4' (cmac_usplus_0_rx_32bit_pipeline_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cma
c_inst/inst/i_cmac_usplus_0_rx_32bit_pipeline_sync_serdes_data7'
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_rx_32b
it_pipeline_sync_serdes_data4' (cmac_usplus_0_rx_32bit_pipeline_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cma
c_inst/inst/i_cmac_usplus_0_rx_32bit_pipeline_sync_serdes_data8'
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_rx_32b
it_pipeline_sync_serdes_data4' (cmac_usplus_0_rx_32bit_pipeline_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cma
c_inst/inst/i_cmac_usplus_0_rx_32bit_pipeline_sync_serdes_data9'
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_rx_32b
it_sync_serdes_data4' (cmac_usplus_0_rx_32bit_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac
_usplus_0_rx_32bit_sync_serdes_data5'
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_rx_32b
it_sync_serdes_data4' (cmac_usplus_0_rx_32bit_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac
_usplus_0_rx_32bit_sync_serdes_data6'
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_rx_32b
it_sync_serdes_data4' (cmac_usplus_0_rx_32bit_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac
_usplus_0_rx_32bit_sync_serdes_data7'
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_rx_32b
it_sync_serdes_data4' (cmac_usplus_0_rx_32bit_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac
_usplus_0_rx_32bit_sync_serdes_data8'
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_rx_32b
it_sync_serdes_data4' (cmac_usplus_0_rx_32bit_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac
_usplus_0_rx_32bit_sync_serdes_data9'
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_rx_32b
it_pipeline_sync_serdes_data4' (cmac_usplus_1_rx_32bit_pipeline_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cma
c_inst/inst/i_cmac_usplus_1_rx_32bit_pipeline_sync_serdes_data5'
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_rx_32b
it_pipeline_sync_serdes_data4' (cmac_usplus_1_rx_32bit_pipeline_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cma
c_inst/inst/i_cmac_usplus_1_rx_32bit_pipeline_sync_serdes_data6'
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_rx_32b
it_pipeline_sync_serdes_data4' (cmac_usplus_1_rx_32bit_pipeline_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cma
c_inst/inst/i_cmac_usplus_1_rx_32bit_pipeline_sync_serdes_data7'
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_rx_32b
it_pipeline_sync_serdes_data4' (cmac_usplus_1_rx_32bit_pipeline_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cma
c_inst/inst/i_cmac_usplus_1_rx_32bit_pipeline_sync_serdes_data8'
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_rx_32b
it_pipeline_sync_serdes_data4' (cmac_usplus_1_rx_32bit_pipeline_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cma
c_inst/inst/i_cmac_usplus_1_rx_32bit_pipeline_sync_serdes_data9'
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_rx_32b
it_sync_serdes_data4' (cmac_usplus_1_rx_32bit_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac
_usplus_1_rx_32bit_sync_serdes_data5'
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_rx_32b
it_sync_serdes_data4' (cmac_usplus_1_rx_32bit_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac
_usplus_1_rx_32bit_sync_serdes_data6'
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_rx_32b
it_sync_serdes_data4' (cmac_usplus_1_rx_32bit_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac
_usplus_1_rx_32bit_sync_serdes_data7'
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_rx_32b
it_sync_serdes_data4' (cmac_usplus_1_rx_32bit_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac
_usplus_1_rx_32bit_sync_serdes_data8'
INFO: [Synth 8-223] decloning instance 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_rx_32b
it_sync_serdes_data4' (cmac_usplus_1_rx_32bit_sync) to 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac
_usplus_1_rx_32bit_sync_serdes_data9'
---------------------------------------------------------------------------------
Start RTL Component Statistics
---------------------------------------------------------------------------------
Detailed RTL Component Info :
+---Adders :
           2 Input   64 Bit       Adders := 14
           3 Input   64 Bit       Adders := 1
           2 Input   58 Bit       Adders := 1
           2 Input   57 Bit       Adders := 1
           2 Input   56 Bit       Adders := 1
           2 Input   55 Bit       Adders := 1
           2 Input   54 Bit       Adders := 1
           2 Input   53 Bit       Adders := 1
           2 Input   40 Bit       Adders := 1
           2 Input   32 Bit       Adders := 83
           3 Input   32 Bit       Adders := 1
           4 Input   31 Bit       Adders := 1
           2 Input   31 Bit       Adders := 21
           2 Input   25 Bit       Adders := 438
           2 Input   20 Bit       Adders := 1
           2 Input   18 Bit       Adders := 1
           3 Input   18 Bit       Adders := 2
           2 Input   17 Bit       Adders := 4
           3 Input   17 Bit       Adders := 2
           2 Input   16 Bit       Adders := 62
           3 Input   16 Bit       Adders := 38
           4 Input   16 Bit       Adders := 10
           5 Input   16 Bit       Adders := 8
           2 Input   15 Bit       Adders := 5
           4 Input   15 Bit       Adders := 2
           3 Input   15 Bit       Adders := 2
           2 Input   14 Bit       Adders := 10
           5 Input   14 Bit       Adders := 4
           2 Input   13 Bit       Adders := 16
           3 Input   13 Bit       Adders := 3
           2 Input   12 Bit       Adders := 17
           3 Input   12 Bit       Adders := 3
           2 Input   11 Bit       Adders := 43
           3 Input   11 Bit       Adders := 4
           4 Input   11 Bit       Adders := 5
           7 Input   11 Bit       Adders := 16
           2 Input   10 Bit       Adders := 53
           3 Input   10 Bit       Adders := 2
           4 Input   10 Bit       Adders := 23
           2 Input    9 Bit       Adders := 44
           4 Input    9 Bit       Adders := 5
           3 Input    9 Bit       Adders := 3
           4 Input    8 Bit       Adders := 22
           2 Input    8 Bit       Adders := 41
           3 Input    8 Bit       Adders := 15
           4 Input    7 Bit       Adders := 52
           2 Input    7 Bit       Adders := 100
           3 Input    7 Bit       Adders := 10
           5 Input    7 Bit       Adders := 4
           6 Input    7 Bit       Adders := 1
           2 Input    6 Bit       Adders := 101
           4 Input    6 Bit       Adders := 74
           3 Input    6 Bit       Adders := 13
           5 Input    6 Bit       Adders := 2
           2 Input    5 Bit       Adders := 125
           4 Input    5 Bit       Adders := 77
           3 Input    5 Bit       Adders := 11
           5 Input    5 Bit       Adders := 13
           2 Input    4 Bit       Adders := 174
           5 Input    4 Bit       Adders := 1
           4 Input    4 Bit       Adders := 18
           3 Input    4 Bit       Adders := 4
           2 Input    3 Bit       Adders := 139
           4 Input    3 Bit       Adders := 28
           3 Input    3 Bit       Adders := 6
           2 Input    2 Bit       Adders := 178
           4 Input    2 Bit       Adders := 37
           2 Input    1 Bit       Adders := 43
           3 Input    1 Bit       Adders := 2
+---XORs :
           2 Input    256 Bit         XORs := 2
           2 Input    254 Bit         XORs := 1
          18 Input     32 Bit         XORs := 8
          16 Input     32 Bit         XORs := 4
           4 Input     32 Bit         XORs := 2
           7 Input     32 Bit         XORs := 2
           2 Input     12 Bit         XORs := 2
           2 Input      8 Bit         XORs := 13
           2 Input      7 Bit         XORs := 12
           2 Input      6 Bit         XORs := 7
           2 Input      5 Bit         XORs := 2
           2 Input      4 Bit         XORs := 12
           2 Input      3 Bit         XORs := 7
           2 Input      2 Bit         XORs := 14
           2 Input      1 Bit         XORs := 533
           8 Input      1 Bit         XORs := 8
           5 Input      1 Bit         XORs := 5
          10 Input      1 Bit         XORs := 1
         250 Input      1 Bit         XORs := 2
           3 Input      1 Bit         XORs := 9
         252 Input      1 Bit         XORs := 2
         257 Input      1 Bit         XORs := 1
         281 Input      1 Bit         XORs := 1
           4 Input      1 Bit         XORs := 9
          13 Input      1 Bit         XORs := 3
          16 Input      1 Bit         XORs := 1
         235 Input      1 Bit         XORs := 1
         259 Input      1 Bit         XORs := 1
         267 Input      1 Bit         XORs := 2
         278 Input      1 Bit         XORs := 1
         266 Input      1 Bit         XORs := 2
          33 Input      1 Bit         XORs := 1
          79 Input      1 Bit         XORs := 1
         138 Input      1 Bit         XORs := 1
         261 Input      1 Bit         XORs := 1
          49 Input      1 Bit         XORs := 1
         209 Input      1 Bit         XORs := 1
           7 Input      1 Bit         XORs := 1
         234 Input      1 Bit         XORs := 1
         248 Input      1 Bit         XORs := 2
         251 Input      1 Bit         XORs := 2
         208 Input      1 Bit         XORs := 1
         244 Input      1 Bit         XORs := 2
         223 Input      1 Bit         XORs := 1
         232 Input      1 Bit         XORs := 1
         247 Input      1 Bit         XORs := 2
         262 Input      1 Bit         XORs := 1
         236 Input      1 Bit         XORs := 1
         158 Input      1 Bit         XORs := 1
         263 Input      1 Bit         XORs := 1
           6 Input      1 Bit         XORs := 2
          30 Input      1 Bit         XORs := 2
          19 Input      1 Bit         XORs := 2
          25 Input      1 Bit         XORs := 3
+---XORs :
                       32 Bit    Wide XORs := 2
                        8 Bit    Wide XORs := 710
                        2 Bit    Wide XORs := 16
+---Registers :
                     1281 Bit    Registers := 9
                     1201 Bit    Registers := 2
                     1153 Bit    Registers := 6
                     1024 Bit    Registers := 6
                      756 Bit    Registers := 1
                      736 Bit    Registers := 8
                      708 Bit    Registers := 2
                      705 Bit    Registers := 42
                      684 Bit    Registers := 1
                      666 Bit    Registers := 2
                      659 Bit    Registers := 4
                      625 Bit    Registers := 10
                      577 Bit    Registers := 18
                      576 Bit    Registers := 7
                      540 Bit    Registers := 3
                      519 Bit    Registers := 1
                      512 Bit    Registers := 74
                      504 Bit    Registers := 1
                      354 Bit    Registers := 1
                      342 Bit    Registers := 1
                      327 Bit    Registers := 1
                      303 Bit    Registers := 1
                      298 Bit    Registers := 1
                      284 Bit    Registers := 1
                      273 Bit    Registers := 1
                      272 Bit    Registers := 1
                      256 Bit    Registers := 42
                      254 Bit    Registers := 4
                      252 Bit    Registers := 6
                      200 Bit    Registers := 6
                      183 Bit    Registers := 5
                      175 Bit    Registers := 2
                      172 Bit    Registers := 5
                      169 Bit    Registers := 2
                      167 Bit    Registers := 3
                      161 Bit    Registers := 4
                      160 Bit    Registers := 1
                      159 Bit    Registers := 2
                      144 Bit    Registers := 8
                      137 Bit    Registers := 2
                      131 Bit    Registers := 4
                      130 Bit    Registers := 2
                      128 Bit    Registers := 60
                      122 Bit    Registers := 1
                      121 Bit    Registers := 2
                      116 Bit    Registers := 1
                      114 Bit    Registers := 4
                      112 Bit    Registers := 1
                       95 Bit    Registers := 1
                       88 Bit    Registers := 2
                       85 Bit    Registers := 1
                       84 Bit    Registers := 2
                       81 Bit    Registers := 2
                       79 Bit    Registers := 1
                       75 Bit    Registers := 4
                       72 Bit    Registers := 4
                       68 Bit    Registers := 1
                       67 Bit    Registers := 2
                       65 Bit    Registers := 1
                       64 Bit    Registers := 215
                       62 Bit    Registers := 5
                       60 Bit    Registers := 1
                       58 Bit    Registers := 1
                       56 Bit    Registers := 10
                       53 Bit    Registers := 1
                       52 Bit    Registers := 3
                       51 Bit    Registers := 8
                       50 Bit    Registers := 1
                       48 Bit    Registers := 656
                       46 Bit    Registers := 6
                       43 Bit    Registers := 10
                       42 Bit    Registers := 2
                       41 Bit    Registers := 6
                       39 Bit    Registers := 1
                       37 Bit    Registers := 2
                       36 Bit    Registers := 24
                       35 Bit    Registers := 12
                       34 Bit    Registers := 7
                       33 Bit    Registers := 4
                       32 Bit    Registers := 590
                       30 Bit    Registers := 4
                       29 Bit    Registers := 1
                       28 Bit    Registers := 3
                       27 Bit    Registers := 1
                       26 Bit    Registers := 7
                       25 Bit    Registers := 4
                       24 Bit    Registers := 671
                       23 Bit    Registers := 1
                       22 Bit    Registers := 52
                       20 Bit    Registers := 50
                       19 Bit    Registers := 33
                       18 Bit    Registers := 57
                       17 Bit    Registers := 20
                       16 Bit    Registers := 754
                       15 Bit    Registers := 14
                       14 Bit    Registers := 25
                       13 Bit    Registers := 93
                       12 Bit    Registers := 242
                       11 Bit    Registers := 176
                       10 Bit    Registers := 160
                        9 Bit    Registers := 117
                        8 Bit    Registers := 407
                        7 Bit    Registers := 272
                        6 Bit    Registers := 377
                        5 Bit    Registers := 384
                        4 Bit    Registers := 1496
                        3 Bit    Registers := 527
                        2 Bit    Registers := 809
                        1 Bit    Registers := 6004
+---Multipliers :
                       8x16  Multipliers := 4
                      16x18  Multipliers := 1
+---RAMs :
                    1472K Bit   (2048 X 736 bit)          RAMs := 2
                    1212K Bit   (4096 X 303 bit)          RAMs := 1
                     800K Bit   (4096 X 200 bit)          RAMs := 1
                     288K Bit   (512 X 576 bit)          RAMs := 2
                     256K Bit   (512 X 512 bit)          RAMs := 1
                     172K Bit   (1024 X 172 bit)          RAMs := 1
                     144K Bit   (256 X 576 bit)          RAMs := 2
                      92K Bit   (2048 X 46 bit)          RAMs := 1
                      88K Bit   (128 X 705 bit)          RAMs := 6
                      60K Bit   (512 X 121 bit)          RAMs := 1
                      39K Bit   (64 X 625 bit)          RAMs := 5
                      37K Bit   (32 X 1201 bit)          RAMs := 1
                      36K Bit   (64 X 577 bit)          RAMs := 2
                      32K Bit   (512 X 64 bit)          RAMs := 1
                      32K Bit   (256 X 131 bit)          RAMs := 1
                      28K Bit   (512 X 56 bit)          RAMs := 1
                      28K Bit   (256 X 114 bit)          RAMs := 1
                      24K Bit   (1024 X 24 bit)          RAMs := 4
                      22K Bit   (32 X 705 bit)          RAMs := 4
                      21K Bit   (128 X 172 bit)          RAMs := 1
                      21K Bit   (512 X 43 bit)          RAMs := 1
                      20K Bit   (16 X 1281 bit)          RAMs := 3
                      20K Bit   (32 X 659 bit)          RAMs := 2
                      18K Bit   (16 X 1153 bit)          RAMs := 2
                      18K Bit   (32 X 577 bit)          RAMs := 4
                      10K Bit   (1024 X 10 bit)          RAMs := 1
                       6K Bit   (256 X 25 bit)          RAMs := 1
                       4K Bit   (32 X 128 bit)          RAMs := 10
                       4K Bit   (128 X 36 bit)          RAMs := 2
                       3K Bit   (256 X 12 bit)          RAMs := 1
                       3K Bit   (64 X 52 bit)          RAMs := 1
                       2K Bit   (4 X 705 bit)          RAMs := 6
                       2K Bit   (64 X 32 bit)          RAMs := 2
                       2K Bit   (128 X 16 bit)          RAMs := 2
                       1K Bit   (256 X 7 bit)          RAMs := 1
                      512 Bit   (32 X 16 bit)          RAMs := 2
                      352 Bit   (16 X 22 bit)          RAMs := 1
                      352 Bit   (32 X 11 bit)          RAMs := 2
                      256 Bit   (16 X 16 bit)          RAMs := 1
                      192 Bit   (6 X 32 bit)          RAMs := 9
                      160 Bit   (16 X 10 bit)          RAMs := 1
                       80 Bit   (16 X 5 bit)          RAMs := 4
                       64 Bit   (16 X 4 bit)          RAMs := 4
                       16 Bit   (16 X 1 bit)          RAMs := 2
+---Muxes :
           2 Input 1281 Bit        Muxes := 3
           2 Input 1153 Bit        Muxes := 2
           3 Input 1024 Bit        Muxes := 2
           4 Input 1024 Bit        Muxes := 2
           2 Input 1024 Bit        Muxes := 16
           2 Input  756 Bit        Muxes := 7
           5 Input  756 Bit        Muxes := 1
           3 Input  756 Bit        Muxes := 1
           2 Input  736 Bit        Muxes := 9
           3 Input  736 Bit        Muxes := 3
           2 Input  725 Bit        Muxes := 1
           4 Input  708 Bit        Muxes := 1
           2 Input  705 Bit        Muxes := 10
           4 Input  684 Bit        Muxes := 1
           2 Input  666 Bit        Muxes := 1
           2 Input  662 Bit        Muxes := 1
           2 Input  617 Bit        Muxes := 1
           2 Input  577 Bit        Muxes := 4
           2 Input  563 Bit        Muxes := 1
           2 Input  520 Bit        Muxes := 1
           2 Input  513 Bit        Muxes := 1
           2 Input  512 Bit        Muxes := 58
           3 Input  512 Bit        Muxes := 18
           4 Input  512 Bit        Muxes := 9
           6 Input  512 Bit        Muxes := 2
           5 Input  512 Bit        Muxes := 1
           2 Input  504 Bit        Muxes := 3
           3 Input  504 Bit        Muxes := 1
           2 Input  401 Bit        Muxes := 1
           3 Input  384 Bit        Muxes := 1
           2 Input  354 Bit        Muxes := 3
           4 Input  354 Bit        Muxes := 1
           2 Input  342 Bit        Muxes := 3
           4 Input  342 Bit        Muxes := 1
           2 Input  327 Bit        Muxes := 1
           2 Input  298 Bit        Muxes := 1
           2 Input  285 Bit        Muxes := 1
           2 Input  274 Bit        Muxes := 1
           2 Input  273 Bit        Muxes := 1
           2 Input  256 Bit        Muxes := 33
           2 Input  254 Bit        Muxes := 1
           2 Input  252 Bit        Muxes := 14
           5 Input  252 Bit        Muxes := 1
           2 Input  216 Bit        Muxes := 1
           2 Input  200 Bit        Muxes := 4
           2 Input  183 Bit        Muxes := 35
           2 Input  175 Bit        Muxes := 1
           2 Input  170 Bit        Muxes := 1
           2 Input  169 Bit        Muxes := 1
           2 Input  168 Bit        Muxes := 1
           2 Input  167 Bit        Muxes := 1
           2 Input  161 Bit        Muxes := 2
           2 Input  160 Bit        Muxes := 1
           2 Input  159 Bit        Muxes := 4
           2 Input  144 Bit        Muxes := 2
           2 Input  137 Bit        Muxes := 6
           4 Input  136 Bit        Muxes := 8
           2 Input  132 Bit        Muxes := 1
           2 Input  131 Bit        Muxes := 2
           2 Input  128 Bit        Muxes := 72
           6 Input  128 Bit        Muxes := 3
           3 Input  128 Bit        Muxes := 3
           2 Input  116 Bit        Muxes := 2
           2 Input  114 Bit        Muxes := 4
           2 Input  112 Bit        Muxes := 1
           2 Input   96 Bit        Muxes := 1
           2 Input   93 Bit        Muxes := 1
           2 Input   86 Bit        Muxes := 1
           2 Input   85 Bit        Muxes := 2
           2 Input   84 Bit        Muxes := 2
           5 Input   81 Bit        Muxes := 1
           2 Input   81 Bit        Muxes := 2
           4 Input   81 Bit        Muxes := 2
           3 Input   81 Bit        Muxes := 1
           2 Input   79 Bit        Muxes := 1
           2 Input   77 Bit        Muxes := 1
           2 Input   75 Bit        Muxes := 2
           2 Input   73 Bit        Muxes := 2
           2 Input   68 Bit        Muxes := 2
           2 Input   66 Bit        Muxes := 1
           2 Input   65 Bit        Muxes := 1
           2 Input   64 Bit        Muxes := 119
           3 Input   64 Bit        Muxes := 10
           4 Input   64 Bit        Muxes := 34
           5 Input   64 Bit        Muxes := 2
          10 Input   64 Bit        Muxes := 1
           6 Input   64 Bit        Muxes := 2
          42 Input   64 Bit        Muxes := 1
           2 Input   62 Bit        Muxes := 2
           2 Input   61 Bit        Muxes := 1
           2 Input   58 Bit        Muxes := 1
           5 Input   58 Bit        Muxes := 1
           4 Input   58 Bit        Muxes := 1
           2 Input   57 Bit        Muxes := 1
           2 Input   56 Bit        Muxes := 2
           2 Input   54 Bit        Muxes := 1
           2 Input   53 Bit        Muxes := 2
           2 Input   51 Bit        Muxes := 1
           2 Input   49 Bit        Muxes := 1
           5 Input   48 Bit        Muxes := 1
           2 Input   48 Bit        Muxes := 2
           2 Input   46 Bit        Muxes := 4
           2 Input   44 Bit        Muxes := 8
           4 Input   44 Bit        Muxes := 13
           2 Input   42 Bit        Muxes := 2
           2 Input   41 Bit        Muxes := 4
           3 Input   41 Bit        Muxes := 1
           6 Input   41 Bit        Muxes := 1
           5 Input   41 Bit        Muxes := 1
           2 Input   39 Bit        Muxes := 1
           2 Input   38 Bit        Muxes := 2
           2 Input   36 Bit        Muxes := 13
           2 Input   35 Bit        Muxes := 2
           3 Input   35 Bit        Muxes := 2
           4 Input   35 Bit        Muxes := 2
           2 Input   33 Bit        Muxes := 7
          16 Input   32 Bit        Muxes := 15
           2 Input   32 Bit        Muxes := 806
           3 Input   32 Bit        Muxes := 34
           4 Input   32 Bit        Muxes := 29
          10 Input   32 Bit        Muxes := 8
           9 Input   32 Bit        Muxes := 4
         260 Input   32 Bit        Muxes := 2
           5 Input   32 Bit        Muxes := 26
          33 Input   32 Bit        Muxes := 1
           8 Input   32 Bit        Muxes := 5
           6 Input   32 Bit        Muxes := 3
          35 Input   32 Bit        Muxes := 4
          42 Input   32 Bit        Muxes := 2
          32 Input   32 Bit        Muxes := 1
          25 Input   32 Bit        Muxes := 1
          30 Input   32 Bit        Muxes := 1
          41 Input   32 Bit        Muxes := 2
          36 Input   32 Bit        Muxes := 1
           7 Input   32 Bit        Muxes := 1
          23 Input   32 Bit        Muxes := 1
          13 Input   32 Bit        Muxes := 1
          12 Input   32 Bit        Muxes := 2
           2 Input   31 Bit        Muxes := 2
           3 Input   31 Bit        Muxes := 1
           2 Input   30 Bit        Muxes := 13
           3 Input   30 Bit        Muxes := 2
           2 Input   28 Bit        Muxes := 13
           3 Input   28 Bit        Muxes := 1
           2 Input   27 Bit        Muxes := 1
           2 Input   26 Bit        Muxes := 9
           8 Input   26 Bit        Muxes := 3
           6 Input   26 Bit        Muxes := 1
           4 Input   26 Bit        Muxes := 1
           2 Input   25 Bit        Muxes := 229
          33 Input   25 Bit        Muxes := 1
          35 Input   25 Bit        Muxes := 1
          41 Input   25 Bit        Muxes := 1
           4 Input   25 Bit        Muxes := 1
           3 Input   24 Bit        Muxes := 219
           2 Input   24 Bit        Muxes := 24
           5 Input   24 Bit        Muxes := 1
           4 Input   24 Bit        Muxes := 1
           2 Input   23 Bit        Muxes := 5
           4 Input   23 Bit        Muxes := 2
           4 Input   22 Bit        Muxes := 6
           2 Input   22 Bit        Muxes := 45
           5 Input   22 Bit        Muxes := 2
           2 Input   21 Bit        Muxes := 2
           2 Input   20 Bit        Muxes := 12
           3 Input   20 Bit        Muxes := 3
          41 Input   20 Bit        Muxes := 1
           2 Input   19 Bit        Muxes := 35
           6 Input   19 Bit        Muxes := 16
           2 Input   18 Bit        Muxes := 4
           3 Input   18 Bit        Muxes := 3
           2 Input   17 Bit        Muxes := 8
           5 Input   17 Bit        Muxes := 1
           4 Input   17 Bit        Muxes := 1
           2 Input   16 Bit        Muxes := 713
           6 Input   16 Bit        Muxes := 4
           3 Input   16 Bit        Muxes := 11
          33 Input   16 Bit        Muxes := 2
           4 Input   16 Bit        Muxes := 14
           5 Input   16 Bit        Muxes := 4
           8 Input   16 Bit        Muxes := 3
          35 Input   16 Bit        Muxes := 1
           2 Input   15 Bit        Muxes := 6
           8 Input   15 Bit        Muxes := 2
           3 Input   15 Bit        Muxes := 1
           5 Input   15 Bit        Muxes := 1
           2 Input   14 Bit        Muxes := 8
          35 Input   14 Bit        Muxes := 2
           2 Input   13 Bit        Muxes := 80
           5 Input   13 Bit        Muxes := 1
           4 Input   13 Bit        Muxes := 8
           3 Input   13 Bit        Muxes := 4
          35 Input   13 Bit        Muxes := 2
          42 Input   13 Bit        Muxes := 1
          32 Input   13 Bit        Muxes := 1
          25 Input   13 Bit        Muxes := 1
           3 Input   12 Bit        Muxes := 16
           5 Input   12 Bit        Muxes := 10
           2 Input   12 Bit        Muxes := 209
           6 Input   12 Bit        Muxes := 2
           4 Input   12 Bit        Muxes := 9
           8 Input   12 Bit        Muxes := 3
           5 Input   11 Bit        Muxes := 5
           2 Input   11 Bit        Muxes := 133
           3 Input   11 Bit        Muxes := 9
           4 Input   11 Bit        Muxes := 7
           7 Input   11 Bit        Muxes := 1
           6 Input   11 Bit        Muxes := 1
           2 Input   10 Bit        Muxes := 119
           4 Input   10 Bit        Muxes := 18
           3 Input   10 Bit        Muxes := 9
           7 Input   10 Bit        Muxes := 1
           6 Input   10 Bit        Muxes := 1
         260 Input    9 Bit        Muxes := 2
           2 Input    9 Bit        Muxes := 83
           8 Input    9 Bit        Muxes := 1
           4 Input    9 Bit        Muxes := 3
           3 Input    9 Bit        Muxes := 3
           2 Input    8 Bit        Muxes := 447
           3 Input    8 Bit        Muxes := 15
           8 Input    8 Bit        Muxes := 5
           9 Input    8 Bit        Muxes := 2
           4 Input    8 Bit        Muxes := 19
           5 Input    8 Bit        Muxes := 1
           7 Input    8 Bit        Muxes := 1
           6 Input    8 Bit        Muxes := 2
          35 Input    8 Bit        Muxes := 2
          42 Input    8 Bit        Muxes := 1
          32 Input    8 Bit        Muxes := 1
          25 Input    8 Bit        Muxes := 1
         253 Input    8 Bit        Muxes := 1
           8 Input    7 Bit        Muxes := 2
           2 Input    7 Bit        Muxes := 206
           3 Input    7 Bit        Muxes := 7
           7 Input    7 Bit        Muxes := 2
           5 Input    7 Bit        Muxes := 5
           4 Input    7 Bit        Muxes := 16
          13 Input    7 Bit        Muxes := 1
           7 Input    6 Bit        Muxes := 2
           2 Input    6 Bit        Muxes := 295
           3 Input    6 Bit        Muxes := 13
           5 Input    6 Bit        Muxes := 12
           4 Input    6 Bit        Muxes := 18
           8 Input    6 Bit        Muxes := 1
          35 Input    6 Bit        Muxes := 2
          37 Input    6 Bit        Muxes := 1
           6 Input    6 Bit        Muxes := 2
           6 Input    5 Bit        Muxes := 8
           2 Input    5 Bit        Muxes := 232
           5 Input    5 Bit        Muxes := 17
           4 Input    5 Bit        Muxes := 40
           3 Input    5 Bit        Muxes := 8
          19 Input    5 Bit        Muxes := 1
          30 Input    5 Bit        Muxes := 1
           7 Input    5 Bit        Muxes := 1
          23 Input    5 Bit        Muxes := 1
          35 Input    5 Bit        Muxes := 1
          13 Input    5 Bit        Muxes := 3
           9 Input    5 Bit        Muxes := 1
          16 Input    4 Bit        Muxes := 1
           2 Input    4 Bit        Muxes := 1235
           9 Input    4 Bit        Muxes := 3
          11 Input    4 Bit        Muxes := 2
          17 Input    4 Bit        Muxes := 8
           3 Input    4 Bit        Muxes := 26
          33 Input    4 Bit        Muxes := 1
           6 Input    4 Bit        Muxes := 4
           4 Input    4 Bit        Muxes := 29
           5 Input    4 Bit        Muxes := 15
           7 Input    4 Bit        Muxes := 3
           8 Input    4 Bit        Muxes := 12
          12 Input    4 Bit        Muxes := 1
          14 Input    4 Bit        Muxes := 1
          35 Input    4 Bit        Muxes := 2
           4 Input    3 Bit        Muxes := 84
           2 Input    3 Bit        Muxes := 793
           3 Input    3 Bit        Muxes := 22
           7 Input    3 Bit        Muxes := 9
           8 Input    3 Bit        Muxes := 8
           5 Input    3 Bit        Muxes := 55
           6 Input    3 Bit        Muxes := 38
          10 Input    3 Bit        Muxes := 1
          12 Input    3 Bit        Muxes := 1
           9 Input    3 Bit        Muxes := 2
          35 Input    3 Bit        Muxes := 1
          13 Input    3 Bit        Muxes := 2
           2 Input    2 Bit        Muxes := 1513
           3 Input    2 Bit        Muxes := 65
           6 Input    2 Bit        Muxes := 18
           4 Input    2 Bit        Muxes := 230
           5 Input    2 Bit        Muxes := 49
           7 Input    2 Bit        Muxes := 2
          29 Input    2 Bit        Muxes := 2
           8 Input    2 Bit        Muxes := 6
          12 Input    2 Bit        Muxes := 1
          15 Input    2 Bit        Muxes := 1
          11 Input    2 Bit        Muxes := 1
           9 Input    2 Bit        Muxes := 4
          13 Input    2 Bit        Muxes := 2
           2 Input    1 Bit        Muxes := 6923
          16 Input    1 Bit        Muxes := 7
           3 Input    1 Bit        Muxes := 282
           6 Input    1 Bit        Muxes := 148
           4 Input    1 Bit        Muxes := 515
           5 Input    1 Bit        Muxes := 340
          24 Input    1 Bit        Muxes := 2
         260 Input    1 Bit        Muxes := 2
           7 Input    1 Bit        Muxes := 57
           8 Input    1 Bit        Muxes := 283
          33 Input    1 Bit        Muxes := 18
          11 Input    1 Bit        Muxes := 4
          17 Input    1 Bit        Muxes := 6
          12 Input    1 Bit        Muxes := 19
          15 Input    1 Bit        Muxes := 43
          81 Input    1 Bit        Muxes := 3
           9 Input    1 Bit        Muxes := 63
          25 Input    1 Bit        Muxes := 11
          32 Input    1 Bit        Muxes := 12
          22 Input    1 Bit        Muxes := 21
         254 Input    1 Bit        Muxes := 1
          35 Input    1 Bit        Muxes := 59
         252 Input    1 Bit        Muxes := 1
          13 Input    1 Bit        Muxes := 11
---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "\u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0 /\inst/converter_rx/axis_fifo_inst/data_fifo/fifo/queue_reg " of size (depth=16 x
 width=1153) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "\u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0 /\inst/converter_rx/axis_fifo_inst/meta_fifo/fifo/queue_reg " of size (depth=32 x
 width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "\u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1 /\inst/converter_rx/axis_fifo_inst/data_fifo/fifo/queue_reg " of size (depth=16 x
 width=1153) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "\u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1 /\inst/converter_rx/axis_fifo_inst/meta_fifo/fifo/queue_reg " of size (depth=32 x
 width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "\u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0 /\inst/converter_rx/axis_fifo_inst/data_fifo/fifo/queue_reg " of size (depth=16 x
 width=1153) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "\u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0 /\inst/converter_rx/axis_fifo_inst/meta_fifo/fifo/queue_reg " of size (depth=32 x
 width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "\u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1 /\inst/converter_rx/axis_fifo_inst/data_fifo/fifo/queue_reg " of size (depth=16 x
 width=1153) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "\u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1 /\inst/converter_rx/axis_fifo_inst/meta_fifo/fifo/queue_reg " of size (depth=32 x
 width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /ins
t/rtl_wrapper_inst/i_1/\ram_top/TAG_RAM_EVEN/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_re
g"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wr
apper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/TAG_RAM_EVEN/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr
_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /ins
t/rtl_wrapper_inst/i_1/\ram_top/TAG_RAM_ODD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wr
apper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/TAG_RAM_ODD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_
a.gen_word_narrow.mem_reg"
WARNING: [Synth 8-5790] Small sized RAM "\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/
PFCH_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" will be implemented usi
ng URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /ins
t/rtl_wrapper_inst/i_1/\ram_top/PFCH_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.
mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /ins
t/rtl_wrapper_inst/i_1/\ram_top/WRB_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.m
em_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /ins
t/rtl_wrapper_inst/i_1/\ram_top/c2h_timer_ram_inst_0/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narro
w.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wr
apper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/c2h_timer_ram_inst_0/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_ins
t/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /ins
t/rtl_wrapper_inst/i_1/\ram_top/c2h_timer_ram_inst_1/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narro
w.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wr
apper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/c2h_timer_ram_inst_1/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_ins
t/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /ins
t/rtl_wrapper_inst/i_1/\ram_top/c2h_timer_ram_inst_2/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narro
w.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wr
apper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/c2h_timer_ram_inst_2/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_ins
t/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /ins
t/rtl_wrapper_inst/i_1/\ram_top/c2h_timer_ram_inst_3/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narro
w.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wr
apper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/c2h_timer_ram_inst_3/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_ins
t/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /ins
t/rtl_wrapper_inst/i_1/\ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_re
g"'.
WARNING: [Synth 8-5790] Small sized RAM "\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/
PFCH_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" will be implemented usi
ng URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /ins
t/rtl_wrapper_inst/i_1/\ram_top/PFCH_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.
mem_reg"'.
WARNING: [Synth 8-5790] Small sized RAM "\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/
PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" will be implemented using
 URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /ins
t/rtl_wrapper_inst/i_1/\ram_top/PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.me
m_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /ins
t/rtl_wrapper_inst/i_1/\ram_top/WRB_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.m
em_reg"'.
INFO: [Synth 8-6904] The RAM "\pcap_fifos[0].pcap_fifo/fifo/queue_reg " of size (depth=32 x width=705) is automatically implemented using LUTRAM. BRAM implementatio
n would be inefficient
INFO: [Synth 8-6904] The RAM "\pcap_fifos[1].pcap_fifo/fifo/queue_reg " of size (depth=32 x width=705) is automatically implemented using LUTRAM. BRAM implementatio
n would be inefficient
INFO: [Synth 8-5546] ROM "tester" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "\pcap_fifos[0].pcap_fifo/fifo/queue_reg " of size (depth=32 x width=705) is automatically implemented using LUTRAM. BRAM implementatio
n would be inefficient
INFO: [Synth 8-6904] The RAM "\pcap_fifos[1].pcap_fifo/fifo/queue_reg " of size (depth=32 x width=705) is automatically implemented using LUTRAM. BRAM implementatio
n would be inefficient
INFO: [Synth 8-6904] The RAM "pre_pcap_bram_store/pcap_s_fifo/fifo/queue_reg" of size (depth=32 x width=705) is automatically implemented using LUTRAM. BRAM impleme
ntation would be inefficient
INFO: [Synth 8-6904] The RAM "pre_pcap_bram_store/pcap_m_fifo/fifo/queue_reg" of size (depth=32 x width=705) is automatically implemented using LUTRAM. BRAM impleme
ntation would be inefficient
INFO: [Synth 8-6904] The RAM "pre_pcap_bram_store/pcap_s_fifo/fifo/queue_reg" of size (depth=32 x width=705) is automatically implemented using LUTRAM. BRAM impleme
ntation would be inefficient
INFO: [Synth 8-6904] The RAM "pre_pcap_bram_store/pcap_m_fifo/fifo/queue_reg" of size (depth=32 x width=705) is automatically implemented using LUTRAM. BRAM impleme
ntation would be inefficient
INFO: [Synth 8-6904] The RAM "input_arbiter_0/inst/\in_arb_queues[0].in_arb_fifo /fifo/queue_reg" of size (depth=16 x width=1281) is automatically implemented using
 LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "input_arbiter_0/inst/\in_arb_queues[1].in_arb_fifo /fifo/queue_reg" of size (depth=16 x width=1281) is automatically implemented using
 LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "input_arbiter_0/inst/\in_arb_queues[2].in_arb_fifo /fifo/queue_reg" of size (depth=16 x width=1281) is automatically implemented using
 LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "u_osnt_rate_limiter_0/\inst/_rlim_0._inst /input_fifo/fifo/queue_reg" of size (depth=4 x width=705) is automatically implemented using
 LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "u_osnt_rate_limiter_0/\inst/_rlim_1._inst /input_fifo/fifo/queue_reg" of size (depth=4 x width=705) is automatically implemented using
 LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "input_arbiter_0/inst/\in_arb_queues[0].in_arb_fifo /fifo/queue_reg" of size (depth=16 x width=1281) is automatically implemented using
 LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "input_arbiter_0/inst/\in_arb_queues[1].in_arb_fifo /fifo/queue_reg" of size (depth=16 x width=1281) is automatically implemented using
 LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "input_arbiter_0/inst/\in_arb_queues[2].in_arb_fifo /fifo/queue_reg" of size (depth=16 x width=1281) is automatically implemented using
 LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "u_osnt_rate_limiter_0/\inst/_rlim_0._inst /input_fifo/fifo/queue_reg" of size (depth=4 x width=705) is automatically implemented using
 LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "u_osnt_rate_limiter_0/\inst/_rlim_1._inst /input_fifo/fifo/queue_reg" of size (depth=4 x width=705) is automatically implemented using
 LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1022_1035 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1008_1021 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_994_1007 from module extram__10 due to cons
tant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_980_993 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_966_979 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_952_965 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_938_951 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_924_937 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_910_923 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_896_909 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_882_895 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_868_881 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_854_867 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_840_853 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_826_839 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_812_825 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_798_811 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_784_797 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_770_783 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_756_769 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_742_755 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_728_741 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_714_727 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_700_713 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_686_699 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_672_685 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_658_671 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_644_657 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_630_643 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_616_629 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_602_615 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_588_601 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_574_587 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_560_573 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_546_559 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_532_545 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_518_531 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_504_517 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_490_503 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_476_489 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_462_475 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_448_461 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_434_447 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_420_433 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_406_419 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_392_405 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_378_391 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_364_377 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_350_363 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_336_349 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_322_335 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_308_321 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_294_307 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_280_293 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_266_279 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_252_265 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_238_251 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_224_237 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_210_223 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_196_209 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_182_195 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_168_181 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_154_167 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_140_153 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_126_139 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_112_125 from module extram__10 due to const
ant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_98_111 from module extram__10 due to consta
nt propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_84_97 from module extram__10 due to constan
t propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_70_83 from module extram__10 due to constan
t propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_56_69 from module extram__10 due to constan
t propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_42_55 from module extram__10 due to constan
t propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_28_41 from module extram__10 due to constan
t propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_14_27 from module extram__10 due to constan
t propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_0_13 from module extram__10 due to constant
 propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1148_1161 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1134_1147 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1120_1133 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1106_1119 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1092_1105 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1078_1091 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1064_1077 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1050_1063 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1036_1049 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1274_1280 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1260_1273 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1246_1259 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1232_1245 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1218_1231 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1204_1217 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1190_1203 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1176_1189 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1162_1175 from module extram__10 due to con
stant propagation
INFO: [Synth 8-7067] Removed DRAM instance input_arbiter_0/inst/in_arb_queues[2].in_arb_fifo/i_0/i_0/fifo/queue_reg_0_15_1008_1021 from module extram__10 due to con
stant propagation
INFO: [Synth 8-6904] The RAM "u_nic_output_port_lookup_0/inst/input_fifo/fifo/queue_reg" of size (depth=4 x width=705) is automatically implemented using LUTRAM. BR
AM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "u_osnt_extract_metadata_0/inst/extract_metadata_inst/input_fifo_inst/fifo/queue_reg" of size (depth=4 x width=705) is automatically im
plemented using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"u_osnt_bram_0/inst/bootmem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"u_osnt_bram_1/inst/bootmem_reg"'.
INFO: [Synth 8-6904] The RAM "u_nic_output_port_lookup_0/inst/input_fifo/fifo/queue_reg" of size (depth=4 x width=705) is automatically implemented using LUTRAM. BR
AM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "u_osnt_extract_metadata_0/inst/extract_metadata_inst/input_fifo_inst/fifo/queue_reg" of size (depth=4 x width=705) is automatically im
plemented using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"u_osnt_bram_0/inst/bootmem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"u_osnt_bram_1/inst/bootmem_reg"'.
INFO: [Synth 8-6904] The RAM "u_osnt_inter_packet_delay_0/inst/\_ipd_0._inst /input_fifo/fifo/queue_reg" of size (depth=4 x width=705) is automatically implemented
using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "u_osnt_inter_packet_delay_0/inst/\_ipd_1._inst /input_fifo/fifo/queue_reg" of size (depth=4 x width=705) is automatically implemented
using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "u_osnt_inter_packet_delay_0/inst/\_ipd_0._inst /input_fifo/fifo/queue_reg" of size (depth=4 x width=705) is automatically implemented
using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "u_osnt_inter_packet_delay_0/inst/\_ipd_1._inst /input_fifo/fifo/queue_reg" of size (depth=4 x width=705) is automatically implemented
using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1023] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1022] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1021] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1020] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1019] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1018] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1017] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1016] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1015] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1014] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1013] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1012] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1011] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1010] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1009] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1008] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1007] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1006] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1005] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1004] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1003] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1002] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1001] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[1000] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[999] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[998] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[997] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[996] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[995] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[994] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[993] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[992] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[991] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[990] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[989] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[988] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[987] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[986] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[985] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[984] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[983] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[982] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[981] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[980] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[979] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[978] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[977] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[976] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[975] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[974] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[973] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[972] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[971] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[970] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[969] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[968] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[967] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[966] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[965] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[964] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[963] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[962] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[961] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[960] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[959] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[958] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[957] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[956] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[955] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[954] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[953] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[952] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[951] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[950] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[949] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[948] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[947] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[946] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[945] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[944] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[943] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[942] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[941] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[940] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[939] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[938] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[937] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[936] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[935] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[934] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[933] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[932] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[931] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[930] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[929] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[928] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[927] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[926] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[925] driven by constant 0
WARNING: [Synth 8-3917] design nf_axis_converter_main__parameterized1__xdcDup__1__GB4 has port p_2395_in[924] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[0:0]' into 'MASTER_WIDER.counter_reg[0:0]' [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.
gen/sources_1/ip/osnt_mac_attachment_ip/hdl/nf_axis_converter_main.v:430]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Synth 8-6904] The RAM "\DEFAULT_VALUE_ENABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth
=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__parameterized3__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[624] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[623] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[622] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[621] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[620] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[619] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[618] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[617] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[616] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[615] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[614] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[613] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[612] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[611] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[610] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[609] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[608] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[607] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[606] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[605] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[604] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[603] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[602] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[601] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[600] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[599] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[598] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[597] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[596] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[595] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[594] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[593] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[592] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[591] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[590] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[589] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[588] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[587] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[586] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[585] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[584] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[583] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[582] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[581] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[580] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[579] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[578] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[577] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[576] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[575] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[574] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[573] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[572] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[571] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[570] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[569] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[568] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[567] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[566] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[565] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[564] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[563] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[562] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[561] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[560] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[559] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[558] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[557] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[556] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[555] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[554] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[553] in module xpm_memory_base__parameterized1__2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
RAM ("input_fifo/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM inst
ead of URAM
INFO: [Synth 8-6904] The RAM "\DEFAULT_VALUE_ENABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth
=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "converter_tx/\nf_converter/DEFAULT_VALUE_DISABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_nar
row.mem_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "converter_tx/axis_fifo_inst/data_fifo/fifo/queue_reg" of size (depth=32 x width=577) is automatically implemented using LUTRAM. BRAM i
mplementation would be inefficient
INFO: [Synth 8-6904] The RAM "converter_tx/axis_fifo_inst/meta_fifo/fifo/queue_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM i
mplementation would be inefficient
RAM ("\rx_fifo_intf/u_rxqueue /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg ") is too shallow (depth = 1
28) to use URAM. Choosing BRAM instead of URAM
INFO: [Synth 8-6904] The RAM "\converter_tx/nf_converter/DEFAULT_VALUE_DISABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narr
ow.mem_reg " of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
RAM ("\converter_tx/nf_converter/input_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg ") is too shallow (depth = 64) to
use URAM. Choosing BRAM instead of URAM
INFO: [Synth 8-6904] The RAM "osnt_mac_attachment__GC0/converter_tx/axis_fifo_inst/data_fifo/fifo/queue_reg" of size (depth=32 x width=577) is automatically impleme
nted using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "osnt_mac_attachment__GC0/converter_tx/axis_fifo_inst/meta_fifo/fifo/queue_reg" of size (depth=32 x width=128) is automatically impleme
nted using LUTRAM. BRAM implementation would be inefficient
RAM ("\tx_fifo_intf/u_tx_fifo /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg ") is too shallow (depth = 1
28) to use URAM. Choosing BRAM instead of URAM
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Synth 8-6904] The RAM "\DEFAULT_VALUE_ENABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth
=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
RAM ("input_fifo/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM inst
ead of URAM
INFO: [Synth 8-6904] The RAM "\DEFAULT_VALUE_ENABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth
=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "converter_tx/\nf_converter/DEFAULT_VALUE_DISABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_nar
row.mem_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "converter_tx/axis_fifo_inst/data_fifo/fifo/queue_reg" of size (depth=32 x width=577) is automatically implemented using LUTRAM. BRAM i
mplementation would be inefficient
INFO: [Synth 8-6904] The RAM "converter_tx/axis_fifo_inst/meta_fifo/fifo/queue_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM i
mplementation would be inefficient
RAM ("\rx_fifo_intf/u_rxqueue /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg ") is too shallow (depth = 1
28) to use URAM. Choosing BRAM instead of URAM
INFO: [Synth 8-6904] The RAM "\converter_tx/nf_converter/DEFAULT_VALUE_DISABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narr
ow.mem_reg " of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
RAM ("\converter_tx/nf_converter/input_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg ") is too shallow (depth = 64) to
use URAM. Choosing BRAM instead of URAM
INFO: [Synth 8-6904] The RAM "osnt_mac_attachment__xdcDup__1__GC0/converter_tx/axis_fifo_inst/data_fifo/fifo/queue_reg" of size (depth=32 x width=577) is automatica
lly implemented using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "osnt_mac_attachment__xdcDup__1__GC0/converter_tx/axis_fifo_inst/meta_fifo/fifo/queue_reg" of size (depth=32 x width=128) is automatica
lly implemented using LUTRAM. BRAM implementation would be inefficient
RAM ("\tx_fifo_intf/u_tx_fifo /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg ") is too shallow (depth = 1
28) to use URAM. Choosing BRAM instead of URAM
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/hom
e/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-6904] The RAM "u_nf_attachment_dma/inst/converter_rx/\nf_converter/DEFAULT_VALUE_DISABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_in
st /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "u_nf_attachment_dma/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/queue_reg" of size (depth=32 x width=577) is automatically impleme
nted using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "u_nf_attachment_dma/inst/converter_rx/axis_fifo_inst/meta_fifo/fifo/queue_reg" of size (depth=32 x width=128) is automatically impleme
nted using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "u_nf_attachment_dma/inst/converter_tx/nf_converter/\DEFAULT_VALUE_DISABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_in
st /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "u_nf_attachment_dma/inst/converter_tx/axis_fifo_inst/data_fifo/fifo/queue_reg" of size (depth=32 x width=577) is automatically impleme
nted using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "u_nf_attachment_dma/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo/queue_reg" of size (depth=32 x width=128) is automatically impleme
nted using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-5784] Optimized 110 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 705 bits, new ram width 595 bits.
RAM ("u_nf_attachment_dma/inst/rx_fifo_intf/u_rxqueue/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is
 too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM
INFO: [Synth 8-6904] The RAM "u_nf_attachment_dma/inst/converter_rx/\nf_converter/DEFAULT_VALUE_DISABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_in
st /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
RAM ("u_nf_attachment_dma/inst/converter_rx/\nf_converter/input_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too
 shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM
INFO: [Synth 8-6904] The RAM "u_nf_attachment_dma/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/queue_reg" of size (depth=32 x width=577) is automatically impleme
nted using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "u_nf_attachment_dma/inst/converter_rx/axis_fifo_inst/meta_fifo/fifo/queue_reg" of size (depth=32 x width=128) is automatically impleme
nted using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "u_nf_attachment_dma/inst/converter_tx/\nf_converter/DEFAULT_VALUE_DISABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_in
st /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient
RAM ("u_nf_attachment_dma/inst/converter_tx/\nf_converter/input_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too
 shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM
INFO: [Synth 8-6904] The RAM "u_nf_attachment_dma/inst/converter_tx/axis_fifo_inst/data_fifo/fifo/queue_reg" of size (depth=32 x width=577) is automatically impleme
nted using LUTRAM. BRAM implementation would be inefficient
INFO: [Synth 8-6904] The RAM "u_nf_attachment_dma/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo/queue_reg" of size (depth=32 x width=128) is automatically impleme
nted using LUTRAM. BRAM implementation would be inefficient
RAM ("u_nf_attachment_dma/inst/tx_fifo_intf/u_tx_fifo/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is
 too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM
INFO: [Synth 8-5546] ROM "RESET_REG" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_RX_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_BIP_OVERRIDE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_CONTROL_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GT_LOOPBACK_REG" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "USER_REG0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RSFEC_CONFIG_INDICATION_CORRECTION" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RSFEC_CONFIG_ENABLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IP2Bus_WrError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IP2Bus_RdError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_TX_STATUS_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_STATUS_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_STATUS_REG1_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_BLOCK_LOCK_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_SYNC_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_SYNC_ERR_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_AM_ERR_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_AM_LEN_ERR_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_AM_REPEAT_ERR_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_RSFEC_STATUS_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/tkeep_to_mty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/tkeep_to_mty0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/tkeep_to_mty1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/tkeep_to_mty2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RESET_REG" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_RX_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_BIP_OVERRIDE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_CONTROL_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GT_LOOPBACK_REG" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "USER_REG0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RSFEC_CONFIG_INDICATION_CORRECTION" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RSFEC_CONFIG_ENABLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IP2Bus_WrError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IP2Bus_RdError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_TX_STATUS_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_STATUS_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_STATUS_REG1_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_BLOCK_LOCK_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_SYNC_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_SYNC_ERR_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_AM_ERR_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_AM_LEN_ERR_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_AM_REPEAT_ERR_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_RSFEC_STATUS_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/tkeep_to_mty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/tkeep_to_mty3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/tkeep_to_mty4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/tkeep_to_mty5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg
[274]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[279]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_
async_fifo_blk/write_data_reg_reg[279] )
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_second_reg_reg[0]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_second_
reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_first_reg_reg[0]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_first_re
g_reg[15]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_second_reg_reg[1]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_second_
reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_first_reg_reg[1]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_first_re
g_reg[15]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_second_reg_reg[2]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_second_
reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_first_reg_reg[2]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_first_re
g_reg[15]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_second_reg_reg[3]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_second_
reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_first_reg_reg[3]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_first_re
g_reg[15]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_second_reg_reg[4]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_second_
reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_first_reg_reg[4]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_first_re
g_reg[15]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_second_reg_reg[5]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_second_
reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_first_reg_reg[5]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_first_re
g_reg[15]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_second_reg_reg[6]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_second_
reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_first_reg_reg[6]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_first_re
g_reg[15]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_second_reg_reg[7]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_second_
reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_first_reg_reg[7]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_first_re
g_reg[15]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_second_reg_reg[8]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_second_
reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_first_reg_reg[8]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_first_re
g_reg[15]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_second_reg_reg[9]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_second_
reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_first_reg_reg[9]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_first_re
g_reg[15]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_second_reg_reg[10]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_second
_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_first_reg_reg[10]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_first_r
eg_reg[15]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_second_reg_reg[11]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_second
_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_first_reg_reg[11]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_first_r
eg_reg[15]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_second_reg_reg[12]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_second
_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_first_reg_reg[12]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_first_r
eg_reg[15]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_second_reg_reg[13]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_second
_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_first_reg_reg[13]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_first_r
eg_reg[15]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_second_reg_reg[14]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_second
_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep
_first_reg_reg[14]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tkeep_first_r
eg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod /pcie_4_0_512b
_rc_output_mux_blk/m_axis_rc_tlast_second_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod /pcie_4_0_512b
_rc_output_mux_blk/m_axis_rc_tlast_first_reg_reg)
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tuser
_second_reg_reg[67]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tuser_second
_reg_reg[74]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tuser
_first_reg_reg[67]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tuser_first_r
eg_reg[74]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tuser
_second_reg_reg[74]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tuser_second
_reg_reg[75]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tuser
_first_reg_reg[74]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tuser_first_r
eg_reg[75]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tuser
_second_reg_reg[79]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tuser_second
_reg_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tuser
_first_reg_reg[79]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tuser_first_r
eg_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tuser
_second_reg_reg[4]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tuser_second_
reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tuser
_first_reg_reg[4]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tuser_first_re
g_reg[5]'
INFO: [Synth 8-3886] merging instance 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tuser
_second_reg_reg[5]' (FDRE) to 'pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tuser_second_
reg_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod /pcie_4_0_512b
_cq_output_mux_blk/\m_axis_cq_tuser_second_reg_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod /pcie_4_0_512b
_cq_output_mux_blk/\m_axis_cq_tuser_first_reg_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod /pcie_4_0_512b
_cq_output_mux_blk/\out_tuser_o_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod /pcie_4_0_512b
_cq_output_mux_blk/m_axis_cq_eop1_last_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod /pcie_4_0_512b
_cq_output_mux_blk/m_axis_cq_sop1_last_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_
rq_output_mux_blk/m_axis_rq_tuser_second_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_
rq_output_mux_blk/m_axis_rq_tuser_first_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod /pcie_4_0_512b
_cq_output_mux_blk/\posted_req_delivered_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_
rq_output_mux_blk/out_tuser_o_reg[15] )
WARNING: [Synth 8-3936] Found unconnected internal register 'dsc_trq_ctl/trq_int_reg[adr]' and it is trimmed from '32' to '15' bits. [/home/jw2282/OSNT-PLUS/hw/proj
ects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:45737]
INFO: [Synth 8-7067] Removed DRAM instance CHNL_RRQ/i_4/i_6/RAM_INST[0].u_ram/sram_reg_0_15_42_55 from module partition__14 due to constant propagation
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][36]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][35]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][34]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][33]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][32]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][31]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][30]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][29]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][28]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][27]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][26]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][25]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][24]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][23]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][22]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][21]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][20]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][19]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][18]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][17]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][16]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][15]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][14]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][13]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][12]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][11]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][10]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][9]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][8]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][7]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][6]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][5]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][4]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][3]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][2]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][1]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][0]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (RAM_INST[0].u_ram/rdt0_reg[37]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized0__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Synth 8-5544] ROM "rrq_head_dsc_sz" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"u_cache/u_mdma_fifo_ll/u_nptr_ram/sram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "u_cache/u_mdma_fifo_ll/u_nptr_ram/sram_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/u_mdma_fifo_ll/deq_var_desc_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\ll_flag_write_err_on_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/u_deq_skid_vfifo_lut/\fifo_lut_1/sram_wadr_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/u_deq_skid_vfifo_lut/\fifo_lut_1/RAM_INST[0].u_ram/sram_reg[157] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\err_dsc_cmp_reg[at][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\err_dsc_cmp_reg[desc_chain] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_cache/u_deq_skid_vfifo_lut/\fifo_lut_1/no_dnf_in_rdy.in_rdy_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/u_mdma_fifo_ll/\enq_data_reg[rsvd][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/desc_req_arb_chnl_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\port_id_byp_in_mismatch_qid_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\port_id_byp_in_mismatch_qid_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\port_id_byp_in_mismatch_qid_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\port_id_byp_in_mismatch_qid_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\port_id_byp_in_mismatch_qid_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\port_id_byp_in_mismatch_qid_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\port_id_byp_in_mismatch_qid_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\port_id_byp_in_mismatch_qid_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\port_id_byp_in_mismatch_qid_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\port_id_byp_in_mismatch_qid_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\port_id_byp_in_mismatch_qid_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\port_id_byp_in_mismatch_qid_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/port_id_byp_in_mismatch_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\desc_rsp_pre_reg[0][chain_head] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\desc_rsp_pre_reg[1][chain_head] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/u_mdma_fifo_ll/\pipe_deq_req_info_reg[0][var_desc] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
WARNING: [Synth 8-6014] Unused sequential element u_cam_rslt/RAM_INST[0].u_ram/sram_reg was removed.
INFO: [Synth 8-6904] The RAM "u_ctxt_mgr/lock_rcnt_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be ineffic
ient
INFO: [Synth 8-6904] The RAM "u_ctxt_mgr/lock_ccnt_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be ineffic
ient
INFO: [Synth 8-6904] The RAM "u_ctxt_mgr/lock_ccnt_shadow_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be
inefficient
INFO: [Synth 8-6904] The RAM "u_ctxt_mgr/lock_rcnt_shadow_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be
inefficient
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
RAM Pipeline Warning: Read Address Register Found For RAM lock_ccnt_reg. We will not be able to pipeline it. This may degrade performance.
RAM Pipeline Warning: Read Address Register Found For RAM lock_ccnt_shadow_reg. We will not be able to pipeline it. This may degrade performance.
RAM Pipeline Warning: Read Address Register Found For RAM lock_rcnt_shadow_reg. We will not be able to pipeline it. This may degrade performance.
RAM Pipeline Warning: Read Address Register Found For RAM lock_ccnt_reg. We will not be able to pipeline it. This may degrade performance.
RAM Pipeline Warning: Read Address Register Found For RAM lock_ccnt_shadow_reg. We will not be able to pipeline it. This may degrade performance.
RAM Pipeline Warning: Read Address Register Found For RAM lock_rcnt_shadow_reg. We will not be able to pipeline it. This may degrade performance.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (desc_cnt_vfifo_lut/\fifo_lut_1/sram_wadr_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[0][par][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wpl_data_num_buf_p1_reg[1][par][23] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][33]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][32]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][31]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][30]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][29]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][28]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][27]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][26]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][25]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][24]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][23]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][22]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][21]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][20]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][19]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][18]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][17]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][16]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][15]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][14]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][13]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][12]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][11]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][10]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][9]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][8]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][7]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][6]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][5]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][4]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][3]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][2]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][1]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][0]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (RAM_INST[0].u_ram/rdt0_reg[34]) is unused and will be removed from module qdma_v4_0_2_dma5_fifo_lut__parameterized20.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][66]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][65]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][64]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][63]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][62]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][61]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][60]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][59]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][58]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][57]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][56]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][55]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][54]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][53]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][52]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][51]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][50]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][49]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][48]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][47]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][46]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][45]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][44]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][43]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][42]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][41]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
WARNING: [Synth 8-3332] Sequential element (fifo_lut_0/REG_OUTPUT.out_data_reg[0][40]) is unused and will be removed from module qdma_v4_0_2_dma5_vfifo_lut__paramet
erized3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Synth 8-7067] Removed DRAM instance req_fifo/i_2/RAM_INST[0].u_ram/sram_reg_0_15_42_48 from module qdma_v4_0_2_dma5_fifo_lut__parameterized40 due to constant
 propagation
INFO: [Synth 8-5546] ROM "nxt_reg_water_mark_ram_ren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_byp_tag_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_cfg_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_cfg_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_err_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_fatal_err_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_int_timer_tick_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_cnt_csr_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_dbg_pfch_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_wrb_coal_max_buf_sz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_first_err_qid_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_timer_cnt_ram_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_timer_cnt_ram_ren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_dbg_pfch_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_dbg_pfch_ren" won't be mapped to RAM because it is too sparse
RAM Pipeline Warning: Read Address Register Found For RAM lock_ccnt_reg. We will not be able to pipeline it. This may degrade performance.
RAM Pipeline Warning: Read Address Register Found For RAM lock_rcnt_shadow_reg. We will not be able to pipeline it. This may degrade performance.
RAM Pipeline Warning: Read Address Register Found For RAM lock_ccnt_reg. We will not be able to pipeline it. This may degrade performance.
RAM Pipeline Warning: Read Address Register Found For RAM lock_rcnt_shadow_reg. We will not be able to pipeline it. This may degrade performance.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr/srch_req_port_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multq_st_en.u_mdma_c2h_wrb /\dec_ctx_wrstg_reg[std_byte_ofst][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multq_st_en.u_mdma_c2h_wrb /\dec_ctx_wrstg_reg[std_byte_ofst][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multq_st_en.u_mdma_c2h_wrb /\dec_ctx_wrstg_reg[std_byte_ofst][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multq_st_en.u_mdma_c2h_wrb /\dec_ctx_wrstg_reg[ent_byte_ofst][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multq_st_en.u_mdma_c2h_wrb /\dec_ctx_wrstg_reg[ent_byte_ofst][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multq_st_en.u_mdma_c2h_wrb /\dec_ctx_wrstg_reg[ent_byte_ofst][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multq_st_en.u_mdma_c2h_wrb /\dec_ctx_wrstg_reg[orig][rsv][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multq_st_en.u_mdma_c2h_wrb /\dec_ctx_wrstg_reg[orig][rsv][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multq_st_en.u_mdma_c2h_wrb /\dec_ctx_wrstg_reg[orig][rsv][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multq_st_en.u_mdma_c2h_wrb /\dec_ctx_wrstg_reg[orig][rsv][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multq_st_en.u_mdma_c2h_wrb /\dec_ctx_wrstg_reg[orig][rsv][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multq_st_en.u_mdma_c2h_wrb /\dec_ctx_wrstg_reg[orig][rsv][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multq_st_en.u_mdma_c2h_wrb /\dec_ctx_wrstg_reg[orig][rsv][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multq_st_en.u_mdma_c2h_wrb /\dec_ctx_wrstg_reg[orig][rsv][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multq_st_en.u_mdma_c2h_wrb /\dec_ctx_wrstg_reg[orig][rsv][8] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[0]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[0]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[31]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[30]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[30]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[30]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[29]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[29]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[28]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[28]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[27]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[27]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[26]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[26]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[25]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[25]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[24]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[24]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[23]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[23]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[22]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[21]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[21]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[20]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[20]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[19]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[19]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[18]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[18]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[17]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[17]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[16]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[16]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[15]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[14]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[13]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[12]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[12]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[11]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[11]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[10]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[10]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[9]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[9]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[8]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[8]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[7]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[7]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[6]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[5]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[5]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[4]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[4]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[3]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[3]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[2]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[2]'
INFO: [Synth 8-3886] merging instance 'mdma_err_handling_inst/csr_addr_d1_reg[1]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[1]'
INFO: [Synth 8-3886] merging instance 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[31]' (FDR) to 'mdma_fatal_err_handling_inst/csr_addr_d1_reg[30]'
INFO: [Synth 8-3886] merging instance 'multq_st_en.mdma_c2h_timer_inst/timer_inval_end_cnt_reg[0][11]' (FDRE) to 'multq_st_en.mdma_c2h_timer_inst/timer_inval_end_cn
t_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'multq_st_en.mdma_c2h_timer_inst/timer_inval_end_cnt_reg[1][11]' (FDRE) to 'multq_st_en.mdma_c2h_timer_inst/timer_inval_end_cn
t_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'multq_st_en.mdma_c2h_timer_inst/timer_inval_end_cnt_reg[2][11]' (FDRE) to 'multq_st_en.mdma_c2h_timer_inst/timer_inval_end_cn
t_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'err_stat_in_qid_reg_reg[rsvd1][0]' (FDRE) to 'err_stat_in_qid_reg_reg[rsvd1][1]'
INFO: [Synth 8-3886] merging instance 'err_stat_in_qid_reg_reg[rsvd1][1]' (FDRE) to 'err_stat_in_qid_reg_reg[rsvd1][2]'
INFO: [Synth 8-3886] merging instance 'err_stat_in_qid_reg_reg[rsvd1][2]' (FDRE) to 'err_stat_in_qid_reg_reg[rsvd][0]'
INFO: [Synth 8-3886] merging instance 'err_stat_in_qid_reg_reg[rsvd][0]' (FDRE) to 'err_stat_in_qid_reg_reg[rsvd][1]'
INFO: [Synth 8-3886] merging instance 'err_stat_in_qid_reg_reg[rsvd][1]' (FDRE) to 'err_stat_in_qid_reg_reg[rsvd][2]'
INFO: [Synth 8-3886] merging instance 'err_stat_in_qid_reg_reg[rsvd][2]' (FDRE) to 'err_stat_in_qid_reg_reg[rsvd][3]'
INFO: [Synth 8-3886] merging instance 'err_stat_in_qid_reg_reg[rsvd][3]' (FDRE) to 'err_stat_in_qid_reg_reg[rsvd][4]'
INFO: [Synth 8-3886] merging instance 'err_stat_in_qid_reg_reg[rsvd][4]' (FDRE) to 'err_stat_in_qid_reg_reg[rsvd][5]'
INFO: [Synth 8-3886] merging instance 'err_stat_in_qid_reg_reg[rsvd][5]' (FDRE) to 'err_stat_in_qid_reg_reg[rsvd][6]'
INFO: [Synth 8-3886] merging instance 'err_stat_in_qid_reg_reg[rsvd][6]' (FDRE) to 'err_stat_in_qid_reg_reg[rsvd][7]'
INFO: [Synth 8-3886] merging instance 'err_stat_in_qid_reg_reg[rsvd][7]' (FDRE) to 'err_stat_in_qid_reg_reg[rsvd][8]'
INFO: [Synth 8-3886] merging instance 'err_stat_in_qid_reg_reg[rsvd][8]' (FDRE) to 'err_stat_in_qid_reg_reg[rsvd][9]'
INFO: [Synth 8-3886] merging instance 'err_stat_in_qid_reg_reg[rsvd][9]' (FDRE) to 'err_stat_in_qid_reg_reg[rsvd][10]'
INFO: [Synth 8-3886] merging instance 'multq_st_en.mdma_c2h_timer_inst/dsc_exp_fifo/credit_reg[5]' (FDR) to 'multq_st_en.mdma_c2h_timer_inst/ctxt_cp_reg[data][7][0]
'
INFO: [Synth 8-3886] merging instance 'multq_st_en.mdma_c2h_timer_inst/dsc_exp_fifo/credit_reg[3]' (FDR) to 'multq_st_en.mdma_c2h_timer_inst/ctxt_cp_reg[data][7][0]
'
INFO: [Synth 8-3886] merging instance 'multq_st_en.mdma_c2h_timer_inst/dsc_exp_fifo/credit_reg[2]' (FDR) to 'multq_st_en.mdma_c2h_timer_inst/ctxt_cp_reg[data][7][0]
'
INFO: [Synth 8-3886] merging instance 'multq_st_en.mdma_c2h_timer_inst/dsc_exp_fifo/credit_reg[1]' (FDR) to 'multq_st_en.mdma_c2h_timer_inst/ctxt_cp_reg[data][7][0]
'
INFO: [Synth 8-3886] merging instance 'multq_st_en.mdma_c2h_timer_inst/dsc_exp_fifo/credit_reg[0]' (FDR) to 'multq_st_en.mdma_c2h_timer_inst/ctxt_cp_reg[data][7][0]
'
INFO: [Synth 8-3886] merging instance 'multq_st_en.mdma_c2h_timer_inst/wrap_fifo[2].wrap_fifo/credit_reg[2]' (FDR) to 'multq_st_en.mdma_c2h_timer_inst/ctxt_cp_reg[d
ata][7][0]'
INFO: [Synth 8-3886] merging instance 'multq_st_en.mdma_c2h_timer_inst/wrap_fifo[2].wrap_fifo/credit_reg[0]' (FDR) to 'multq_st_en.mdma_c2h_timer_inst/ctxt_cp_reg[d
ata][7][0]'
INFO: [Synth 8-3886] merging instance 'multq_st_en.mdma_c2h_timer_inst/wrap_fifo[0].wrap_fifo/credit_reg[2]' (FDR) to 'multq_st_en.mdma_c2h_timer_inst/ctxt_cp_reg[d
ata][7][0]'
INFO: [Synth 8-3886] merging instance 'multq_st_en.mdma_c2h_timer_inst/wrap_fifo[0].wrap_fifo/credit_reg[0]' (FDR) to 'multq_st_en.mdma_c2h_timer_inst/ctxt_cp_reg[d
ata][7][0]'
INFO: [Synth 8-3886] merging instance 'multq_st_en.mdma_c2h_timer_inst/c2h_timer_fifo_bram[3].timer_fifo_bram_inst/crdt_cnt_reg[13]' (FDR) to 'multq_st_en.mdma_c2h_
timer_inst/ctxt_cp_reg[data][7][0]'
INFO: [Synth 8-3886] merging instance 'multq_st_en.mdma_c2h_timer_inst/c2h_timer_fifo_bram[3].timer_fifo_bram_inst/crdt_cnt_reg[12]' (FDR) to 'multq_st_en.mdma_c2h_
timer_inst/ctxt_cp_reg[data][7][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'tlplen_ff_reg' and it is trimmed from '11' to '10' bits. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/pr
oject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:19840]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_axi_litex_wstrb_ff_reg' and it is trimmed from '32' to '4' bits. [/home/jw2282/OSNT-PLUS/hw/projects/
osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:12433]
INFO: [Synth 8-5546] ROM "tx_msg_update" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_update" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "global_intr_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "global_intr_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "port_number" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "port_number" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_err_uncor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_err_uncor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_hdr_l" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_aximm_mgmt.aximm_wr_mgmt_inst/mps_mask_reg' and it is trimmed from '16' to '12' bits. [/home/jw2282
/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:109662]
WARNING: [Synth 8-3936] Found unconnected internal register 'pcie_wr_mgmt_inst/mps_mask_reg' and it is trimmed from '16' to '12' bits. [/home/jw2282/OSNT-PLUS/hw/pr
ojects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:109662]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
WARNING: [Synth 8-6014] Unused sequential element WTLP_PAR_FIFO_1/MemArray_reg was removed.
WARNING: [Synth 8-6014] Unused sequential element WTLP_PAR_FIFO_0/MemArray_reg was removed.
WARNING: [Synth 8-3936] Found unconnected internal register 'aln_idx_reg' and it is trimmed from '7' to '6' bits. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/projec
t/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/hdl/qdma_v4_0_vlsyn_rfs.sv:104842]
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"rc_new/stg2_aln/stg2_tag_ram/sram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "rc_new/stg2_aln/stg2_tag_ram/sram_reg"
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Synth 8-5544] ROM "msix_next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
RAM ("\c2h_inst/cpl_fifo_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg ") is too shallow (depth = 512) to use URAM. Cho
osing BRAM instead of URAM
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/hom
e/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/system_config_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:15:56 ; elapsed = 00:17:16 . Memory (MB): peak = 8106.082 ; gain = 5174.406 ; free physical = 450
16 ; free virtual = 49686
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "inst/bootmem_reg" defined in module: "u_osnt_bram_0" implemented as Ultra-Ram has no pipeline registers. It is recommended to use p
ipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "inst/bootmem_reg" defined in module: "u_osnt_bram_1" implemented as Ultra-Ram has no pipeline registers. It is recommended to use p
ipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/
qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst" implemented as U
ltra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/
qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/PFCH_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst" implemente
d as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/
qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst" implemented
as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/
qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst" implemented
 as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------
-------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---
+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name
                                                                   | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W
| R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------
-------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---
+---+------------------+---------+--------------+--------------------------+-------------+
|u_osnt_bram_0
                                                                   | inst/bootmem_reg                 | 2 K x 736              |   | R | 2 K x 736              | W
|   | Port A and B     | 11      | 1x1          | 0                        | 0           |
|u_osnt_bram_1
                                                                   | inst/bootmem_reg                 | 2 K x 736              |   | R | 2 K x 736              | W
|   | Port A and B     | 11      | 1x1          | 0                        | 0           |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpr
am_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | 4 K x 303              |   | R | 4 K x 303              | W
|   | Port A and B     | 5       | 1x1          | 0                        | 0           |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/PFCH_CTXT_RAM_INST/RAM_ENABLED.xpm_memor
y_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 46               |   | R | 2 K x 46               | W
|   | Port A and B     | 1       | 1x1          | 0                        | 0           |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_
sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 172              |   | R | 1 K x 172              | W
|   | Port A and B     | 3       | 1x1          | 0                        | 0           |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_CTXT_RAM_INST/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 4 K x 200              |   | R | 4 K x 200              | W
|   | Port A and B     | 3       | 1x1          | 0                        | 0           |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------
-------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---
+---+------------------+---------+--------------+--------------------------+-------------+

Note: The table above is a preliminary report that shows the Ultra RAMs at the current stage of the synthesis flow. Some Ultra RAMs may be reimplemented as non Ultr
a RAM primitives later in the synthesis flow. Multiple instantiated Ultra RAMs are reported only once. Fields "FF provided for Pipeline" and "FF absorbed" respectiv
ely indicate number of registers available for pipelining and number of registers absorbed in the URAM matrix for pipelining.

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------+------------------------------------+------------------------+---+---+----------------------
--+---+---+------------------+--------+--------+-----------------+
|Module Name
                                                                       | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width
) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------+------------------------------------+------------------------+---+---+----------------------
--+---+---+------------------+--------+--------+-----------------+
|input_fifo/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg   | 64 x 625(READ_FIRST)   | W |   | 64 x 625(WRITE_FIRST)
  |   | R | Port A and B     | 0      | 9      |                 |
|\rx_fifo_intf/u_rxqueue /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg   | 128 x 705(NO_CHANGE)   | W |   | 128 x 705(WRITE_FIRST
) |   | R | Port A and B     | 0      | 10     |                 |
|\converter_tx/nf_converter/input_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg   | 64 x 625(READ_FIRST)   | W |   | 64 x 625(WRITE_FIRST)
  |   | R | Port A and B     | 0      | 9      |                 |
|\tx_fifo_intf/u_tx_fifo /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg   | 128 x 705(NO_CHANGE)   | W |   | 128 x 705(WRITE_FIRST
) |   | R | Port A and B     | 0      | 10     |                 |
|input_fifo/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg   | 64 x 625(READ_FIRST)   | W |   | 64 x 625(WRITE_FIRST)
  |   | R | Port A and B     | 0      | 9      |                 |
|\rx_fifo_intf/u_rxqueue /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg   | 128 x 705(NO_CHANGE)   | W |   | 128 x 705(WRITE_FIRST
) |   | R | Port A and B     | 0      | 10     |                 |
|\converter_tx/nf_converter/input_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg   | 64 x 625(READ_FIRST)   | W |   | 64 x 625(WRITE_FIRST)
  |   | R | Port A and B     | 0      | 9      |                 |
|\tx_fifo_intf/u_tx_fifo /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg   | 128 x 705(NO_CHANGE)   | W |   | 128 x 705(WRITE_FIRST
) |   | R | Port A and B     | 0      | 10     |                 |
|u_nf_attachment_dma/inst/rx_fifo_intf/u_rxqueue/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg   | 128 x 705(NO_CHANGE)   | W |   | 128 x 705(WRITE_FIRST
) |   | R | Port A and B     | 1      | 8      |                 |
|u_nf_attachment_dma/inst/converter_rx/\nf_converter/input_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg   | 64 x 625(READ_FIRST)   | W |   | 64 x 625(WRITE_FIRST)
  |   | R | Port A and B     | 0      | 9      |                 |
|u_nf_attachment_dma/inst/converter_tx/\nf_converter/input_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg   | 32 x 1201(READ_FIRST)  | W |   | 32 x 1201(WRITE_FIRST
) |   | R | Port A and B     | 0      | 17     |                 |
|u_nf_attachment_dma/inst/tx_fifo_intf/u_tx_fifo/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg   | 128 x 705(NO_CHANGE)   | W |   | 128 x 705(WRITE_FIRST
) |   | R | Port A and B     | 0      | 10     |                 |
|u_cache/u_mdma_fifo_ll
                                                                       | u_nptr_ram/sram_reg                | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)
  |   | R | Port A and B     | 1      | 0      | 1               |
|u_cache
                                                                       | u_err_ctxt_ram/sram_reg            | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)
  |   | R | Port A and B     | 1      | 0      |                 |
|xpm_memory_base__parameterized12:
                                                                       | gen_wr_a.gen_word_narrow.mem_reg   | 64 x 52(READ_FIRST)    | W |   | 64 x 52(WRITE_FIRST)
  |   | R | Port A and B     | 0      | 1      |                 |
|u_req_fab_wr
                                                                       | aximm_en.u_aximm_pld_data/sram_reg | 64 x 577(READ_FIRST)   | W |   | 64 x 577(WRITE_FIRST)
  |   | R | Port A and B     | 1      | 8      |                 |
|u_req_fab_wr
                                                                       | u_pcie_pld_data/sram_reg           | 64 x 577(READ_FIRST)   | W |   | 64 x 577(WRITE_FIRST)
  |   | R | Port A and B     | 1      | 8      |                 |
|rc_new/stg2_aln
                                                                       | stg2_tag_ram/sram_reg              | 256 x 7(READ_FIRST)    | W |   | 256 x 7(WRITE_FIRST)
  |   | R | Port A and B     | 1      | 0      | 1               |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/TAG_RAM_EVEN/RAM_ENABLED.xpm_memory_sdpr
am_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg   | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)
  |   | R | Port A and B     | 1      | 0      | 1               |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/TAG_RAM_ODD/RAM_ENABLED.xpm_memory_sdpra
m_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg   | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)
  |   | R | Port A and B     | 1      | 0      | 1               |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/FUNC_MAP_RAM/RAM_ENABLED.xpm_memory_sdpr
am_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg   | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)
  |   | R | Port A and B     | 1      | 0      |                 |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/H2C_PCIE_DSC_CPLI_RAM/RAM_ENABLED.xpm_me
mory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg   | 512 x 121(READ_FIRST)  | W |   | 512 x 121(WRITE_FIRST
) |   | R | Port A and B     | 0      | 2      |                 |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/H2C_PCIE_DSC_CPLD_RAM/RAM_ENABLED.xpm_me
mory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg   | 512 x 512(READ_FIRST)  | W |   | 512 x 512(WRITE_FIRST
) |   | R | Port A and B     | 1      | 7      |                 |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/H2C_ST_PLD/RAM_ENABLED.xpm_memory_sdpram
_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg   | 512 x 576(READ_FIRST)  | W |   | 512 x 576(WRITE_FIRST
) |   | R | Port A and B     | 0      | 8      |                 |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/C2H_ST_PLD/RAM_ENABLED.xpm_memory_sdpram
_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg   | 512 x 576(READ_FIRST)  | W |   | 512 x 576(WRITE_FIRST
) |   | R | Port A and B     | 0      | 8      |                 |
|xpm_memory_base__parameterized19:
                                                                       | gen_wr_a.gen_word_narrow.mem_reg   | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST
) |   | R | Port A and B     | 0      | 8      |                 |
|xpm_memory_base__parameterized19:
                                                                       | gen_wr_a.gen_word_narrow.mem_reg   | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST
) |   | R | Port A and B     | 0      | 8      |                 |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/QID_FIFO_RAM/RAM_ENABLED.xpm_memory_sdpr
am_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg   | 512 x 56(READ_FIRST)   | W |   | 512 x 56(WRITE_FIRST)
  |   | R | Port A and B     | 0      | 1      |                 |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/INT_CTXT_RAM_INST/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg   | 256 x 114(READ_FIRST)  | W |   | 256 x 114(WRITE_FIRST
) |   | R | Port A and B     | 0      | 2      |                 |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/DESC_REQ_FIFO_RAM_INST/RAM_ENABLED.xpm_m
emory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg   | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)
  |   | R | Port A and B     | 0      | 1      |                 |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/CHAIN_LL_RAM_INST/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg   | 128 x 172(READ_FIRST)  | W |   | 128 x 172(WRITE_FIRST
) |   | R | Port A and B     | 1      | 2      |                 |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/c2h_timer_ram_inst_0/RAM_ENABLED.xpm_mem
ory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg   | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)
  |   | R | Port A and B     | 0      | 1      | 1               |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/c2h_timer_ram_inst_1/RAM_ENABLED.xpm_mem
ory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg   | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)
  |   | R | Port A and B     | 0      | 1      | 1               |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/c2h_timer_ram_inst_2/RAM_ENABLED.xpm_mem
ory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg   | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)
  |   | R | Port A and B     | 0      | 1      | 1               |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/c2h_timer_ram_inst_3/RAM_ENABLED.xpm_mem
ory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg   | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)
  |   | R | Port A and B     | 0      | 1      | 1               |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/PEND_FIFO_RAM_INST/RAM_ENABLED.xpm_memor
y_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst     | gen_wr_a.gen_word_narrow.mem_reg   | 256 x 131(READ_FIRST)  | W |   | 256 x 131(WRITE_FIRST
) |   | R | Port A and B     | 0      | 2      |                 |
|xpm_memory_base__parameterized30:
                                                                       | gen_wr_a.gen_word_narrow.mem_reg   | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)
  |   | R | Port A and B     | 1      | 0      |                 |
|xpm_memory_base__parameterized30:
                                                                       | gen_wr_a.gen_word_narrow.mem_reg   | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)
  |   | R | Port A and B     | 1      | 0      |                 |
|\c2h_inst/cpl_fifo_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg   | 512 x 43(READ_FIRST)   | W |   | 512 x 43(WRITE_FIRST)
  |   | R | Port A and B     | 0      | 1      |                 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------+------------------------------------+------------------------+---+---+----------------------
--+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Bloc
k RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once.

Distributed RAM: Preliminary Mapping    Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------
------------------------------------------------------------------+-------------------------------------------------------------------------------------------------
-------------+----------------+----------------------+-----------------+
|Module Name
                                                                  | RTL Object
             | Inference      | Size (Depth x Width) | Primitives      |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------
------------------------------------------------------------------+-------------------------------------------------------------------------------------------------
-------------+----------------+----------------------+-----------------+
|\pcap_fifos[0].pcap_fifo
                                                                  | fifo/queue_reg
             | Implied        | 32 x 705             | RAM32M16 x 51      |
|\pcap_fifos[1].pcap_fifo
                                                                  | fifo/queue_reg
             | Implied        | 32 x 705             | RAM32M16 x 51      |
|pre_pcap_bram_store/pcap_s_fifo
                                                                  | fifo/queue_reg
             | Implied        | 32 x 705             | RAM32M16 x 51      |
|pre_pcap_bram_store/pcap_m_fifo
                                                                  | fifo/queue_reg
             | Implied        | 32 x 705             | RAM32M16 x 51      |
|input_arbiter_0/inst/\in_arb_queues[0].in_arb_fifo
                                                                  | fifo/queue_reg
             | Implied        | 16 x 1281            | RAM32M16 x 92      |
|input_arbiter_0/inst/\in_arb_queues[1].in_arb_fifo
                                                                  | fifo/queue_reg
             | Implied        | 16 x 1281            | RAM32M16 x 92      |
|u_osnt_rate_limiter_0/\inst/_rlim_0._inst
                                                                  | input_fifo/fifo/queue_reg
             | Implied        | 4 x 705              | RAM32M16 x 51      |
|u_osnt_rate_limiter_0/\inst/_rlim_1._inst
                                                                  | input_fifo/fifo/queue_reg
             | Implied        | 4 x 705              | RAM32M16 x 51      |
|u_nic_output_port_lookup_0
                                                                  | inst/input_fifo/fifo/queue_reg
             | Implied        | 4 x 705              | RAM32M16 x 51      |
|u_osnt_extract_metadata_0
                                                                  | inst/extract_metadata_inst/input_fifo_inst/fifo/queue_reg
             | Implied        | 4 x 705              | RAM32M16 x 51      |
|u_osnt_inter_packet_delay_0/inst/\_ipd_0._inst
                                                                  | input_fifo/fifo/queue_reg
             | Implied        | 4 x 705              | RAM32M16 x 51      |
|u_osnt_inter_packet_delay_0/inst/\_ipd_1._inst
                                                                  | input_fifo/fifo/queue_reg
             | Implied        | 4 x 705              | RAM32M16 x 51      |
|\DEFAULT_VALUE_ENABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 16              | RAM32M16 x 2        |
|\u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0 /\inst/converter_rx/axis_fifo_inst
                                                                  | data_fifo/fifo/queue_reg
             | Implied        | 16 x 1153            | RAM32M16 x 83      |
|\u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0 /\inst/converter_rx/axis_fifo_inst
                                                                  | meta_fifo/fifo/queue_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|\converter_tx/nf_converter/DEFAULT_VALUE_DISABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|osnt_mac_attachment__GC0
                                                                  | converter_tx/axis_fifo_inst/data_fifo/fifo/queue_reg
             | Implied        | 32 x 577             | RAM32M16 x 42      |
|osnt_mac_attachment__GC0
                                                                  | converter_tx/axis_fifo_inst/meta_fifo/fifo/queue_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|\DEFAULT_VALUE_ENABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 16              | RAM32M16 x 2        |
|\u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1 /\inst/converter_rx/axis_fifo_inst
                                                                  | data_fifo/fifo/queue_reg
             | Implied        | 16 x 1153            | RAM32M16 x 83      |
|\u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1 /\inst/converter_rx/axis_fifo_inst
                                                                  | meta_fifo/fifo/queue_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|\converter_tx/nf_converter/DEFAULT_VALUE_DISABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|osnt_mac_attachment__xdcDup__1__GC0
                                                                  | converter_tx/axis_fifo_inst/data_fifo/fifo/queue_reg
             | Implied        | 32 x 577             | RAM32M16 x 42      |
|osnt_mac_attachment__xdcDup__1__GC0
                                                                  | converter_tx/axis_fifo_inst/meta_fifo/fifo/queue_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|u_nf_attachment_dma/inst/converter_rx/\nf_converter/DEFAULT_VALUE_DISABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|u_nf_attachment_dma/inst/converter_rx
                                                                  | axis_fifo_inst/data_fifo/fifo/queue_reg
             | Implied        | 32 x 577             | RAM32M16 x 42      |
|u_nf_attachment_dma/inst/converter_rx
                                                                  | axis_fifo_inst/meta_fifo/fifo/queue_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|u_nf_attachment_dma/inst/converter_tx/\nf_converter/DEFAULT_VALUE_DISABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|u_nf_attachment_dma/inst/converter_tx
                                                                  | axis_fifo_inst/data_fifo/fifo/queue_reg
             | Implied        | 32 x 577             | RAM32M16 x 42      |
|u_nf_attachment_dma/inst/converter_tx
                                                                  | axis_fifo_inst/meta_fifo/fifo/queue_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|i_cmac_usplus_0_lbus2axis
                                                                  | SEG_LOOP3[0].fifo_sync_inst/buffer_reg
             | Implied        | 8 x 136              | RAM32M16 x 10      |
|i_cmac_usplus_0_lbus2axis
                                                                  | SEG_LOOP3[1].fifo_sync_inst/buffer_reg
             | Implied        | 8 x 136              | RAM32M16 x 10      |
|i_cmac_usplus_0_lbus2axis
                                                                  | SEG_LOOP3[2].fifo_sync_inst/buffer_reg
             | Implied        | 8 x 136              | RAM32M16 x 10      |
|i_cmac_usplus_0_lbus2axis
                                                                  | SEG_LOOP3[3].fifo_sync_inst/buffer_reg
             | Implied        | 8 x 136              | RAM32M16 x 10      |
|i_cmac_usplus_1_lbus2axis
                                                                  | SEG_LOOP3[0].fifo_sync_inst/buffer_reg
             | Implied        | 8 x 136              | RAM32M16 x 10      |
|i_cmac_usplus_1_lbus2axis
                                                                  | SEG_LOOP3[1].fifo_sync_inst/buffer_reg
             | Implied        | 8 x 136              | RAM32M16 x 10      |
|i_cmac_usplus_1_lbus2axis
                                                                  | SEG_LOOP3[2].fifo_sync_inst/buffer_reg
             | Implied        | 8 x 136              | RAM32M16 x 10      |
|i_cmac_usplus_1_lbus2axis
                                                                  | SEG_LOOP3[3].fifo_sync_inst/buffer_reg
             | Implied        | 8 x 136              | RAM32M16 x 10      |
|\chn_dsc_out_fifo[0].DSC_OUT_FIFO
                                                                  | MemArray_reg
             | User Attribute | 4 x 622              | RAM32M16 x 45      |
|\chn_dsc_out_fifo[1].DSC_OUT_FIFO
                                                                  | MemArray_reg
             | User Attribute | 4 x 622              | RAM32M16 x 45      |
|\fab_wb_fifo[0].FAB_WB_FIFO
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 38               | RAM32M16 x 3        |
|\fab_wb_fifo[1].FAB_WB_FIFO
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 38               | RAM32M16 x 3        |
|dma_dsc_reg/DSC_IRQ_FIFO
                                                                  | MemArray_reg
             | User Attribute | 32 x 84              | RAM32M16 x 6        |
|RCP_EVT_FIFO
                                                                  | MemArray_reg
             | User Attribute | 128 x 39             | RAM64M8 x 12        |
|CHNL_RRQ
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 274             | RAM32M16 x 20      |
|pcie_rrq_slice
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 285              | RAM32M16 x 21      |
|qdma_v4_0_2_dma5_dsc_eng__GB3
                                                                  | dsc_cpld_ram[1].u_ram/sram_reg
             | User Attribute | 256 x 2              | RAM256X1D x 2      |
|qdma_v4_0_2_dma5_dsc_eng__GB3
                                                                  | dsc_cpld_ram[0].u_ram/sram_reg
             | User Attribute | 256 x 2              | RAM256X1D x 2      |
|qdma_v4_0_2_dma5_dsc_eng__GB3
                                                                  | chn_qid_evt_arb[1].qid_evt_arb/arb_req_ram_reg
             | User Attribute | 8 x 256              | RAM16X1S x 256    |
|qdma_v4_0_2_dma5_dsc_eng__GB3
                                                                  | chn_qid_evt_arb[0].qid_evt_arb/arb_req_ram_reg
             | User Attribute | 8 x 256              | RAM16X1S x 256    |
|mdma_pkt_rd_core_inst/u_dsci_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 273              | RAM32M16 x 20      |
|mdma_pkt_rd_core_inst/pend_fifo
                                                                  | RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 131              | RAM32M16 x 10      |
|mdma_pkt_rd_core_inst/mqdma_dsco_fifo
                                                                  | fifo_data_reg
             | User Attribute | 8 x 80               | RAM32M16 x 6        |
|mdma_pkt_rd_core_inst
                                                                  | reg_glbl_host_id_shadow_reg
             | Implied        | 16 x 1               | RAM16X1D x 1        |
|u_ctxt_mgr
                                                                  | lock_rcnt_reg
             | Implied        | 16 x 5               | RAM32M16 x 1        |
|u_ctxt_mgr
                                                                  | lock_ccnt_reg
             | Implied        | 16 x 5               | RAM32M16 x 1        |
|u_ctxt_mgr
                                                                  | lock_ccnt_shadow_reg
             | Implied        | 16 x 5               | RAM32M16 x 1        |
|u_ctxt_mgr
                                                                  | u_cache_data/sram_reg
             | User Attribute | 16 x 46              | RAM32M16 x 4        |
|u_ctxt_mgr
                                                                  | lock_rcnt_shadow_reg
             | Implied        | 16 x 5               | RAM32M16 x 1        |
|u_ctxt_mgr
                                                                  | u_cache/u_fl_vec/u_free_vec/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 4                | RAM32M16 x 1        |
|u_ctxt_mgr
                                                                  | u_cache/u_fl_vec/u_ram/sram_reg
             | User Attribute | 4 x 4                | RAM32M16 x 1        |
|u_c2hst_sts
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 77              | RAM32M16 x 6        |
|tm_sts_out_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 73               | RAM32M16 x 6        |
|u_desc_req_lat
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 32 x 96              | RAM32M16 x 7        |
|u_desc_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 53              | RAM32M16 x 4        |
|u_desc_cnt_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 9               | RAM32M16 x 1        |
|u_dsc_crdt_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 8 x 66               | RAM32M16 x 5        |
|evt_cmp_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 19               | RAM32M16 x 2        |
|ctxt_mgr_evt_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 13              | RAM32M16 x 1        |
|qdma_v4_0_2_dma5_mdma_c2h_pfch__GB0
                                                                  | u_mdma_desc_reqid_vfifo/bram_enable_gen.vfifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_
ram/sram_reg | User Attribute | 4 x 64               | RAM32M16 x 5        |
|u_cache/u_dsc_cmp_fifo_lut
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 8 x 401              | RAM32M16 x 29      |
|u_cache/u_mdma_fifo_ll/u_fl_vec
                                                                  | u_free_vec/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 32 x 10              | RAM32M16 x 1        |
|u_cache/u_mdma_fifo_ll/u_fl_vec
                                                                  | u_ram/sram_reg
             | User Attribute | 32 x 32              | RAM32M16 x 3        |
|u_cache/u_mdma_fifo_ll
                                                                  | tptr_reg
             | User Attribute | 16 x 10              | RAM32M16 x 1        |
|u_cache/u_mdma_fifo_ll
                                                                  | hptr_reg
             | User Attribute | 16 x 10              | RAM32M16 x 2        |
|u_cache/u_deq_lat_fifo_lut
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 31               | RAM32M16 x 3        |
|u_cache/u_deq_skid_vfifo_lut
                                                                  | fifo_lut_0/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 32 x 159             | RAM32M16 x 12      |
|u_cache/u_lru
                                                                  | u_qid_ram/sram_reg
             | User Attribute | 16 x 12              | RAM32M16 x 1        |
|desc_req_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 35               | RAM32M16 x 3        |
|desc_rsp_vfifo_lut
                                                                  | fifo_lut_0/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 159              | RAM32M16 x 12      |
|arb_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 216              | RAM32M16 x 16      |
|qid_vfifo
                                                                  | bram_enable_gen.vfifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 56               | RAM32M16 x 4        |
|wr_hdr_vfifo_lut
                                                                  | fifo_lut_0/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 116              | RAM32M16 x 9        |
|wcp_vfifo_lut
                                                                  | fifo_lut_0/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 64 x 6               | RAM64M8 x 1          |
|pld_st_vfifo_lut
                                                                  | fifo_lut_0/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 64 x 68              | RAM64M8 x 10        |
|desc_cnt_vfifo_lut
                                                                  | fifo_lut_0/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 32 x 6               | RAM32M16 x 1        |
|qdma_v4_0_2_dma5_mdma_c2h_dma_wr_engine
                                                                  | reg_glbl_host_id_shadow_reg[0][vch_c2h_payload]
             | Implied        | 16 x 1               | RAM16X1D x 1        |
|req_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 49              | RAM32M16 x 4        |
|hdr_fifo
                                                                  | ram_reg
             | User Attribute | 16 x 112             | RAM32M16 x 8        |
|pld_fifo
                                                                  | ram_reg
             | User Attribute | 16 x 512             | RAM32M16 x 37      |
|tag_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 15              | RAM32M16 x 2        |
|qdma_v4_0_2_dma5_mdma_wrb_coal
                                                                  | reg_glbl_host_id_shadow_reg
             | Implied        | 16 x 1               | RAM16X1D x 1        |
|qdma_v4_0_2_dma5_mdma_wrb_coal
                                                                  | WRB_COAL_CTRL_RAM/the_bram_reg
             | User Attribute | 16 x 130             | RAM32M16 x 10      |
|mdma_c2h_reg_inst
                                                                  | int_cnt_csr_reg_reg
             | Implied        | 16 x 16              | RAM32M16 x 2        |
|qdma_v4_0_2_dma5_mdma_c2h__GCB2
                                                                  | mdma_c2h_int_inst/wrb_int_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 84               | RAM32M16 x 6        |
|qdma_v4_0_2_dma5_mdma_c2h__GCB2
                                                                  | mdma_c2h_int_inst/h2c_int_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 84               | RAM32M16 x 6        |
|qdma_v4_0_2_dma5_mdma_c2h__GCB2
                                                                  | mdma_c2h_int_inst/dyn_int_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 29               | RAM32M16 x 3        |
|qdma_v4_0_2_dma5_mdma_c2h__GCB2
                                                                  | mdma_c2h_int_inst/mdma_c2h_int_coal_inst/reg_glbl_host_id_shadow_reg
             | Implied        | 16 x 1               | RAM16X1D x 1        |
|qdma_v4_0_2_dma5_mdma_c2h__GCB2
                                                                  | mdma_c2h_int_inst/mdma_c2h_int_coal_inst/func_ctxt_ram_reg
             | Implied        | 256 x 12             | RAM64M8 x 8          |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | c2h_timer_fifo_bram[0].timer_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 24               | RAM32M16 x 2        |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | c2h_timer_fifo_bram[1].timer_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 24               | RAM32M16 x 2        |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | c2h_timer_fifo_bram[2].timer_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 24               | RAM32M16 x 2        |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | c2h_timer_fifo_bram[3].timer_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 24               | RAM32M16 x 2        |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | wrap_fifo[0].wrap_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 24               | RAM32M16 x 2        |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | wrap_fifo[1].wrap_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 24               | RAM32M16 x 2        |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | wrap_fifo[2].wrap_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 24               | RAM32M16 x 2        |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | wrap_fifo[3].wrap_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 24               | RAM32M16 x 2        |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | wrb_exp_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 16              | RAM32M16 x 2        |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | dsc_exp_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 16              | RAM32M16 x 2        |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | timer_cnt_ram_reg
             | Implied        | 16 x 16              | RAM32M16 x 2        |
|\multq_st_en.u_mdma_c2h_wrb /u_in_lat_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 563             | RAM32M16 x 41      |
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr
                                                                  | u_cache/u_fl_vec/u_free_vec/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 4                | RAM32M16 x 1        |
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr
                                                                  | u_cache/u_fl_vec/u_ram/sram_reg
             | User Attribute | 4 x 4                | RAM32M16 x 1        |
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr
                                                                  | lock_rcnt_reg
             | Implied        | 16 x 4               | RAM32M16 x 1        |
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr
                                                                  | lock_ccnt_reg
             | Implied        | 16 x 4               | RAM32M16 x 1        |
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr
                                                                  | lock_ccnt_shadow_reg
             | Implied        | 16 x 4               | RAM32M16 x 1        |
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr
                                                                  | u_cache_data/sram_reg
             | User Attribute | 16 x 200             | RAM32M16 x 15      |
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr
                                                                  | lock_rcnt_shadow_reg
             | Implied        | 16 x 4               | RAM32M16 x 1        |
|\multq_st_en.u_mdma_c2h_wrb /u_evt_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 14              | RAM32M16 x 1        |
|\multq_st_en.u_mdma_c2h_wrb /u_wrb_ofifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 725             | RAM32M16 x 52      |
|\multq_st_en.u_mdma_c2h_wrb /u_int_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 86              | RAM32M16 x 7        |
|\multq_st_en.u_mdma_c2h_wrb /u_tmr_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 21              | RAM32M16 x 2        |
|\multq_st_en.u_mdma_c2h_wrb /u_mrkr_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 93              | RAM32M16 x 7        |
|\multq_st_en.u_mdma_c2h_wrb /u_tinv_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 15              | RAM32M16 x 2        |
|\multq_st_en.u_mdma_c2h_wrb /u_rdyn_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 33               | RAM32M16 x 3        |
|\multq_st_en.u_mdma_c2h_wrb
                                                                  | shd_qsz_reg
             | User Attribute | 16 x 16              | RAM32M16 x 2        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][int_msg_awsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][int_msg_awcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][int_msg_awprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][dsc_awsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][dsc_awcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][dsc_awprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][h2c_mm_awsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][h2c_mm_awcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][h2c_mm_awprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][rsv]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][c2h_payload_awsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][c2h_payload_awcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][c2h_payload_awprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][cmpt_awsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][cmpt_awcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][cmpt_awprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][int_aggr_awsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][int_aggr_awcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][int_aggr_awprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_glbl_reg
                                                                  | misc_host_profile_mem_reg[0][smid]
             | Implied        | 16 x 10              | RAM32M16 x 2        |
|u_mdma_glbl_reg
                                                                  | misc_host_profile_mem_reg[0][rsv]
             | Implied        | 16 x 22              | RAM32M16 x 4        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][c2h_mm_arsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][c2h_mm_arcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][c2h_mm_arprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][rsv]
             | User Attribute | 16 x 24              | RAM32M16 x 2        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][dsc_arsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][dsc_arcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][dsc_arprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][h2c_st_arsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][h2c_st_arcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][h2c_st_arprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][h2c_mm_arsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][h2c_mm_arcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][h2c_mm_arprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_c2h_reg
                                                                  | u_ctxt_req_fifo_lut/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 8 x 3                | RAM32M16 x 1        |
|u_mdma_c2h_reg
                                                                  | ctxt_cmd_reg_reg
             | Implied        | 8 x 32               | RAM32M16 x 3        |
|u_mdma_c2h_reg
                                                                  | CTXT_DATA_RAM[7].ctxt_data_reg_reg
             | Implied        | 8 x 32               | RAM32M16 x 3        |
|u_mdma_c2h_reg
                                                                  | CTXT_DATA_RAM[6].ctxt_data_reg_reg
             | Implied        | 8 x 32               | RAM32M16 x 3        |
|u_mdma_c2h_reg
                                                                  | CTXT_DATA_RAM[5].ctxt_data_reg_reg
             | Implied        | 8 x 32               | RAM32M16 x 3        |
|u_mdma_c2h_reg
                                                                  | CTXT_DATA_RAM[4].ctxt_data_reg_reg
             | Implied        | 8 x 32               | RAM32M16 x 3        |
|u_mdma_c2h_reg
                                                                  | CTXT_DATA_RAM[3].ctxt_data_reg_reg
             | Implied        | 8 x 32               | RAM32M16 x 3        |
|u_mdma_c2h_reg
                                                                  | CTXT_DATA_RAM[2].ctxt_data_reg_reg
             | Implied        | 8 x 32               | RAM32M16 x 3        |
|u_mdma_c2h_reg
                                                                  | CTXT_DATA_RAM[1].ctxt_data_reg_reg
             | Implied        | 8 x 32               | RAM32M16 x 3        |
|u_mdma_c2h_reg
                                                                  | CTXT_DATA_RAM[0].ctxt_data_reg_reg
             | Implied        | 8 x 32               | RAM32M16 x 3        |
|mdma_wbrq_arb
                                                                  | Fifowhead.fifoInfo/MemArray_reg
             | User Attribute | 2 x 79               | RAM32M16 x 6        |
|mdma_dsc_wb_core_inst
                                                                  | mqdma_pending_fifo/fifo_data_reg
             | User Attribute | 32 x 43              | RAM32M16 x 4        |
|mdma_dsc_wb_core_inst
                                                                  | mqdma_address_fifo/fifo_data_reg
             | User Attribute | 8 x 108              | RAM32M16 x 8        |
|mdma_dsc_wb_core_inst
                                                                  | mqdma_wbc_pending_fifo/fifo_data_reg
             | User Attribute | 32 x 17              | RAM32M16 x 2        |
|mdma_dsc_wb_core_inst
                                                                  | mqdma_completion_fifo/fifo_data_reg
             | User Attribute | 8 x 86               | RAM32M16 x 7        |
|mdma_dsc_irq_arb
                                                                  | Fifowhead.fifoInfo/MemArray_reg
             | User Attribute | 4 x 84               | RAM32M16 x 6        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | m_axi_awdwlenstq_reg
             | User Attribute | 32 x 8               | RAM32M16 x 1        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | new_m_axi_awsteerq_reg
             | User Attribute | 32 x 4               | RAM32M16 x 1        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | new_m_axi_awaddrq_reg
             | User Attribute | 32 x 32              | RAM32M16 x 3        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | m_axi_awdwlenq_reg
             | User Attribute | 32 x 10              | RAM32M16 x 1        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | m_axi_awlastdwbestq_reg
             | User Attribute | 32 x 4               | RAM32M16 x 1        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | m_axi_awfirstdwbestq_reg
             | User Attribute | 32 x 4               | RAM32M16 x 1        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | m_axi_bardecq_resp_reg
             | User Attribute | 32 x 2               | RAM32X1D x 2        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | m_axi_vfg_offset_reg
             | User Attribute | 32 x 8               | RAM32M16 x 1        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | m_axi_vfg_reg
             | User Attribute | 32 x 1               | RAM32X1D x 1        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | m_axi_funcq_reg
             | User Attribute | 32 x 8               | RAM32M16 x 1        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | m_axi_barq_reg
             | User Attribute | 32 x 3               | RAM32M16 x 1        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | new_m_axi_awsmidq_reg
             | User Attribute | 32 x 10              | RAM32M16 x 1        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | new_m_axi_awprotq_reg
             | User Attribute | 32 x 3               | RAM32M16 x 1        |
|axi4mm_axi_mm_master_rd
                                                                  | new_m_axi_arsteerissueq_reg
             | User Attribute | 8 x 4                | RAM32M16 x 1        |
|axi4mm_axi_mm_master_rd
                                                                  | m_axi_ardwlenissueq_reg
             | User Attribute | 8 x 10               | RAM32M16 x 1        |
|axi4mm_axi_mm_master_rd
                                                                  | new_m_axi_araddrissueq_reg
             | User Attribute | 8 x 32               | RAM32M16 x 3        |
|axi4mm_axi_mm_master_rd
                                                                  | m_axi_vfg_offset_reg
             | User Attribute | 8 x 8                | RAM32M16 x 1        |
|axi4mm_axi_mm_master_rd
                                                                  | m_axi_vfg_reg
             | User Attribute | 8 x 1                | RAM16X1D x 1        |
|axi4mm_axi_mm_master_rd
                                                                  | m_axi_funcq_reg
             | User Attribute | 8 x 8                | RAM32M16 x 1        |
|axi4mm_axi_mm_master_rd
                                                                  | m_axi_barq_reg
             | User Attribute | 8 x 3                | RAM32M16 x 1        |
|axi4mm_axi_mm_master_rd
                                                                  | new_m_axi_arsmidissueq_reg
             | User Attribute | 8 x 10               | RAM32M16 x 1        |
|axi4mm_axi_mm_master_rd
                                                                  | new_m_axi_arprotissueq_reg
             | User Attribute | 8 x 2                | RAM16X1D x 2        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[0].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].x
pm_memory_sdpram_inst /xpm_memory_base_inst                       | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 32 x 51              | RAM32M16 x 4        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[1].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].x
pm_memory_sdpram_inst /xpm_memory_base_inst                       | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 32 x 51              | RAM32M16 x 4        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[2].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].x
pm_memory_sdpram_inst /xpm_memory_base_inst                       | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 32 x 51              | RAM32M16 x 4        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[3].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].x
pm_memory_sdpram_inst /xpm_memory_base_inst                       | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 32 x 51              | RAM32M16 x 4        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[4].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].x
pm_memory_sdpram_inst /xpm_memory_base_inst                       | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 32 x 51              | RAM32M16 x 4        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[5].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].x
pm_memory_sdpram_inst /xpm_memory_base_inst                       | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 32 x 51              | RAM32M16 x 4        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[6].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].x
pm_memory_sdpram_inst /xpm_memory_base_inst                       | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 32 x 51              | RAM32M16 x 4        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[7].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].x
pm_memory_sdpram_inst /xpm_memory_base_inst                       | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 32 x 51              | RAM32M16 x 4        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_pers_map_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_ins
t                                                                 | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 32 x 5               | RAM32M16 x 1        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_attr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base
_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 256 x 28             | RAM64M8 x 16        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_off_map_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_
inst                                                              | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 256 x 12             | RAM64M8 x 8          |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlplbeq_reg
             | User Attribute | 32 x 4               | RAM32M16 x 1        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlpfbeq_reg
             | User Attribute | 32 x 4               | RAM32M16 x 1        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlplengthq_reg
             | User Attribute | 32 x 10              | RAM32M16 x 1        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlplengthmsbq_reg
             | Implied        | 32 x 1               | RAM32X1D x 1        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlptagq_reg
             | User Attribute | 32 x 10              | RAM32M16 x 1        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlpstatuscodeq_reg
             | User Attribute | 32 x 3               | RAM32M16 x 1        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlpreqidq_reg
             | User Attribute | 32 x 16              | RAM32M16 x 2        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlpfuncq_reg
             | User Attribute | 32 x 8               | RAM32M16 x 1        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlptcq_reg
             | User Attribute | 32 x 3               | RAM32M16 x 1        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlpattrq_reg
             | User Attribute | 32 x 3               | RAM32M16 x 1        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlpaddrretlq_reg
             | User Attribute | 32 x 12              | RAM32M16 x 1        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[0].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[1].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[2].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[3].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[4].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[5].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[6].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[7].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[8].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[9].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[10].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[11].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[12].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[13].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[14].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[15].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst
                                                                  | pcie_msg_en.axi4mm_pcie_msg_block_inst/u_rx_msg/MSG_FIFO/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 32 x 519             | RAM32M16 x 38      |
|qdma_v4_0_2_dma5_axi4mm_bridge_top__GC0
                                                                  | axi_enhanced_cfg_slave_inst/axil_fifo_gen.s_axi_ctrl_w_fifo/fifo_data_reg
             | User Attribute | 16 x 36              | RAM32M16 x 3        |
|qdma_v4_0_2_dma5_axi4mm_bridge_top__GC0
                                                                  | axi_enhanced_cfg_slave_inst/axil_fifo_gen.s_axi_ctrl_aw_fifo/fifo_data_reg
             | User Attribute | 16 x 47              | RAM32M16 x 4        |
|u_req_fab_wr/\aximm_en.aximm_hdr_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 32 x 168             | RAM32M16 x 12      |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\gen_aximm_mgmt.aximm_wr_mgmt_inst/req_fifo_lut_gen[0].req_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 44              | RAM32M16 x 4        |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\gen_aximm_mgmt.aximm_wr_mgmt_inst/req_fifo_lut_gen[1].req_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 44              | RAM32M16 x 4        |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\gen_aximm_mgmt.aximm_wr_mgmt_inst/tlp_fifo_lut_gen[0].tlp_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 51              | RAM32M16 x 4        |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\pcie_wr_mgmt_inst/req_fifo_lut_gen[0].req_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 44              | RAM32M16 x 4        |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\pcie_wr_mgmt_inst/req_fifo_lut_gen[1].req_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 44              | RAM32M16 x 4        |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\pcie_wr_mgmt_inst/req_fifo_lut_gen[2].req_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 44              | RAM32M16 x 4        |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\pcie_wr_mgmt_inst/req_fifo_lut_gen[3].req_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 44              | RAM32M16 x 4        |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\pcie_wr_mgmt_inst/req_fifo_lut_gen[4].req_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 44              | RAM32M16 x 4        |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\pcie_wr_mgmt_inst/req_fifo_lut_gen[5].req_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 44              | RAM32M16 x 4        |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\pcie_wr_mgmt_inst/tlp_fifo_lut_gen[0].tlp_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 53              | RAM32M16 x 4        |
|u_req_fab_wr/pcie_hdr_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 32 x 170             | RAM32M16 x 13      |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/u_dma5_req_fabi_21/pcie_eng_wrq_arb
                                                                  | Fifowhead.fifoInfo/MemArray_reg
             | User Attribute | 4 x 169              | RAM32M16 x 13      |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/u_dma5_req_fabi_21/pcie_eng_rrq_arb
                                                                  | Fifowhead.fifoInfo/MemArray_reg
             | User Attribute | 4 x 161              | RAM32M16 x 12      |
|WTLP_DAT_FIFO_0
                                                                  | MemArray_reg
             | User Attribute | 16 x 256             | RAM32M16 x 19      |
|WTLP_DAT_FIFO_1
                                                                  | MemArray_reg
             | User Attribute | 16 x 256             | RAM32M16 x 19      |
|WTLP_HDR_FIFO
                                                                  | MemArray_reg
             | User Attribute | 16 x 148             | RAM32M16 x 11      |
|qdma_v4_0_2_dma5_pcie_req__GC0
                                                                  | TAG_FIFO_EVEN/MemArray_reg
             | User Attribute | 2 x 9                | RAM32M16 x 1        |
|qdma_v4_0_2_dma5_pcie_req__GC0
                                                                  | TAG_FIFO_ODD/MemArray_reg
             | User Attribute | 2 x 9                | RAM32M16 x 1        |
|rc_new/axis_data_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 513              | RAM32M16 x 37      |
|rc_new/axis_tuser_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 61               | RAM32M16 x 5        |
|rc_new/hdr_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 26               | RAM32M16 x 2        |
|rc_new/hdr_fifo
                                                                  | RAM_INST[1].u_ram/sram_reg
             | User Attribute | 4 x 26               | RAM32M16 x 2        |
|rc_new/hdr_fifo
                                                                  | RAM_INST[2].u_ram/sram_reg
             | User Attribute | 4 x 26               | RAM32M16 x 2        |
|rc_new/hdr_fifo
                                                                  | RAM_INST[3].u_ram/sram_reg
             | User Attribute | 4 x 26               | RAM32M16 x 2        |
|rc_new/u_aln/tlp_info_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 54               | RAM32M16 x 4        |
|rc_new/u_aln
                                                                  | tag_st_ram_reg[0][err]
             | User Attribute | 256 x 1              | RAM256X1D x 1      |
|rc_new/u_aln
                                                                  | tag_st_ram_reg[0][tag_used]
             | User Attribute | 256 x 1              | RAM256X1D x 1      |
|rc_new/stg2_aln/in_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 662              | RAM32M16 x 48      |
|rc_new
                                                                  | rrq_ram_vld_reg
             | User Attribute | 256 x 1              | RAM256X1D x 1      |
|qdma_v4_0_2_dma5_pcie_req__GC0
                                                                  | dma5_pcie_err_rcp/RCP_ERR_FIFO0/MemArray_reg
             | User Attribute | 2 x 42               | RAM32M16 x 3        |
|qdma_v4_0_2_dma5_pcie_req__GC0
                                                                  | dma5_pcie_err_rcp/RCP_ERR_FIFO1/MemArray_reg
             | User Attribute | 16 x 42              | RAM32M16 x 3        |
|qdma_v4_0_2_dma5_pcie_req__GC0
                                                                  | axis_data_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 8 x 616              | RAM32M16 x 44      |
|qdma_v4_0_2_dma5_pcie_req__GC0
                                                                  | ERR_WCP/MemArray_reg
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|\dma_enable.u_sts_mux
                                                                  | u_c2hst_sts/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 72               | RAM32M16 x 6        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.info_fifo_reg[0][op]
             | User Attribute | 16 x 3               | RAM32M16 x 1        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.crdt_fifo_reg
             | User Attribute | 16 x 11              | RAM32M16 x 1        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.info_fifo_reg[0][misc][rsvd]
             | User Attribute | 16 x 3               | RAM32M16 x 1        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.info_fifo_reg[0][misc][desc_chain]
             | User Attribute | 16 x 1               | RAM16X1D x 1        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.info_fifo_reg[0][misc][virtio]
             | User Attribute | 16 x 1               | RAM16X1D x 1        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.info_fifo_reg[0][misc][pfch_tag]
             | User Attribute | 16 x 7               | RAM32M16 x 1        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.info_fifo_reg[0][misc][var_desc]
             | User Attribute | 16 x 1               | RAM16X1D x 1        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.info_fifo_reg[0][misc][c2h_pfch]
             | User Attribute | 16 x 1               | RAM16X1D x 1        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.info_fifo_reg[0][bsel]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.info_fifo_reg[0][idx]
             | User Attribute | 16 x 16              | RAM32M16 x 2        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.info_fifo_reg[0][fence]
             | User Attribute | 16 x 1               | RAM16X1D x 1        |
|\dma_enable.u_aximm_intr
                                                                  | reg_glbl_host_id_shadow_reg
             | Implied        | 16 x 4               | RAM32M16 x 1        |
|base/usr_qspc_axilt_slv
                                                                  | REQ_FIFO/MemArray_reg
             | User Attribute | 4 x 33               | RAM32M16 x 3        |
|base/usr_qspc_axilt_slv
                                                                  | DAT_FIFO/MemArray_reg
             | User Attribute | 4 x 36               | RAM32M16 x 3        |
|base/usr_csr_axilt_slv
                                                                  | REQ_FIFO/MemArray_reg
             | User Attribute | 4 x 33               | RAM32M16 x 3        |
|base/usr_csr_axilt_slv
                                                                  | DAT_FIFO/MemArray_reg
             | User Attribute | 4 x 36               | RAM32M16 x 3        |
|base/cq_axilt_slv
                                                                  | REQ_FIFO/MemArray_reg
             | User Attribute | 4 x 33               | RAM32M16 x 3        |
|base/cq_axilt_slv
                                                                  | DAT_FIFO/MemArray_reg
             | User Attribute | 4 x 36               | RAM32M16 x 3        |
|\qdma_msix_soft_i/soft_msix_intfc_i/msix_table_intfc_i /\pba_ram_i/xpm_memory_sdpram_inst /xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 64 x 32              | RAM64M8 x 5          |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 16 x 64              | RAM32M16 x 5        |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 16 x 64              | RAM32M16 x 5        |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[2].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 16 x 64              | RAM32M16 x 5        |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[3].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 16 x 64              | RAM32M16 x 5        |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[4].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 16 x 64              | RAM32M16 x 5        |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[5].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 16 x 64              | RAM32M16 x 5        |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[6].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 16 x 64              | RAM32M16 x 5        |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[7].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 16 x 64              | RAM32M16 x 5        |
|\genblk1[0].func_inst /qid_fifo_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 11              | RAM32M16 x 1        |
|\genblk1[0].func_inst /buf_fifo_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 659             | RAM32M16 x 48      |
|\genblk1[1].func_inst /qid_fifo_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 11              | RAM32M16 x 1        |
|\genblk1[1].func_inst /buf_fifo_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 659             | RAM32M16 x 48      |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------
------------------------------------------------------------------+-------------------------------------------------------------------------------------------------
-------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented
 as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/clk_div_inst/inst/clk_in1' to pin '
qdma_no_sriov_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_clk_wiz_1/inst/clk_in1' to pin 'qdma_no_sriov_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/b
ufg_gt_userclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_clk_wiz_1/clk_out1' to pin 'clkout1_buf/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:16:55 ; elapsed = 00:18:26 . Memory (MB): peak = 8106.082 ; gain = 5174.406 ; free physical = 42125 ;
free virtual = 47449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:20:56 ; elapsed = 00:22:32 . Memory (MB): peak = 8731.129 ; gain = 5799.453 ; free physical = 41324 ; free virtual
 = 46671
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "inst/bootmem_reg" defined in module: "u_osnt_bram_0" implemented as Ultra-Ram has no pipeline registers. It is recommended to use p
ipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "inst/bootmem_reg" defined in module: "u_osnt_bram_1" implemented as Ultra-Ram has no pipeline registers. It is recommended to use p
ipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/
qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst" implemented as U
ltra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/
qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/PFCH_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst" implemente
d as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/
qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst" implemented
as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/
qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst" implemented
 as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Final Mapping        Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------
-------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---
+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name
                                                                   | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W
| R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------
-------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---
+---+------------------+---------+--------------+--------------------------+-------------+
|u_osnt_bram_0
                                                                   | inst/bootmem_reg                 | 2 K x 736              |   | R | 2 K x 736              | W
|   | Port A and B     | 11      | 1x1          | 0                        | 0           |
|u_osnt_bram_1
                                                                   | inst/bootmem_reg                 | 2 K x 736              |   | R | 2 K x 736              | W
|   | Port A and B     | 11      | 1x1          | 0                        | 0           |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpr
am_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | 4 K x 303              |   | R | 4 K x 303              | W
|   | Port A and B     | 5       | 1x1          | 0                        | 0           |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/PFCH_CTXT_RAM_INST/RAM_ENABLED.xpm_memor
y_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 46               |   | R | 2 K x 46               | W
|   | Port A and B     | 1       | 1x1          | 0                        | 0           |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_
sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 172              |   | R | 1 K x 172              | W
|   | Port A and B     | 3       | 1x1          | 0                        | 0           |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_CTXT_RAM_INST/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 4 K x 200              |   | R | 4 K x 200              | W
|   | Port A and B     | 3       | 1x1          | 0                        | 0           |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------
-------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---
+---+------------------+---------+--------------+--------------------------+-------------+


Block RAM: Final Mapping        Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------
+---+---+------------------+--------+--------+-----------------+
|Module Name
                                                                       | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)
| W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------
+---+---+------------------+--------+--------+-----------------+
|input_fifo/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg | 64 x 625(READ_FIRST)   | W |   | 64 x 625(WRITE_FIRST)
|   | R | Port A and B     | 0      | 9      |                 |
|\rx_fifo_intf/u_rxqueue /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg | 128 x 705(NO_CHANGE)   | W |   | 128 x 705(WRITE_FIRST)
|   | R | Port A and B     | 0      | 10     |                 |
|\converter_tx/nf_converter/input_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg | 64 x 625(READ_FIRST)   | W |   | 64 x 625(WRITE_FIRST)
|   | R | Port A and B     | 0      | 9      |                 |
|\tx_fifo_intf/u_tx_fifo /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg | 128 x 705(NO_CHANGE)   | W |   | 128 x 705(WRITE_FIRST)
|   | R | Port A and B     | 0      | 10     |                 |
|input_fifo/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg | 64 x 625(READ_FIRST)   | W |   | 64 x 625(WRITE_FIRST)
|   | R | Port A and B     | 0      | 9      |                 |
|\rx_fifo_intf/u_rxqueue /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg | 128 x 705(NO_CHANGE)   | W |   | 128 x 705(WRITE_FIRST)
|   | R | Port A and B     | 0      | 10     |                 |
|\converter_tx/nf_converter/input_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg | 64 x 625(READ_FIRST)   | W |   | 64 x 625(WRITE_FIRST)
|   | R | Port A and B     | 0      | 9      |                 |
|\tx_fifo_intf/u_tx_fifo /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg | 128 x 705(NO_CHANGE)   | W |   | 128 x 705(WRITE_FIRST)
|   | R | Port A and B     | 0      | 10     |                 |
|u_nf_attachment_dma/inst/rx_fifo_intf/u_rxqueue/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg | 128 x 705(NO_CHANGE)   | W |   | 128 x 705(WRITE_FIRST)
|   | R | Port A and B     | 1      | 8      |                 |
|u_nf_attachment_dma/inst/converter_rx/\nf_converter/input_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg | 64 x 625(READ_FIRST)   | W |   | 64 x 625(WRITE_FIRST)
|   | R | Port A and B     | 0      | 9      |                 |
|u_nf_attachment_dma/inst/converter_tx/\nf_converter/input_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg | 32 x 1201(READ_FIRST)  | W |   | 32 x 1201(WRITE_FIRST)
|   | R | Port A and B     | 0      | 17     |                 |
|u_nf_attachment_dma/inst/tx_fifo_intf/u_tx_fifo/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg | 128 x 705(NO_CHANGE)   | W |   | 128 x 705(WRITE_FIRST)
|   | R | Port A and B     | 0      | 10     |                 |
|u_cache/u_mdma_fifo_ll
                                                                       | u_nptr_ram/sram_reg              | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)
|   | R | Port A and B     | 1      | 0      | 1               |
|u_cache
                                                                       | u_err_ctxt_ram/sram_reg          | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)
|   | R | Port A and B     | 1      | 0      |                 |
|xpm_memory_base__parameterized12:
                                                                       | gen_wr_a.gen_word_narrow.mem_reg | 64 x 52(READ_FIRST)    | W |   | 64 x 52(WRITE_FIRST)
|   | R | Port A and B     | 0      | 1      |                 |
|u_req_fab_wr
                                                                       | u_pcie_pld_data/sram_reg         | 64 x 577(READ_FIRST)   | W |   | 64 x 577(WRITE_FIRST)
|   | R | Port A and B     | 1      | 8      |                 |
|rc_new/stg2_aln
                                                                       | stg2_tag_ram/sram_reg            | 256 x 7(READ_FIRST)    | W |   | 256 x 7(WRITE_FIRST)
|   | R | Port A and B     | 1      | 0      | 1               |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/TAG_RAM_EVEN/RAM_ENABLED.xpm_memory_sdpr
am_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)
|   | R | Port A and B     | 1      | 0      | 1               |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/TAG_RAM_ODD/RAM_ENABLED.xpm_memory_sdpra
m_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)
|   | R | Port A and B     | 1      | 0      | 1               |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/FUNC_MAP_RAM/RAM_ENABLED.xpm_memory_sdpr
am_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)
|   | R | Port A and B     | 1      | 0      |                 |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/H2C_PCIE_DSC_CPLI_RAM/RAM_ENABLED.xpm_me
mory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 121(READ_FIRST)  | W |   | 512 x 121(WRITE_FIRST)
|   | R | Port A and B     | 0      | 2      |                 |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/H2C_PCIE_DSC_CPLD_RAM/RAM_ENABLED.xpm_me
mory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 512(READ_FIRST)  | W |   | 512 x 512(WRITE_FIRST)
|   | R | Port A and B     | 1      | 7      |                 |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/H2C_ST_PLD/RAM_ENABLED.xpm_memory_sdpram
_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg | 512 x 576(READ_FIRST)  | W |   | 512 x 576(WRITE_FIRST)
|   | R | Port A and B     | 0      | 8      |                 |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/C2H_ST_PLD/RAM_ENABLED.xpm_memory_sdpram
_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg | 512 x 576(READ_FIRST)  | W |   | 512 x 576(WRITE_FIRST)
|   | R | Port A and B     | 0      | 8      |                 |
|xpm_memory_base__parameterized19:
                                                                       | gen_wr_a.gen_word_narrow.mem_reg | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST)
|   | R | Port A and B     | 0      | 8      |                 |
|xpm_memory_base__parameterized19:
                                                                       | gen_wr_a.gen_word_narrow.mem_reg | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST)
|   | R | Port A and B     | 0      | 8      |                 |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/QID_FIFO_RAM/RAM_ENABLED.xpm_memory_sdpr
am_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg | 512 x 56(READ_FIRST)   | W |   | 512 x 56(WRITE_FIRST)
|   | R | Port A and B     | 0      | 1      |                 |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/INT_CTXT_RAM_INST/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg | 256 x 114(READ_FIRST)  | W |   | 256 x 114(WRITE_FIRST)
|   | R | Port A and B     | 0      | 2      |                 |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/DESC_REQ_FIFO_RAM_INST/RAM_ENABLED.xpm_m
emory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)
|   | R | Port A and B     | 0      | 1      |                 |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/c2h_timer_ram_inst_0/RAM_ENABLED.xpm_mem
ory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)
|   | R | Port A and B     | 0      | 1      | 1               |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/c2h_timer_ram_inst_1/RAM_ENABLED.xpm_mem
ory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)
|   | R | Port A and B     | 0      | 1      | 1               |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/c2h_timer_ram_inst_2/RAM_ENABLED.xpm_mem
ory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)
|   | R | Port A and B     | 0      | 1      | 1               |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/c2h_timer_ram_inst_3/RAM_ENABLED.xpm_mem
ory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)
|   | R | Port A and B     | 0      | 1      | 1               |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/PEND_FIFO_RAM_INST/RAM_ENABLED.xpm_memor
y_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst     | gen_wr_a.gen_word_narrow.mem_reg | 256 x 131(READ_FIRST)  | W |   | 256 x 131(WRITE_FIRST)
|   | R | Port A and B     | 0      | 2      |                 |
|xpm_memory_base__parameterized30:
                                                                       | gen_wr_a.gen_word_narrow.mem_reg | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)
|   | R | Port A and B     | 1      | 0      |                 |
|xpm_memory_base__parameterized30:
                                                                       | gen_wr_a.gen_word_narrow.mem_reg | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)
|   | R | Port A and B     | 1      | 0      |                 |
|\c2h_inst/cpl_fifo_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                       | gen_wr_a.gen_word_narrow.mem_reg | 512 x 43(READ_FIRST)   | W |   | 512 x 43(WRITE_FIRST)
|   | R | Port A and B     | 0      | 1      |                 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------
+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------
------------------------------------------------------------------+-------------------------------------------------------------------------------------------------
-------------+----------------+----------------------+-----------------+
|Module Name
                                                                  | RTL Object
             | Inference      | Size (Depth x Width) | Primitives      |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------
------------------------------------------------------------------+-------------------------------------------------------------------------------------------------
-------------+----------------+----------------------+-----------------+
|\pcap_fifos[0].pcap_fifo
                                                                  | fifo/queue_reg
             | Implied        | 32 x 705             | RAM32M16 x 51      |
|\pcap_fifos[1].pcap_fifo
                                                                  | fifo/queue_reg
             | Implied        | 32 x 705             | RAM32M16 x 51      |
|pre_pcap_bram_store/pcap_s_fifo
                                                                  | fifo/queue_reg
             | Implied        | 32 x 705             | RAM32M16 x 51      |
|pre_pcap_bram_store/pcap_m_fifo
                                                                  | fifo/queue_reg
             | Implied        | 32 x 705             | RAM32M16 x 51      |
|u_nic_output_port_lookup_0
                                                                  | inst/input_fifo/fifo/queue_reg
             | Implied        | 4 x 705              | RAM32M16 x 51      |
|u_osnt_extract_metadata_0
                                                                  | inst/extract_metadata_inst/input_fifo_inst/fifo/queue_reg
             | Implied        | 4 x 705              | RAM32M16 x 51      |
|u_osnt_rate_limiter_0/\inst/_rlim_0._inst
                                                                  | input_fifo/fifo/queue_reg
             | Implied        | 4 x 705              | RAM32M16 x 51      |
|u_osnt_rate_limiter_0/\inst/_rlim_1._inst
                                                                  | input_fifo/fifo/queue_reg
             | Implied        | 4 x 705              | RAM32M16 x 51      |
|u_osnt_inter_packet_delay_0/inst/\_ipd_0._inst
                                                                  | input_fifo/fifo/queue_reg
             | Implied        | 4 x 705              | RAM32M16 x 51      |
|u_osnt_inter_packet_delay_0/inst/\_ipd_1._inst
                                                                  | input_fifo/fifo/queue_reg
             | Implied        | 4 x 705              | RAM32M16 x 51      |
|input_arbiter_0/inst/\in_arb_queues[0].in_arb_fifo
                                                                  | fifo/queue_reg
             | Implied        | 16 x 1281            | RAM32M16 x 92      |
|input_arbiter_0/inst/\in_arb_queues[1].in_arb_fifo
                                                                  | fifo/queue_reg
             | Implied        | 16 x 1281            | RAM32M16 x 92      |
|\DEFAULT_VALUE_ENABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 16              | RAM32M16 x 2        |
|\u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0 /\inst/converter_rx/axis_fifo_inst
                                                                  | data_fifo/fifo/queue_reg
             | Implied        | 16 x 1153            | RAM32M16 x 83      |
|\u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0 /\inst/converter_rx/axis_fifo_inst
                                                                  | meta_fifo/fifo/queue_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|\converter_tx/nf_converter/DEFAULT_VALUE_DISABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|osnt_mac_attachment__GC0
                                                                  | converter_tx/axis_fifo_inst/data_fifo/fifo/queue_reg
             | Implied        | 32 x 577             | RAM32M16 x 42      |
|osnt_mac_attachment__GC0
                                                                  | converter_tx/axis_fifo_inst/meta_fifo/fifo/queue_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|\DEFAULT_VALUE_ENABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 16              | RAM32M16 x 2        |
|\u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1 /\inst/converter_rx/axis_fifo_inst
                                                                  | data_fifo/fifo/queue_reg
             | Implied        | 16 x 1153            | RAM32M16 x 83      |
|\u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1 /\inst/converter_rx/axis_fifo_inst
                                                                  | meta_fifo/fifo/queue_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|\converter_tx/nf_converter/DEFAULT_VALUE_DISABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|osnt_mac_attachment__xdcDup__1__GC0
                                                                  | converter_tx/axis_fifo_inst/data_fifo/fifo/queue_reg
             | Implied        | 32 x 577             | RAM32M16 x 42      |
|osnt_mac_attachment__xdcDup__1__GC0
                                                                  | converter_tx/axis_fifo_inst/meta_fifo/fifo/queue_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|u_nf_attachment_dma/inst/converter_rx/\nf_converter/DEFAULT_VALUE_DISABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|u_nf_attachment_dma/inst/converter_rx
                                                                  | axis_fifo_inst/data_fifo/fifo/queue_reg
             | Implied        | 32 x 577             | RAM32M16 x 42      |
|u_nf_attachment_dma/inst/converter_rx
                                                                  | axis_fifo_inst/meta_fifo/fifo/queue_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|u_nf_attachment_dma/inst/converter_tx/\nf_converter/DEFAULT_VALUE_DISABLE.info_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|u_nf_attachment_dma/inst/converter_tx
                                                                  | axis_fifo_inst/data_fifo/fifo/queue_reg
             | Implied        | 32 x 577             | RAM32M16 x 42      |
|u_nf_attachment_dma/inst/converter_tx
                                                                  | axis_fifo_inst/meta_fifo/fifo/queue_reg
             | Implied        | 32 x 128             | RAM32M16 x 10      |
|i_cmac_usplus_0_lbus2axis
                                                                  | SEG_LOOP3[0].fifo_sync_inst/buffer_reg
             | Implied        | 8 x 136              | RAM32M16 x 10      |
|i_cmac_usplus_0_lbus2axis
                                                                  | SEG_LOOP3[1].fifo_sync_inst/buffer_reg
             | Implied        | 8 x 136              | RAM32M16 x 10      |
|i_cmac_usplus_0_lbus2axis
                                                                  | SEG_LOOP3[2].fifo_sync_inst/buffer_reg
             | Implied        | 8 x 136              | RAM32M16 x 10      |
|i_cmac_usplus_0_lbus2axis
                                                                  | SEG_LOOP3[3].fifo_sync_inst/buffer_reg
             | Implied        | 8 x 136              | RAM32M16 x 10      |
|i_cmac_usplus_1_lbus2axis
                                                                  | SEG_LOOP3[0].fifo_sync_inst/buffer_reg
             | Implied        | 8 x 136              | RAM32M16 x 10      |
|i_cmac_usplus_1_lbus2axis
                                                                  | SEG_LOOP3[1].fifo_sync_inst/buffer_reg
             | Implied        | 8 x 136              | RAM32M16 x 10      |
|i_cmac_usplus_1_lbus2axis
                                                                  | SEG_LOOP3[2].fifo_sync_inst/buffer_reg
             | Implied        | 8 x 136              | RAM32M16 x 10      |
|i_cmac_usplus_1_lbus2axis
                                                                  | SEG_LOOP3[3].fifo_sync_inst/buffer_reg
             | Implied        | 8 x 136              | RAM32M16 x 10      |
|dma_dsc_reg/DSC_IRQ_FIFO
                                                                  | MemArray_reg
             | User Attribute | 32 x 84              | RAM32M16 x 6        |
|RCP_EVT_FIFO
                                                                  | MemArray_reg
             | User Attribute | 128 x 39             | RAM64M8 x 12        |
|CHNL_RRQ
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 274             | RAM32M16 x 20      |
|pcie_rrq_slice
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 285              | RAM32M16 x 21      |
|mdma_pkt_rd_core_inst/u_dsci_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 273              | RAM32M16 x 20      |
|mdma_pkt_rd_core_inst/pend_fifo
                                                                  | RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 131              | RAM32M16 x 10      |
|mdma_pkt_rd_core_inst/mqdma_dsco_fifo
                                                                  | fifo_data_reg
             | User Attribute | 8 x 80               | RAM32M16 x 6        |
|u_ctxt_mgr
                                                                  | lock_rcnt_reg
             | Implied        | 16 x 5               | RAM32M16 x 1        |
|u_ctxt_mgr
                                                                  | lock_ccnt_reg
             | Implied        | 16 x 5               | RAM32M16 x 1        |
|u_ctxt_mgr
                                                                  | lock_ccnt_shadow_reg
             | Implied        | 16 x 5               | RAM32M16 x 1        |
|u_ctxt_mgr
                                                                  | u_cache_data/sram_reg
             | User Attribute | 16 x 46              | RAM32M16 x 4        |
|u_ctxt_mgr
                                                                  | lock_rcnt_shadow_reg
             | Implied        | 16 x 5               | RAM32M16 x 1        |
|u_ctxt_mgr
                                                                  | u_cache/u_fl_vec/u_free_vec/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 4                | RAM32M16 x 1        |
|u_ctxt_mgr
                                                                  | u_cache/u_fl_vec/u_ram/sram_reg
             | User Attribute | 4 x 4                | RAM32M16 x 1        |
|u_c2hst_sts
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 77              | RAM32M16 x 6        |
|u_desc_req_lat
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 32 x 96              | RAM32M16 x 7        |
|u_desc_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 53              | RAM32M16 x 4        |
|u_desc_cnt_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 9               | RAM32M16 x 1        |
|u_dsc_crdt_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 8 x 66               | RAM32M16 x 5        |
|evt_cmp_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 19               | RAM32M16 x 2        |
|ctxt_mgr_evt_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 13              | RAM32M16 x 1        |
|qdma_v4_0_2_dma5_mdma_c2h_pfch__GB0
                                                                  | u_mdma_desc_reqid_vfifo/bram_enable_gen.vfifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_
ram/sram_reg | User Attribute | 4 x 64               | RAM32M16 x 5        |
|u_cache/u_dsc_cmp_fifo_lut
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 8 x 401              | RAM32M16 x 29      |
|u_cache/u_mdma_fifo_ll/u_fl_vec
                                                                  | u_free_vec/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 32 x 10              | RAM32M16 x 1        |
|u_cache/u_mdma_fifo_ll/u_fl_vec
                                                                  | u_ram/sram_reg
             | User Attribute | 32 x 32              | RAM32M16 x 3        |
|u_cache/u_mdma_fifo_ll
                                                                  | tptr_reg
             | User Attribute | 16 x 10              | RAM32M16 x 1        |
|u_cache/u_mdma_fifo_ll
                                                                  | hptr_reg
             | User Attribute | 16 x 10              | RAM32M16 x 2        |
|u_cache/u_deq_lat_fifo_lut
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 31               | RAM32M16 x 3        |
|u_cache/u_deq_skid_vfifo_lut
                                                                  | fifo_lut_0/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 32 x 159             | RAM32M16 x 12      |
|u_cache/u_lru
                                                                  | u_qid_ram/sram_reg
             | User Attribute | 16 x 12              | RAM32M16 x 1        |
|desc_req_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 35               | RAM32M16 x 3        |
|desc_rsp_vfifo_lut
                                                                  | fifo_lut_0/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 159              | RAM32M16 x 12      |
|arb_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 216              | RAM32M16 x 16      |
|qid_vfifo
                                                                  | bram_enable_gen.vfifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 56               | RAM32M16 x 4        |
|wr_hdr_vfifo_lut
                                                                  | fifo_lut_0/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 116              | RAM32M16 x 9        |
|wcp_vfifo_lut
                                                                  | fifo_lut_0/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 64 x 6               | RAM64M8 x 1          |
|pld_st_vfifo_lut
                                                                  | fifo_lut_0/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 64 x 68              | RAM64M8 x 10        |
|desc_cnt_vfifo_lut
                                                                  | fifo_lut_0/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 32 x 6               | RAM32M16 x 1        |
|req_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 49              | RAM32M16 x 4        |
|hdr_fifo
                                                                  | ram_reg
             | User Attribute | 16 x 112             | RAM32M16 x 8        |
|pld_fifo
                                                                  | ram_reg
             | User Attribute | 16 x 512             | RAM32M16 x 37      |
|tag_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 15              | RAM32M16 x 2        |
|qdma_v4_0_2_dma5_mdma_wrb_coal
                                                                  | WRB_COAL_CTRL_RAM/the_bram_reg
             | User Attribute | 16 x 130             | RAM32M16 x 10      |
|mdma_c2h_reg_inst
                                                                  | int_cnt_csr_reg_reg
             | Implied        | 16 x 16              | RAM32M16 x 2        |
|qdma_v4_0_2_dma5_mdma_c2h__GCB2
                                                                  | mdma_c2h_int_inst/wrb_int_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 84               | RAM32M16 x 6        |
|qdma_v4_0_2_dma5_mdma_c2h__GCB2
                                                                  | mdma_c2h_int_inst/h2c_int_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 84               | RAM32M16 x 6        |
|qdma_v4_0_2_dma5_mdma_c2h__GCB2
                                                                  | mdma_c2h_int_inst/dyn_int_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 29               | RAM32M16 x 3        |
|qdma_v4_0_2_dma5_mdma_c2h__GCB2
                                                                  | mdma_c2h_int_inst/mdma_c2h_int_coal_inst/func_ctxt_ram_reg
             | Implied        | 256 x 12             | RAM64M8 x 8          |
|axi4mm_axi_mm_master_wr_inst
                                                                  | m_axi_awdwlenstq_reg
             | User Attribute | 32 x 8               | RAM32M16 x 1        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | new_m_axi_awsteerq_reg
             | User Attribute | 32 x 4               | RAM32M16 x 1        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | new_m_axi_awaddrq_reg
             | User Attribute | 32 x 32              | RAM32M16 x 3        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | m_axi_awdwlenq_reg
             | User Attribute | 32 x 10              | RAM32M16 x 1        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | m_axi_awlastdwbestq_reg
             | User Attribute | 32 x 4               | RAM32M16 x 1        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | m_axi_awfirstdwbestq_reg
             | User Attribute | 32 x 4               | RAM32M16 x 1        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | m_axi_bardecq_resp_reg
             | User Attribute | 32 x 2               | RAM32X1D x 2        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | m_axi_vfg_offset_reg
             | User Attribute | 32 x 8               | RAM32M16 x 1        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | m_axi_vfg_reg
             | User Attribute | 32 x 1               | RAM32X1D x 1        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | m_axi_funcq_reg
             | User Attribute | 32 x 8               | RAM32M16 x 1        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | m_axi_barq_reg
             | User Attribute | 32 x 3               | RAM32M16 x 1        |
|axi4mm_axi_mm_master_wr_inst
                                                                  | new_m_axi_awsmidq_reg
             | User Attribute | 32 x 10              | RAM32M16 x 1        |
|axi4mm_axi_mm_master_rd
                                                                  | new_m_axi_arsteerissueq_reg
             | User Attribute | 8 x 4                | RAM32M16 x 1        |
|axi4mm_axi_mm_master_rd
                                                                  | m_axi_ardwlenissueq_reg
             | User Attribute | 8 x 10               | RAM32M16 x 1        |
|axi4mm_axi_mm_master_rd
                                                                  | new_m_axi_araddrissueq_reg
             | User Attribute | 8 x 32               | RAM32M16 x 3        |
|axi4mm_axi_mm_master_rd
                                                                  | m_axi_vfg_offset_reg
             | User Attribute | 8 x 8                | RAM32M16 x 1        |
|axi4mm_axi_mm_master_rd
                                                                  | m_axi_vfg_reg
             | User Attribute | 8 x 1                | RAM16X1D x 1        |
|axi4mm_axi_mm_master_rd
                                                                  | m_axi_funcq_reg
             | User Attribute | 8 x 8                | RAM32M16 x 1        |
|axi4mm_axi_mm_master_rd
                                                                  | m_axi_barq_reg
             | User Attribute | 8 x 3                | RAM32M16 x 1        |
|axi4mm_axi_mm_master_rd
                                                                  | new_m_axi_arsmidissueq_reg
             | User Attribute | 8 x 10               | RAM32M16 x 1        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[0].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].x
pm_memory_sdpram_inst /xpm_memory_base_inst                       | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 32 x 51              | RAM32M16 x 4        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[1].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].x
pm_memory_sdpram_inst /xpm_memory_base_inst                       | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 32 x 51              | RAM32M16 x 4        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[2].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].x
pm_memory_sdpram_inst /xpm_memory_base_inst                       | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 32 x 51              | RAM32M16 x 4        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[3].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].x
pm_memory_sdpram_inst /xpm_memory_base_inst                       | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 32 x 51              | RAM32M16 x 4        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[4].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].x
pm_memory_sdpram_inst /xpm_memory_base_inst                       | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 32 x 51              | RAM32M16 x 4        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[5].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].x
pm_memory_sdpram_inst /xpm_memory_base_inst                       | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 32 x 51              | RAM32M16 x 4        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[6].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].x
pm_memory_sdpram_inst /xpm_memory_base_inst                       | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 32 x 51              | RAM32M16 x 4        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[7].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].x
pm_memory_sdpram_inst /xpm_memory_base_inst                       | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 32 x 51              | RAM32M16 x 4        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_pers_map_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_ins
t                                                                 | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 32 x 5               | RAM32M16 x 1        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_attr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base
_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 256 x 28             | RAM64M8 x 16        |
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_off_map_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_
inst                                                              | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 256 x 12             | RAM64M8 x 8          |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlplbeq_reg
             | User Attribute | 32 x 4               | RAM32M16 x 1        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlpfbeq_reg
             | User Attribute | 32 x 4               | RAM32M16 x 1        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlplengthq_reg
             | User Attribute | 32 x 10              | RAM32M16 x 1        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlplengthmsbq_reg
             | Implied        | 32 x 1               | RAM32X1D x 1        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlptagq_reg
             | User Attribute | 32 x 10              | RAM32M16 x 1        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlpstatuscodeq_reg
             | User Attribute | 32 x 3               | RAM32M16 x 1        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlpreqidq_reg
             | User Attribute | 32 x 16              | RAM32M16 x 2        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlpfuncq_reg
             | User Attribute | 32 x 8               | RAM32M16 x 1        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlptcq_reg
             | User Attribute | 32 x 3               | RAM32M16 x 1        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlpattrq_reg
             | User Attribute | 32 x 3               | RAM32M16 x 1        |
|axi4mm_axi_str_masterbr_rdtlp_inst
                                                                  | rdtlpaddrretlq_reg
             | User Attribute | 32 x 12              | RAM32M16 x 1        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[0].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[1].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[2].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[3].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[4].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[5].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[6].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[7].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[8].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[9].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[10].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[11].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[12].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[13].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[14].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo
                                                                  | gen_blk[15].u_ram/sram_reg
             | User Attribute | 4 x 32               | RAM32M16 x 3        |
|axi_bridge_csr_inst
                                                                  | pcie_msg_en.axi4mm_pcie_msg_block_inst/u_rx_msg/MSG_FIFO/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 32 x 519             | RAM32M16 x 38      |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\gen_aximm_mgmt.aximm_wr_mgmt_inst/req_fifo_lut_gen[0].req_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 44              | RAM32M16 x 4        |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\gen_aximm_mgmt.aximm_wr_mgmt_inst/req_fifo_lut_gen[1].req_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 44              | RAM32M16 x 4        |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\gen_aximm_mgmt.aximm_wr_mgmt_inst/tlp_fifo_lut_gen[0].tlp_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 51              | RAM32M16 x 4        |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\pcie_wr_mgmt_inst/req_fifo_lut_gen[0].req_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 44              | RAM32M16 x 4        |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\pcie_wr_mgmt_inst/req_fifo_lut_gen[1].req_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 44              | RAM32M16 x 4        |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\pcie_wr_mgmt_inst/req_fifo_lut_gen[2].req_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 44              | RAM32M16 x 4        |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\pcie_wr_mgmt_inst/req_fifo_lut_gen[3].req_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 44              | RAM32M16 x 4        |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\pcie_wr_mgmt_inst/req_fifo_lut_gen[4].req_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 44              | RAM32M16 x 4        |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\pcie_wr_mgmt_inst/req_fifo_lut_gen[5].req_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 44              | RAM32M16 x 4        |
|u_req_fab_wr/req_fab_wr_mgmt_inst/\pcie_wr_mgmt_inst/tlp_fifo_lut_gen[0].tlp_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 53              | RAM32M16 x 4        |
|u_req_fab_wr/pcie_hdr_fifo_inst
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 32 x 170             | RAM32M16 x 13      |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/u_dma5_req_fabi_21/pcie_eng_wrq_arb
                                                                  | Fifowhead.fifoInfo/MemArray_reg
             | User Attribute | 4 x 169              | RAM32M16 x 13      |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/u_dma5_req_fabi_21/pcie_eng_rrq_arb
                                                                  | Fifowhead.fifoInfo/MemArray_reg
             | User Attribute | 4 x 161              | RAM32M16 x 12      |
|WTLP_DAT_FIFO_0
                                                                  | MemArray_reg
             | User Attribute | 16 x 256             | RAM32M16 x 19      |
|WTLP_DAT_FIFO_1
                                                                  | MemArray_reg
             | User Attribute | 16 x 256             | RAM32M16 x 19      |
|WTLP_HDR_FIFO
                                                                  | MemArray_reg
             | User Attribute | 16 x 148             | RAM32M16 x 11      |
|qdma_v4_0_2_dma5_pcie_req__GC0
                                                                  | TAG_FIFO_EVEN/MemArray_reg
             | User Attribute | 2 x 9                | RAM32M16 x 1        |
|qdma_v4_0_2_dma5_pcie_req__GC0
                                                                  | TAG_FIFO_ODD/MemArray_reg
             | User Attribute | 2 x 9                | RAM32M16 x 1        |
|rc_new/axis_data_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 513              | RAM32M16 x 37      |
|rc_new/axis_tuser_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 61               | RAM32M16 x 5        |
|rc_new/hdr_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 26               | RAM32M16 x 2        |
|rc_new/hdr_fifo
                                                                  | RAM_INST[1].u_ram/sram_reg
             | User Attribute | 4 x 26               | RAM32M16 x 2        |
|rc_new/hdr_fifo
                                                                  | RAM_INST[2].u_ram/sram_reg
             | User Attribute | 4 x 26               | RAM32M16 x 2        |
|rc_new/hdr_fifo
                                                                  | RAM_INST[3].u_ram/sram_reg
             | User Attribute | 4 x 26               | RAM32M16 x 2        |
|rc_new/u_aln/tlp_info_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 54               | RAM32M16 x 4        |
|rc_new/u_aln
                                                                  | tag_st_ram_reg[0][err]
             | User Attribute | 256 x 1              | RAM256X1D x 1      |
|rc_new/u_aln
                                                                  | tag_st_ram_reg[0][tag_used]
             | User Attribute | 256 x 1              | RAM256X1D x 1      |
|rc_new/stg2_aln/in_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 662              | RAM32M16 x 48      |
|rc_new
                                                                  | rrq_ram_vld_reg
             | User Attribute | 256 x 1              | RAM256X1D x 1      |
|qdma_v4_0_2_dma5_pcie_req__GC0
                                                                  | dma5_pcie_err_rcp/RCP_ERR_FIFO0/MemArray_reg
             | User Attribute | 2 x 42               | RAM32M16 x 3        |
|qdma_v4_0_2_dma5_pcie_req__GC0
                                                                  | dma5_pcie_err_rcp/RCP_ERR_FIFO1/MemArray_reg
             | User Attribute | 16 x 42              | RAM32M16 x 3        |
|qdma_v4_0_2_dma5_pcie_req__GC0
                                                                  | axis_data_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 8 x 616              | RAM32M16 x 44      |
|qdma_v4_0_2_dma5_dsc_eng__GB3
                                                                  | chn_qid_evt_arb[1].qid_evt_arb/arb_req_ram_reg
             | User Attribute | 8 x 256              | RAM16X1S x 256    |
|qdma_v4_0_2_dma5_dsc_eng__GB3
                                                                  | chn_qid_evt_arb[0].qid_evt_arb/arb_req_ram_reg
             | User Attribute | 8 x 256              | RAM16X1S x 256    |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | c2h_timer_fifo_bram[0].timer_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 24               | RAM32M16 x 2        |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | c2h_timer_fifo_bram[1].timer_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 24               | RAM32M16 x 2        |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | c2h_timer_fifo_bram[2].timer_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 24               | RAM32M16 x 2        |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | c2h_timer_fifo_bram[3].timer_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 24               | RAM32M16 x 2        |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | wrap_fifo[0].wrap_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 24               | RAM32M16 x 2        |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | wrap_fifo[1].wrap_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 24               | RAM32M16 x 2        |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | wrap_fifo[2].wrap_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 24               | RAM32M16 x 2        |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | wrap_fifo[3].wrap_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 2 x 24               | RAM32M16 x 2        |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | wrb_exp_fifo/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 16              | RAM32M16 x 2        |
|\multq_st_en.mdma_c2h_timer_inst
                                                                  | timer_cnt_ram_reg
             | Implied        | 16 x 16              | RAM32M16 x 2        |
|\multq_st_en.u_mdma_c2h_wrb /u_in_lat_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 563             | RAM32M16 x 41      |
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr
                                                                  | u_cache/u_fl_vec/u_free_vec/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 4                | RAM32M16 x 1        |
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr
                                                                  | u_cache/u_fl_vec/u_ram/sram_reg
             | User Attribute | 4 x 4                | RAM32M16 x 1        |
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr
                                                                  | lock_rcnt_reg
             | Implied        | 16 x 4               | RAM32M16 x 1        |
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr
                                                                  | lock_ccnt_reg
             | Implied        | 16 x 4               | RAM32M16 x 1        |
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr
                                                                  | lock_ccnt_shadow_reg
             | Implied        | 16 x 4               | RAM32M16 x 1        |
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr
                                                                  | u_cache_data/sram_reg
             | User Attribute | 16 x 200             | RAM32M16 x 15      |
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr
                                                                  | lock_rcnt_shadow_reg
             | Implied        | 16 x 4               | RAM32M16 x 1        |
|\multq_st_en.u_mdma_c2h_wrb /u_evt_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 14              | RAM32M16 x 1        |
|\multq_st_en.u_mdma_c2h_wrb /u_wrb_ofifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 725             | RAM32M16 x 52      |
|\multq_st_en.u_mdma_c2h_wrb /u_int_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 86              | RAM32M16 x 7        |
|\multq_st_en.u_mdma_c2h_wrb /u_tmr_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 21              | RAM32M16 x 2        |
|\multq_st_en.u_mdma_c2h_wrb /u_mrkr_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 93              | RAM32M16 x 7        |
|\multq_st_en.u_mdma_c2h_wrb /u_tinv_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 16 x 15              | RAM32M16 x 2        |
|\multq_st_en.u_mdma_c2h_wrb /u_rdyn_fifo
                                                                  | RAM_INST[0].u_ram/sram_reg
             | User Attribute | 4 x 33               | RAM32M16 x 3        |
|\multq_st_en.u_mdma_c2h_wrb
                                                                  | shd_qsz_reg
             | User Attribute | 16 x 16              | RAM32M16 x 2        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][int_msg_awsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][int_msg_awcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][int_msg_awprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][dsc_awsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][dsc_awcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][dsc_awprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][h2c_mm_awsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][h2c_mm_awcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][h2c_mm_awprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][rsv]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][c2h_payload_awsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][c2h_payload_awcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][c2h_payload_awprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][cmpt_awsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][cmpt_awcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][cmpt_awprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][int_aggr_awsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][int_aggr_awcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | wr_host_profile_mem_reg[0][int_aggr_awprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_glbl_reg
                                                                  | misc_host_profile_mem_reg[0][smid]
             | Implied        | 16 x 10              | RAM32M16 x 2        |
|u_mdma_glbl_reg
                                                                  | misc_host_profile_mem_reg[0][rsv]
             | Implied        | 16 x 22              | RAM32M16 x 4        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][c2h_mm_arsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][c2h_mm_arcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][c2h_mm_arprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][rsv]
             | User Attribute | 16 x 24              | RAM32M16 x 2        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][dsc_arsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][dsc_arcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][dsc_arprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][h2c_st_arsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][h2c_st_arcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][h2c_st_arprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][h2c_mm_arsteering]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][h2c_mm_arcache]
             | User Attribute | 16 x 4               | RAM32M16 x 1        |
|u_mdma_glbl_reg
                                                                  | rd_host_profile_mem_reg[0][h2c_mm_arprot]
             | User Attribute | 16 x 2               | RAM16X1D x 2        |
|u_mdma_c2h_reg
                                                                  | u_ctxt_req_fifo_lut/RAM_INST[0].u_ram/sram_reg
             | User Attribute | 8 x 3                | RAM32M16 x 1        |
|u_mdma_c2h_reg
                                                                  | ctxt_cmd_reg_reg
             | Implied        | 8 x 32               | RAM32M16 x 3        |
|u_mdma_c2h_reg
                                                                  | CTXT_DATA_RAM[7].ctxt_data_reg_reg
             | Implied        | 8 x 32               | RAM32M16 x 3        |
|u_mdma_c2h_reg
                                                                  | CTXT_DATA_RAM[6].ctxt_data_reg_reg
             | Implied        | 8 x 32               | RAM32M16 x 3        |
|u_mdma_c2h_reg
                                                                  | CTXT_DATA_RAM[5].ctxt_data_reg_reg
             | Implied        | 8 x 32               | RAM32M16 x 3        |
|u_mdma_c2h_reg
                                                                  | CTXT_DATA_RAM[4].ctxt_data_reg_reg
             | Implied        | 8 x 32               | RAM32M16 x 3        |
|u_mdma_c2h_reg
                                                                  | CTXT_DATA_RAM[3].ctxt_data_reg_reg
             | Implied        | 8 x 32               | RAM32M16 x 3        |
|u_mdma_c2h_reg
                                                                  | CTXT_DATA_RAM[2].ctxt_data_reg_reg
             | Implied        | 8 x 32               | RAM32M16 x 3        |
|u_mdma_c2h_reg
                                                                  | CTXT_DATA_RAM[1].ctxt_data_reg_reg
             | Implied        | 8 x 32               | RAM32M16 x 3        |
|u_mdma_c2h_reg
                                                                  | CTXT_DATA_RAM[0].ctxt_data_reg_reg
             | Implied        | 8 x 32               | RAM32M16 x 3        |
|\chn_dsc_out_fifo[0].DSC_OUT_FIFO
                                                                  | MemArray_reg
             | User Attribute | 4 x 622              | RAM32M16 x 45      |
|\chn_dsc_out_fifo[1].DSC_OUT_FIFO
                                                                  | MemArray_reg
             | User Attribute | 4 x 622              | RAM32M16 x 45      |
|qdma_v4_0_2_dma5_dsc_eng__GB3
                                                                  | dsc_cpld_ram[1].u_ram/sram_reg
             | User Attribute | 256 x 2              | RAM256X1D x 2      |
|qdma_v4_0_2_dma5_dsc_eng__GB3
                                                                  | dsc_cpld_ram[0].u_ram/sram_reg
             | User Attribute | 256 x 2              | RAM256X1D x 2      |
|mdma_wbrq_arb
                                                                  | Fifowhead.fifoInfo/MemArray_reg
             | User Attribute | 2 x 79               | RAM32M16 x 6        |
|mdma_dsc_wb_core_inst
                                                                  | mqdma_pending_fifo/fifo_data_reg
             | User Attribute | 32 x 43              | RAM32M16 x 4        |
|mdma_dsc_wb_core_inst
                                                                  | mqdma_address_fifo/fifo_data_reg
             | User Attribute | 8 x 108              | RAM32M16 x 8        |
|mdma_dsc_wb_core_inst
                                                                  | mqdma_wbc_pending_fifo/fifo_data_reg
             | User Attribute | 32 x 17              | RAM32M16 x 2        |
|mdma_dsc_wb_core_inst
                                                                  | mqdma_completion_fifo/fifo_data_reg
             | User Attribute | 8 x 86               | RAM32M16 x 7        |
|mdma_dsc_irq_arb
                                                                  | Fifowhead.fifoInfo/MemArray_reg
             | User Attribute | 4 x 84               | RAM32M16 x 6        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.info_fifo_reg[0][op]
             | User Attribute | 16 x 3               | RAM32M16 x 1        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.crdt_fifo_reg
             | User Attribute | 16 x 11              | RAM32M16 x 1        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.info_fifo_reg[0][misc][rsvd]
             | User Attribute | 16 x 3               | RAM32M16 x 1        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.info_fifo_reg[0][misc][desc_chain]
             | User Attribute | 16 x 1               | RAM16X1D x 1        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.info_fifo_reg[0][misc][virtio]
             | User Attribute | 16 x 1               | RAM16X1D x 1        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.info_fifo_reg[0][misc][pfch_tag]
             | User Attribute | 16 x 7               | RAM32M16 x 1        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.info_fifo_reg[0][misc][var_desc]
             | User Attribute | 16 x 1               | RAM16X1D x 1        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.info_fifo_reg[0][misc][c2h_pfch]
             | User Attribute | 16 x 1               | RAM16X1D x 1        |
|\dma_enable.mdma_crdt_coal_new_inst
                                                                  | mdma_crdt_coal_en.info_fifo_reg[0][fence]
             | User Attribute | 16 x 1               | RAM16X1D x 1        |
|base/usr_qspc_axilt_slv
                                                                  | REQ_FIFO/MemArray_reg
             | User Attribute | 4 x 33               | RAM32M16 x 3        |
|base/usr_qspc_axilt_slv
                                                                  | DAT_FIFO/MemArray_reg
             | User Attribute | 4 x 36               | RAM32M16 x 3        |
|base/usr_csr_axilt_slv
                                                                  | REQ_FIFO/MemArray_reg
             | User Attribute | 4 x 33               | RAM32M16 x 3        |
|base/usr_csr_axilt_slv
                                                                  | DAT_FIFO/MemArray_reg
             | User Attribute | 4 x 36               | RAM32M16 x 3        |
|base/cq_axilt_slv
                                                                  | REQ_FIFO/MemArray_reg
             | User Attribute | 4 x 33               | RAM32M16 x 3        |
|base/cq_axilt_slv
                                                                  | DAT_FIFO/MemArray_reg
             | User Attribute | 4 x 36               | RAM32M16 x 3        |
|\qdma_msix_soft_i/soft_msix_intfc_i/msix_table_intfc_i /\pba_ram_i/xpm_memory_sdpram_inst /xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 64 x 32              | RAM64M8 x 5          |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 16 x 64              | RAM32M16 x 5        |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 16 x 64              | RAM32M16 x 5        |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[2].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 16 x 64              | RAM32M16 x 5        |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[3].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 16 x 64              | RAM32M16 x 5        |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[4].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 16 x 64              | RAM32M16 x 5        |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[5].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 16 x 64              | RAM32M16 x 5        |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[6].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 16 x 64              | RAM32M16 x 5        |
|\u_top_wrapper/xilinx_nic_shell /\inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst /inst/rtl_wrapper_inst/i_1/\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory
_sdpram_inst_loop[7].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg
             | User Attribute | 16 x 64              | RAM32M16 x 5        |
|\genblk1[0].func_inst /qid_fifo_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 11              | RAM32M16 x 1        |
|\genblk1[0].func_inst /buf_fifo_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 659             | RAM32M16 x 48      |
|\genblk1[1].func_inst /qid_fifo_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 11              | RAM32M16 x 1        |
|\genblk1[1].func_inst /buf_fifo_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst
                                                                  | gen_wr_a.gen_word_narrow.mem_reg
             | Implied        | 32 x 659             | RAM32M16 x 48      |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------
------------------------------------------------------------------+-------------------------------------------------------------------------------------------------
-------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].axis_tready_i_reg ) fr
om module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tre
ady_i_reg ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplus_0/example_
design/cmac_usplus_0_axis2lbus_segmented_top.v:212]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].axis_tready_i_reg ) fr
om module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tre
ady_i_reg ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplus_0/example_
design/cmac_usplus_0_axis2lbus_segmented_top.v:212]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].axis_tready_i_reg ) fr
om module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tre
ady_i_reg ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplus_0/example_
design/cmac_usplus_0_axis2lbus_segmented_top.v:212]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[55
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[55] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[55
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[55] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[55
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[55] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[54
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[54] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[54
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[54] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[54
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[54] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[53
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[53] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[53
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[53] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[53
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[53] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[52
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[52] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[52
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[52] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[52
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[52] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[51
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[51] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[51
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[51] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[51
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[51] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[50
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[50] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[50
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[50] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[50
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[50] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[49
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[49] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[49
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[49] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[49
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[49] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[48
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[48] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[48
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[48] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[48
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[48] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[47
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[47] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[47
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[47] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[47
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[47] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[46
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[46] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[46
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[46] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[46
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[46] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[45
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[45] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[45
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[45] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[45
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[45] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[44
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[44] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[44
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[44] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[44
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[44] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[43
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[43] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[43
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[43] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[43
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[43] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[42
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[42] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[42
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[42] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[42
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[42] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[41
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[41] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[41
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[41] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[41
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[41] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[40
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[40] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[40
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[40] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[40
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[40] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[39
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[39] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[39
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[39] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[39
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[39] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[38
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[38] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[38
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[38] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[38
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[38] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[37
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[37] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[37
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[37] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[37
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[37] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[36
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[36] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[36
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[36] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[36
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[36] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[35
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[35] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[35
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[35] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[35
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[35] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[34
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[34] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[34
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[34] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[34
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[34] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[33
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[33] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[33
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[33] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[33
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[33] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[32
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[32] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[32
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[32] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[32
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[32] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[31
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[31] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[31
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[31] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[31
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[31] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[30
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[30] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[30
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[30] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[30
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[30] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[29
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[29] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[29
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[29] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[29
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[29] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[28
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[28] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[28
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[28] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[28
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[28] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[27
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[27] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[27
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[27] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[27
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[27] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[26
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[26] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[26
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[26] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[26
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[26] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[25
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[25] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[25
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[25] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[25
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[25] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[24
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[24] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[24
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[24] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[24
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[24] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[23
] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx
_preamblein_o_reg[23] ) and driving same net [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/cmac_usplu
s_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Common 17-14] Message 'Synth 8-4765' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/insti_12/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base
_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be m
erged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/insti_11/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base
_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be m
erged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 (implemented as a Ult
ra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 (implemented as a Ult
ra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 (implemented as a Ult
ra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 (implemented as a Ult
ra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 (implemented as a Ult
ra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Blo
ck RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Blo
ck RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Blo
ck RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Blo
ck RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Blo
ck RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Blo
ck RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Blo
ck RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Blo
ck RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Bloc
k RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Bloc
k RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Bloc
k RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Bloc
k RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Bloc
k RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Bloc
k RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Bloc
k RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Bloc
k RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 (implemented as a
 Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timin
g.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 (implemented as a
 Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timin
g.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/RRQ_RAM_EVN/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM)
might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/i_1/ram_t
op/RRQ_RAM_ODD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM)
might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0i_2/nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_0 (implemented as a Ultra RAM) might be sub-opti
mal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0i_2/nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_1 (implemented as a Ultra RAM) might be sub-opti
mal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0i_2/nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_2 (implemented as a Ultra RAM) might be sub-opti
mal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0i_2/nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_4 (implemented as a Ultra RAM) might be sub-opti
mal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0i_2/nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_5 (implemented as a Ultra RAM) might be sub-opti
mal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0i_2/nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_6 (implemented as a Ultra RAM) might be sub-opti
mal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0i_2/nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_7 (implemented as a Ultra RAM) might be sub-opti
mal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0i_2/nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_8 (implemented as a Ultra RAM) might be sub-opti
mal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0i_2/nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_9 (implemented as a Ultra RAM) might be sub-opti
mal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0i_2/nf_datapath_0/u_osnt_bram_1/inst/bootmem_reg_uram_0 (implemented as a Ultra RAM) might be sub-opti
mal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0i_2/nf_datapath_0/u_osnt_bram_1/inst/bootmem_reg_uram_1 (implemented as a Ultra RAM) might be sub-opti
mal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0i_2/nf_datapath_0/u_osnt_bram_1/inst/bootmem_reg_uram_2 (implemented as a Ultra RAM) might be sub-opti
mal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0i_2/nf_datapath_0/u_osnt_bram_1/inst/bootmem_reg_uram_4 (implemented as a Ultra RAM) might be sub-opti
mal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0i_2/nf_datapath_0/u_osnt_bram_1/inst/bootmem_reg_uram_5 (implemented as a Ultra RAM) might be sub-opti
mal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0i_2/nf_datapath_0/u_osnt_bram_1/inst/bootmem_reg_uram_6 (implemented as a Ultra RAM) might be sub-opti
mal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0i_2/nf_datapath_0/u_osnt_bram_1/inst/bootmem_reg_uram_7 (implemented as a Ultra RAM) might be sub-opti
mal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0i_2/nf_datapath_0/u_osnt_bram_1/inst/bootmem_reg_uram_8 (implemented as a Ultra RAM) might be sub-opti
mal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0i_2/nf_datapath_0/u_osnt_bram_1/inst/bootmem_reg_uram_9 (implemented as a Ultra RAM) might be sub-opti
mal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/multq_st_en.mdm
a_c2h_pfch_insti_13/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_dsc_cmp_fifo_lut/RAM_INST[0].u_ram/sram_reg_0_7_
350_363 from module qdma_v4_0_2_dma5_mdma_c2h_pfch__GB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/multq_st_en.mdm
a_c2h_pfch_insti_13/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_dsc_cmp_fifo_lut/RAM_INST[0].u_ram/sram_reg_0_7_
378_391 from module qdma_v4_0_2_dma5_mdma_c2h_pfch__GB0_tempName due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module qdma_v4_0_2_dma5_mdma_c2h_pfch__GB0_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/multq_st_
en.mdma_c2h_pfch_insti_13/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_mdma_fifo_ll/u_nptr_ram/sram_reg_bram_0 (i
mplemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in
improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/multq_st_
en.mdma_c2h_pfch_insti_13/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_err_ctxt_ram/sram_reg (implemented as a Bl
ock RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/axi4mm_ax
i_mm_master_top_insti_17/dma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_noc_badr_tbl_inst/u_dma5_xpm_sdp
ram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) m
ight be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/u_dma5_req_fabi
_20/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/req_fab_wr_mgmt_inst/pcie_wr_mgmt_inst/req_fifo_lut_gen[2].req_fifo_inst/RAM_INST[0].u_ram/sram_reg_0_15_42_43 f
rom module qdma_v4_0_2_dma5_req_fab__GB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/u_dma5_req_fabi
_20/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/req_fab_wr_mgmt_inst/pcie_wr_mgmt_inst/req_fifo_lut_gen[3].req_fifo_inst/RAM_INST[0].u_ram/sram_reg_0_15_42_43 f
rom module qdma_v4_0_2_dma5_req_fab__GB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/u_dma5_req_fabi
_20/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/req_fab_wr_mgmt_inst/pcie_wr_mgmt_inst/req_fifo_lut_gen[4].req_fifo_inst/RAM_INST[0].u_ram/sram_reg_0_15_42_43 f
rom module qdma_v4_0_2_dma5_req_fab__GB0_tempName due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-7067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Common 17-14] Message 'Synth 8-7067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
INFO: [Synth 8-7066] Removed 4 DRAM instances from module qdma_v4_0_2_dma5_req_fab__GB0_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_pcie_
reqi_25/dma_wrapper/dma_top/dma_pcie_req/rc_new/stg2_aln/stg2_tag_ram/sram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output regist
er could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7066] Removed 12 DRAM instances from module top_GT2_tempName due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module qdma_v4_0_2_dma5_rtl_top_GT0_tempName due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module qdma_v4_0_2_dma5_rtl_top_GT0_tempName due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module qdma_v4_0_2_dma5_rtl_top_GT1_tempName due to constant propagation
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:23:10 ; elapsed = 00:25:22 . Memory (MB): peak = 8807.242 ; gain = 5875.566 ; free physical = 36775 ; free virtual
= 42404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optiona
l output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optiona
l output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optiona
l output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optiona
l output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optiona
l output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_6 (implemented as a Ultra RAM) might be sub-optimal as no optiona
l output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optiona
l output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_8 (implemented as a Ultra RAM) might be sub-optimal as no optiona
l output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_9 (implemented as a Ultra RAM) might be sub-optimal as no optiona
l output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0/u_osnt_bram_1/inst/bootmem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optiona
l output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0/u_osnt_bram_1/inst/bootmem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optiona
l output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0/u_osnt_bram_1/inst/bootmem_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optiona
l output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0/u_osnt_bram_1/inst/bootmem_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optiona
l output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0/u_osnt_bram_1/inst/bootmem_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optiona
l output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0/u_osnt_bram_1/inst/bootmem_reg_uram_6 (implemented as a Ultra RAM) might be sub-optimal as no optiona
l output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0/u_osnt_bram_1/inst/bootmem_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optiona
l output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0/u_osnt_bram_1/inst/bootmem_reg_uram_8 (implemented as a Ultra RAM) might be sub-optimal as no optiona
l output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nf_datapath_0/u_osnt_bram_1/inst/bootmem_reg_uram_9 (implemented as a Ultra RAM) might be sub-optimal as no optiona
l output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_ins
t/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merge
d into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_ins
t/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merge
d into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapp
er/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_noc_badr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memo
ry_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional
 output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/D
SC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 (implemented as a Ultra R
AM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/D
SC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 (implemented as a Ultra R
AM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/D
SC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 (implemented as a Ultra R
AM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/D
SC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 (implemented as a Ultra R
AM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/D
SC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 (implemented as a Ultra R
AM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/M
ASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block R
AM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/M
ASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block R
AM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/M
ASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block R
AM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/M
ASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block R
AM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/M
ASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block R
AM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/M
ASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block R
AM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/M
ASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block R
AM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/M
ASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block R
AM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/M
ASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RA
M) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/M
ASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RA
M) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/M
ASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RA
M) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/M
ASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RA
M) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/M
ASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RA
M) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/M
ASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RA
M) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/M
ASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RA
M) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/M
ASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block RA
M) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/P
FCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 (implemented as a Ult
ra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/P
FCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 (implemented as a Ult
ra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/R
RQ_RAM_EVN/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) migh
t be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/R
RQ_RAM_ODD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) migh
t be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapp
er/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_mdma_fifo_ll/u_nptr_ram/sram_reg_bram_0 (implemented as a Block RAM) might be
 sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapp
er/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_err_ctxt_ram/sram_reg (implemented as a Block RAM) might be sub-optimal as no
 optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapp
er/dma_top/dma_pcie_req/rc_new/stg2_aln/stg2_tag_ram/sram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merge
d into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin sys_clk_ce_out_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin msi_vector_width_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin msi_vector_width_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin msi_vector_width_inferred:in0[0] to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/open-nic-shell/src/utility/axi_stream_register_slice.sv:141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:599]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:543]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:555]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:543]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:600]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:600]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:556]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/OSNT-PLUS/hw/pro
jects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:556]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jw2282/Xilinx/Vivado/20
20.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change t
he current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:24:42 ; elapsed = 00:26:57 . Memory (MB): peak = 8869.859 ; gain = 5938.184 ; free physical = 36371 ; free virtual = 4270
7
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:24:43 ; elapsed = 00:26:58 . Memory (MB): peak = 8869.859 ; gain = 5938.184 ; free physical = 36371 ; fre
e virtual = 42707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:25:51 ; elapsed = 00:28:07 . Memory (MB): peak = 8869.859 ; gain = 5938.184 ; free physical = 36235 ; free v
irtual = 42571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:25:52 ; elapsed = 00:28:08 . Memory (MB): peak = 8869.859 ; gain = 5938.184 ; free physical = 36235 ; free vi
rtual = 42571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:26:20 ; elapsed = 00:28:37 . Memory (MB): peak = 8869.859 ; gain = 5938.184 ; free physical = 36207 ; free
virtual = 42543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:26:22 ; elapsed = 00:28:39 . Memory (MB): peak = 8869.859 ; gain = 5938.184 ; free physical = 36207 ; free vir
tual = 42543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------
---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                                  | RTL Name
                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E |
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------
---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|qdma_no_sriov_pcie4_ip_pcie4_uscale_core_top | qdma_no_sriov_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]
                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       |
|qdma_no_sriov_pcie4_ip_pcie4_uscale_core_top | qdma_no_sriov_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]
                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       |
|qdma_no_sriov_pcie4_ip_pcie4_uscale_core_top | qdma_no_sriov_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllpd_r_reg[3]
                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       |
|qdma_no_sriov_pcie4_ip_pcie4_uscale_core_top | qdma_no_sriov_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllreset_r_reg[3]
                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       |
|qdma_no_sriov_pcie4_ip_pcie4_uscale_core_top | qdma_no_sriov_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txprogdivreset_r_reg[3]
                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       |
|qdma_no_sriov_pcie4_ip_pcie4_uscale_core_top | qdma_no_sriov_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/gtreset_r_reg[3]
                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       |
|qdma_no_sriov_pcie4_ip_pcie4_uscale_core_top | qdma_no_sriov_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/userrdy_r_reg[3]
                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       |
|qdma_no_sriov_pcie4_ip_pcie4_uscale_core_top | qdma_no_sriov_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][31]
                           | 32     | 16    | NO           | NO                 | YES               | 0      | 16      |
|qdma_v4_0_2_dma5_rtl_top                     | dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_pfch_crdt/u_ctxt_mgr/pipe_rd
_ix_reg[2][3]              | 3      | 4     | NO           | NO                 | YES               | 4      | 0       |
|qdma_v4_0_2_dma5_rtl_top                     | dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_pfch_crdt/u_ctxt_mgr/pipe_rv
ld_reg[2]                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       |
|qdma_v4_0_2_dma5_rtl_top                     | dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_mdma_fifo_ll/pipe_fl
ush_reg[2]                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       |
|qdma_v4_0_2_dma5_rtl_top                     | dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_mdma_fifo_ll/pipe_de
q_req_info_reg[2][tag][6]  | 3      | 7     | NO           | NO                 | NO                | 7      | 0       |
|qdma_v4_0_2_dma5_rtl_top                     | dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_mdma_fifo_ll/pipe_de
q_req_info_reg[2][qid][11] | 3      | 12    | NO           | NO                 | YES               | 12     | 0       |
|qdma_v4_0_2_dma5_rtl_top                     | dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_mdma_fifo_ll/pipe_by
te_tag_reg[2][6]           | 3      | 7     | NO           | NO                 | YES               | 7      | 0       |
|qdma_v4_0_2_dma5_rtl_top                     | dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_dma_wr_engine_inst/wpl_data_num_buf_p3_r
eg[1][par][0]              | 3      | 12    | NO           | NO                 | YES               | 12     | 0       |
|qdma_v4_0_2_dma5_rtl_top                     | dma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/tlp_addr_d4_reg[11]
                           | 4      | 12    | NO           | NO                 | YES               | 12     | 0       |
|qdma_v4_0_2_dma5_rtl_top                     | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/pcie_pipe_wr_hdr_rd_last_reg[3]
                           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       |
|qdma_v4_0_2_dma5_rtl_top                     | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/pcie_pipe_wr_hdr_rd_aln_reg[3][5]
                           | 5      | 6     | NO           | NO                 | YES               | 6      | 0       |
|qdma_v4_0_2_dma5_rtl_top                     | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/pcie_pipe_wr_hdr_rd_len_reg[3][15]
                           | 5      | 16    | NO           | NO                 | YES               | 16     | 0       |
|qdma_v4_0_2_dma5_rtl_top                     | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/pcie_pipe_wr_hdr_rd_aoff_reg[3][16]
                           | 5      | 17    | NO           | NO                 | YES               | 17     | 0       |
|qdma_v4_0_2_dma5_rtl_top                     | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/pcie_pipe_wr_hdr_rd_chnl_reg[3][2]
                           | 4      | 3     | NO           | NO                 | YES               | 3      | 0       |
|qdma_v4_0_2_dma5_rtl_top                     | dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.u_mdma_c2h_wrb/u_ctxt_mgr/pipe_rd_ix_reg[2][3]
                           | 3      | 4     | NO           | NO                 | YES               | 4      | 0       |
|qdma_v4_0_2_dma5_rtl_top                     | dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.u_mdma_c2h_wrb/u_ctxt_mgr/pipe_rvld_reg[2]
                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       |
|qdma_v4_0_2_dma5_rtl_top                     | csr_module.i_mst_axilite_csr/rst_d4_reg
                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       |
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------
---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 |
+------------+---------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | srl_style_fifo.ram_array_reg[7] | 708    | 708        | 708    | 0       | 0      | 0      | 0      |
|dsrl__1     | ram_array_reg[15]               | 298    | 298        | 298    | 0       | 0      | 0      | 0      |
|dsrl__2     | ram_array_reg[15]               | 327    | 327        | 327    | 0       | 0      | 0      | 0      |
|dsrl__3     | srl_style_fifo.ram_array_reg[7] | 684    | 684        | 684    | 0       | 0      | 0      | 0      |
+------------+---------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes:
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage:
+------+--------------+-------+
|      |Cell          |Count  |
+------+--------------+-------+
|1     |BUFG          |      6|
|2     |BUFG_GT       |     11|
|3     |BUFG_GT_SYNC  |      1|
|4     |CARRY8        |   3337|
|5     |CMACE4        |      2|
|6     |GTYE4_CHANNEL |     24|
|7     |GTYE4_COMMON  |      6|
|8     |IBUFDS_GTE4   |      3|
|9     |LUT1          |   5846|
|10    |LUT2          |  24149|
|11    |LUT3          |  40035|
|12    |LUT4          |  20220|
|13    |LUT5          |  22535|
|14    |LUT6          |  40754|
|15    |MMCME4_ADV    |      2|
|16    |MUXF7         |   3496|
|17    |MUXF8         |    881|
|18    |PCIE40E4      |      1|
|19    |RAM16X1D      |     26|
|20    |RAM16X1S      |    512|
|21    |RAM256X1D     |      7|
|22    |RAM32M16      |   2180|
|23    |RAM32X1D      |      3|
|24    |RAM64M8       |     52|
|25    |RAMB18E2      |     10|
|31    |RAMB36E2      |    211|
|42    |SRL16E        |   1869|
|43    |SRLC32E       |     16|
|44    |URAM288       |     29|
|46    |FDCE          |   1232|
|47    |FDPE          |    271|
|48    |FDRE          | 208147|
|49    |FDSE          |   6733|
|50    |LD            |    581|
|51    |IBUF          |      3|
|52    |IBUFDS        |      1|
|53    |OBUF          |     12|
+------+--------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:26:23 ; elapsed = 00:28:40 . Memory (MB): peak = 8869.859 ; gain = 5938.184 ; free physical = 36207 ; free vi
rtual = 42543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11371 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:23:09 ; elapsed = 00:26:01 . Memory (MB): peak = 8873.770 ; gain = 3063.664 ; free physical = 48529 ; free virtu
al = 54865
Synthesis Optimization Complete : Time (s): cpu = 00:26:27 ; elapsed = 00:28:45 . Memory (MB): peak = 8873.770 ; gain = 5942.094 ; free physical = 48856 ; free virt
ual = 54871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8873.770 ; gain = 0.000 ; free physical = 48482 ; free virtual = 54497
INFO: [Netlist 29-17] Analyzing 11087 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_clk_wiz_1/inst/clkin1_ibuf
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_
inst/clk_div_inst/inst/clkin1_ibuf
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_0_gt_i/in
st/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_i
nst/BUFG_GT_SYNC for BUFG_GT u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_gtwiz_userclk_rx_inst/gen_gt
wiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_0_gt_i/in
st/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_i
nst/BUFG_GT_SYNC_1 for BUFG_GT u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_
gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_1_gt_i/in
st/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_i
nst/BUFG_GT_SYNC for BUFG_GT u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_gtwiz_userclk_rx_inst/gen_gt
wiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_1_gt_i/in
st/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_i
nst/BUFG_GT_SYNC_1 for BUFG_GT u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_
gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie
4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_gt
ye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT u_top_wrapper/xilinx_nic_
shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_t
op_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1
5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEP
ENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEP
ENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEP
ENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEP
ENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEP
ENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEP
ENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEP
ENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEP
ENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEP
ENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEP
ENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEP
ENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEP
ENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to
 COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to
 COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to
 COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to
 COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to
 COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to
 COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT
to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT
to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT
to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/
inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT
to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper
_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[0].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topolo
gy used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper
_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[1].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topolo
gy used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper
_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[2].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topolo
gy used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper
_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[3].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topolo
gy used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper
_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[4].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topolo
gy used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper
_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[5].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topolo
gy used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper
_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[6].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topolo
gy used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper
_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[7].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topolo
gy used for the BRAM.
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance u_clk_wiz_1/inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 8919.867 ; gain = 0.000 ; free physical = 48233 ; free virtual =
 54249
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3369 instances were transformed.
  BUFG => BUFGCE: 6 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance
  LD => LDCE: 581 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 26 instances
  RAM16X1S => RAM32X1S (RAMS32): 512 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 7 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2180 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 52 instances

INFO: [Common 17-83] Releasing license: Synthesis
1505 Infos, 637 Warnings, 15 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:28:14 ; elapsed = 00:30:33 . Memory (MB): peak = 8919.867 ; gain = 6542.973 ; free physical = 50635 ; free virtual = 56651
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/synth/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 8951.883 ; gain = 32.016 ; free physical = 50583 ; free virtual = 56662
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 12:03:19 2024...
[Sun Apr 28 12:03:31 2024] synth finished
wait_on_run: Time (s): cpu = 00:29:40 ; elapsed = 00:31:52 . Memory (MB): peak = 3581.684 ; gain = 0.000 ; free physical = 58150 ; free virtual = 61572
# launch_runs impl_1
[Sun Apr 28 12:03:31 2024] Launched synth_1...
Run output will be captured here: /home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/synth_1/runme.log
[Sun Apr 28 12:03:31 2024] Launched impl_1...
Run output will be captured here: /home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Apr 28 12:03:31 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top top -part xcu250-figd2104-2L-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3499.523 ; gain = 13.000 ; free physical = 55666 ; free virtual = 5940
9
INFO: [Netlist 29-17] Analyzing 10498 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_clk_div/qdma_subsystem_clk_div_board.
xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/clk_div_inst/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_clk_div/qdma_subsystem_clk_d
iv_board.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/clk_div_inst/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_clk_div/qdma_subsystem_clk_div.xdc] f
or cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/clk_div_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsys
tem_clk_div/qdma_subsystem_clk_div.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_clk_div/
qdma_subsystem_clk_div.xdc:57]
get_clocks: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 4743.207 ; gain = 706.047 ; free physical = 54579 ; free virtual = 58323
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_clk_div/qdma_subsystem_clk_d
iv.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/clk_div_inst/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/ip_0/synth/qdma_no_sriov_pcie4_ip
_gt.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_gt_top_i/diablo_g
t.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/ip_0/synth/qdma_no_sriov
_pcie4_ip_gt.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_gt_top_i
/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/source/ip_pcie4_uscale_plus_x0y1.
xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/sour
ce/ip_pcie4_uscale_plus_x0y1.xdc:267]
set_switching_activity: Time (s): cpu = 00:01:49 ; elapsed = 00:01:13 . Memory (MB): peak = 6262.656 ; gain = 1507.574 ; free physical = 53068 ; free virtual = 5695
2
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/source/ip_pcie4_uscale_p
lus_x0y1.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/qdma_no_sriov_board.xdc] for cell 'u_t
op_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/qdma_no_sriov_board.xdc] for
cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/source/qdma_no_sriov_pcie4_uscaleplus_
ip.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/source/qdma_no_sriov_pcie4_us
caleplus_ip.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt.xdc] for c
ell 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_1_gt_i/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt.x
dc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_1_gt_i/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_1/synth/cmac_usplus_1_board.xdc] for cel
l 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_1/synth/cmac_usplus_1_board.xdc
] for cell 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_1/synth/cmac_usplus_1.xdc] for cell 'u_t
op_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_1/synth/cmac_usplus_1.xdc] for
cell 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt.xdc] for c
ell 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_0_gt_i/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt.x
dc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_0_gt_i/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/synth/cmac_usplus_0_board.xdc] for cel
l 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/synth/cmac_usplus_0_board.xdc
] for cell 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/synth/cmac_usplus_0.xdc] for cell 'u_t
op_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/cmac_usplus_0/synth/cmac_usplus_0.xdc] for
cell 'u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9.xdc]
 for cell 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator
_1_9.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9.xdc]
 for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator
_1_9.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9.xdc]
 for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator
_1_9.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9.xd
c] for cell 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generat
or_1_9.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9.xd
c] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generat
or_1_9.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9.xd
c] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generat
or_1_9.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'u_clk_wiz_1/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'u_clk_wiz_1/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'u_clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 6262.656 ; gain = 0.000 ; free physical = 53173 ; free virtual = 57057
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'u_clk_wiz_1/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/lib/common/constraints/au250_general.xdc]
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/lib/common/constraints/au250_general.xdc]
Sourcing Tcl File [/home/jw2282/OSNT-PLUS/hw/lib/common/constraints/au250_timing.tcl]
Finished Sourcing Tcl File [/home/jw2282/OSNT-PLUS/hw/lib/common/constraints/au250_timing.tcl]
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/qdma_subsystem_axi_cdc_clocks
.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/axi_cdc_inst/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_
ip/proj/qdma_subsystem_axi_cdc/qdma_subsystem_axi_cdc_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_
ip/proj/qdma_subsystem_axi_cdc/qdma_subsystem_axi_cdc_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_
ip/proj/qdma_subsystem_axi_cdc/qdma_subsystem_axi_cdc_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/jw2282/OS
NT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/qdma_subsystem_axi_cdc_clocks.xdc:17]
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_subsystem_axi_cdc/qdma_subsystem_axi_c
dc_clocks.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/axi_cdc_inst/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/qdma_no_sriov_pcie4_ip_board.xdc]
 for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/qdma_no_sriov_pcie4_ip_b
oard.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late
.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [/home/jw2282/OSNT-PLUS/hw/projects/
osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:63]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:63]
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:63]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [/home/jw2282/OSNT-PLUS/hw/projects/
osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:64]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:64]
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:64]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [/home/jw2282/OSNT-PLUS/hw/projects/
osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:67]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:67]
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:67]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [/home/jw2282/OSNT-PLUS/hw/projects/
osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:68]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:68]
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:68]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [/home/jw2282/OSNT-PLUS/hw/projects/
osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:75]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:75]
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:75]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [/home/jw2282/OSNT-PLUS/hw/projects/
osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:76]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:76]
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/p
roject/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4_ip_late.xdc:76]
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/xilinx_shell_ip/proj/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie
4_ip_late.xdc] for cell 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9_cloc
ks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator
_1_9_clocks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9_cloc
ks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator
_1_9_clocks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9_cloc
ks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/osnt_mac_attachment_ip/ip_proj/fifo_generator_1_9/fifo_generator
_1_9_clocks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9_cl
ocks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generat
or_1_9_clocks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9_cl
ocks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generat
or_1_9_clocks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generator_1_9_cl
ocks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/nf_mac_attachment_dma_ip/ip_proj/fifo_generator_1_9/fifo_generat
or_1_9_clocks.xdc] for cell 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'u_clk_c
onv/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/axi_clock_con
verter_0/axi_clock_converter_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/axi_clock_con
verter_0/axi_clock_converter_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/axi_clock_con
verter_0/axi_clock_converter_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/jw2282/OS
NT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc:17]
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell
 'u_clk_conv/inst'
Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'u_top_w
rapper/u_clk_conv/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/axi_clock_con
verter_0/axi_clock_converter_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/axi_clock_con
verter_0/axi_clock_converter_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/axi_clock_con
verter_0/axi_clock_converter_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/jw2282/OS
NT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc:17]
Finished Parsing XDC File [/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.gen/sources_1/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell
 'u_top_wrapper/u_clk_conv/inst'
INFO: [Project 1-1715] 10 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 22 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity
 or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7026.711 ; gain = 0.000 ; free physical = 53487 ; free virtual =
 57372
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2782 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance
  RAM16X1D => RAM32X1D (RAMD32(x2)): 26 instances
  RAM16X1S => RAM32X1S (RAMS32): 512 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 7 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2180 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 52 instances

22 Infos, 18 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:04:40 ; elapsed = 00:03:48 . Memory (MB): peak = 7026.711 ; gain = 4649.820 ; free physical = 53487 ; free virtual = 57372
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 7026.711 ; gain = 0.000 ; free physical = 53480 ; free virtual = 57365

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10bfe99c8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 7026.711 ; gain = 0.000 ; free physical = 53102 ; free virtual = 56986

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 174 inverter(s) to 63152 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14f94f403

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 7026.711 ; gain = 0.000 ; free physical = 53332 ; free virtual = 57217
INFO: [Opt 31-389] Phase Retarget created 373 cells and removed 4289 cells
INFO: [Opt 31-1021] In phase Retarget, 598 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail.

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 22 load pin(s).
Phase 2 Constant propagation | Checksum: 229714e11

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 7026.711 ; gain = 0.000 ; free physical = 53332 ; free virtual = 57217
INFO: [Opt 31-389] Phase Constant propagation created 628 cells and removed 1804 cells
INFO: [Opt 31-1021] In phase Constant propagation, 70 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more det
ail.

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2d82df103

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 7026.711 ; gain = 0.000 ; free physical = 53335 ; free virtual = 57220
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 7906 cells
INFO: [Opt 31-1021] In phase Sweep, 268 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail.

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 2d82df103

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 7026.711 ; gain = 0.000 ; free physical = 53335 ; free virtual = 57220
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail.


Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2d82df103

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 7026.711 ; gain = 0.000 ; free physical = 53336 ; free virtual = 57220
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2d82df103

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 7026.711 ; gain = 0.000 ; free physical = 53335 ; free virtual = 57220
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more
detail.
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             373  |            4289  |                                            598  |
|  Constant propagation         |             628  |            1804  |                                             70  |
|  Sweep                        |               0  |            7906  |                                            268  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             92  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.50 . Memory (MB): peak = 7026.711 ; gain = 0.000 ; free physical = 53338 ; free virtual = 57223
Ending Logic Optimization Task | Checksum: 1bcc0d54a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 7026.711 ; gain = 0.000 ; free physical = 53338 ; free virtual = 57223

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-295] The data input toggle rate 0.002150 of CMAC instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/
cmac_inst/inst/i_cmac_usplus_0_top/obsibdaaf4ker2wujpra0sjb is beyond the acceptable limit of 8.260000 - 54.090000. Using the 8.260000 toggle rate for power analysi
s.
Resolution: Please use the following to set activity - set_switching_activity -static_probability <value> -toggle_rate <value> [get_pins -of_objects [get_cells <ins
tance name>] -filter {DIRECTION =~ IN && NAME =~ *TX_DATAIN*}]
WARNING: [Power 33-295] The data input toggle rate 0.001561 of CMAC instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/
cmac_inst/inst/i_cmac_usplus_1_top/obsibdaaf4ker2wujpra0sjb is beyond the acceptable limit of 8.260000 - 54.090000. Using the 8.260000 toggle rate for power analysi
s.
Resolution: Please use the following to set activity - set_switching_activity -static_probability <value> -toggle_rate <value> [get_pins -of_objects [get_cells <ins
tance name>] -filter {DIRECTION =~ IN && NAME =~ *TX_DATAIN*}]


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 57 BRAM(s) out of a total of 219 has been updated to save power. Run report_power_opt to get a complete listing of the
 BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 26 WE to EN ports
Number of BRAM Ports augmented: 60 newly gated: 66 Total Ports: 438
Ending PowerOpt Patch Enables Task | Checksum: 189c29fda

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7837.039 ; gain = 0.000 ; free physical = 53206 ; free virtual = 57095
Ending Power Optimization Task | Checksum: 189c29fda

Time (s): cpu = 00:02:39 ; elapsed = 00:01:06 . Memory (MB): peak = 7837.039 ; gain = 810.328 ; free physical = 53522 ; free virtual = 57411

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 20232c7be

Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 7837.039 ; gain = 0.000 ; free physical = 53547 ; free virtual = 57436
Ending Final Cleanup Task | Checksum: 20232c7be

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 7837.039 ; gain = 0.000 ; free physical = 53539 ; free virtual = 57428

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7837.039 ; gain = 0.000 ; free physical = 53540 ; free virtual =
 57429
Ending Netlist Obfuscation Task | Checksum: 282250766

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 7837.039 ; gain = 0.000 ; free physical = 53540 ; free virtual = 57429
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 20 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:57 ; elapsed = 00:02:35 . Memory (MB): peak = 7837.039 ; gain = 810.328 ; free physical = 53540 ; free virtual = 57429
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.16 . Memory (MB): peak = 7837.039 ; gain = 0.000 ; free physical = 53141 ; free virtual = 5704
1
INFO: [Common 17-1381] The checkpoint '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:33 ; elapsed = 00:01:01 . Memory (MB): peak = 7837.039 ; gain = 0.000 ; free physical = 53066 ; free virtual = 57035
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:25 ; elapsed = 00:00:27 . Memory (MB): peak = 7845.043 ; gain = 8.004 ; free physical = 52725 ; free virtual = 56696
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7845.043 ; gain = 0.000 ; free physical = 52711 ; free virtual =
 56683
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e5df3e75

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 7845.043 ; gain = 0.000 ; free physical = 52709 ; free virtual = 56681
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7845.043 ; gain = 0.000 ; free physical = 52709 ; free virtual =
 56681

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1564cffd7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:49 . Memory (MB): peak = 7845.043 ; gain = 0.000 ; free physical = 52790 ; free virtual = 56767

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18f5645e4

Time (s): cpu = 00:02:50 ; elapsed = 00:01:49 . Memory (MB): peak = 7845.043 ; gain = 0.000 ; free physical = 52055 ; free virtual = 56034

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18f5645e4

Time (s): cpu = 00:02:53 ; elapsed = 00:01:53 . Memory (MB): peak = 7845.043 ; gain = 0.000 ; free physical = 52053 ; free virtual = 56033
Phase 1 Placer Initialization | Checksum: 18f5645e4

Time (s): cpu = 00:02:55 ; elapsed = 00:01:55 . Memory (MB): peak = 7845.043 ; gain = 0.000 ; free physical = 52001 ; free virtual = 55980

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 178f3337e

Time (s): cpu = 00:06:42 ; elapsed = 00:03:40 . Memory (MB): peak = 7847.676 ; gain = 2.633 ; free physical = 51730 ; free virtual = 55711

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 17af6c9c5

Time (s): cpu = 00:07:01 ; elapsed = 00:03:59 . Memory (MB): peak = 7961.020 ; gain = 115.977 ; free physical = 51691 ; free virtual = 55673

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 17af6c9c5

Time (s): cpu = 00:07:06 ; elapsed = 00:04:03 . Memory (MB): peak = 8461.316 ; gain = 616.273 ; free physical = 51561 ; free virtual = 55543

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1dcfb6d79

Time (s): cpu = 00:07:26 ; elapsed = 00:04:14 . Memory (MB): peak = 8461.316 ; gain = 616.273 ; free physical = 51543 ; free virtual = 55525

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1dcfb6d79

Time (s): cpu = 00:07:29 ; elapsed = 00:04:17 . Memory (MB): peak = 8461.316 ; gain = 616.273 ; free physical = 51544 ; free virtual = 55526
Phase 2.1.1 Partition Driven Placement | Checksum: 1dcfb6d79

Time (s): cpu = 00:07:29 ; elapsed = 00:04:18 . Memory (MB): peak = 8461.316 ; gain = 616.273 ; free physical = 51688 ; free virtual = 55669
Phase 2.1 Floorplanning | Checksum: 1dcfb6d79

Time (s): cpu = 00:07:30 ; elapsed = 00:04:18 . Memory (MB): peak = 8461.316 ; gain = 616.273 ; free physical = 51688 ; free virtual = 55669

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1dcfb6d79

Time (s): cpu = 00:07:30 ; elapsed = 00:04:18 . Memory (MB): peak = 8461.316 ; gain = 616.273 ; free physical = 51687 ; free virtual = 55669

Phase 2.3 Global Placement Core
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     7     1   499   748   132   256   565    87    59    26     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6     2    12   578   710   193   597   166   115     1     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     3     6     7   589   677   228   467   234   169     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     5     4     8   590   680   232   473   220   168     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     4     4     8   590   685   226   477   211   175     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     4     4     8   590   689   231   478   211   165     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     4     4     8   590   700   225   476   210   163     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     4     4     8   590   690   227   480   209   168     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     4     4     8   590   689   228   481   213   163     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     4     4     7   590   700   258   466   195   156     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     1     7    17   609   711   334   404   171   126     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     1    22    21   613   708   344   378   161   132     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     1    22    21   615   709   343   376   161   132     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     1    22    21   619   707   344   376   158   132     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     1    22    21   621   706   345   377   171   116     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    10    31   602   740   452   340   199     6     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     4    20   616   708   366   428   232     6     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    17    26   611   710   391   416   203     6     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    18    33   603   707   601   365    47     6     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    10    26   617   683   451   540    53     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    11    23   614   740   432   507    53     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    12    26   539   794   439   523    47     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     8    25   195  1166   443   499    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    16    23   140  1181   458   518    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    11    21   129  1200   450   525    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     8    33    56  1262   646   331    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     8    27    66  1278   685   272    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    12    24    32  1286   675   307    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    10    18    45  1288   678   297    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    10    21    38  1294   613   360    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    10    28    32  1286   569   411    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    11    23    48  1287   572   395    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    12    21    40  1284   557   422    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     8    18    40  1255   589   426    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    12    18    51  1259   614   382    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    15    23    40  1242   618   398    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    14    19    49  1261   526   467    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     8    26    47  1255   460   540    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     9    30    49  1263   313   672    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     9    27    43  1254   205   798    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    11    34    41  1258   217   775    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    12    25    38  1256   209   796    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    12    28    37  1288   178   793    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     6    22    44  1259   203   802    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     7    31    34  1250   212   802    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    11    25    48  1251   202   799    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    11    19    49  1248   212   797    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     8    29    43  1254   207   795    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    15    24    41  1250   203   803    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    13    23    46  1256   198   800    44     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    10    31    32  1257   215   781    54     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    11    20    50  1259   277   615   148     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     3    12    23    42  1254   277   619   150     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     2     7    29    39  1254   279   620   150     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     3     9    28    44  1251   277   620   148     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     9    27    46  1246   274   628   150     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     1     9    31    35  1259   280   617   148     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     2    17    33    31  1254   278   615   150     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     2    10    36    33  1251   279   621   148     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     2    12    35    41  1250   265   625   150     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     4    17    22    44  1250   201   696   146     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     3    15    21    41  1253   208   689   150     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     3     8    35    33  1259   205   687   150     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    12    25    50  1250   210   685   148     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14    31    33  1248   219   679   150     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    13    29    45  1241   208   700   144     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    12    27    44  1248   206   270   573     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     3    13    29    37  1247   217   261   573     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     3    14    34    37  1245   207   267   573     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    13    25    48  1245   213   263   573     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6     7    32    38  1246   213   327   511     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     1    10    30    45  1236   227   370   461     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    11    24    40  1245   212   342   506     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     1    14    22    44  1241   217   305   536     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     3    11    29    33  1248   221   311   524     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     1    13    24    34  1246   215   311   536     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     7    13    25    36  1241   223   293   542     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     2    11    19    38  1240   218   348   504     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     3    10    23    44  1234   223   344   499     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     2     9    19    39  1244   219   355   493     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     2    10    23    36  1246   217   349   497     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     3    13    25    42  1241   214   345   497     0     0     0     0     0     0     0  Total:  2380
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 122 LUTNM shape to break, 5314 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 85, two critical 37, total 122, new lutff created 2
INFO: [Physopt 32-775] End 1 Pass. Optimized 1697 nets or cells. Created 122 new cells, deleted 1575 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 257 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 171 nets.  Re-placed 1346 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 171 nets or cells. Created 512 new cells, deleted 530 existing cells and moved 1346 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9058.355 ; gain = 0.000 ; free physical = 51591 ; free virtual = 55575
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[0].in_arb_fifo/fifo/wr_en0' is not considered as a candidate in VHFN
optimzation. Its physical fanout number is changed from 1369 to 95. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 95.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[0].in_arb_fifo/fifo/rd_ptr[0]' is not considered as a candidate in VH
FN optimzation. Its physical fanout number is changed from 1194 to 600. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 600
.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[0].in_arb_fifo/fifo/rd_ptr[1]' is not considered as a candidate in VH
FN optimzation. Its physical fanout number is changed from 1193 to 599. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 599
.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[0].in_arb_fifo/fifo/rd_ptr[2]' is not considered as a candidate in VH
FN optimzation. Its physical fanout number is changed from 1192 to 598. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 598
.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[0].in_arb_fifo/fifo/rd_ptr[3]' is not considered as a candidate in VH
FN optimzation. Its physical fanout number is changed from 1191 to 597. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 597
.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[0].in_arb_fifo/fifo/wr_ptr_reg[0]' is not considered as a candidate i
n VHFN optimzation. Its physical fanout number is changed from 1364 to 90. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than
90.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[0].in_arb_fifo/fifo/wr_ptr_reg[1]' is not considered as a candidate i
n VHFN optimzation. Its physical fanout number is changed from 1363 to 89. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than
89.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[0].in_arb_fifo/fifo/wr_ptr_reg[2]' is not considered as a candidate i
n VHFN optimzation. Its physical fanout number is changed from 1362 to 88. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than
88.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[0].in_arb_fifo/fifo/wr_ptr_reg[3]' is not considered as a candidate i
n VHFN optimzation. Its physical fanout number is changed from 1361 to 87. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than
87.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[1].in_arb_fifo/fifo/wr_en04_out' is not considered as a candidate in
VHFN optimzation. Its physical fanout number is changed from 1369 to 95. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 95
.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[1].in_arb_fifo/fifo/rd_ptr[0]' is not considered as a candidate in VH
FN optimzation. Its physical fanout number is changed from 1194 to 600. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 600
.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[1].in_arb_fifo/fifo/rd_ptr[1]' is not considered as a candidate in VH
FN optimzation. Its physical fanout number is changed from 1193 to 599. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 599
.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[1].in_arb_fifo/fifo/rd_ptr[2]' is not considered as a candidate in VH
FN optimzation. Its physical fanout number is changed from 1192 to 598. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 598
.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[1].in_arb_fifo/fifo/rd_ptr[3]' is not considered as a candidate in VH
FN optimzation. Its physical fanout number is changed from 1191 to 597. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 597
.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[1].in_arb_fifo/fifo/wr_ptr_reg[0]' is not considered as a candidate i
n VHFN optimzation. Its physical fanout number is changed from 1364 to 90. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than
90.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[1].in_arb_fifo/fifo/wr_ptr_reg[1]' is not considered as a candidate i
n VHFN optimzation. Its physical fanout number is changed from 1363 to 89. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than
89.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[1].in_arb_fifo/fifo/wr_ptr_reg[2]' is not considered as a candidate i
n VHFN optimzation. Its physical fanout number is changed from 1362 to 88. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than
88.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[1].in_arb_fifo/fifo/wr_ptr_reg[3]' is not considered as a candidate i
n VHFN optimzation. Its physical fanout number is changed from 1361 to 87. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than
87.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/ifsm_state_next0'
is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1344 to 100. To force replication, set the FORCE_MAX_FANOUT propert
y on the net to a number less than 100.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/rd_ptr[0]' is not
considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1166 to 586. To force replication, set the FORCE_MAX_FANOUT property on th
e net to a number less than 586.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/rd_ptr[1]' is not
considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1165 to 585. To force replication, set the FORCE_MAX_FANOUT property on th
e net to a number less than 585.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/rd_ptr[2]' is not
considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1164 to 584. To force replication, set the FORCE_MAX_FANOUT property on th
e net to a number less than 584.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/rd_ptr[3]' is not
considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1163 to 583. To force replication, set the FORCE_MAX_FANOUT property on th
e net to a number less than 583.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[0]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1332 to 88. To force replication, set the FORCE_MAX_FANOUT property on
 the net to a number less than 88.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[1]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1331 to 87. To force replication, set the FORCE_MAX_FANOUT property on
 the net to a number less than 87.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[2]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1330 to 86. To force replication, set the FORCE_MAX_FANOUT property on
 the net to a number less than 86.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[3]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1329 to 85. To force replication, set the FORCE_MAX_FANOUT property on
 the net to a number less than 85.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/ifsm_state_next0'
is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1344 to 100. To force replication, set the FORCE_MAX_FANOUT propert
y on the net to a number less than 100.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/rd_ptr[0]' is not
considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1166 to 586. To force replication, set the FORCE_MAX_FANOUT property on th
e net to a number less than 586.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/rd_ptr[1]' is not
considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1165 to 585. To force replication, set the FORCE_MAX_FANOUT property on th
e net to a number less than 585.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/rd_ptr[2]' is not
considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1164 to 584. To force replication, set the FORCE_MAX_FANOUT property on th
e net to a number less than 584.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/rd_ptr[3]' is not
considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1163 to 583. To force replication, set the FORCE_MAX_FANOUT property on th
e net to a number less than 583.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[0]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1332 to 88. To force replication, set the FORCE_MAX_FANOUT property on
 the net to a number less than 88.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[1]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1331 to 87. To force replication, set the FORCE_MAX_FANOUT property on
 the net to a number less than 87.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[2]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1330 to 86. To force replication, set the FORCE_MAX_FANOUT property on
 the net to a number less than 86.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[3]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1329 to 85. To force replication, set the FORCE_MAX_FANOUT property on
 the net to a number less than 85.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/
dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.u_mdma_c2h_wrb/u_ctxt_mgr/p_0_in4_out_0' is not considered as a candidate in VHFN optimzation. Its physical f
anout number is changed from 1097 to 543. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 543.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/
dma_top/dma_pcie_req/rc_new/hdr_fifo/RAM_INST[0].u_ram/no_dnf_in_rdy.in_rdy_reg' is not considered as a candidate in VHFN optimzation. Its physical fanout number is
 changed from 1111 to 557. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 557.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/
dma_top/dma_pcie_req/rc_new/stg2_aln/rcp_gen_vld_ff_reg' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1322 to 66
3. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 663.
INFO: [Physopt 32-76] Pass 1. Identified 10 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net core_rst. Replicated 74 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/nf_converter/DEFAULT_VALUE_ENABLE.info_fifo/xpm_fifo_base_
inst/empty. Replicated 7 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/reset_inst/Q[0]. Replicated 31 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_tx_packet_4096_8191_bytes_accumulator/E[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_
if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_tx_packet_2048_4095_bytes_accumulator/E[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_
pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep_0. Replicated 9 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dm
a_pcie_req/rc_new/sm_snd_err_tlp. Replicated 8 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/middle_valid. Replicated 7 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/middle_valid. Replicated 6 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_
if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_framing_err_0_accumulator/E[0]. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 10 nets. Created 163 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 163 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.84 . Memory (MB): peak = 9058.355 ; gain = 0.000 ; free physical = 51589 ; free virtual =
 55573
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_
if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_pmtick_tx_clk_syncer/pulseout_reg_0. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 9058.355 ; gain = 0.000 ; free physical = 51589 ; free virtual =
 55573
INFO: [Physopt 32-117] Net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_
en could not be optimized because driver u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sd
pram.xpm_memory_base_inst_i_3 could not be replicated
INFO: [Physopt 32-117] Net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0] could
not be optimized because driver u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sd
pram.xpm_memory_base_inst_i_2 could not be replicated
INFO: [Physopt 32-117] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/nf_converter/input_fifo/xpm_fifo_base_inst/rdpp1_inst/E[0] could no
t be optimized because driver u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/nf_converter/input_fifo/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram
.xpm_memory_base_inst_i_2 could not be replicated
INFO: [Physopt 32-117] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/nf_converter/input_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en c
ould not be optimized because driver u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/nf_converter/input_fifo/xpm_fifo_base_inst/gen_sdpram.xpm
_memory_base_inst_i_3 could not be replicated
INFO: [Physopt 32-117] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/nf_converter/input_fifo/xpm_fifo_base_inst/rdpp1_inst/E[0] could no
t be optimized because driver u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/nf_converter/input_fifo/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram
.xpm_memory_base_inst_i_2 could not be replicated
INFO: [Physopt 32-117] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/rx_fifo_intf/u_rxqueue/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_
en could not be optimized because driver u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/rx_fifo_intf/u_rxqueue/gnuram_async_fifo.xpm_fifo_base_inst/gen_sd
pram.xpm_memory_base_inst_i_3 could not be replicated
INFO: [Physopt 32-117] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0] could
not be optimized because driver u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sd
pram.xpm_memory_base_inst_i_2 could not be replicated
INFO: [Physopt 32-117] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/rx_fifo_intf/u_rxqueue/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0] could
not be optimized because driver u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/rx_fifo_intf/u_rxqueue/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sd
pram.xpm_memory_base_inst_i_2 could not be replicated
INFO: [Physopt 32-117] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/nf_converter/input_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en c
ould not be optimized because driver u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/nf_converter/input_fifo/xpm_fifo_base_inst/gen_sdpram.xpm
_memory_base_inst_i_3 could not be replicated
INFO: [Physopt 32-117] Net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/nf_converter/input_fifo/xpm_fifo_base_inst/rdpp1_inst/E[0] could no
t be optimized because driver u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/nf_converter/input_fifo/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram
.xpm_memory_base_inst_i_2 could not be replicated
INFO: [Physopt 32-117] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_
en could not be optimized because driver u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sd
pram.xpm_memory_base_inst_i_3 could not be replicated
INFO: [Physopt 32-117] Net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/rx_fifo_intf/u_rxqueue/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0] could
not be optimized because driver u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/rx_fifo_intf/u_rxqueue/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sd
pram.xpm_memory_base_inst_i_2 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 8 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_tx/nf_converter/input_fifo/xpm_fifo_base_inst/gen_sdpram.xp
m_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_tx/nf_converter/input_fifo/xpm_fifo_base_inst/gen_sdpram.xp
m_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/rx_fifo_intf/u_rxqueue/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpra
m.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9. 57 registers were pushed out.
INFO: [Physopt 32-665] Processed cell u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/rx_fifo_intf/u_rxqueue/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpra
m.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/rx_fifo_intf/u_rxqueue/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpra
m.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9. 57 registers were pushed out.
INFO: [Physopt 32-665] Processed cell u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/rx_fifo_intf/u_rxqueue/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpra
m.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8. 19 registers were pushed out.
INFO: [Physopt 32-665] Processed cell u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpra
m.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/rx_fifo_intf/u_rxqueue/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpra
m.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8. 72 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 439 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 9058.355 ; gain = 0.000 ; free physical = 51588 ; free virtual =
 55572
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9058.355 ; gain = 0.000 ; free physical = 51601 ; free virtual =
 55585

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          122  |           1575  |                  1697  |           0  |           1  |  00:00:05  |
|  Equivalent Driver Rewiring                       |          512  |            530  |                   171  |           0  |           1  |  00:00:49  |
|  Very High Fanout                                 |          163  |              0  |                    10  |           0  |           1  |  00:00:08  |
|  Fanout                                           |            9  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |          439  |              0  |                     8  |           0  |           1  |  00:00:30  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1245  |           2105  |                  1887  |           0  |          11  |  00:01:34  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 101e9988e

Time (s): cpu = 00:17:27 ; elapsed = 00:11:44 . Memory (MB): peak = 9058.355 ; gain = 1213.312 ; free physical = 51599 ; free virtual = 55583
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    24    19    23  1098   311   446   478     0     0     0     0     0     0     0  Total:  2399
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
Phase 2.3 Global Placement Core | Checksum: 11d1b7796

Time (s): cpu = 00:18:00 ; elapsed = 00:12:06 . Memory (MB): peak = 9106.379 ; gain = 1261.336 ; free physical = 51338 ; free virtual = 55323
Phase 2 Global Placement | Checksum: 11d1b7796

Time (s): cpu = 00:18:00 ; elapsed = 00:12:06 . Memory (MB): peak = 9106.379 ; gain = 1261.336 ; free physical = 51677 ; free virtual = 55661

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f8c8c756

Time (s): cpu = 00:18:26 ; elapsed = 00:12:21 . Memory (MB): peak = 9106.379 ; gain = 1261.336 ; free physical = 51683 ; free virtual = 55667

Phase 3.2 Commit Most Macros & LUTRAMs
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0    21    23    17  1086   321   419   512     0     0     0     0     0     0     0  Total:  2399
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16a704675

Time (s): cpu = 00:19:06 ; elapsed = 00:12:42 . Memory (MB): peak = 9106.379 ; gain = 1261.336 ; free physical = 51544 ; free virtual = 55528

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     1     2    20    16  1230   184   413   537     0     0     0     0     0     0     0  Total:  2403
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
Phase 3.3.1 Small Shape Clustering | Checksum: 10ea6a062

Time (s): cpu = 00:20:46 ; elapsed = 00:13:47 . Memory (MB): peak = 9106.379 ; gain = 1261.336 ; free physical = 51143 ; free virtual = 55128

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 11c08d8b3

Time (s): cpu = 00:20:53 ; elapsed = 00:13:52 . Memory (MB): peak = 9106.379 ; gain = 1261.336 ; free physical = 51174 ; free virtual = 55159

Phase 3.3.3 Slice Area Swap
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     1     3     8    16  1240   174   421   540     0     0     0     0     0     0     0  Total:  2403
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     2     8     3    14  1251   179   408   538     0     0     0     0     0     0     0  Total:  2403
SLR(matching) [2-3]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
Phase 3.3.3 Slice Area Swap | Checksum: 10ca258f8

Time (s): cpu = 00:21:37 ; elapsed = 00:14:25 . Memory (MB): peak = 9106.379 ; gain = 1261.336 ; free physical = 50964 ; free virtual = 54949
Phase 3.3 Small Shape DP | Checksum: 1bbc7f6ff

Time (s): cpu = 00:22:56 ; elapsed = 00:14:55 . Memory (MB): peak = 9123.723 ; gain = 1278.680 ; free physical = 51139 ; free virtual = 55124

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1e7fffd30

Time (s): cpu = 00:23:09 ; elapsed = 00:15:08 . Memory (MB): peak = 9123.723 ; gain = 1278.680 ; free physical = 51138 ; free virtual = 55123

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: da517646

Time (s): cpu = 00:23:15 ; elapsed = 00:15:13 . Memory (MB): peak = 9123.723 ; gain = 1278.680 ; free physical = 51144 ; free virtual = 55129

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 11a456513

Time (s): cpu = 00:27:51 ; elapsed = 00:17:10 . Memory (MB): peak = 9123.723 ; gain = 1278.680 ; free physical = 51067 ; free virtual = 55053
Phase 3 Detail Placement | Checksum: 11a456513

Time (s): cpu = 00:27:53 ; elapsed = 00:17:11 . Memory (MB): peak = 9123.723 ; gain = 1278.680 ; free physical = 51069 ; free virtual = 55055

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fb2a1c0f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.476 | TNS=-321.601 |
Phase 1 Physical Synthesis Initialization | Checksum: b57537fa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 9123.723 ; gain = 0.000 ; free physical = 51081 ; free virtual = 55067
INFO: [Place 46-35] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/reset_inst/Q[0], inserted BUFG to drive 5369 loads.
INFO: [Place 46-45] Replicated bufg driver u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/reset_inst/FSM_onehot_state_slowest_clk_reg[1]_replica_31
INFO: [Place 46-34] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_syn
c_gt_rxresetdone_int/s_out_d4_reg_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-32] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/rx_fifo_rst/sync1_r[5], BUFG insertion was skipped because the netlist co
uld not be updated.
INFO: [Place 46-32] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/rx_fifo_rst/sync1_r[5], BUFG insertion was skipped because the netlist co
uld not be updated.
INFO: [Place 46-34] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_syn
c_gt_rxresetdone_int/s_out_d4_reg_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/reset_inst/genblk2[1].reset_sync_inst/arststages_ff[1], BUFG
insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/reset_inst/genblk2[1].reset_sync_inst/arststages_ff[1], BUFG
insertion was skipped due to possible timing degradation.
INFO: [Place 46-32] Processed net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/tx_fifo_rst/sync1_r[5], BUFG insertion was skipped because the netlist co
uld not be updated.
INFO: [Place 46-32] Processed net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/rx_fifo_rst/sync1_r[5], BUFG insertion was skipped because the netlist co
uld not be updated.
INFO: [Place 46-34] Processed net nf_datapath_0/u_osnt_inter_packet_delay_0/inst/inst_cpu_regs/cpu2ip_ctrl0_reg_reg[0]_1, BUFG insertion was skipped due to possible
 timing degradation.
INFO: [Place 46-34] Processed net nf_datapath_0/u_osnt_inter_packet_delay_0/inst/inst_cpu_regs/cpu2ip_ctrl4_reg_reg[0]_1, BUFG insertion was skipped due to possible
 timing degradation.
INFO: [Place 46-34] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_syn
c_gt_txresetdone_int/SR[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_syn
c_gt_txresetdone_int/SR[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pc
ie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__2_n_1, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-32] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_rst/sync1_r[5], BUFG insertion was skipped because the netlist co
uld not be updated.
INFO: [Place 46-34] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pc
ie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_1, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-32] Processed net nf_datapath_0/input_arbiter_0/inst/in_arb_queues[1].in_arb_fifo/fifo/fifo_rd_en, BUFG insertion was skipped because the netlist co
uld not be updated.
INFO: [Place 46-32] Processed net nf_datapath_0/input_arbiter_0/inst/in_arb_queues[0].in_arb_fifo/fifo/fifo_rd_en, BUFG insertion was skipped because the netlist co
uld not be updated.
INFO: [Place 46-32] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/fifo_valid_reg, BUFG insertion
 was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/fifo_valid_reg, BUFG insertion
 was skipped because the netlist could not be updated.
INFO: [Place 46-34] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/will_update_dout, BUFG insertion wa
s skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net nf_datapath_0/u_osnt_rate_limiter_0/inst/inst_cpu_regs/SR[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pc
ie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep_n_1, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_
pcie_req/rc_new/u_aln/aln_seg_vld[7]_i_1_n_1, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-56] BUFG insertion identified 24 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped
 due to Timing Degradation: 14, Skipped due to Illegal Netlist: 9.
Ending Physical Synthesis Task | Checksum: 13db3ada2

Time (s): cpu = 00:01:28 ; elapsed = 00:00:36 . Memory (MB): peak = 9123.723 ; gain = 0.000 ; free physical = 51066 ; free virtual = 55052
Phase 4.1.1.1 BUFG Insertion | Checksum: 188d975f6

Time (s): cpu = 00:31:50 ; elapsed = 00:18:53 . Memory (MB): peak = 9123.723 ; gain = 1278.680 ; free physical = 51097 ; free virtual = 55082

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Rou
ting Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 188d975f6

Time (s): cpu = 00:31:52 ; elapsed = 00:18:55 . Memory (MB): peak = 9123.723 ; gain = 1278.680 ; free physical = 51096 ; free virtual = 55082
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.196. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.196. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 127da2604

Time (s): cpu = 00:36:49 ; elapsed = 00:23:49 . Memory (MB): peak = 9123.723 ; gain = 1278.680 ; free physical = 51084 ; free virtual = 55071

Time (s): cpu = 00:36:49 ; elapsed = 00:23:49 . Memory (MB): peak = 9123.723 ; gain = 1278.680 ; free physical = 51091 ; free virtual = 55078
Phase 4.1 Post Commit Optimization | Checksum: 127da2604

Time (s): cpu = 00:36:51 ; elapsed = 00:23:51 . Memory (MB): peak = 9123.723 ; gain = 1278.680 ; free physical = 51092 ; free virtual = 55078
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51064 ; free virtual =
 55050

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ab58a6d3

Time (s): cpu = 00:37:17 ; elapsed = 00:24:16 . Memory (MB): peak = 9288.488 ; gain = 1443.445 ; free physical = 51135 ; free virtual = 55121

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                4x4|              32x32|                8x8|
|___________|___________________|___________________|___________________|
|      South|                4x4|                8x8|                8x8|
|___________|___________________|___________________|___________________|
|       East|                8x8|                8x8|              16x16|
|___________|___________________|___________________|___________________|
|       West|                4x4|                4x4|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ab58a6d3

Time (s): cpu = 00:37:18 ; elapsed = 00:24:18 . Memory (MB): peak = 9288.488 ; gain = 1443.445 ; free physical = 51138 ; free virtual = 55125
Phase 4.3 Placer Reporting | Checksum: 1ab58a6d3

Time (s): cpu = 00:37:20 ; elapsed = 00:24:20 . Memory (MB): peak = 9288.488 ; gain = 1443.445 ; free physical = 51139 ; free virtual = 55125

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51142 ; free virtual =
 55128

Time (s): cpu = 00:37:20 ; elapsed = 00:24:20 . Memory (MB): peak = 9288.488 ; gain = 1443.445 ; free physical = 51142 ; free virtual = 55128
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 204244c19

Time (s): cpu = 00:37:22 ; elapsed = 00:24:21 . Memory (MB): peak = 9288.488 ; gain = 1443.445 ; free physical = 51142 ; free virtual = 55128
Ending Placer Task | Checksum: 155bc80ba

Time (s): cpu = 00:37:22 ; elapsed = 00:24:21 . Memory (MB): peak = 9288.488 ; gain = 1443.445 ; free physical = 51142 ; free virtual = 55129
INFO: [Common 17-83] Releasing license: Implementation
198 Infos, 20 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:37:50 ; elapsed = 00:24:34 . Memory (MB): peak = 9288.488 ; gain = 1443.445 ; free physical = 52137 ; free virtual = 56123
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:39 ; elapsed = 00:00:13 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51506 ; free virtual = 56027
INFO: [Common 17-1381] The checkpoint '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:27 ; elapsed = 00:00:56 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51993 ; free virtual = 56094
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.49 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51947 ; free virtual = 56049
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51992 ; free virtual = 56094
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51986 ; free virtual = 56097
Command: phys_opt_design -directive ExploreWithHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithHoldFix
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51789 ; free virtual =
 55900

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.196 | TNS=-126.000 |
Phase 1 Physical Synthesis Initialization | Checksum: e5bd36fd

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51374 ; free virtual = 55485

Phase 2 SLR Crossing Optimization
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/reset_inst/genblk2
[1].reset_sync_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/reset_inst/genblk2
[1].reset_sync_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-913] Selecting 25 candidate nets for crossing SLR optimization.
INFO: [Physopt 32-767] Processed net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/rx_fifo_intf/u_rxqueue/gnuram_async_fifo.xpm_fifo_base_inst/empty. Re-
placed instance u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/rx_fifo_intf/u_rxqueue/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg
INFO: [Physopt 32-767] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/fifo_valid. Re-placed instance u
_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/fifo_valid_reg
INFO: [Physopt 32-767] Processed net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/nf_converter/DEFAULT_VALUE_DISABLE.info_fifo/xpm_fifo_bas
e_inst/prog_full. Re-placed instance u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/nf_converter/DEFAULT_VALUE_DISABLE.info_fifo/xpm_fifo_bas
e_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg
INFO: [Physopt 32-767] Processed net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/nf_converter/input_fifo/xpm_fifo_base_inst/prog_full. Re-
placed instance u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/nf_converter/input_fifo/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.
gpf_cc_sym.prog_full_i_reg
INFO: [Physopt 32-767] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Data_reg_reg_n_1_[19]. Re-placed instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/
cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Data_reg_reg[19]
INFO: [Physopt 32-767] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/p_0_in[1]. Re-placed instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/c
mac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Data_reg_reg[1]
INFO: [Physopt 32-767] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/Bus2IP_RNW. Re-placed instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_
inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/slv_reg_rden_reg
INFO: [Physopt 32-767] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/p_0_in[1]. Re-placed instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/c
mac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Data_reg_reg[1]
INFO: [Physopt 32-767] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_WrError. Re-placed instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_i
nst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_WrError_reg
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 5 new cells, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.196 | TNS=-125.512 |
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51353 ; free virtual =
 55464
Phase 2 SLR Crossing Optimization | Checksum: 18adecc98

Time (s): cpu = 00:01:34 ; elapsed = 00:01:01 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51353 ; free virtual = 55464
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.196 | TNS=-125.512 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[8]_i_119_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_11_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr
_pntr_plus1_pf_carry was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[6]_i_120_n_1. Replicated 2 times.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[15]_i_25_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/u_nf_mac_attachment_cpu_reg/resetn_sync_reg_1[0]. Net driver u_top_wra
pper/u_osnt_attachment/u_nf_attachment_dma/inst/u_nf_mac_attachment_cpu_reg/rx_conv_pktin_reg[30]_i_1 was replaced.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_
if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Addr_reg[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_
if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[6]_i_119_n_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_
if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Addr_reg[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[4]. Replicated 1 times.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[24]_i_7_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata[0][511]_i_1_n_1. Replica
ted 4 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_
if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Addr_reg[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_
if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[21]_i_6_n_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/will_update_middle. Replicated 1
times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[2]_i_120_n_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/queue_reg_0_31_140_153_i_15_n_1. Replicat
ed 2 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_
if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Addr_reg[7]. Replicated 1 times.
INFO: [Physopt 32-572] Net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/r_rden1_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_
if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Addr_reg[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_12_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/nf_converter/input_fifo/xpm_fifo_base_inst/rst_d1_inst/E[0] was not
 replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[31]_i_31_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 17 nets. Created 22 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 17 nets or cells. Created 22 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.196 | TNS=-105.550 |
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.29 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51354 ; free virtual =
 55465
Phase 3 Fanout Optimization | Checksum: 172fefdef

Time (s): cpu = 00:02:24 ; elapsed = 00:01:32 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51354 ; free virtual = 55465

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r[5].  Did not re-place instance u_top_wrapper/u_osn
t_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r_reg[5]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[263].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[263]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[264].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[264]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[289].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[289]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[290].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[290]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[318].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[318]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[319].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[319]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[389].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[389]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[390].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[390]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[431].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[431]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[432].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[432]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[112].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[112]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[113].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[113]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[13].  Re-placed
instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[13]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[14].  Re-placed
instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[14]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[154].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[154]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[155].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[155]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[104].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[104]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[105].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[105]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[362].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[362]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[363].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[363]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[464].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[464]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[465].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[465]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[561].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[561]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[562].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[562]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[263].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[263]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[264].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[264]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[289].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[289]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[290].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[290]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[318].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[318]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[319].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[319]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[389].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[389]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[390].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[390]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[431].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[431]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[432].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[432]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[506].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[506]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[520].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[520]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[112].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[112]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[113].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[113]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[13].  Re-placed inst
ance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[13]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[14].  Re-placed inst
ance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[14]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[154].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[154]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[155].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[155]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[126].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[126]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[127].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[127]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[15].  Re-placed
instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[15]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[16].  Re-placed
instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[16]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[241].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[241]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[242].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[242]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[104].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[104]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[105].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[105]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[212].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[212]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[213].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[213]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[362].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[362]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[363].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[363]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[464].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[464]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[465].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[465]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[561].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[561]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[562].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[562]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[226].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[226]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[227].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[227]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[352].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[352]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[353].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[353]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[45].  Re-placed
instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[45]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[46].  Re-placed
instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[46]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[433].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[433]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[434].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[434]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[563].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[563]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[564].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[564]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[571].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[571]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[572].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[572]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[126].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[126]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[127].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[127]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[15].  Re-placed inst
ance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[15]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[16].  Re-placed inst
ance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[16]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[241].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[241]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[242].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[242]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[226].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[226]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[227].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[227]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[352].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[352]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[353].  Re-placed ins
tance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[353]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[45].  Re-placed inst
ance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[45]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[46].  Re-placed inst
ance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[46]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[576].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[271].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[271]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[272].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[272]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[316].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[316]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[317].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[317]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[320].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[320]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[321].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[321]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[500].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[500]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[501].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[501]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[523].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[523]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[524].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[524]
INFO: [Physopt 32-663] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[576]_1[575].  Re-placed
 instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[575]
INFO: [Physopt 32-663] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/d
ma_pcie_req/rc_new/u_aln/tlp_info_fifo/got_tlp_info_fifo_crdt_reg[0].  Re-placed instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/
qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_pcie_req/rc_new/u_aln/tlp_info_fifo/FSM_onehot_rc_rec_st[5]_i_1
INFO: [Physopt 32-663] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/d
ma_pcie_req/rc_new/u_aln/aln_eop_reg_n_1_[2].  Re-placed instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapp
er_inst/dma_wrapper/dma_top/dma_pcie_req/rc_new/u_aln/aln_eop_reg[2]
INFO: [Physopt 32-663] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/d
ma_pcie_req/rc_new/u_aln/tlp_info_fifo/aln_data[896]_i_2_n_1.  Re-placed instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_ins
t/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_pcie_req/rc_new/u_aln/tlp_info_fifo/aln_data[896]_i_2
INFO: [Physopt 32-663] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/d
ma_pcie_req/rc_new/u_aln/tlp_info_fifo/RAM_INST[0].u_ram/aln_dw_vld_reg[18].  Re-placed instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrappe
r_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_pcie_req/rc_new/u_aln/tlp_info_fifo/RAM_INST[0].u_ram/tag_st_ram_reg[0][err]_0_255_0_0_i_11
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/d
ma_pcie_req/rc_new/u_aln/tlp_info_fifo/aln_seg_vld[7]_i_10_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst
/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_pcie_req/rc_new/u_aln/tlp_info_fifo/aln_seg_vld[7]_i_10
INFO: [Physopt 32-663] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/d
ma_pcie_req/rc_new/u_aln/tlp_info_fifo/sram_radr[0][1]_i_7_n_1.  Re-placed instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_i
nst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_pcie_req/rc_new/u_aln/tlp_info_fifo/sram_radr[0][1]_i_7
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/d
ma_pcie_req/rc_new/u_aln/tlp_info_fifo/FSM_onehot_rc_rec_st_reg[3].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_
inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_pcie_req/rc_new/u_aln/tlp_info_fifo/sram_radr[0][1]_i_3__2
INFO: [Physopt 32-663] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/d
ma_pcie_req/rc_new/u_aln/tlp_info_fifo/RAM_INST[0].u_ram/aln_eop_reg[2].  Re-placed instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_in
st/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_pcie_req/rc_new/u_aln/tlp_info_fifo/RAM_INST[0].u_ram/FSM_sequential_oaln_st_i_2
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change
 the current settings.
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/d
ma_pcie_req/rc_new/sm_snd_err_tlp_repN_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wr
apper_inst/dma_wrapper/dma_top/dma_pcie_req/rc_new/FSM_onehot_rc_rec_st_reg[3]_replica_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_r
st_inst/wr_pntr_plus1_pf_carry.  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fif
o_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/wr_en.  Did not re-place instanc
e u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/u_tx_fifo_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state.  Did not re-place instance u_t
op_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state_reg[0]
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid_reg
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/prog_full.
  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpf_ic
.prog_full_i_reg
INFO: [Physopt 32-661] Optimized 241 nets.  Re-placed 241 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 241 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 241 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.184 | TNS=-61.520 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51351 ; free virtual =
 55462
Phase 4 Single Cell Placement Optimization | Checksum: e4c66eb5

Time (s): cpu = 00:03:01 ; elapsed = 00:01:59 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51351 ; free virtual = 55462

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/wr_en.  Did not re-place instanc
e u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/u_tx_fifo_i_1/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid_reg/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/prog_full.
  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpf_ic
.prog_full_i_reg/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[497].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[497]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[510].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[510]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[511].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[511]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[94].  Did not re-pla
ce instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[94]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[95].  Did not re-pla
ce instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[95]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[243].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[243]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[244].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[244]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[57].  Did not re-pla
ce instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[57]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[58].  Did not re-pla
ce instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[58]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[117].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[117]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[150].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[150]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[151].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[151]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[233].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[233]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[234].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[234]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[346].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[346]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[347].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[347]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[356].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[356]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[357].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[357]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[308].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[308]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[309].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[309]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[494].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[494]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[495].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[495]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[96].  Did not re-pla
ce instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[96]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[97].  Did not re-pla
ce instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[97]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[251].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[251]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[252].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[252]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[328].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[328]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[329].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[329]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[374].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[374]/Q
INFO: [Physopt 32-661] Optimized 31 nets.  Re-placed 62 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 31 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 62 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.183 | TNS=-58.956 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51351 ; free virtual =
 55462
Phase 5 Multi Cell Placement Optimization | Checksum: 16f209ce8

Time (s): cpu = 00:03:16 ; elapsed = 00:02:11 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51350 ; free virtual = 55461

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 9 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ena1_INST_0_i_10_n_1. Rewired (signal pu
sh) nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ip2cpu_ctrl4[30] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/nf_converter/metadata_state_next2. Rewired (signal push)
u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/nf_converter/s_axis_pipe_tvalid to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ena1_INST_0_i_8_n_1. Rewired (signal pus
h) nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ip2cpu_ctrl4[2] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ena1_INST_0_i_6_n_1. Rewired (signal pus
h) nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ip2cpu_ctrl4[13] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/nf_converter/metadata_state_next2. Rewired (signal push)
u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/nf_converter/s_axis_pipe_tvalid to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ena1_INST_0_i_12_n_1. Rewiring did not o
ptimize the net.
INFO: [Physopt 32-242] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/nf_converter/input_fifo/xpm_fifo_base_inst/xpm_fifo_rst_i
nst/rst_i. Rewired (signal push) u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/nf_converter/input_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/
rst to 9 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/nf_converter/DEFAULT_VALUE_DISABLE.info_fifo/xpm_fifo_bas
e_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg. Rewired (signal push) u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/in
st/converter_rx/nf_converter/DEFAULT_VALUE_DISABLE.info_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_1
to 8 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ena1_INST_0_i_9_n_1. Rewired (signal pus
h) nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ip2cpu_ctrl4[26] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 8 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51315 ; free virtual =
 55426
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.183 | TNS=-56.539 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51315 ; free virtual =
 55426
Phase 6 Rewire | Checksum: 11b9c1a4c

Time (s): cpu = 00:03:22 ; elapsed = 00:02:16 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51315 ; free virtual = 55426

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/wr_en was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_30_n_1. Replicated 1 times.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_28_n_1. Replicated 1 times.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[6]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[6]_i_120_n_1_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/queue_reg_0_31_140_153_i_15_n_1_repN. Rep
licated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/p_0_in. Replicated 1 times.
INFO: [Physopt 32-571] Net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ip2cpu_ctrl4[31] was not replicated.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[6]_i_120_n_1_repN_1. Replicated 1 times.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[3]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net nf_datapath_0/u_osnt_inter_packet_delay_0/inst/_ipd_1._inst/delay_val[3]. Net driver nf_datapath_0/u_osnt_inter_packet_delay_0/
inst/_ipd_1._inst/delay_val_reg[3] was replaced.
INFO: [Physopt 32-81] Processed net nf_datapath_0/u_osnt_rate_limiter_0/inst/_rlim_1._inst/input_fifo/m1_axis_tvalid. Replicated 1 times.
INFO: [Physopt 32-571] Net nf_datapath_0/u_osnt_inter_packet_delay_0/inst/_ipd_1._inst/input_fifo/m1_axis_tvalid was not replicated.
INFO: [Physopt 32-81] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ip2cpu_ctrl4[3]. Replicated 1 times.
INFO: [Physopt 32-571] Net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ip2cpu_ctrl4[21] was not replicated.
INFO: [Physopt 32-571] Net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ip2cpu_ctrl4[14] was not replicated.
INFO: [Physopt 32-571] Net u_top_wrapper/u_osnt_attachment/core_rst was not replicated.
INFO: [Physopt 32-571] Net nf_datapath_0/u_osnt_inter_packet_delay_0/inst/_ipd_1._inst/delay_val[1] was not replicated.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_
if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[29]_i_28_n_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_
if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Addr_reg[6]_repN. Replicated 1 times.
INFO: [Physopt 32-571] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrappe
r/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[21]_i_6_n_1_repN was not replicated.
INFO: [Physopt 32-571] Net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ip2cpu_ctrl4[29] was not replicated.
INFO: [Physopt 32-571] Net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ip2cpu_ctrl4[20] was not replicated.
INFO: [Physopt 32-232] Optimized 10 nets. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.183 | TNS=-55.412 |
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.35 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51303 ; free virtual =
 55415
Phase 7 Critical Cell Optimization | Checksum: 98e3a62d

Time (s): cpu = 00:04:05 ; elapsed = 00:02:41 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51303 ; free virtual = 55415

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 9 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr
_pntr_plus1_pf_carry was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_11_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[15]_i_25_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[24]_i_7_n_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata[0][511]_i_1_n_1_repN_3.
Replicated 4 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/queue_reg_0_31_140_153_i_15_n_1_repN_1. R
eplicated 3 times.
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/u_nf_mac_attachment_cpu_reg/resetn_sync_reg_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata[0][511]_i_1_n_1_repN_1.
Replicated 3 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 11 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 11 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.183 | TNS=-55.658 |
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51302 ; free virtual =
 55413
Phase 8 Fanout Optimization | Checksum: aeddf41e

Time (s): cpu = 00:04:19 ; elapsed = 00:02:52 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51302 ; free virtual = 55413

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_r
st_inst/wr_pntr_plus1_pf_carry.  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fif
o_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid_reg
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/wr_en.  Did not re-place instanc
e u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/u_tx_fifo_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state.  Did not re-place instance u_t
op_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state_reg[0]
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/prog_full.
  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpf_ic
.prog_full_i_reg
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r[5].  Did not re-place instance u_top_wrapper/u_osn
t_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r_reg[5]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_11_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_11
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[2]_repN.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_in
st/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg_reg[2]_replica
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_28_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_28
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_123_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_123
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_bad_fcs_syncer/data_out_d3_reg[28]_0.  Did not re-place instance u_top_wrapper/xilinx_n
ic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus
_0_stat_rx_packet_bad_fcs_syncer/IP2Bus_Data[28]_i_17
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_rsfec_cw_inc_syncer/D[8].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_
port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_rsfec_cw
_inc_syncer/IP2Bus_Data[28]_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[28].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[28]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[7].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cm
ac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg_reg[7]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_124_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_124
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[15]_i_25_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[15]_i_25
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_512_1023_bytes_syncer/data_out_d3_reg[22]_0.  Did not re-place instance u_top_wrapper/x
ilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac
_usplus_0_stat_rx_packet_512_1023_bytes_syncer/IP2Bus_Data[22]_i_19
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_rsfec_cw_inc_syncer/D[2].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_
port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_rsfec_cw
_inc_syncer/IP2Bus_Data[22]_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[22].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[22]
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/dout_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/dout_valid_reg
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_130_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_130
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_125_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_125
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[24]_i_7_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_in
st/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[24]_i_7
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_rsfec_cw_inc_syncer/D[3].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_
port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_rsfec_cw
_inc_syncer/IP2Bus_Data[23]_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_rsfec_err_count3_inc_syncer/data_out_d3_reg[23]_0.  Did not re-place instance u_top_wrapper/xi
linx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_
usplus_0_stat_rx_rsfec_err_count3_inc_syncer/IP2Bus_Data[23]_i_15
INFO: [Physopt 32-661] Optimized 225 nets.  Re-placed 225 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 225 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 225 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.183 | TNS=-22.164 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51301 ; free virtual =
 55412
Phase 9 Single Cell Placement Optimization | Checksum: de8bef33

Time (s): cpu = 00:04:51 ; elapsed = 00:03:15 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51301 ; free virtual = 55412

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid_reg/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/wr_en.  Did not re-place instanc
e u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/u_tx_fifo_i_1/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state.  Did not re-place instance u_t
op_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state_reg[0]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/prog_full.
  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpf_ic
.prog_full_i_reg/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/dout_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/dout_valid_reg/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[1].  Did not re-plac
e instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[1]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[65].  Did not re-pla
ce instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[65]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[293].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[293]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[294].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[294]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[322].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[322]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[323].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[323]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[344].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[344]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[345].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[345]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[412].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[412]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[420].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[420]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[508].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[508]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[509].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[509]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[120].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[120]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[121].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[121]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[122].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[122]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[123].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[123]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[132].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[132]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[133].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[133]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[148].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[148]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[149].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[149]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[267].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[267]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[268].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[268]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg_n_1_[120].  Did
not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg[120]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg_n_1_[80].  Did n
ot re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg[80]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg_n_1_[81].  Did n
ot re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg[81]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg_n_1_[94].  Did n
ot re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg[94]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg_n_1_[95].  Did n
ot re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg[95]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_28_n_1_repN.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsys
tem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_28_replica/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/D[8].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/
inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_r
x_packet_1024_1518_bytes_syncer/IP2Bus_Data[8]_i_1/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg_n_1_[72].  Did n
ot re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg[72]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg_n_1_[73].  Did n
ot re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg[73]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg_n_1_[75].  Did n
ot re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg[75]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg_n_1_[82].  Did n
ot re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg[82]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg_n_1_[83].  Did n
ot re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg[83]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg_n_1_[102].  Did
not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg[102]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg_n_1_[103].  Did
not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_dout_reg[103]/Q
INFO: [Physopt 32-661] Optimized 12 nets.  Re-placed 24 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 24 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.183 | TNS=-21.577 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51303 ; free virtual =
 55415
Phase 10 Multi Cell Placement Optimization | Checksum: a656bdae

Time (s): cpu = 00:05:06 ; elapsed = 00:03:27 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51303 ; free virtual = 55414

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tlast[1]_i_1_n_1. Rewiring di
d not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51303 ; free virtual =
 55414
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51303 ; free virtual =
 55414
Phase 11 Rewire | Checksum: a656bdae

Time (s): cpu = 00:05:07 ; elapsed = 00:03:28 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51303 ; free virtual = 55414

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_28_n_1. Replicated 1 times.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[6]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_30_n_1_repN. Replicated 2 times.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[2]_i_120_n_1_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[6]_i_120_n_1_repN_2 was not replicated.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[27]_i_6_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axis2lbus/
i_cmac_usplus_1_axis2lbus_segmented_corelogic/tx_axis_tready. Replicated 1 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/u_osnt_rate_limiter_0/inst/_rlim_0._inst/input_fifo/m0_axis_tvalid. Replicated 2 times.
INFO: [Physopt 32-601] Processed net nf_datapath_0/u_osnt_inter_packet_delay_0/inst/_ipd_0._inst/delay_val[1]. Net driver nf_datapath_0/u_osnt_inter_packet_delay_0/
inst/_ipd_0._inst/delay_val_reg[1] was replaced.
INFO: [Physopt 32-571] Net nf_datapath_0/u_osnt_inter_packet_delay_0/inst/_ipd_0._inst/input_fifo/m0_axis_tvalid was not replicated.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[6]_i_120_n_1_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[3]_i_120_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_30_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/nf_converter/input_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en w
as not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/E[0]. Replicated 1 times.
INFO: [Physopt 32-571] Net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/nf_converter/DEFAULT_VALUE_DISABLE.info_fifo/xpm_fifo_base_inst/emp
ty was not replicated.
INFO: [Physopt 32-571] Net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/axis_fifo_inst/meta_fifo/fifo/depth_reg[1]_0 was not replicated.
INFO: [Physopt 32-571] Net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/nf_converter/depth_reg[5] was not replicated.
INFO: [Physopt 32-81] Processed net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/nf_converter/input_fifo/xpm_fifo_base_inst/rst_d1_inst/gen
_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_
if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Addr_reg[6]_repN_1. Replicated 1 times.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrappe
r/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[29]_i_28_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net nf_datapath_0/u_osnt_inter_packet_delay_0/inst/_ipd_0._inst/delay_val[3] was not replicated.
INFO: [Physopt 32-232] Optimized 9 nets. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.183 | TNS=-19.917 |
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.39 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51294 ; free virtual =
 55406
Phase 12 Critical Cell Optimization | Checksum: 2074dcb51

Time (s): cpu = 00:05:47 ; elapsed = 00:03:52 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51294 ; free virtual = 55406

Phase 13 SLR Crossing Optimization
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/reset_inst/genblk2
[1].reset_sync_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/reset_inst/genblk2
[1].reset_sync_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-913] Selecting 8 candidate nets for crossing SLR optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51277 ; free virtual =
 55388
Phase 13 SLR Crossing Optimization | Checksum: 2074dcb51

Time (s): cpu = 00:05:51 ; elapsed = 00:03:56 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51276 ; free virtual = 55388

Phase 14 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata[0][511]_i_1_n_1_repN_5 was not re
plicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata[0][511]_i_1_n_1_repN_7.
 Net driver u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata[0][511]_i_1_replica_7 was replaced.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.183 | TNS=-19.917 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51277 ; free virtual =
 55388
Phase 14 Fanout Optimization | Checksum: 16e798729

Time (s): cpu = 00:05:55 ; elapsed = 00:04:00 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51277 ; free virtual = 55388

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_r
st_inst/wr_pntr_plus1_pf_carry.  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fif
o_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid_reg
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/wr_en.  Did not re-place instanc
e u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/u_tx_fifo_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state.  Did not re-place instance u_t
op_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state_reg[0]
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/prog_full.
  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpf_ic
.prog_full_i_reg
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/dout_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/dout_valid_reg
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r[5].  Did not re-place instance u_top_wrapper/u_osn
t_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r_reg[5]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_12_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_12
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_30_n_1_repN_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subs
ystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_30_replica_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_128_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_128
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_cmac_stat_tx_packet_1024_1518_bytes_syncer/IP2Bus_Data[29]_i_39_n_1.  Did not re-place instance u_top_
wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_m
ap/i_cmac_usplus_0_cmac_stat_tx_packet_1024_1518_bytes_syncer/IP2Bus_Data[29]_i_39
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[29].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[29]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[31]_i_31_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[31]_i_31
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[7].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cm
ac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg_reg[7]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[31]_i_140_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[31]_i_140
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[31]_i_55_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[31]_i_55
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/D[2].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/
inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_r
x_packet_1024_1518_bytes_syncer/IP2Bus_Data[2]_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[2]_i_3_n_1.  Did not re-place instance u_top_wrapper
/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cm
ac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[2]_i_3
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[2].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[2]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[6].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[6]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/D[6].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/
inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_r
x_packet_1024_1518_bytes_syncer/IP2Bus_Data[6]_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[6]_i_3_n_1.  Did not re-place instance u_top_wrapper
/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cm
ac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[6]_i_3
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[6]_i_119_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[6]_i_119
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_121_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_121
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_28_n_1_repN_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subs
ystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_28_replica_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_total_good_packets_syncer/IP2Bus_Data[6]_i_83_n_1.  Did not re-place instance u_top_wrapper/xi
linx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_
usplus_0_stat_rx_total_good_packets_syncer/IP2Bus_Data[6]_i_83
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[31]_i_142_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[31]_i_142
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_total_good_bytes_syncer/data_out_d3_reg[6]_0.  Did not re-place instance u_top_wrapper/xilinx_
nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplu
s_0_stat_rx_total_good_bytes_syncer/IP2Bus_Data[6]_i_84
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_512_1023_bytes_syncer/data_out_d3_reg[29]_0.  Did not re-place instance u_top_wrapper/x
ilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac
_usplus_0_stat_rx_packet_512_1023_bytes_syncer/IP2Bus_Data[29]_i_37
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/D[3].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/
inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_r
x_packet_1024_1518_bytes_syncer/IP2Bus_Data[3]_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[3]_i_3_n_1.  Did not re-place instance u_top_wrapper
/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cm
ac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[3]_i_3
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_small_syncer/IP2Bus_Data[3]_i_59_n_1.  Did not re-place instance u_top_wrapper/xilinx_n
ic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus
_0_stat_rx_packet_small_syncer/IP2Bus_Data[3]_i_59
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[3].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[3]
INFO: [Physopt 32-662] Processed net core_rst_cnt_reg[0].  Did not re-place instance core_rst_cnt_reg[0]
INFO: [Physopt 32-662] Processed net sel_repN_9.  Did not re-place instance core_rst_reg_i_1__0_replica_9
INFO: [Physopt 32-662] Processed net core_rst_repN_9.  Did not re-place instance core_rst_reg_reg_replica_9
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[31]_i_143_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[31]_i_143
INFO: [Physopt 32-662] Processed net sel_repN_2.  Did not re-place instance core_rst_reg_i_1__0_replica_2
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_65_127_bytes_syncer/IP2Bus_Data[2]_i_85_n_1.  Did not re-place instance u_top_wrapper/x
ilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac
_usplus_0_stat_rx_packet_65_127_bytes_syncer/IP2Bus_Data[2]_i_85
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_fragment_syncer/data_out_d3_reg[3]_0.  Did not re-place instance u_top_wrapper/xilinx_nic_shel
l/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat
_rx_fragment_syncer/IP2Bus_Data[3]_i_60
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/D[11].  Did not re-place instance u_top_wrapper/xilinx_nic_shell
/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_
rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[11]_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[11]_i_3_n_1.  Did not re-place instance u_top_wrappe
r/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_c
mac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[11]_i_3
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_small_syncer/IP2Bus_Data[11]_i_63_n_1.  Did not re-place instance u_top_wrapper/xilinx_
nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplu
s_0_stat_rx_packet_small_syncer/IP2Bus_Data[11]_i_63
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[11].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[11]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_256_511_bytes_syncer/data_out_d3_reg[2]_0.  Did not re-place instance u_top_wrapper/xil
inx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_u
splus_0_stat_rx_packet_256_511_bytes_syncer/IP2Bus_Data[2]_i_86
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_cmac_stat_tx_packet_64_bytes_syncer/data_out_d3_reg[6]_0.  Did not re-place instance u_top_wrapper/xil
inx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_u
splus_0_cmac_stat_tx_packet_64_bytes_syncer/IP2Bus_Data[6]_i_72
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_fragment_syncer/data_out_d3_reg[11]_0.  Did not re-place instance u_top_wrapper/xilinx_nic_she
ll/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_sta
t_rx_fragment_syncer/IP2Bus_Data[11]_i_64
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_cmac_stat_tx_total_bytes_syncer/IP2Bus_Data[6]_i_71_n_1.  Did not re-place instance u_top_wrapper/xili
nx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_us
plus_0_cmac_stat_tx_total_bytes_syncer/IP2Bus_Data[6]_i_71
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_130_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_130
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_fragment_syncer/data_out_d3_reg[2]_0.  Did not re-place instance u_top_wrapper/xilinx_nic_shel
l/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat
_rx_fragment_syncer/IP2Bus_Data[2]_i_60
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_small_syncer/IP2Bus_Data[2]_i_59_n_1.  Did not re-place instance u_top_wrapper/xilinx_n
ic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus
_0_stat_rx_packet_small_syncer/IP2Bus_Data[2]_i_59
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_framing_err_7_syncer/data_out_d3_reg[29]_0.  Did not re-place instance u_top_wrapper/xilinx_ni
c_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_
0_stat_rx_framing_err_7_syncer/IP2Bus_Data[29]_i_44
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/rx_fifo_rst/sync1_r[0].  Did not re-place instance u_top_wrapper/u_osn
t_attachment/u_nf_attachment_dma/inst/rx_fifo_rst/sync1_r_reg[0]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_28_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_28
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[27]_i_6_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_in
st/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[27]_i_6
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_124_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_124
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[5].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cm
ac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg_reg[5]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[31]_i_32_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[31]_i_32
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_127_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_127
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_large_syncer/D[5].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_
port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_l
arge_syncer/IP2Bus_Data[31]_i_2
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_large_syncer/IP2Bus_Data[31]_i_5_n_1.  Did not re-place instance u_top_wrapper/xilinx_n
ic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus
_0_stat_rx_packet_large_syncer/IP2Bus_Data[31]_i_5
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_total_packets_syncer/IP2Bus_Data[31]_i_42_n_1.  Did not re-place instance u_top_wrapper/xilinx
_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_uspl
us_0_stat_rx_total_packets_syncer/IP2Bus_Data[31]_i_42
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[31].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_122_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_122
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_30_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_30
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[18]_i_19_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[18]_i_19
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[2]_i_119_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[2]_i_119
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_125_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_125
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[31]_i_141_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[31]_i_141
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_cmac_stat_tx_bad_fcs_syncer/IP2Bus_Data[9]_i_79_n_1.  Did not re-place instance u_top_wrapper/xilinx_n
ic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus
_0_cmac_stat_tx_bad_fcs_syncer/IP2Bus_Data[9]_i_79
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/D[9].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/
inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_r
x_packet_1024_1518_bytes_syncer/IP2Bus_Data[9]_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[9]_i_3_n_1.  Did not re-place instance u_top_wrapper
/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cm
ac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[9]_i_3
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[9].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[9]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[2]_repN.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_in
st/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg_reg[2]_replica
INFO: [Physopt 32-661] Optimized 176 nets.  Re-placed 176 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 176 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 176 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.183 | TNS=-5.265 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51278 ; free virtual =
 55390
Phase 15 Single Cell Placement Optimization | Checksum: 1c1a209c8

Time (s): cpu = 00:06:27 ; elapsed = 00:04:22 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51277 ; free virtual = 55389

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid_reg/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/wr_en.  Did not re-place instanc
e u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/u_tx_fifo_i_1/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state.  Did not re-place instance u_t
op_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state_reg[0]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/prog_full.
  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpf_ic
.prog_full_i_reg/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/dout_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/dout_valid_reg/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_28_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_28/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_rsfec_cw_inc_syncer/D[8].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_
port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_rsfec_cw
_inc_syncer/IP2Bus_Data[28]_i_1/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_rsfec_cw_inc_syncer/IP2Bus_Data[28]_i_2_n_1.  Did not re-place instance u_top_wrapper/xilinx_n
ic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus
_0_stat_rx_rsfec_cw_inc_syncer/IP2Bus_Data[28]_i_2/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.wr/gwas.wsts/ram_full_i.  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_g
en/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo/fifo_rd_en_0.  Did not re-p
lace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo/dout[127]_i_1__1/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_valid.  Did not re-place
instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_valid_reg/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_12_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_12/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[6]_repN.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_in
st/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg_reg[6]_replica/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_30_n_1_repN_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subs
ystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_30_replica_1/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/D[15].  Did not re-place instance u_top_wrapper/xilinx_nic_shell
/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_
rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[15]_i_1/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[312].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[312]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[313].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[313]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[381].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[381]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout[514].  Did not re-pl
ace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[514]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/slv_reg_wren.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cma
c_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/slv_reg_wren_reg/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_awaddr_reg[15]_0[6].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsyst
em_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/Bus2IP_Addr_reg[6]_i_1/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/D[1].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/
inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_r
x_packet_1024_1518_bytes_syncer/IP2Bus_Data[1]_i_1/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[31]_i_32_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[31]_i_32/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_large_syncer/D[5].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_
port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_l
arge_syncer/IP2Bus_Data[31]_i_2/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_awaddr_reg[15]_0[0].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsyst
em_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/Bus2IP_Addr_reg[0]_i_1/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[31]_i_55_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[31]_i_55/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_packet_1024_1518_bytes_syncer/D[6].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/
inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_r
x_packet_1024_1518_bytes_syncer/IP2Bus_Data[6]_i_1/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_inrangeerr_syncer/Bus2IP_Addr_reg_reg[0]_2.  Did not re-place instance u_top_wrapper/xilinx_ni
c_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_
0_stat_rx_inrangeerr_syncer/IP2Bus_Data[28]_i_4/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_awaddr[4].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cm
ac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_awaddr_reg[4]/Q
INFO: [Physopt 32-661] Optimized 15 nets.  Re-placed 31 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 31 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.183 | TNS=-4.749 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51275 ; free virtual =
 55387
Phase 16 Multi Cell Placement Optimization | Checksum: 1bfc2fe59

Time (s): cpu = 00:06:46 ; elapsed = 00:04:36 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51274 ; free virtual = 55386

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51274 ; free virtual =
 55386
Phase 17 Rewire | Checksum: 1bfc2fe59

Time (s): cpu = 00:06:46 ; elapsed = 00:04:37 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51274 ; free virtual = 55386

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/wr_en was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_28_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[6]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_30_n_1_repN_1. Replicated 1 times.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_awaddr[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg__0[13]. Replicated 1 times.
INFO: [Physopt 32-571] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/RESET_REG[11]_i_3_n_1 was not replicated.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_awaddr[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_16_n_1. Replicated 1 times.
INFO: [Physopt 32-571] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_26_n_1 was not replicated.
INFO: [Physopt 32-571] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrappe
r/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Addr_reg[7]_repN was not replicated.
INFO: [Physopt 32-571] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_valid was not replicated.
INFO: [Physopt 32-571] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrappe
r/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[29]_i_28_n_1 was not replicated.
INFO: [Physopt 32-571] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrappe
r/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[24]_i_6_n_1 was not replicated.
INFO: [Physopt 32-571] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_us
plus_0_axis2lbus_segmented_corelogic/tx_axis_tready was not replicated.
INFO: [Physopt 32-571] Net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/p_0_in_repN was not replicated.
INFO: [Physopt 32-571] Net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ena1_INST_0_i_2_n_1 was not replicated.
INFO: [Physopt 32-571] Net core_rst_cnt_reg[4] was not replicated.
INFO: [Physopt 32-571] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_28_n_1_repN was not replicated.
INFO: [Physopt 32-571] Net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/queue_reg_0_31_140_153_i_15_n_1_repN_2 was not rep
licated.
INFO: [Physopt 32-571] Net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/p_0_in was not replicated.
INFO: [Physopt 32-232] Optimized 6 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.183 | TNS=-4.697 |
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51269 ; free virtual =
 55381
Phase 18 Critical Cell Optimization | Checksum: 896e7bc0

Time (s): cpu = 00:07:02 ; elapsed = 00:04:47 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51269 ; free virtual = 55381

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 896e7bc0

Time (s): cpu = 00:07:02 ; elapsed = 00:04:47 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51269 ; free virtual = 55381

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 896e7bc0

Time (s): cpu = 00:07:03 ; elapsed = 00:04:47 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51269 ; free virtual = 55381

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 896e7bc0

Time (s): cpu = 00:07:03 ; elapsed = 00:04:47 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51269 ; free virtual = 55381

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 896e7bc0

Time (s): cpu = 00:07:03 ; elapsed = 00:04:47 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51269 ; free virtual = 55381

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 896e7bc0

Time (s): cpu = 00:07:03 ; elapsed = 00:04:48 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51269 ; free virtual = 55381

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 896e7bc0

Time (s): cpu = 00:07:03 ; elapsed = 00:04:48 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51270 ; free virtual = 55382

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 896e7bc0

Time (s): cpu = 00:07:03 ; elapsed = 00:04:48 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51270 ; free virtual = 55382

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 896e7bc0

Time (s): cpu = 00:07:04 ; elapsed = 00:04:48 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51270 ; free virtual = 55382

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 3 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 41 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 41 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.183 | TNS=-4.654 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51289 ; free virtual =
 55401
Phase 27 Critical Pin Optimization | Checksum: 896e7bc0

Time (s): cpu = 00:07:08 ; elapsed = 00:04:55 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51287 ; free virtual = 55399

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[0].in_arb_fifo/fifo/wr_en0' is not considered as a candidate in VHFN
optimzation. Its physical fanout number is changed from 1369 to 95. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 95.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[0].in_arb_fifo/fifo/wr_ptr_reg[0]' is not considered as a candidate i
n VHFN optimzation. Its physical fanout number is changed from 1364 to 90. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than
90.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[0].in_arb_fifo/fifo/wr_ptr_reg[1]' is not considered as a candidate i
n VHFN optimzation. Its physical fanout number is changed from 1363 to 89. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than
89.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[0].in_arb_fifo/fifo/wr_ptr_reg[2]' is not considered as a candidate i
n VHFN optimzation. Its physical fanout number is changed from 1362 to 88. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than
88.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[0].in_arb_fifo/fifo/wr_ptr_reg[3]' is not considered as a candidate i
n VHFN optimzation. Its physical fanout number is changed from 1361 to 87. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than
87.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[1].in_arb_fifo/fifo/wr_en04_out' is not considered as a candidate in
VHFN optimzation. Its physical fanout number is changed from 1369 to 95. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 95
.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[1].in_arb_fifo/fifo/wr_ptr_reg[0]' is not considered as a candidate i
n VHFN optimzation. Its physical fanout number is changed from 1364 to 90. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than
90.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[1].in_arb_fifo/fifo/wr_ptr_reg[1]' is not considered as a candidate i
n VHFN optimzation. Its physical fanout number is changed from 1363 to 89. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than
89.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[1].in_arb_fifo/fifo/wr_ptr_reg[2]' is not considered as a candidate i
n VHFN optimzation. Its physical fanout number is changed from 1362 to 88. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than
88.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/input_arbiter_0/inst/in_arb_queues[1].in_arb_fifo/fifo/wr_ptr_reg[3]' is not considered as a candidate i
n VHFN optimzation. Its physical fanout number is changed from 1361 to 87. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than
87.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_nic_output_port_lookup_0/inst/input_fifo/fifo/rd_ptr_reg[0]_rep_n_1' is not considered as a candidate
in VHFN optimzation. Its physical fanout number is changed from 267 to 135. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than
 135.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_nic_output_port_lookup_0/inst/input_fifo/fifo/rd_ptr_reg[0]_rep__0_n_1' is not considered as a candida
te in VHFN optimzation. Its physical fanout number is changed from 254 to 129. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less t
han 129.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_nic_output_port_lookup_0/inst/input_fifo/fifo/rd_ptr[1]' is not considered as a candidate in VHFN opti
mzation. Its physical fanout number is changed from 266 to 134. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 134.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_nic_output_port_lookup_0/inst/input_fifo/fifo/rd_ptr_reg[1]_rep_n_1' is not considered as a candidate
in VHFN optimzation. Its physical fanout number is changed from 267 to 135. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than
 135.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_nic_output_port_lookup_0/inst/input_fifo/fifo/wr_en0' is not considered as a candidate in VHFN optimza
tion. Its physical fanout number is changed from 818 to 54. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 54.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_nic_output_port_lookup_0/inst/input_fifo/fifo/wr_ptr[0]' is not considered as a candidate in VHFN opti
mzation. Its physical fanout number is changed from 818 to 54. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 54.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_nic_output_port_lookup_0/inst/input_fifo/fifo/wr_ptr[1]' is not considered as a candidate in VHFN opti
mzation. Its physical fanout number is changed from 817 to 53. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 53.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pcap_fifos[0].pcap_fifo/fifo/queue_reg_0_31_0_13_i_1__0_n_1' is n
ot considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 811 to 62. To force replication, set the FORCE_MAX_FANOUT property on t
he net to a number less than 62.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pcap_fifos[0].pcap_fifo/fifo/wr_ptr_reg[0]' is not considered as
a candidate in VHFN optimzation. Its physical fanout number is changed from 805 to 56. To force replication, set the FORCE_MAX_FANOUT property on the net to a numbe
r less than 56.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pcap_fifos[0].pcap_fifo/fifo/wr_ptr_reg[1]' is not considered as
a candidate in VHFN optimzation. Its physical fanout number is changed from 804 to 55. To force replication, set the FORCE_MAX_FANOUT property on the net to a numbe
r less than 55.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pcap_fifos[0].pcap_fifo/fifo/wr_ptr_reg[2]' is not considered as
a candidate in VHFN optimzation. Its physical fanout number is changed from 803 to 54. To force replication, set the FORCE_MAX_FANOUT property on the net to a numbe
r less than 54.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pcap_fifos[0].pcap_fifo/fifo/wr_ptr_reg[3]' is not considered as
a candidate in VHFN optimzation. Its physical fanout number is changed from 802 to 53. To force replication, set the FORCE_MAX_FANOUT property on the net to a numbe
r less than 53.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pcap_fifos[0].pcap_fifo/fifo/wr_ptr_reg[4]' is not considered as
a candidate in VHFN optimzation. Its physical fanout number is changed from 801 to 52. To force replication, set the FORCE_MAX_FANOUT property on the net to a numbe
r less than 52.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pcap_fifos[1].pcap_fifo/fifo/wr_en0' is not considered as a candi
date in VHFN optimzation. Its physical fanout number is changed from 811 to 62. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less
than 62.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pcap_fifos[1].pcap_fifo/fifo/wr_ptr_reg[0]' is not considered as
a candidate in VHFN optimzation. Its physical fanout number is changed from 805 to 56. To force replication, set the FORCE_MAX_FANOUT property on the net to a numbe
r less than 56.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pcap_fifos[1].pcap_fifo/fifo/wr_ptr_reg[1]' is not considered as
a candidate in VHFN optimzation. Its physical fanout number is changed from 804 to 55. To force replication, set the FORCE_MAX_FANOUT property on the net to a numbe
r less than 55.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pcap_fifos[1].pcap_fifo/fifo/wr_ptr_reg[2]' is not considered as
a candidate in VHFN optimzation. Its physical fanout number is changed from 803 to 54. To force replication, set the FORCE_MAX_FANOUT property on the net to a numbe
r less than 54.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pcap_fifos[1].pcap_fifo/fifo/wr_ptr_reg[3]' is not considered as
a candidate in VHFN optimzation. Its physical fanout number is changed from 802 to 53. To force replication, set the FORCE_MAX_FANOUT property on the net to a numbe
r less than 53.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pcap_fifos[1].pcap_fifo/fifo/wr_ptr_reg[4]' is not considered as
a candidate in VHFN optimzation. Its physical fanout number is changed from 801 to 52. To force replication, set the FORCE_MAX_FANOUT property on the net to a numbe
r less than 52.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pre_pcap_bram_store/pcap_m_fifo/fifo/queue_reg_0_31_0_13_i_1__1_n
_1' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 693 to 49. To force replication, set the FORCE_MAX_FANOUT prope
rty on the net to a number less than 49.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pre_pcap_bram_store/pcap_m_fifo/fifo/wr_ptr_reg[0]' is not consid
ered as a candidate in VHFN optimzation. Its physical fanout number is changed from 693 to 49. To force replication, set the FORCE_MAX_FANOUT property on the net to
 a number less than 49.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pre_pcap_bram_store/pcap_m_fifo/fifo/wr_ptr_reg[1]' is not consid
ered as a candidate in VHFN optimzation. Its physical fanout number is changed from 692 to 48. To force replication, set the FORCE_MAX_FANOUT property on the net to
 a number less than 48.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pre_pcap_bram_store/pcap_m_fifo/fifo/wr_ptr_reg[2]' is not consid
ered as a candidate in VHFN optimzation. Its physical fanout number is changed from 691 to 47. To force replication, set the FORCE_MAX_FANOUT property on the net to
 a number less than 47.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pre_pcap_bram_store/pcap_m_fifo/fifo/wr_ptr_reg[3]' is not consid
ered as a candidate in VHFN optimzation. Its physical fanout number is changed from 690 to 46. To force replication, set the FORCE_MAX_FANOUT property on the net to
 a number less than 46.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pre_pcap_bram_store/pcap_m_fifo/fifo/wr_ptr_reg[4]' is not consid
ered as a candidate in VHFN optimzation. Its physical fanout number is changed from 689 to 45. To force replication, set the FORCE_MAX_FANOUT property on the net to
 a number less than 45.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pre_pcap_bram_store/pcap_s_fifo/fifo/wr_ptr_reg[0]' is not consid
ered as a candidate in VHFN optimzation. Its physical fanout number is changed from 821 to 57. To force replication, set the FORCE_MAX_FANOUT property on the net to
 a number less than 57.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pre_pcap_bram_store/pcap_s_fifo/fifo/wr_ptr_reg[1]' is not consid
ered as a candidate in VHFN optimzation. Its physical fanout number is changed from 820 to 56. To force replication, set the FORCE_MAX_FANOUT property on the net to
 a number less than 56.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pre_pcap_bram_store/pcap_s_fifo/fifo/wr_ptr_reg[2]' is not consid
ered as a candidate in VHFN optimzation. Its physical fanout number is changed from 819 to 55. To force replication, set the FORCE_MAX_FANOUT property on the net to
 a number less than 55.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pre_pcap_bram_store/pcap_s_fifo/fifo/wr_ptr_reg[3]' is not consid
ered as a candidate in VHFN optimzation. Its physical fanout number is changed from 818 to 54. To force replication, set the FORCE_MAX_FANOUT property on the net to
 a number less than 54.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pre_pcap_bram_store/pcap_s_fifo/fifo/wr_ptr_reg[4]' is not consid
ered as a candidate in VHFN optimzation. Its physical fanout number is changed from 817 to 53. To force replication, set the FORCE_MAX_FANOUT property on the net to
 a number less than 53.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/wr_en03_out' is not considered as a candidate in VHFN optimzation
. Its physical fanout number is changed from 827 to 63. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 63.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_extract_metadata_0/inst/extract_metadata_inst/input_fifo_inst/fifo/fifo_wr_en' is not considered
as a candidate in VHFN optimzation. Its physical fanout number is changed from 802 to 53. To force replication, set the FORCE_MAX_FANOUT property on the net to a nu
mber less than 53.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_extract_metadata_0/inst/extract_metadata_inst/input_fifo_inst/fifo/wr_ptr[0]' is not considered a
s a candidate in VHFN optimzation. Its physical fanout number is changed from 802 to 53. To force replication, set the FORCE_MAX_FANOUT property on the net to a num
ber less than 53.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_extract_metadata_0/inst/extract_metadata_inst/input_fifo_inst/fifo/wr_ptr[1]' is not considered a
s a candidate in VHFN optimzation. Its physical fanout number is changed from 801 to 52. To force replication, set the FORCE_MAX_FANOUT property on the net to a num
ber less than 52.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_inter_packet_delay_0/inst/_ipd_0._inst/input_fifo/fifo/in_fifo_wr_en' is not considered as a cand
idate in VHFN optimzation. Its physical fanout number is changed from 818 to 54. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less
 than 54.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_inter_packet_delay_0/inst/_ipd_0._inst/input_fifo/fifo/wr_ptr[0]' is not considered as a candidat
e in VHFN optimzation. Its physical fanout number is changed from 818 to 54. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less tha
n 54.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_inter_packet_delay_0/inst/_ipd_0._inst/input_fifo/fifo/wr_ptr[1]' is not considered as a candidat
e in VHFN optimzation. Its physical fanout number is changed from 817 to 53. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less tha
n 53.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_inter_packet_delay_0/inst/_ipd_1._inst/input_fifo/fifo/in_fifo_wr_en' is not considered as a cand
idate in VHFN optimzation. Its physical fanout number is changed from 818 to 54. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less
 than 54.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_inter_packet_delay_0/inst/_ipd_1._inst/input_fifo/fifo/wr_ptr[0]' is not considered as a candidat
e in VHFN optimzation. Its physical fanout number is changed from 818 to 54. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less tha
n 54.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_inter_packet_delay_0/inst/_ipd_1._inst/input_fifo/fifo/wr_ptr[1]' is not considered as a candidat
e in VHFN optimzation. Its physical fanout number is changed from 817 to 53. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less tha
n 53.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_rate_limiter_0/inst/_rlim_0._inst/input_fifo/fifo/wr_ptr[1]_i_2_n_1' is not considered as a candi
date in VHFN optimzation. Its physical fanout number is changed from 802 to 53. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less
than 53.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_rate_limiter_0/inst/_rlim_0._inst/input_fifo/fifo/wr_ptr[0]' is not considered as a candidate in
VHFN optimzation. Its physical fanout number is changed from 802 to 53. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 53.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_rate_limiter_0/inst/_rlim_0._inst/input_fifo/fifo/wr_ptr[1]' is not considered as a candidate in
VHFN optimzation. Its physical fanout number is changed from 801 to 52. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 52.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_rate_limiter_0/inst/_rlim_1._inst/input_fifo/fifo/wr_ptr[1]_i_2__0_n_1' is not considered as a ca
ndidate in VHFN optimzation. Its physical fanout number is changed from 802 to 53. To force replication, set the FORCE_MAX_FANOUT property on the net to a number le
ss than 53.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_rate_limiter_0/inst/_rlim_1._inst/input_fifo/fifo/wr_ptr[0]' is not considered as a candidate in
VHFN optimzation. Its physical fanout number is changed from 802 to 53. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 53.
INFO: [Physopt 32-1132] Very high fanout net 'nf_datapath_0/u_osnt_rate_limiter_0/inst/_rlim_1._inst/input_fifo/fifo/wr_ptr[1]' is not considered as a candidate in
VHFN optimzation. Its physical fanout number is changed from 801 to 52. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 52.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/E[0]' is not consi
dered as a candidate in VHFN optimzation. Its physical fanout number is changed from 687 to 58. To force replication, set the FORCE_MAX_FANOUT property on the net t
o a number less than 58.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[0]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 677 to 48. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 48.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[1]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 676 to 47. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 47.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[2]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 675 to 46. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 46.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[3]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 674 to 45. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 45.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[4]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 673 to 44. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 44.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_tx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[0]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 677 to 48. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 48.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_tx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[1]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 676 to 47. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 47.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_tx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[2]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 675 to 46. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 46.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_tx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[3]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 674 to 45. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 45.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_tx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[4]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 673 to 44. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 44.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_tx/nf_converter/ifsm_state_next0' is not considered
 as a candidate in VHFN optimzation. Its physical fanout number is changed from 691 to 62. To force replication, set the FORCE_MAX_FANOUT property on the net to a n
umber less than 62.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/ifsm_state_next0'
is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1344 to 100. To force replication, set the FORCE_MAX_FANOUT propert
y on the net to a number less than 100.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[0]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1332 to 88. To force replication, set the FORCE_MAX_FANOUT property on
 the net to a number less than 88.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[1]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1331 to 87. To force replication, set the FORCE_MAX_FANOUT property on
 the net to a number less than 87.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[2]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1330 to 86. To force replication, set the FORCE_MAX_FANOUT property on
 the net to a number less than 86.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[3]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1329 to 85. To force replication, set the FORCE_MAX_FANOUT property on
 the net to a number less than 85.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/fifo/depth_reg[5]_0' is
 not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 690 to 61. To force replication, set the FORCE_MAX_FANOUT property on
 the net to a number less than 61.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[0]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 677 to 48. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 48.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[1]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 676 to 47. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 47.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[2]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 675 to 46. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 46.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[3]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 674 to 45. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 45.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[4]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 673 to 44. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 44.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/ifsm_state_next0'
is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1344 to 100. To force replication, set the FORCE_MAX_FANOUT propert
y on the net to a number less than 100.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[0]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1332 to 88. To force replication, set the FORCE_MAX_FANOUT property on
 the net to a number less than 88.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[1]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1331 to 87. To force replication, set the FORCE_MAX_FANOUT property on
 the net to a number less than 87.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[2]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1330 to 86. To force replication, set the FORCE_MAX_FANOUT property on
 the net to a number less than 86.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[3]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1329 to 85. To force replication, set the FORCE_MAX_FANOUT property on
 the net to a number less than 85.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[0]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 677 to 48. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 48.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[1]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 676 to 47. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 47.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[2]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 675 to 46. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 46.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[3]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 674 to 45. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 45.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/fifo/wr_ptr_reg[4]' is
not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 673 to 44. To force replication, set the FORCE_MAX_FANOUT property on
the net to a number less than 44.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo/depth_reg[5]_0' is
 not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 700 to 71. To force replication, set the FORCE_MAX_FANOUT property on
 the net to a number less than 71.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/genblk1[0].func_inst/buf_fifo_inst/xpm_fifo_base_inst/wrp_inst
/Q[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 647 to 48. To force replication, set the FORCE_MAX_FANOUT pr
operty on the net to a number less than 48.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/genblk1[0].func_inst/buf_fifo_inst/xpm_fifo_base_inst/wrp_inst
/Q[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 646 to 47. To force replication, set the FORCE_MAX_FANOUT pr
operty on the net to a number less than 47.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/genblk1[0].func_inst/buf_fifo_inst/xpm_fifo_base_inst/wrp_inst
/Q[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 645 to 46. To force replication, set the FORCE_MAX_FANOUT pr
operty on the net to a number less than 46.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/genblk1[0].func_inst/buf_fifo_inst/xpm_fifo_base_inst/wrp_inst
/Q[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 644 to 45. To force replication, set the FORCE_MAX_FANOUT pr
operty on the net to a number less than 45.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/genblk1[0].func_inst/buf_fifo_inst/xpm_fifo_base_inst/wrp_inst
/Q[4]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 643 to 44. To force replication, set the FORCE_MAX_FANOUT pr
operty on the net to a number less than 44.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/genblk1[0].func_inst/buf_fifo_inst/xpm_fifo_base_inst/xpm_fifo
_rst_inst/E[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 653 to 54. To force replication, set the FORCE_MAX_
FANOUT property on the net to a number less than 54.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/genblk1[1].func_inst/buf_fifo_inst/xpm_fifo_base_inst/wrp_inst
/Q[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 647 to 48. To force replication, set the FORCE_MAX_FANOUT pr
operty on the net to a number less than 48.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/genblk1[1].func_inst/buf_fifo_inst/xpm_fifo_base_inst/wrp_inst
/Q[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 646 to 47. To force replication, set the FORCE_MAX_FANOUT pr
operty on the net to a number less than 47.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/genblk1[1].func_inst/buf_fifo_inst/xpm_fifo_base_inst/wrp_inst
/Q[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 645 to 46. To force replication, set the FORCE_MAX_FANOUT pr
operty on the net to a number less than 46.
INFO: [Physopt 32-1132] Very high fanout net 'u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/genblk1[1].func_inst/buf_fifo_inst/xpm_fifo_base_inst/wrp_inst
/Q[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 644 to 45. To force replication, set the FORCE_MAX_FANOUT pr
operty on the net to a number less than 45.
INFO: [Common 17-14] Message 'Physopt 32-1132' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to chang
e the current settings.
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_
if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[31]_i_31_n_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tlast[1]_i_1__0_n_1. Replicate
d 2 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/will_update_dout. Replicated 2 ti
mes.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tlast[1]_i_1_n_1. Replicated 1
 times.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata[0][511]_i_1__1_n_1 was not replic
ated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[31]_i_31_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_valid_reg_rep_n_1 was not replicate
d.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/fifo/dout_valid_reg. Replicated 1
 times.
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_tx/axis_fifo_inst/data_fifo/will_update_dout was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_tx/axis_fifo_inst/data_fifo/will_update_middle. Replicated 1
times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_s
ync_gt_rxresetdone_int/s_out_d4_reg_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/genblk1[0].func_inst/c2h_slice_inst/full_mode.axis_tlast[1]_i_1__1_n_1.
Replicated 3 times.
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/will_update_middle was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/u_osnt_inter_packet_delay_0/inst/_ipd_0._inst/input_fifo/will_update_dout was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net nf_datapath_0/u_osnt_inter_packet_delay_0/inst/_ipd_0._inst/input_fifo/will_update_middle. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dm
a_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/h2c_data_aligner/u_st_shifter/in_axis_data_reg0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/u_osnt_extract_metadata_0/inst/extract_metadata_inst/input_fifo_inst/will_update_dout. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/u_osnt_extract_metadata_0/inst/extract_metadata_inst/input_fifo_inst/will_update_middle. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_pmtick_rx_clk_syncer/pulseout_reg_rep__12_1[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrappe
r/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[31]_i_30_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/tx_slice_inst/FSM_onehot_full_mode.filled_reg_n_1_[1]. Repl
icated 3 times.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrappe
r/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[31]_i_30_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/tx_slice_inst/FSM_onehot_full_mode.filled_reg_n_1_[1]. Repl
icated 3 times.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.
dma_dsc_eng/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst_i_1036_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/reset_to_dma_n_reg_n_1
. Replicated 4 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_framing_err_7_accumulator/E[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_bip_err_10_accumulator/E[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_
if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_packet_512_1023_bytes_accumulator/E[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_
pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_bip_err_0_accumulator/E[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrappe
r/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_bip_err_10_accumulator/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_512_1023_bytes_accumulator/E[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_
if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_bip_err_1_accumulator/E[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pre_pcap_bram_store/pcap_s_fifo/middle_valid. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/u_nic_output_port_lookup_0/inst/input_fifo/fifo_valid. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_
pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__0_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_framing_err_6_accumulator/E[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/u_osnt_extract_metadata_0/inst/extract_metadata_inst/input_fifo_inst/middle_valid. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_
if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_pmtick_tx_clk_syncer/pulseout_reg_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pcap_fifos[1].pcap_fifo/middle_valid. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pcap_fifos[0].pcap_fifo/middle_valid. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/u_osnt_rate_limiter_0/inst/_rlim_1._inst/input_fifo/middle_valid. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/u_osnt_rate_limiter_0/inst/_rlim_0._inst/input_fifo/middle_valid. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_
pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__2_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dm
a_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/h2c_data_aligner/u_st_shifter/count[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/ax
i4mm_bridge_top_inst/axi_bridge_csr_inst/pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo/msg_axi_vld_reg_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_
if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_framing_err_9_accumulator/E[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/input_arbiter_0/inst/in_arb_queues[0].in_arb_fifo/fifo/rd_ptr[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/input_arbiter_0/inst/in_arb_queues[1].in_arb_fifo/fifo/rd_ptr[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/input_arbiter_0/inst/in_arb_queues[0].in_arb_fifo/fifo/rd_ptr[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/input_arbiter_0/inst/in_arb_queues[1].in_arb_fifo/fifo/rd_ptr[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/input_arbiter_0/inst/in_arb_queues[0].in_arb_fifo/fifo/rd_ptr[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/input_arbiter_0/inst/in_arb_queues[1].in_arb_fifo/fifo/rd_ptr[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/st0_wr_current[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/input_arbiter_0/inst/in_arb_queues[0].in_arb_fifo/fifo/rd_ptr[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/input_arbiter_0/inst/in_arb_queues[1].in_arb_fifo/fifo/rd_ptr[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/axis_fifo_inst/data_fifo/middle_valid. Replicated 2 times.
INFO: [Physopt 32-572] Net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/genblk1[1].func_inst/c2h_slice_inst/FSM_onehot_full_mode.filled_reg[2]_0[1] was n
ot replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/rd_ptr[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/rd_ptr[0]. Replicated 2 time
s.
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/rd_ptr[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/rd_ptr[1]. Replicated 2 time
s.
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/rd_ptr[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/rd_ptr[2]. Replicated 2 time
s.
INFO: [Physopt 32-81] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/rd_ptr[3]. Replicated 2 time
s.
INFO: [Physopt 32-81] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_rx/axis_fifo_inst/data_fifo/fifo/rd_ptr[3]. Replicated 2 time
s.
INFO: [Physopt 32-81] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/pre_pcap_bram_store/pcap_m_fifo/fifo_valid. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/genblk1[1].func_inst/buf_fifo_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/
Q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/genblk1[0].func_inst/c2h_slice_inst/FSM_onehot_full_mode.filled_reg[1]_0
[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dm
a_enable.multq_dma/mdma_c2h_inst/mdma_c2h_reg_inst/trq_r[adr][2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dm
a_enable.multq_dma/mdma_c2h_inst/mdma_c2h_reg_inst/trq_r[adr][3]. Replicated 3 times.
INFO: [Common 17-14] Message 'Physopt 32-81' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change
the current settings.
INFO: [Physopt 32-232] Optimized 59 nets. Created 124 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 59 nets or cells. Created 124 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.183 | TNS=-4.654 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51291 ; free virtual = 55403
Phase 28 Very High Fanout Optimization | Checksum: e62fba31

Time (s): cpu = 00:10:19 ; elapsed = 00:06:45 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51291 ; free virtual = 55404

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_r
st_inst/wr_pntr_plus1_pf_carry.  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fif
o_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid_reg
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/wr_en.  Did not re-place instanc
e u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/u_tx_fifo_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state.  Did not re-place instance u_t
op_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state_reg[0]
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/prog_full.
  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpf_ic
.prog_full_i_reg
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/dout_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/dout_valid_reg
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/p_0_in[3].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrappe
r_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Data_reg_reg[3]
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.wr/gwas.wsts/ram_full_i.  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_g
en/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r[5].  Did not re-place instance u_top_wrapper/u_osn
t_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r_reg[5]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[7].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cm
ac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg_reg[7]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_28_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_28
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_124_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_124
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_rsfec_cw_inc_syncer/D[8].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_
port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_rsfec_cw
_inc_syncer/IP2Bus_Data[28]_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_total_packets_syncer/IP2Bus_Data[28]_i_18_n_1.  Did not re-place instance u_top_wrapper/xilinx
_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_uspl
us_0_stat_rx_total_packets_syncer/IP2Bus_Data[28]_i_18
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[28].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[28]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[2]_i_119_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[2]_i_119
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_inrangeerr_syncer/IP2Bus_Data[28]_i_14_n_1.  Did not re-place instance u_top_wrapper/xilinx_ni
c_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_
0_stat_rx_inrangeerr_syncer/IP2Bus_Data[28]_i_14
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_125_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_125
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_awaddr_reg[15]_0[0].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsyst
em_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/Bus2IP_Addr_reg[0]_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[0].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cm
ac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg_reg[0]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[2]_repN.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_in
st/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg_reg[2]_replica
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_123_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_123
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[6]_repN.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_in
st/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg_reg[6]_replica
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_30_n_1_repN_3.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subs
ystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_30_replica_3
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_128_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_128
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/D[11].  Did not re-place instance u_top_wrapper/xilinx_nic_shell
/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_
rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[11]_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[11]_i_3_n_1.  Did not re-place instance u_top_wrappe
r/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_c
mac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[11]_i_3
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_stat_rx_bip_err_4_syncer/IP2Bus_Data[11]_i_107_n_1.  Did not re-place instance u_top_wrapper/xili
nx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_us
plus_0_stat_stat_rx_bip_err_4_syncer/IP2Bus_Data[11]_i_107
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[11].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[11]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_121_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_121
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_127_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_127
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_framing_err_15_syncer/Bus2IP_Addr_reg_reg[0]_2.  Did not re-place instance u_top_wrapper/xilin
x_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usp
lus_0_stat_rx_framing_err_15_syncer/IP2Bus_Data[28]_i_5
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_stat_rx_bip_err_3_syncer/IP2Bus_Data[28]_i_26_n_1.  Did not re-place instance u_top_wrapper/xilin
x_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usp
lus_0_stat_stat_rx_bip_err_3_syncer/IP2Bus_Data[28]_i_26
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_stat_rx_bip_err_6_syncer/data_out_d3_reg[11]_0.  Did not re-place instance u_top_wrapper/xilinx_n
ic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus
_0_stat_stat_rx_bip_err_6_syncer/IP2Bus_Data[11]_i_108
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[4]_repN.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_in
st/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg_reg[4]_replica
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_12_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_12
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_30_n_1_repN_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subs
ystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_30_replica_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_rsfec_cw_inc_syncer/D[5].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_
port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_rsfec_cw
_inc_syncer/IP2Bus_Data[25]_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_rsfec_cw_inc_syncer/IP2Bus_Data[25]_i_2_n_1.  Did not re-place instance u_top_wrapper/xilinx_n
ic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus
_0_stat_rx_rsfec_cw_inc_syncer/IP2Bus_Data[25]_i_2
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_total_packets_syncer/IP2Bus_Data[25]_i_18_n_1.  Did not re-place instance u_top_wrapper/xilinx
_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_uspl
us_0_stat_rx_total_packets_syncer/IP2Bus_Data[25]_i_18
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[25].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[25]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_large_syncer/D[4].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_
port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_l
arge_syncer/IP2Bus_Data[30]_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_large_syncer/IP2Bus_Data[30]_i_3_n_1.  Did not re-place instance u_top_wrapper/xilinx_n
ic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus
_0_stat_rx_packet_large_syncer/IP2Bus_Data[30]_i_3
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_total_packets_syncer/IP2Bus_Data[30]_i_24_n_1.  Did not re-place instance u_top_wrapper/xilinx
_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_uspl
us_0_stat_rx_total_packets_syncer/IP2Bus_Data[30]_i_24
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[30].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[30]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_rsfec_cw_inc_syncer/D[3].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_
port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_rsfec_cw
_inc_syncer/IP2Bus_Data[23]_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_rsfec_cw_inc_syncer/IP2Bus_Data[23]_i_2_n_1.  Did not re-place instance u_top_wrapper/xilinx_n
ic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus
_0_stat_rx_rsfec_cw_inc_syncer/IP2Bus_Data[23]_i_2
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_stat_rx_bip_err_3_syncer/IP2Bus_Data[23]_i_26_n_1.  Did not re-place instance u_top_wrapper/xilin
x_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usp
lus_0_stat_stat_rx_bip_err_3_syncer/IP2Bus_Data[23]_i_26
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[23].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[23]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/slv_reg_wren_reg_0[2].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem
_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/i___4
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/p_0_in[2].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrappe
r_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Data_reg_reg[2]
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_valid_reg
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[29]_i_28_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[29]_i_28
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[24]_i_6_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_in
st/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[24]_i_6
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_inrangeerr_syncer/Bus2IP_Addr_reg_reg[0]_7.  Did not re-place instance u_top_wrapper/xilinx_ni
c_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_
0_stat_rx_inrangeerr_syncer/IP2Bus_Data[23]_i_4
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_total_packets_syncer/IP2Bus_Data[23]_i_18_n_1.  Did not re-place instance u_top_wrapper/xilinx
_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_uspl
us_0_stat_rx_total_packets_syncer/IP2Bus_Data[23]_i_18
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[29]_i_124_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[29]_i_124
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_rsfec_cw_inc_syncer/D[3].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_
port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_rsfec_cw
_inc_syncer/IP2Bus_Data[23]_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_rsfec_err_count3_inc_syncer/data_out_d3_reg[23]_0.  Did not re-place instance u_top_wrapper/xi
linx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_
usplus_1_stat_rx_rsfec_err_count3_inc_syncer/IP2Bus_Data[23]_i_15
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[23].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data_reg[23]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_cmac_stat_tx_packet_4096_8191_bytes_syncer/IP2Bus_Data[11]_i_81_n_1.  Did not re-place instance u_top_
wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_m
ap/i_cmac_usplus_0_cmac_stat_tx_packet_4096_8191_bytes_syncer/IP2Bus_Data[11]_i_81
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_cmac_stat_tx_total_bytes_syncer/Bus2IP_Addr_reg_reg[0]_3.  Did not re-place instance u_top_wrapper/xil
inx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_u
splus_0_cmac_stat_tx_total_bytes_syncer/IP2Bus_Data[11]_i_6
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/nf_converter/input_fifo/xpm_fifo_base_inst/rst_d1_inst/E[
0].  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/nf_converter/input_fifo/xpm_fifo_base_inst/rst_d1_inst/gen_sdpr
am.xpm_memory_base_inst_i_1_rewire
INFO: [Physopt 32-662] Processed net nf_datapath_0/u_osnt_inter_packet_delay_0/inst/_ipd_0._inst/input_fifo/m0_axis_tvalid.  Did not re-place instance nf_datapath_0
/u_osnt_inter_packet_delay_0/inst/_ipd_0._inst/input_fifo/m0_axis_tvalid_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/u_osnt_inter_packet_delay_0/inst/_ipd_0._inst/input_fifo/m0_axis_tvalid_INST_0_i_67_n_1.  Did not re-place instan
ce nf_datapath_0/u_osnt_inter_packet_delay_0/inst/_ipd_0._inst/input_fifo/m0_axis_tvalid_INST_0_i_67
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata[0][511]_i_1_n_1_repN_5.
  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata[0][511]_i_1_replica_5
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axis2lbus
/i_cmac_usplus_0_axis2lbus_segmented_corelogic/tx_axis_tready.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_
wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/tx_axis_tready_INST_0
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[29]_i_126_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[29]_i_126
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[27]_i_7_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_in
st/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[27]_i_7
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[29]_i_125_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[29]_i_125
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[31]_i_31_n_1_repN.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsys
tem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[31]_i_31_replica
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Addr_reg[7]_repN.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_in
st/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Addr_reg_reg[7]_replica
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[31]_i_55_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[31]_i_55
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[31]_i_141_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[31]_i_141
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[11].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data_reg[11]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[11]_i_3_n_1.  Did not re-place instance u_top_wrappe
r/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_c
mac_usplus_1_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[11]_i_3
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_cmac_stat_tx_packet_large_syncer/data_out_d3_reg[11]_0.  Did not re-place instance u_top_wrapper/xilin
x_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usp
lus_0_cmac_stat_tx_packet_large_syncer/IP2Bus_Data[11]_i_82
INFO: [Physopt 32-662] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/r_rden1_reg.  Did not re-place instance
nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/queue_reg_0_31_182_195_i_13
INFO: [Physopt 32-662] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/p_0_in_repN.  Did not re-place instance
nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ena1_INST_0_i_1_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ena1_INST_0_i_2_n_1.  Did not re-place i
nstance nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ena1_INST_0_i_2_rewire_rewire
INFO: [Physopt 32-662] Processed net core_rst_reg_i_2__0_n_1.  Did not re-place instance core_rst_reg_i_2__0
INFO: [Physopt 32-662] Processed net sel_repN_9.  Did not re-place instance core_rst_reg_i_1__0_replica_9
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[31]_i_140_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[31]_i_140
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[2].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data_reg[2]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[2]_i_3_n_1.  Did not re-place instance u_top_wrapper
/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cm
ac_usplus_1_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[2]_i_3
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_stat_rx_bip_err_12_syncer/Bus2IP_Addr_reg_reg[0]_12.  Did not re-place instance u_top_wrapper/xil
inx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_u
splus_1_stat_stat_rx_bip_err_12_syncer/IP2Bus_Data[2]_i_7
INFO: [Physopt 32-662] Processed net core_rst_repN_9.  Did not re-place instance core_rst_reg_reg_replica_9
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_28_n_1_repN.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsys
tem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_28_replica
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[8].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[8]
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_cmac_stat_tx_packet_1549_2047_bytes_syncer/data_out_d3_reg[8]_0.  Did not re-place instance u_top_wrap
per/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i
_cmac_usplus_0_cmac_stat_tx_packet_1549_2047_bytes_syncer/IP2Bus_Data[8]_i_76
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/D[8].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/
inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_r
x_packet_1024_1518_bytes_syncer/IP2Bus_Data[8]_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[8]_i_3_n_1.  Did not re-place instance u_top_wrapper
/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cm
ac_usplus_0_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[8]_i_3
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[13]_i_3_n_1.  Did not re-place instance u_top_wrappe
r/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_c
mac_usplus_1_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[13]_i_3
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_total_good_packets_syncer/IP2Bus_Data[13]_i_85_n_1.  Did not re-place instance u_top_wrapper/x
ilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac
_usplus_1_stat_rx_total_good_packets_syncer/IP2Bus_Data[13]_i_85
INFO: [Physopt 32-662] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/p_0_in.  Did not re-place instance nf_da
tapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ena1_INST_0_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ena1_INST_0_i_3_n_1.  Did not re-place i
nstance nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/bram_pcap_replay_uengine_cpu_regs/ena1_INST_0_i_3_rewire_rewire
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_130_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data[29]_i_130
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[5].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cm
ac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg_reg[5]
INFO: [Physopt 32-662] Processed net core_rst_repN_2.  Did not re-place instance core_rst_reg_reg_replica_2
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/axis_fifo_inst/meta_fifo/fifo/depth_reg[1]_0.  Did not re
-place instance u_top_wrapper/u_osnt_attachment/u_nf_attachment_dma/inst/converter_rx/axis_fifo_inst/meta_fifo/fifo/input_fifo_i_2
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_rx_packet_512_1023_bytes_syncer/data_out_d3_reg[23]_0.  Did not re-place instance u_top_wrapper/x
ilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac
_usplus_0_stat_rx_packet_512_1023_bytes_syncer/IP2Bus_Data[23]_i_19
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_cmac_stat_tx_packet_1519_1522_bytes_syncer/IP2Bus_Data[8]_i_75_n_1.  Did not re-place instance u_top_w
rapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_ma
p/i_cmac_usplus_0_cmac_stat_tx_packet_1519_1522_bytes_syncer/IP2Bus_Data[8]_i_75
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_cmac_stat_tx_packet_1549_2047_bytes_syncer/data_out_d3_reg[11]_0.  Did not re-place instance u_top_wra
pper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/
i_cmac_usplus_0_cmac_stat_tx_packet_1549_2047_bytes_syncer/IP2Bus_Data[11]_i_80
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_total_good_bytes_syncer/data_out_d3_reg[13]_0.  Did not re-place instance u_top_wrapper/xilinx
_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_uspl
us_1_stat_rx_total_good_bytes_syncer/IP2Bus_Data[13]_i_86
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_cmac_stat_tx_packet_1519_1522_bytes_syncer/IP2Bus_Data[11]_i_79_n_1.  Did not re-place instance u_top_
wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_m
ap/i_cmac_usplus_0_cmac_stat_tx_packet_1519_1522_bytes_syncer/IP2Bus_Data[11]_i_79
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_packet_256_511_bytes_syncer/data_out_d3_reg[11]_0.  Did not re-place instance u_top_wrapper/xi
linx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_
usplus_1_stat_rx_packet_256_511_bytes_syncer/IP2Bus_Data[11]_i_90
INFO: [Physopt 32-661] Optimized 144 nets.  Re-placed 144 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 144 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 144 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.183 | TNS=-4.107 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51291 ; free virtual =
 55404
Phase 29 Single Cell Placement Optimization | Checksum: 1367e2ce8

Time (s): cpu = 00:10:55 ; elapsed = 00:07:09 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51290 ; free virtual = 55403

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid_reg/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/wr_en.  Did not re-place instanc
e u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/u_tx_fifo_i_1/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state.  Did not re-place instance u_t
op_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state_reg[0]/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/prog_full.
  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpf_ic
.prog_full_i_reg/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_packet_1024_1518_bytes_syncer/D[12].  Did not re-place instance u_top_wrapper/xilinx_nic_shell
/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_
rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[12]_i_1/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/dout_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/dout_valid_reg/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[14]_i_25_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[14]_i_25/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.wr/gwas.wsts/ram_full_i.  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_g
en/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[14]_i_26_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[14]_i_26/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[29]_i_30_n_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_i
nst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data[29]_i_30/O
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_valid.  Did not re-place
instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/middle_valid_reg/Q
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo/fifo_rd_en_0.  Did not re-p
lace instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo/dout[127]_i_1__1/O
INFO: [Physopt 32-661] Optimized 8 nets.  Re-placed 16 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 16 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.183 | TNS=-4.016 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51289 ; free virtual =
 55402
Phase 30 Multi Cell Placement Optimization | Checksum: b59b820e

Time (s): cpu = 00:11:06 ; elapsed = 00:07:17 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51288 ; free virtual = 55401

Phase 31 SLR Crossing Optimization
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/reset_inst/genblk2
[1].reset_sync_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/reset_inst/genblk2
[1].reset_sync_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-913] Selecting 2 candidate nets for crossing SLR optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 31 SLR Crossing Optimization | Checksum: b59b820e

Time (s): cpu = 00:11:07 ; elapsed = 00:07:19 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51264 ; free virtual = 55377

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.183 | TNS=-4.016 |
INFO: [Physopt 32-702] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram
.xpm_memory_base_inst/doutb[212]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state.  Did not re-place instance u_t
op_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state_reg[0]
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state.  Did not re-place instance u_t
op_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state_reg[0]/Q
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/rfsm_state. Optimizations did not improve
timing on the net.
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/wr_en.  Did not re-place instanc
e u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/u_tx_fifo_i_1
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/wr_en.  Did not re-place instanc
e u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/u_tx_fifo_i_1/O
INFO: [Physopt 32-710] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_r
st_inst/wr_pntr_plus1_pf_carry. Critical path length was reduced through logic transformation on cell u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fi
fo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1_comp.
INFO: [Physopt 32-735] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/wr_en. Optimization improves tim
ing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.166 | TNS=-3.309 |
INFO: [Physopt 32-735] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/dout_valid. Optimization improve
s timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.149 | TNS=-2.759 |
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.wr/gwas.wsts/ram_full_i.  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_g
en/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.wr/gwas.wsts/ram_full_i.  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_g
en/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
INFO: [Physopt 32-702] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.wr/gwas.wsts/ram_full_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr
_pntr_plus1_pf_carry was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_r
st_inst/wr_pntr_plus1_pf_carry. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.142 | TNS=-3.583 |
INFO: [Physopt 32-702] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram
.xpm_memory_base_inst/doutb[428]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid_reg
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid_reg/Q
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/meta_fifo/dout_valid. Optimizations did no
t improve timing on the net.
INFO: [Physopt 32-735] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_r
st_inst/wr_pntr_plus1_pf_carry. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.137 | TNS=-3.183 |
INFO: [Physopt 32-735] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/converter_tx/axis_fifo_inst/data_fifo/dout_valid. Optimization improve
s timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.113 | TNS=-2.607 |
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr
_pntr_plus1_pf_carry_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_r
st_inst/wr_pntr_plus1_pf_carry_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.087 | TNS=-1.521 |
INFO: [Physopt 32-735] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo_valid. Optimization improve
s timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.068 | TNS=-1.471 |
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr
_pntr_plus1_pf_carry_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_r
st_inst/wr_pntr_plus1_pf_carry_repN.  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xp
m_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1_comp_replica
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr
_pntr_plus1_pf_carry_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_r
st_inst/wr_pntr_plus1_pf_carry_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.062 | TNS=-1.316 |
INFO: [Physopt 32-702] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram
.xpm_memory_base_inst/doutb[356]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr
_pntr_plus1_pf_carry was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_r
st_inst/wr_pntr_plus1_pf_carry. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.057 | TNS=-0.486 |
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[12].  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data_reg[12]
INFO: [Physopt 32-702] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Addr_reg[7]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.057 | TNS=-0.464 |
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr
_pntr_plus1_pf_carry_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_r
st_inst/wr_pntr_plus1_pf_carry_repN.  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xp
m_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1_comp_replica
INFO: [Physopt 32-735] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_r
st_inst/wr_pntr_plus1_pf_carry_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.055 | TNS=-0.596 |
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_r
st_inst/wr_pntr_plus1_pf_carry_repN_1.  Did not re-place instance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.
xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1_comp_replica_1
INFO: [Physopt 32-572] Net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr
_pntr_plus1_pf_carry_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_0/inst/tx_fifo_intf/u_tx_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_r
st_inst/wr_pntr_plus1_pf_carry_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.038 | TNS=-0.316 |
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo_valid_reg
INFO: [Physopt 32-702] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo_valid. Optimizations did no
t improve timing on the net.
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r[5].  Did not re-place instance u_top_wrapper/u_osn
t_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r_reg[5]
INFO: [Physopt 32-702] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r[5]. Optimizations did not improve timing on the ne
t.
INFO: [Physopt 32-735] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Addr_reg[6]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.038 | TNS=-0.313 |
INFO: [Physopt 32-735] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Addr_reg[5]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.038 | TNS=-0.305 |
INFO: [Physopt 32-735] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Addr_reg[4]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.038 | TNS=-0.305 |
INFO: [Physopt 32-662] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Addr_reg[6]_repN_1.  Did not re-place instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_
inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Addr_reg_reg[6]_replica_1
INFO: [Physopt 32-571] Net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrappe
r/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Addr_reg[6]_repN_1 was not replicated.
INFO: [Physopt 32-702] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/Bus2IP_Addr_reg[6]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data_reg[12]_i_2_n_1. Optimizations did not improve timin
g on the net.
INFO: [Physopt 32-702] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[12]_i_3_n_1. Optimizations did not improve timing on
 the net.
INFO: [Physopt 32-735] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_stat_rx_bip_err_2_syncer/Bus2IP_Addr_reg_reg[0]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.038 | TNS=-0.277 |
INFO: [Physopt 32-702] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data_reg[15]_i_2_n_1. Optimizations did not improve timin
g on the net.
INFO: [Physopt 32-702] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_rx_packet_1024_1518_bytes_syncer/IP2Bus_Data[15]_i_3_n_1. Optimizations did not improve timing on
 the net.
INFO: [Physopt 32-735] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite
_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_stat_rx_bip_err_2_syncer/Bus2IP_Addr_reg_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.038 | TNS=-0.265 |
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo_valid_reg
INFO: [Physopt 32-702] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo_valid. Optimizations did no
t improve timing on the net.
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r[5].  Did not re-place instance u_top_wrapper/u_osn
t_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r_reg[5]
INFO: [Physopt 32-702] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r[5]. Optimizations did not improve timing on the ne
t.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.038 | TNS=-0.265 |
Phase 32 Critical Path Optimization | Checksum: 146c4e955

Time (s): cpu = 00:11:49 ; elapsed = 00:07:48 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51261 ; free virtual = 55374

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.038 | TNS=-0.265 |
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo_valid_reg
INFO: [Physopt 32-702] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo_valid. Optimizations did no
t improve timing on the net.
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r[5].  Did not re-place instance u_top_wrapper/u_osn
t_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r_reg[5]
INFO: [Physopt 32-702] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r[5]. Optimizations did not improve timing on the ne
t.
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo_valid.  Did not re-place in
stance u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo_valid_reg
INFO: [Physopt 32-702] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/meta_fifo/fifo_valid. Optimizations did no
t improve timing on the net.
INFO: [Physopt 32-662] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r[5].  Did not re-place instance u_top_wrapper/u_osn
t_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r_reg[5]
INFO: [Physopt 32-702] Processed net u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r[5]. Optimizations did not improve timing on the ne
t.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.038 | TNS=-0.265 |
Phase 33 Critical Path Optimization | Checksum: 146c4e955

Time (s): cpu = 00:11:50 ; elapsed = 00:07:48 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51261 ; free virtual = 55374

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 146c4e955

Time (s): cpu = 00:11:50 ; elapsed = 00:07:49 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51261 ; free virtual = 55374

Phase 35 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-0.038 | TNS=-0.265 | WHS=-0.582 | THS=-1008.205 |
INFO: [Physopt 32-45] Identified 763 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 762 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 762 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-0.038 | TNS=-0.265 | WHS=-0.249 | THS=-746.489 |
Phase 35 Hold Fix Optimization | Checksum: 1a9990ff5

Time (s): cpu = 00:14:06 ; elapsed = 00:09:07 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51117 ; free virtual = 55230
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.47 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51146 ; free virtual =
 55259
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51152 ; free virtual =
 55265
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.038 | TNS=-0.265 | WHS=-0.249 | THS=-746.489 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
--
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed
 |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
--
|  Fanout                  |          0.000  |         19.715  |           33  |              0  |                    22  |           0  |           3  |  00:00:45
 |
|  Single Cell Placement   |          0.012  |         92.723  |            0  |              0  |                   786  |           0  |           4  |  00:01:37
 |
|  Multi Cell Placement    |          0.001  |          3.759  |            0  |              0  |                    66  |           0  |           4  |  00:00:45
 |
|  Rewire                  |          0.000  |          2.417  |            4  |              0  |                     8  |           3  |           3  |  00:00:07
 |
|  Critical Cell           |          0.000  |          2.838  |           26  |              0  |                    25  |           3  |           3  |  00:00:57
 |
|  SLR Crossing            |          0.000  |          0.488  |            5  |              0  |                     9  |           0  |           3  |  00:00:15
 |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00
 |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00
 |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00
 |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00
 |
|  Critical Pin            |          0.000  |          0.043  |            0  |              0  |                     1  |           0  |           1  |  00:00:06
 |
|  Very High Fanout        |          0.000  |          0.000  |          124  |              0  |                    59  |           0  |           1  |  00:01:49
 |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00
 |
|  Critical Path           |          0.145  |          3.751  |            5  |              0  |                    17  |           0  |           2  |  00:00:29
 |
|  Total                   |          0.158  |        125.735  |          197  |              0  |                   993  |           6  |          33  |  00:06:52
 |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
--


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.333  |        261.716  |         762  |          0  |             762  |           0  |           1  |  00:00:58  |
|  Total                      |          0.333  |        261.716  |         762  |          0  |             762  |           0  |           1  |  00:00:58  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51151 ; free virtual =
 55264
Ending Physical Synthesis Task | Checksum: 1bfe0bd3f

Time (s): cpu = 00:14:10 ; elapsed = 00:09:11 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51151 ; free virtual = 55264
INFO: [Common 17-83] Releasing license: Implementation
1143 Infos, 26 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:17:03 ; elapsed = 00:10:12 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51711 ; free virtual = 55824
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51053 ; free virtual = 55692
INFO: [Common 17-1381] The checkpoint '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/impl_1/top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:27 ; elapsed = 00:00:55 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51541 ; free virtual = 55770
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 8873b419 ConstDB: 0 ShapeSum: 5be64ec8 RouteDB: bb346475

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51158 ; free virtual = 5
5395
Phase 1 Build RT Design | Checksum: ec63cb75

Time (s): cpu = 00:02:30 ; elapsed = 00:01:02 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51214 ; free virtual = 55452
Post Restoration Checksum: NetGraph: cffcb499 NumContArr: ce5622c8 Constraints: ea3032b5 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 288830a16

Time (s): cpu = 00:02:33 ; elapsed = 00:01:05 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51094 ; free virtual = 55332

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 288830a16

Time (s): cpu = 00:02:33 ; elapsed = 00:01:06 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51094 ; free virtual = 55332

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 187a78d8d

Time (s): cpu = 00:03:05 ; elapsed = 00:01:31 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 51061 ; free virtual = 55300

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1be6c0a06

Time (s): cpu = 00:04:28 ; elapsed = 00:02:09 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50827 ; free virtual = 55066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.049  | TNS=0.000  | WHS=-0.228 | THS=-463.293|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 23e60fe93

Time (s): cpu = 00:08:22 ; elapsed = 00:03:32 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50773 ; free virtual = 55012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.049  | TNS=-0.048 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 24459304e

Time (s): cpu = 00:08:24 ; elapsed = 00:03:33 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50762 ; free virtual = 55004
Phase 2 Router Initialization | Checksum: 257244948

Time (s): cpu = 00:08:25 ; elapsed = 00:03:34 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50761 ; free virtual = 55003

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000820474 %
  Global Horizontal Routing Utilization  = 7.4725e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 325590
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 286470
  Number of Partially Routed Nets     = 39120
  Number of Node Overlaps             = 3


Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Number SLLs per Column: 1440
Estimated SLL Demand Per Column:
  SLR [2-3]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0
(  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)  Demand:     0 Available: 23040 Utilization(%): 0.00
  SLR [1-2]        7 (  0%)    56 (  4%)    38 (  3%)    17 (  1%)    11 (  1%)   780 ( 54%)   935 ( 65%)   376 ( 26%)   505 ( 35%)   281 ( 20%)    11 (  1%)    10
(  1%)     1 (  0%)     1 (  0%)     1 (  0%)     1 (  0%)  Demand:  3031 Available: 23040 Utilization(%): 13.16
  SLR [0-1]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0
(  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)  Demand:     0 Available: 23040 Utilization(%): 0.00
Phase 3.1.1 SLL Assignment | Checksum: 2887c8530

Time (s): cpu = 00:08:42 ; elapsed = 00:03:45 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50742 ; free virtual = 54984
Phase 3.1 Global Routing | Checksum: 2887c8530

Time (s): cpu = 00:08:42 ; elapsed = 00:03:45 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50742 ; free virtual = 54984
Phase 3 Initial Routing | Checksum: 1dd132fb7

Time (s): cpu = 00:10:40 ; elapsed = 00:04:33 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50559 ; free virtual = 54801

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.28|   32x32|      0.89|   16x16|      0.32|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.09|     8x8|      0.55|     8x8|      0.23|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      0.15|   16x16|      0.55|   16x16|      0.41|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.13|     8x8|      0.67|   16x16|      0.43|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
        INT_X16Y647->INT_X31Y678 (CLEL_L_X16Y647->CLEL_R_X31Y678)
        INT_X16Y656->INT_X31Y671 (CLEL_L_X16Y656->CLEL_R_X31Y671)
        INT_X16Y655->INT_X31Y670 (CLEL_L_X16Y655->CLEL_R_X31Y670)
        INT_X16Y654->INT_X31Y669 (CLEL_L_X16Y654->CLEL_R_X31Y669)
        INT_X16Y653->INT_X31Y668 (CLEL_L_X16Y653->CLEL_R_X31Y668)
EAST
        INT_X11Y627->INT_X18Y642 (CLEM_X11Y627->CLEL_R_X18Y642)
        INT_X8Y632->INT_X15Y639 (CMAC_X7Y600->CLEL_R_X15Y639)
        INT_X8Y631->INT_X15Y638 (CMAC_X7Y600->CLEL_R_X15Y638)
        INT_X8Y630->INT_X15Y637 (CMAC_X7Y600->CLEL_R_X15Y637)
        INT_X8Y629->INT_X15Y636 (CMAC_X7Y600->CLEL_R_X15Y636)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
        INT_X40Y543->INT_X47Y558 (CLEM_X40Y543->CLEL_R_X47Y558)
        INT_X40Y544->INT_X47Y551 (CLEM_X40Y544->CLEL_R_X47Y551)
        INT_X40Y543->INT_X47Y550 (CLEM_X40Y543->CLEL_R_X47Y550)
        INT_X40Y542->INT_X47Y549 (CLEM_X40Y542->CLEL_R_X47Y549)
        INT_X40Y549->INT_X47Y556 (CLEM_X40Y549->CLEL_R_X47Y556)
EAST
        INT_X34Y540->INT_X49Y555 (CLEM_X34Y540->CLEL_R_X49Y555)
        INT_X40Y544->INT_X47Y551 (CLEM_X40Y544->CLEL_R_X47Y551)
        INT_X40Y536->INT_X47Y543 (CLEM_X40Y536->CLEL_R_X47Y543)
        INT_X24Y631->INT_X31Y638 (CLEM_X24Y631->CLEL_R_X31Y638)
        INT_X40Y543->INT_X47Y550 (CLEM_X40Y543->CLEL_R_X47Y550)
WEST
        INT_X80Y307->INT_X87Y322 (CLEM_X80Y307->CLEL_R_X87Y322)
        INT_X80Y312->INT_X87Y319 (CLEM_X80Y312->CLEL_R_X87Y319)
        INT_X80Y311->INT_X87Y318 (CLEM_X80Y311->CLEL_R_X87Y318)
        INT_X24Y630->INT_X31Y637 (CLEM_X24Y630->CLEL_R_X31Y637)
        INT_X80Y310->INT_X87Y317 (CLEM_X80Y310->CLEL_R_X87Y317)

INFO: [Route 35-581] Estimated Timing congestion is level 5 (32x32). Congestion levels of 5 and greater may impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 54641
 Number of Nodes with overlaps = 5124
 Number of Nodes with overlaps = 1083
 Number of Nodes with overlaps = 450
 Number of Nodes with overlaps = 264
 Number of Nodes with overlaps = 166
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.598 | TNS=-215.973| WHS=-0.092 | THS=-2.534 |

Phase 4.1 Global Iteration 0 | Checksum: 294e162fa

Time (s): cpu = 00:25:16 ; elapsed = 00:10:59 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50513 ; free virtual = 54756

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 545
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.286 | TNS=-62.779| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 240742d08

Time (s): cpu = 00:27:07 ; elapsed = 00:12:31 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50520 ; free virtual = 54763

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.198 | TNS=-54.507| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1ab854768

Time (s): cpu = 00:28:38 ; elapsed = 00:13:49 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50517 ; free virtual = 54760

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.208 | TNS=-53.755| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1da6768b3

Time (s): cpu = 00:29:00 ; elapsed = 00:14:07 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50518 ; free virtual = 54761
Phase 4 Rip-up And Reroute | Checksum: 1da6768b3

Time (s): cpu = 00:29:01 ; elapsed = 00:14:08 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50518 ; free virtual = 54761

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 206003795

Time (s): cpu = 00:30:16 ; elapsed = 00:14:39 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50499 ; free virtual = 54742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.198 | TNS=-54.507| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 25b6fe1df

Time (s): cpu = 00:30:29 ; elapsed = 00:14:45 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50494 ; free virtual = 54737

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 25b6fe1df

Time (s): cpu = 00:30:30 ; elapsed = 00:14:46 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50494 ; free virtual = 54737
Phase 5 Delay and Skew Optimization | Checksum: 25b6fe1df

Time (s): cpu = 00:30:31 ; elapsed = 00:14:47 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50493 ; free virtual = 54736

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2b3590bb9

Time (s): cpu = 00:31:30 ; elapsed = 00:15:12 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50500 ; free virtual = 54743
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.198 | TNS=-50.473| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 202b0fb61

Time (s): cpu = 00:31:32 ; elapsed = 00:15:14 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50499 ; free virtual = 54742
Phase 6 Post Hold Fix | Checksum: 202b0fb61

Time (s): cpu = 00:31:33 ; elapsed = 00:15:15 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50499 ; free virtual = 54742

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.99454 %
  Global Horizontal Routing Utilization  = 4.60965 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 87.3239%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X50Y567 -> INT_X50Y567
South Dir 1x1 Area, Max Cong = 79.1469%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 93.2692%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X18Y632 -> INT_X18Y632
   INT_X43Y552 -> INT_X43Y552
   INT_X43Y548 -> INT_X43Y548
   INT_X44Y548 -> INT_X44Y548
   INT_X47Y548 -> INT_X47Y548
West Dir 1x1 Area, Max Cong = 91.3462%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X25Y634 -> INT_X25Y634
   INT_X29Y615 -> INT_X29Y615
   INT_X28Y614 -> INT_X28Y614
   INT_X27Y612 -> INT_X27Y612
   INT_X30Y612 -> INT_X30Y612

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 7 Route finalize | Checksum: 1fc155507

Time (s): cpu = 00:31:40 ; elapsed = 00:15:18 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50478 ; free virtual = 54721

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fc155507

Time (s): cpu = 00:31:41 ; elapsed = 00:15:19 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50474 ; free virtual = 54717

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pc
ie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_
gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE
4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y16/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pc
ie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_
gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE
4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y17/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pc
ie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_
gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE
4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y18/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pc
ie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_
gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE
4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y19/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pc
ie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_
gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE
4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y20/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pc
ie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_
gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE
4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y21/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pc
ie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_
gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE
4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y22/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pc
ie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_
gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE
4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y23/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pc
ie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_
gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE
4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y28/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pc
ie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_
gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE
4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y29/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pc
ie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_
gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE
4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y30/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pc
ie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_
gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE
4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y31/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pc
ie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_
gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[28].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/G
TREFCLK00 to physical pin GTYE4_COMMON_X1Y4/COM0_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pc
ie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_
gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[28].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/G
TREFCLK01 to physical pin GTYE4_COMMON_X1Y4/COM2_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pc
ie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_
gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/G
TREFCLK00 to physical pin GTYE4_COMMON_X1Y5/COM0_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pc
ie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_
gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/G
TREFCLK01 to physical pin GTYE4_COMMON_X1Y5/COM2_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pc
ie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_
gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[31].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/G
TREFCLK00 to physical pin GTYE4_COMMON_X1Y7/COM0_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pc
ie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4_ip_gt_gtwizard_
gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[31].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/G
TREFCLK01 to physical pin GTYE4_COMMON_X1Y7/COM2_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_1_gt_i/
inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst
/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y10/COM2_REFCLKOUT1
INFO: [Route 35-467] Router swapped GT pin u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_0_gt_i/
inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst
/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y11/COM0_REFCLKOUT1
Phase 9 Depositing Routes | Checksum: 1fc155507

Time (s): cpu = 00:32:01 ; elapsed = 00:15:35 . Memory (MB): peak = 9288.488 ; gain = 0.000 ; free physical = 50455 ; free virtual = 54698
Common:

SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.16|     8x8|      0.75|     4x4|      0.50|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.13|     8x8|      1.05|     4x4|      0.66|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.09|     2x2|      0.27|     4x4|      0.67|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.31|     4x4|      0.51|   16x16|      1.45|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.94|   32x32|      2.80|   16x16|      0.79|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.24|     4x4|      1.15|     4x4|      0.24|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      0.52|   16x16|      1.93|   16x16|      0.98|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.20|     8x8|      2.14|     8x8|      0.27|
|___________|________|__________|________|__________|________|__________|

SLR3

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|



Phase 10 Leaf Clock Prog Delay Opt

Phase 10.1 Delay CleanUp

Phase 10.1.1 Update Timing
Phase 10.1.1 Update Timing | Checksum: 236f27010

Time (s): cpu = 00:36:35 ; elapsed = 00:17:37 . Memory (MB): peak = 10104.652 ; gain = 816.164 ; free physical = 49355 ; free virtual = 53598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.094 | TNS=-31.081| WHS=-0.013 | THS=-0.015 |

 Number of Nodes with overlaps = 0
Phase 10.1 Delay CleanUp | Checksum: 20972c0b7

Time (s): cpu = 00:36:45 ; elapsed = 00:17:41 . Memory (MB): peak = 10104.652 ; gain = 816.164 ; free physical = 49394 ; free virtual = 53637

Phase 10.2 Hold Fix Iter

Phase 10.2.1 Update Timing
Phase 10.2.1 Update Timing | Checksum: 198ccbfe1

Time (s): cpu = 00:38:52 ; elapsed = 00:18:33 . Memory (MB): peak = 10104.652 ; gain = 816.164 ; free physical = 49451 ; free virtual = 53695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.094 | TNS=-27.482| WHS=-0.013 | THS=-0.015 |

Phase 10.2 Hold Fix Iter | Checksum: 1af0c8831

Time (s): cpu = 00:38:54 ; elapsed = 00:18:36 . Memory (MB): peak = 10104.652 ; gain = 816.164 ; free physical = 49456 ; free virtual = 53700
Phase 10 Leaf Clock Prog Delay Opt | Checksum: 1c1531c30

Time (s): cpu = 00:40:53 ; elapsed = 00:19:27 . Memory (MB): peak = 10104.652 ; gain = 816.164 ; free physical = 50235 ; free virtual = 54479

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 1c1531c30

Time (s): cpu = 00:41:14 ; elapsed = 00:19:43 . Memory (MB): peak = 10104.652 ; gain = 816.164 ; free physical = 50265 ; free virtual = 54508

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.094 | TNS=-24.305| WHS=0.007  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 1cb9f208d

Time (s): cpu = 00:43:34 ; elapsed = 00:20:29 . Memory (MB): peak = 10104.652 ; gain = 816.164 ; free physical = 50201 ; free virtual = 54444
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 7.26508e-12 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 13 Physical Synthesis in Router

Phase 13.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.094 | TNS=-24.305 | WHS=0.007 | THS=0.000 |
Phase 13.1 Physical Synthesis Initialization | Checksum: 1cb9f208d

Time (s): cpu = 00:45:27 ; elapsed = 00:21:45 . Memory (MB): peak = 10548.582 ; gain = 1260.094 ; free physical = 49504 ; free virtual = 53747

Phase 13.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.094 | TNS=-24.305 | WHS=0.007 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: dp_clk. Processed net: u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis
_fifo_inst/data_fifo/middle_dout[128].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: dp_clk. Processed net: u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1
_r[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_qdma_subsystem_clk_div. Processed net: u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].
cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/p_0_in[6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_qdma_subsystem_clk_div. Processed net: u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].
cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_wdata[6].
INFO: [Physopt 32-952] Improved path group WNS = -0.041. Path group: clk_out1_qdma_subsystem_clk_div. Processed net: u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0
].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/slv_reg_wren_reg_0[6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_qdma_subsystem_clk_div. Processed net: u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].
cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_qdma_subsystem_clk_div. Processed net: u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].
cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/slv_reg_wren.
INFO: [Physopt 32-952] Improved path group WNS = -0.039. Path group: clk_out1_qdma_subsystem_clk_div. Processed net: u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0
].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_awaddr_reg[15]_0[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_qdma_subsystem_clk_div. Processed net: u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].
cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/slv_reg_wren_reg_0[6].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.094 | TNS=-24.286 | WHS=0.007 | THS=0.000 |
Phase 13.2 Critical Path Optimization | Checksum: d6ce0cd2

Time (s): cpu = 00:47:18 ; elapsed = 00:22:40 . Memory (MB): peak = 10548.582 ; gain = 1260.094 ; free physical = 49470 ; free virtual = 53714
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 49469 ; free virtual
= 53713
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.094 | TNS=-24.286 | WHS=0.007 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 49470 ; free virtual
= 53714
Phase 13 Physical Synthesis in Router | Checksum: d6ce0cd2

Time (s): cpu = 00:47:25 ; elapsed = 00:22:46 . Memory (MB): peak = 10548.582 ; gain = 1260.094 ; free physical = 50086 ; free virtual = 54330

Phase 14 Route finalize
Phase 14 Route finalize | Checksum: d6ce0cd2

Time (s): cpu = 00:47:26 ; elapsed = 00:22:47 . Memory (MB): peak = 10548.582 ; gain = 1260.094 ; free physical = 50085 ; free virtual = 54329
WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary
and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing rep
orts and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 72-16] Aggressive Explore Summary
+------+--------+---------+-------+-------+--------+--------------+-------------------+
| Pass |  WNS   |   TNS   |  WHS  |  THS  | Status | Elapsed Time | Solution Selected |
+------+--------+---------+-------+-------+--------+--------------+-------------------+
|  1   | -0.198 | -50.473 | 0.010 | 0.000 |  Pass  |   00:14:31   |         x         |
+------+--------+---------+-------+-------+--------+--------------+-------------------+
|  2   |   -    |    -    |   -   |   -   |  Fail  |   00:00:00   |                   |
+------+--------+---------+-------+-------+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:47:27 ; elapsed = 00:22:48 . Memory (MB): peak = 10548.582 ; gain = 1260.094 ; free physical = 51099 ; free virtual = 55343
INFO: [Common 17-83] Releasing license: Implementation
1204 Infos, 27 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:49:12 ; elapsed = 00:23:37 . Memory (MB): peak = 10548.582 ; gain = 1260.094 ; free physical = 51099 ; free virtual = 55343
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 50320 ; free virtual = 55242
INFO: [Common 17-1381] The checkpoint '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:32 ; elapsed = 00:00:58 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 50929 ; free virtual = 55322
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:02:04 ; elapsed = 00:00:51 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 51047 ; free virtual = 55440
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/impl_1/top_methodology_drc_routed.
rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:03:13 ; elapsed = 00:01:09 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 51099 ; free virtual = 55494
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-295] The data input toggle rate 0.002159 of CMAC instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/
cmac_inst/inst/i_cmac_usplus_0_top/obsibdaaf4ker2wujpra0sjb is beyond the acceptable limit of 8.260000 - 54.090000. Using the 8.260000 toggle rate for power analysi
s.
Resolution: Please use the following to set activity - set_switching_activity -static_probability <value> -toggle_rate <value> [get_pins -of_objects [get_cells <ins
tance name>] -filter {DIRECTION =~ IN && NAME =~ *TX_DATAIN*}]
WARNING: [Power 33-295] The data input toggle rate 0.001420 of CMAC instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/
cmac_inst/inst/i_cmac_usplus_1_top/obsibdaaf4ker2wujpra0sjb is beyond the acceptable limit of 8.260000 - 54.090000. Using the 8.260000 toggle rate for power analysi
s.
Resolution: Please use the following to set activity - set_switching_activity -static_probability <value> -toggle_rate <value> [get_pins -of_objects [get_cells <ins
tance name>] -filter {DIRECTION =~ IN && NAME =~ *TX_DATAIN*}]
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate pow
er analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisor
y option to generate a text report.
1217 Infos, 30 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:02:43 ; elapsed = 00:01:16 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 50859 ; free virtual = 55277
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed
.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 50706 ; free virtual = 55135
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 50495 ; free virtual = 5492
3
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 50481 ; free virtual
= 54911

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.094 | TNS=-24.286 | WHS=0.007 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 22227f4db

Time (s): cpu = 00:01:59 ; elapsed = 00:01:22 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 49782 ; free virtual = 54212

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.094 | TNS=-24.286 | WHS=0.007 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: dp_clk. Processed net: u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis
_fifo_inst/data_fifo/middle_dout[128].
Nodegraph reading from file.  Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 49319 ; free virtual =
53750
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: dp_clk. Processed net: u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1
_r[5].
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 49074 ; free virtual
= 53505
INFO: [Physopt 32-663] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/p_0_in[6].  Re-placed instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/
cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Data_reg_reg[6]
INFO: [Physopt 32-952] Improved path group WNS = -0.032. Path group: clk_out1_qdma_subsystem_clk_div. Processed net: u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0
].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/p_0_in[6].
INFO: [Physopt 32-952] Improved path group WNS = -0.024. Path group: clk_out1_qdma_subsystem_clk_div. Processed net: u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1
].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/s_axi_rdata[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_qdma_subsystem_clk_div. Processed net: u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].
cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/Bus2IP_Addr_reg[4].
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 49061 ; free virtual
= 53491
INFO: [Physopt 32-767] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/slv_reg_wren. Re-placed instance u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrappe
r_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/slv_reg_wren_reg
INFO: [Physopt 32-952] Improved path group WNS = -0.016. Path group: clk_out1_qdma_subsystem_clk_div. Processed net: u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0
].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/slv_reg_wren.
INFO: [Physopt 32-952] Improved path group WNS = -0.016. Path group: clk_out1_qdma_subsystem_clk_div. Processed net: u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1
].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.016. Path group: clk_out1_qdma_subsystem_clk_div. Processed net: u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0
].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[20].
INFO: [Physopt 32-952] Improved path group WNS = -0.008. Path group: clk_out1_qdma_subsystem_clk_div. Processed net: u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1
].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.007. Path group: clk_out1_qdma_subsystem_clk_div. Processed net: u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0
].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[14].
INFO: [Physopt 32-952] Improved path group WNS = -0.005. Path group: clk_out1_qdma_subsystem_clk_div. Processed net: u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0
].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[27].
INFO: [Physopt 32-952] Improved path group WNS = -0.001. Path group: clk_out1_qdma_subsystem_clk_div. Processed net: u_top_wrapper/xilinx_nic_shell/inst/cmac_port[1
].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[27].
INFO: [Physopt 32-735] Processed net u_top_wrapper/xilinx_nic_shell/inst/cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite
_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/IP2Bus_Data_reg[31]_0[18]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.094 | TNS=-24.121 | WHS=0.007 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: dp_clk. Processed net: u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis
_fifo_inst/data_fifo/middle_dout[128].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: dp_clk. Processed net: u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1
_r[5].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.094 | TNS=-24.121 | WHS=0.007 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 22227f4db

Time (s): cpu = 00:05:10 ; elapsed = 00:03:08 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 49050 ; free virtual = 53481

Phase 3 Hold Fix Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.094 | TNS=-24.121 | WHS=0.007 | THS=0.000 |
INFO: [Physopt 32-66] No high hold slack nets found for hold slack optimization.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.094 | TNS=-24.121 | WHS=0.007 | THS=0.000 |
Phase 3 Hold Fix Optimization | Checksum: 22227f4db

Time (s): cpu = 00:05:18 ; elapsed = 00:03:14 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 49050 ; free virtual = 53480
INFO: [Physopt 32-715] Performed route finalization on the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 49047 ; free virtual
= 53477
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.094 | TNS=-24.121 | WHS=0.007 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.000  |          0.165  |            0  |              0  |                    10  |           0  |           1  |  00:01:45  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           0  |  00:00:00  |
|  Total                      |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           0  |  00:00:00  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 49047 ; free virtual
= 53477
Ending Physical Synthesis Task | Checksum: 20ae73d8c

Time (s): cpu = 00:05:25 ; elapsed = 00:03:19 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 49045 ; free virtual = 53476
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:06:14 ; elapsed = 00:03:53 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 50313 ; free virtual = 54744
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 49518 ; free virtual = 54627
INFO: [Common 17-1381] The checkpoint '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw/project/osnt.runs/impl_1/top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:32 ; elapsed = 00:00:59 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 50133 ; free virtual = 54711
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postrout
e_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:01:07 ; elapsed = 00:00:25 . Memory (MB): peak = 10548.582 ; gain = 0.000 ; free physical = 50206 ; free virtual = 54794
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew
_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 13:54:55 2024...
[Sun Apr 28 13:55:11 2024] impl_1 finished
wait_on_run: Time (s): cpu = 00:30:26 ; elapsed = 01:51:40 . Memory (MB): peak = 3581.684 ; gain = 0.000 ; free physical = 56943 ; free virtual = 61533
# open_checkpoint project/${design}.runs/impl_1/top_postroute_physopt.dcp
Command: open_checkpoint project/osnt.runs/impl_1/top_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3581.684 ; gain = 0.000 ; free physical = 56942 ; free virtual = 61532
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4067.379 ; gain = 10.000 ; free physical = 56361 ; free virtual = 6095
1
INFO: [Netlist 29-17] Analyzing 10425 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are
:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 7018.488 ; gain = 419.352 ; free physical = 53619 ; free virtual = 58209
Restored from archive | CPU: 17.480000 secs | Memory: 365.775513 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 7018.488 ; gain = 419.352 ; free physical = 53617 ; free virtual = 5
8207
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7018.488 ; gain = 0.000 ; free physical = 53654 ; free virtual =
 58244
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2732 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance
  RAM16X1D => RAM32X1D (RAMD32(x2)): 25 instances
  RAM16X1S => RAM32X1S (RAMS32): 512 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 7 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2137 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 48 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:02:59 ; elapsed = 00:02:27 . Memory (MB): peak = 7018.488 ; gain = 3436.805 ; free physical = 53654 ; free virtual = 58244
# if {![file exists "../bitfiles"]} {
#       file mkdir "../bitfiles"
# }
# write_bitstream -force ../bitfiles/${design}_${board_name}.bit
Command: write_bitstream -force ../bitfiles/osnt_au250.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has be
en configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core dat
asheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'cmac_usplus_1' (cmac_usplus_core) was generated with multiple features:
        IP feature 'cmac_an_lt@2020.05' was enabled using a design_linking license.
        IP feature 'cmac_usplus@2020.05' was enabled using a bought license.
    IP core 'cmac_usplus_0' (cmac_usplus_core) was generated with multiple features:
        IP feature 'cmac_an_lt@2020.05' was enabled using a design_linking license.
        IP feature 'cmac_usplus@2020.05' was enabled using a bought license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating
 the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jw2282/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/tmp0_last_addr_next__0 is a gated clock net sourced by a combina
tional pin nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/tmp0_last_addr_next_reg[10]_i_2/O, cell nf_datapath_0/u_osnt_bram_pcap_replay_uengine_0/inst/tmp0_la
st_addr_next_reg[10]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loadi
ng of data.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_0 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_0 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_0 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_0 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_0 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_0 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_0 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_0 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_0 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_0 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_0 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_0 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_1 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_1 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_1 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_1 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_1 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_1 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_1 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_1 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_1 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_1 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_1 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_1 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_2 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_2 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_2 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_2 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_2 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_2 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_2 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_2 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_2 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_2 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_2 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_2 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_4 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_4 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_4 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_4 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_4 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_4 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_4 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_4 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_4 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_4 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_4 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_4 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_5 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_5 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_5 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_5 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_5 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_5 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_5 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_5 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_5 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_5 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_5 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_5 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_6 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_6 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_6 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_6 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_6 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_6 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_6 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_6 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_6 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_6 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_6 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_6 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_7 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_7 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_7 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_7 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_7 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_7 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_7 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_7 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_7 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_7 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_7 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_7 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_8 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_8 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_8 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_8 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_8 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_8 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_8 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_8 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_8 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_8 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_8 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_8 has CASCADE_ORDER_B (NONE) s
et to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_9 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_9 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_9 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 nf_datapath_0/u_osnt_bram_0/inst/bootmem_reg_uram_9 has CASCADE_ORDER_A (NONE) s
et to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
INFO: [Common 17-14] Message 'DRC REQP-1869' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change
the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 521 net(s) have no routable loads. The problem bus(es) and/or net(s) are u_top_wrapper/u_osnt_attachment/u_osnt_attachme
nt_0/inst/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_top_wrapper/u_osnt_attachment/u
_osnt_attachment_1/inst/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_top_wrapper/u_osn
t_attachment/u_nf_attachment_dma/inst/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_top
_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h
2c_inst/aln_out_tcrc_inst__0_n_1, u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_
enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/aln_out_tcrc_inst__1_n_1, u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rt
l_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/aln_out_tcrc_inst__2_n_1, u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_i
nst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/aln_out_tcrc_inst__3_n_1, u_top_wrapper
/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/
aln_out_tcrc_inst__4_n_1, u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.m
ultq_dma/multq_h2c_st_en.mdma_h2c_inst/aln_out_tcrc_inst__5_n_1, u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrappe
r_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/aln_out_tcrc_inst__6_n_1, u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma
_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/aln_out_tcrc_inst__7_n_1, u_top_wrapper/xilinx_
nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/aln_out_
tcrc_inst__8_n_1, u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma
/multq_h2c_st_en.mdma_h2c_inst/aln_out_tcrc_inst__9_n_1, u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/d
ma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/aln_out_tcrc_inst__10_n_1, u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdma_wrappe
r_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/aln_out_tcrc_inst__11_n_1... and (the first 15 of 503
listed).
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].
ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRIT
E_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is sug
gested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be a
voided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the desig
n. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].
ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRIT
E_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is sug
gested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be a
voided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the desig
n. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].
ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRIT
E_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is sug
gested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be a
voided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the desig
n. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].
ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRIT
E_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is sug
gested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be a
voided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the desig
n. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].
ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRIT
E_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is sug
gested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be a
voided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the desig
n. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].
ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRIT
E_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is sug
gested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be a
voided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the desig
n. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].
ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRIT
E_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is sug
gested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be a
voided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the desig
n. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].
ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRIT
E_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is sug
gested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be a
voided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the desig
n. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].
ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRIT
E_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is sug
gested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be a
voided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the desig
n. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].
ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRIT
E_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is sug
gested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be a
voided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the desig
n. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].
ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRIT
E_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is sug
gested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be a
voided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the desig
n. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].
ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRIT
E_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is sug
gested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be a
voided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the desig
n. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_
inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST a
nd NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to
 confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, t
he write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See th
e FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_
inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST a
nd NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to
 confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, t
he write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See th
e FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_
inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST a
nd NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to
 confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, t
he write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See th
e FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_
inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST a
nd NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to
 confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, t
he write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See th
e FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_
inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST a
nd NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to
 confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, t
he write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See th
e FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_
inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST a
nd NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to
 confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, t
he write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See th
e FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e
2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST
 and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested
to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided,
 the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See
the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e
2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST
 and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested
to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided,
 the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See
the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e
2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST
 and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested
to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided,
 the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See
the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u_top_wrapper/xilinx_nic_shell/inst/qdma_subsystem_inst/qdm
a_wrapper_inst/qdma_inst/inst/pcie4_ip_i/inst/qdma_no_sriov_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e
2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST
 and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested
to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided,
 the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See
the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 350 Warnings, 22 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ../bitfiles/osnt_au250.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 102 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:05:28 ; elapsed = 00:02:44 . Memory (MB): peak = 9256.688 ; gain = 2238.199 ; free physical = 53106 ; free virtual = 57807
# set end_time [exec date +%s]
# set elapsed_time [expr ${end_time} - ${start_time}]
# if {[catch {exec grep -A 4 "VIOLAT" project/${design}.runs/impl_1/top_timing_summary_postroute_physopted.rpt} timing_report_data]} {
#       set timing_report "Met"
#       set timing_report_data ""
# } else {
#       set timing_report "VIOLATED"
# }
# puts " --- Report : ${design} for ${board_name} --- "
 --- Report : osnt for au250 ---
# puts "    Synth time    : ${elapsed_time}"
    Synth time    : 9102
# puts "    Timing Closure: ${timing_report}"
    Timing Closure: VIOLATED
# puts "${timing_report_data}"
Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
  Destination:            u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[128]/R
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
--
Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
  Destination:            u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[247]/R
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
--
Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
  Destination:            u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[248]/R
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
--
Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
  Destination:            u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[387]/R
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
--
Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
  Destination:            u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[388]/R
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
--
Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
  Destination:            u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[118]/R
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
--
Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
  Destination:            u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[119]/R
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
--
Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
  Destination:            u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/middle_dout_reg[423]/R
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
--
Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
  Destination:            u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[533]/R
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
--
Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/tx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
  Destination:            u_top_wrapper/u_osnt_attachment/u_osnt_attachment_1/inst/converter_tx/axis_fifo_inst/data_fifo/dout_reg[534]/R
                            (rising edge-triggered cell FDRE clocked by dp_clk  {rise@0.000ns fall@1.470ns period=2.941ns})
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 14:00:22 2024...
make: Leaving directory '/home/jw2282/OSNT-PLUS/hw/projects/osnt/hw'
~/OSNT-PLUS/h/p/o/hw ❯ tmux capture-pane -pS -1000000 > 5_transcript.txt                               2h 33m 52s main +5 !9 ?13 jw2282@nf-server02 14:00:24 [3141]

