Cache size                    : 1
Block size                    : 128
Associativity                 : 1
Read only ports               : 0
Write only ports              : 0
Read write ports              : 1
Single ended read ports       : 0
Cache banks (UCA)             : 1
Technology                    : 0.04
Temperature                   : 350
Tag size                      : 42
array type                    : Scratch RAM
Model as memory               : 1
Model as 3D memory       	 : 1
Access mode                   : 2
Data array cell type          : 4
Data array peripheral type    : 1
Tag array cell type           : 0
Tag array peripheral type     : 0
Optimization target           : 2
Design objective (UCA wt)     : 0 0 0 0 100
Design objective (UCA dev)    : 50 100000 100000 100000 1000000
Cache model                   : 0
Nuca bank                     : 0
Wire inside mat               : 1
Wire outside mat              : 2
Interconnect projection       : 1
Wire signaling               : 0
Print level                   : 1
ECC overhead                  : 0
Page size                     : 8192
Burst length                  : 8
Internal prefetch width       : 8
Force cache config            : 0
Subarray Driver direction       : 1
iostate                       : READ
dram_ecc                      : NO_ECC
io_type                     : DDR3
dram_dimm                      : UDIMM
IO Area (sq.mm) = inf
IO Timing Margin (ps) = 35
IO Votlage Margin (V) = -0.055
IO Dynamic Power (mW) = 4532.4 PHY Power (mW) = 1471.79 PHY Wakeup Time (us) = 27.503
IO Termination and Bias Power (mW) = 17041.7
-------  CACTI (version 7.0.3DD Prerelease of Aug, 2012) 3D DRAM Main Memory  -------

Memory Parameters:
	Total memory size (Gb): 1
	Stacked die count: 4
	TSV projection: ITRS aggressive
	Number of banks: 1
	Technology size (nm): 40
	Page size (bits): 8192
	Burst depth: 1
	Chip IO width: 128
	Best Ndwl: 64
	Best Ndbl: 64
	# rows in subarray: 512
	# columns in subarray: 128
    Number of banks: 1
    Bank Size (bytes): %d
1
Results:
Timing Components:
	   t_RCD (Row to column command delay): 6.04235 ns
	   t_RAS (Row access strobe latency): 12.4575 ns
	   t_RC (Row cycle): 18.9891 ns
	   t_CAS (Column access strobe latency): 9.43305 ns
	   t_RP (Row precharge latency): 7.30022 ns
	   t_RRD (Row activation to row activation delay): 1.56302 ns
Power Components:
	   Activation energy: 0.721282 nJ
	   Read energy: 1.05772 nJ
	   Write energy: 1.05773 nJ
	   Precharge energy: 0.655376 nJ
Area Components:
	   DRAM core area: 7.18696 mm2
	   Area efficiency: 36.7527%
	   DRAM die width: 1.46546 mm
	   DRAM die height: 4.90262 mm
TSV Components:
	   TSV area overhead: 0.002352 mm2
	   TSV latency overhead: 0.768542 ns
	   TSV energy overhead per access: 0.0979558 nJ


3D DRAM Detail Components:


Time Components:

	 row activation bus delay (ns): 0.79448
	 row predecoder delay (ns): 0.547974
	 row decoder delay (ns): 1.49145
	 local wordline delay (ns): 0.493364
	 bitline delay (ns): 3.26697
	 sense amp delay (ns): 0.0220139
	 column access bus delay (ns): 0.79448
	 column predecoder delay (ns): 0.209553
	 column decoder delay (ns): 1.06219
	 datapath bus delay (ns): 0.79448
	 global dataline delay (ns): 1.71445
	 local dataline delay (ns): 0.262674
	 data buffer delay (ns): 2.5
	 subarray output driver delay (ns): 0.25507

Energy Components:

	 row activation bus energy (nJ): 0.0474907
	 row predecoder energy (nJ): 0.000294062
	 row decoder energy (nJ): 0.00151379
	 local wordline energy (nJ): 0.00275727
	 bitline energy (nJ): 0.527195
	 sense amp energy (nJ): 0.0440763
	 column access bus energy (nJ): 0.0411586
	 column predecoder energy (nJ): 1.99249e-05
	 column decoder energy (nJ): 0.000152846
	 column selectline energy (nJ): 0.0772958
	 datapath bus energy (nJ): 0.405254
	 global dataline energy (nJ): 0.0401266
	 local dataline energy (nJ): 0.0277931
	 data buffer energy (nJ): 0.000689187

Area Components:

	 DRAM cell area (mm2): 2.6414
	 local WL driver area (mm2): 3.56593
	 subarray sense amp area (mm2): 0.383875
	 row predecoder/decoder area (mm2): 0.0194261
	 column predecoder/decoder area (mm2): 0.000193725
	 center stripe bus area (mm2): 0.227614
	 address bus area (mm2): 0
	 data bus area (mm2): 0.0780373
	 data driver area (mm2): 0.00261934
	 IO secondary sense amp area (mm2): 0.0011264
	 TSV area (mm2): 0.002352

Wire Properties:

  Delay Optimal
	Repeater size - 198.79 
	Repeater spacing - 0.36977 (mm) 
	Delay - 0.174244 (ns/mm) 
	PowerD - 0.000694374 (nJ/mm) 
	PowerL - 6.66403e-06 (mW/mm) 
	PowerLgate - 1.11561e-06 (mW/mm)
	Wire width - 0.08 microns
	Wire spacing - 0.08 microns

  5% Overhead
	Repeater size - 98.79 
	Repeater spacing - 0.46977 (mm) 
	Delay - 0.182942 (ns/mm) 
	PowerD - 0.000433464 (nJ/mm) 
	PowerL - 2.60676e-06 (mW/mm) 
	PowerLgate - 4.36391e-07 (mW/mm)
	Wire width - 0.08 microns
	Wire spacing - 0.08 microns

  10% Overhead
	Repeater size - 91.79 
	Repeater spacing - 0.56977 (mm) 
	Delay - 0.191649 (ns/mm) 
	PowerD - 0.00040743 (nJ/mm) 
	PowerL - 1.99696e-06 (mW/mm) 
	PowerLgate - 3.34306e-07 (mW/mm)
	Wire width - 0.08 microns
	Wire spacing - 0.08 microns

  20% Overhead
	Repeater size - 77.79 
	Repeater spacing - 0.66977 (mm) 
	Delay - 0.208289 (ns/mm) 
	PowerD - 0.000377413 (nJ/mm) 
	PowerL - 1.4397e-06 (mW/mm) 
	PowerLgate - 2.41016e-07 (mW/mm)
	Wire width - 0.08 microns
	Wire spacing - 0.08 microns

  30% Overhead
	Repeater size - 62.79 
	Repeater spacing - 0.66977 (mm) 
	Delay - 0.225371 (ns/mm) 
	PowerD - 0.000353534 (nJ/mm) 
	PowerL - 1.16209e-06 (mW/mm) 
	PowerLgate - 1.94542e-07 (mW/mm)
	Wire width - 0.08 microns
	Wire spacing - 0.08 microns

  Low-swing wire (1 mm) - Note: Unlike repeated wires, 
	delay and power values of low-swing wires do not
	have a linear relationship with length. 
	delay - 0.352588 (ns) 
	powerD - 4.98848e-06 (nJ) 
	PowerL - 1.24418e-10 (mW) 
	PowerLgate - 3.76481e-11 (mW)
	Wire width - 1.6e-07 microns
	Wire spacing - 1.6e-07 microns


No result found 
=============================================

