--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf
-ucf nexys3.ucf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4209 paths analyzed, 550 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.733ns.
--------------------------------------------------------------------------------

Paths for end point debouncerR/counter_13 (SLICE_X14Y35.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncerR/counter_8 (FF)
  Destination:          debouncerR/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.687ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.151 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncerR/counter_8 to debouncerR/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.AQ      Tcko                  0.447   debouncerR/counter<11>
                                                       debouncerR/counter_8
    SLICE_X15Y34.D4      net (fanout=2)        0.841   debouncerR/counter<8>
    SLICE_X15Y34.D       Tilo                  0.259   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerR/counter[15]_PWR_2_o_equal_4_o<15>2
    SLICE_X15Y34.A3      net (fanout=1)        0.291   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
    SLICE_X15Y34.A       Tilo                  0.259   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerR/counter[15]_PWR_2_o_equal_4_o<15>3
    SLICE_X15Y34.B5      net (fanout=1)        0.358   debouncerR/counter[15]_PWR_2_o_equal_4_o
    SLICE_X15Y34.B       Tilo                  0.259   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerR/Mcount_counter_val1
    SLICE_X14Y35.SR      net (fanout=4)        0.531   debouncerR/Mcount_counter_val
    SLICE_X14Y35.CLK     Tsrck                 0.442   debouncerR/counter<15>
                                                       debouncerR/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.687ns (1.666ns logic, 2.021ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncerR/counter_5 (FF)
  Destination:          debouncerR/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.582ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.151 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncerR/counter_5 to debouncerR/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.BQ      Tcko                  0.447   debouncerR/counter<7>
                                                       debouncerR/counter_5
    SLICE_X15Y34.D1      net (fanout=2)        0.736   debouncerR/counter<5>
    SLICE_X15Y34.D       Tilo                  0.259   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerR/counter[15]_PWR_2_o_equal_4_o<15>2
    SLICE_X15Y34.A3      net (fanout=1)        0.291   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
    SLICE_X15Y34.A       Tilo                  0.259   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerR/counter[15]_PWR_2_o_equal_4_o<15>3
    SLICE_X15Y34.B5      net (fanout=1)        0.358   debouncerR/counter[15]_PWR_2_o_equal_4_o
    SLICE_X15Y34.B       Tilo                  0.259   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerR/Mcount_counter_val1
    SLICE_X14Y35.SR      net (fanout=4)        0.531   debouncerR/Mcount_counter_val
    SLICE_X14Y35.CLK     Tsrck                 0.442   debouncerR/counter<15>
                                                       debouncerR/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.582ns (1.666ns logic, 1.916ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncerR/counter_15 (FF)
  Destination:          debouncerR/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.586ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncerR/counter_15 to debouncerR/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.DQ      Tcko                  0.447   debouncerR/counter<15>
                                                       debouncerR/counter_15
    SLICE_X15Y34.C2      net (fanout=2)        0.594   debouncerR/counter<15>
    SLICE_X15Y34.C       Tilo                  0.259   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
    SLICE_X15Y34.A2      net (fanout=1)        0.437   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>
    SLICE_X15Y34.A       Tilo                  0.259   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerR/counter[15]_PWR_2_o_equal_4_o<15>3
    SLICE_X15Y34.B5      net (fanout=1)        0.358   debouncerR/counter[15]_PWR_2_o_equal_4_o
    SLICE_X15Y34.B       Tilo                  0.259   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerR/Mcount_counter_val1
    SLICE_X14Y35.SR      net (fanout=4)        0.531   debouncerR/Mcount_counter_val
    SLICE_X14Y35.CLK     Tsrck                 0.442   debouncerR/counter<15>
                                                       debouncerR/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (1.666ns logic, 1.920ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point debouncerR/counter_15 (SLICE_X14Y35.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncerR/counter_8 (FF)
  Destination:          debouncerR/counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.684ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.151 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncerR/counter_8 to debouncerR/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.AQ      Tcko                  0.447   debouncerR/counter<11>
                                                       debouncerR/counter_8
    SLICE_X15Y34.D4      net (fanout=2)        0.841   debouncerR/counter<8>
    SLICE_X15Y34.D       Tilo                  0.259   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerR/counter[15]_PWR_2_o_equal_4_o<15>2
    SLICE_X15Y34.A3      net (fanout=1)        0.291   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
    SLICE_X15Y34.A       Tilo                  0.259   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerR/counter[15]_PWR_2_o_equal_4_o<15>3
    SLICE_X15Y34.B5      net (fanout=1)        0.358   debouncerR/counter[15]_PWR_2_o_equal_4_o
    SLICE_X15Y34.B       Tilo                  0.259   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerR/Mcount_counter_val1
    SLICE_X14Y35.SR      net (fanout=4)        0.531   debouncerR/Mcount_counter_val
    SLICE_X14Y35.CLK     Tsrck                 0.439   debouncerR/counter<15>
                                                       debouncerR/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      3.684ns (1.663ns logic, 2.021ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncerR/counter_5 (FF)
  Destination:          debouncerR/counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.151 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncerR/counter_5 to debouncerR/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.BQ      Tcko                  0.447   debouncerR/counter<7>
                                                       debouncerR/counter_5
    SLICE_X15Y34.D1      net (fanout=2)        0.736   debouncerR/counter<5>
    SLICE_X15Y34.D       Tilo                  0.259   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerR/counter[15]_PWR_2_o_equal_4_o<15>2
    SLICE_X15Y34.A3      net (fanout=1)        0.291   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
    SLICE_X15Y34.A       Tilo                  0.259   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerR/counter[15]_PWR_2_o_equal_4_o<15>3
    SLICE_X15Y34.B5      net (fanout=1)        0.358   debouncerR/counter[15]_PWR_2_o_equal_4_o
    SLICE_X15Y34.B       Tilo                  0.259   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerR/Mcount_counter_val1
    SLICE_X14Y35.SR      net (fanout=4)        0.531   debouncerR/Mcount_counter_val
    SLICE_X14Y35.CLK     Tsrck                 0.439   debouncerR/counter<15>
                                                       debouncerR/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.663ns logic, 1.916ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncerR/counter_15 (FF)
  Destination:          debouncerR/counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.583ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncerR/counter_15 to debouncerR/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.DQ      Tcko                  0.447   debouncerR/counter<15>
                                                       debouncerR/counter_15
    SLICE_X15Y34.C2      net (fanout=2)        0.594   debouncerR/counter<15>
    SLICE_X15Y34.C       Tilo                  0.259   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
    SLICE_X15Y34.A2      net (fanout=1)        0.437   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>
    SLICE_X15Y34.A       Tilo                  0.259   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerR/counter[15]_PWR_2_o_equal_4_o<15>3
    SLICE_X15Y34.B5      net (fanout=1)        0.358   debouncerR/counter[15]_PWR_2_o_equal_4_o
    SLICE_X15Y34.B       Tilo                  0.259   debouncerR/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerR/Mcount_counter_val1
    SLICE_X14Y35.SR      net (fanout=4)        0.531   debouncerR/Mcount_counter_val
    SLICE_X14Y35.CLK     Tsrck                 0.439   debouncerR/counter<15>
                                                       debouncerR/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (1.663ns logic, 1.920ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point debouncerP/counter_13 (SLICE_X14Y44.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncerP/counter_8 (FF)
  Destination:          debouncerP/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.687ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncerP/counter_8 to debouncerP/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.AQ      Tcko                  0.447   debouncerP/counter<11>
                                                       debouncerP/counter_8
    SLICE_X15Y43.D4      net (fanout=2)        0.841   debouncerP/counter<8>
    SLICE_X15Y43.D       Tilo                  0.259   debouncerP/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerP/counter[15]_PWR_2_o_equal_4_o<15>2
    SLICE_X15Y43.A3      net (fanout=1)        0.291   debouncerP/counter[15]_PWR_2_o_equal_4_o<15>1
    SLICE_X15Y43.A       Tilo                  0.259   debouncerP/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerP/counter[15]_PWR_2_o_equal_4_o<15>3
    SLICE_X15Y43.B5      net (fanout=1)        0.358   debouncerP/counter[15]_PWR_2_o_equal_4_o
    SLICE_X15Y43.B       Tilo                  0.259   debouncerP/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerP/Mcount_counter_val1
    SLICE_X14Y44.SR      net (fanout=4)        0.531   debouncerP/Mcount_counter_val
    SLICE_X14Y44.CLK     Tsrck                 0.442   debouncerP/counter<15>
                                                       debouncerP/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.687ns (1.666ns logic, 2.021ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncerP/counter_5 (FF)
  Destination:          debouncerP/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.582ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.151 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncerP/counter_5 to debouncerP/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.BQ      Tcko                  0.447   debouncerP/counter<7>
                                                       debouncerP/counter_5
    SLICE_X15Y43.D1      net (fanout=2)        0.736   debouncerP/counter<5>
    SLICE_X15Y43.D       Tilo                  0.259   debouncerP/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerP/counter[15]_PWR_2_o_equal_4_o<15>2
    SLICE_X15Y43.A3      net (fanout=1)        0.291   debouncerP/counter[15]_PWR_2_o_equal_4_o<15>1
    SLICE_X15Y43.A       Tilo                  0.259   debouncerP/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerP/counter[15]_PWR_2_o_equal_4_o<15>3
    SLICE_X15Y43.B5      net (fanout=1)        0.358   debouncerP/counter[15]_PWR_2_o_equal_4_o
    SLICE_X15Y43.B       Tilo                  0.259   debouncerP/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerP/Mcount_counter_val1
    SLICE_X14Y44.SR      net (fanout=4)        0.531   debouncerP/Mcount_counter_val
    SLICE_X14Y44.CLK     Tsrck                 0.442   debouncerP/counter<15>
                                                       debouncerP/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.582ns (1.666ns logic, 1.916ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncerP/counter_15 (FF)
  Destination:          debouncerP/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.586ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncerP/counter_15 to debouncerP/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.DQ      Tcko                  0.447   debouncerP/counter<15>
                                                       debouncerP/counter_15
    SLICE_X15Y43.C2      net (fanout=2)        0.594   debouncerP/counter<15>
    SLICE_X15Y43.C       Tilo                  0.259   debouncerP/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerP/counter[15]_PWR_2_o_equal_4_o<15>1
    SLICE_X15Y43.A2      net (fanout=1)        0.437   debouncerP/counter[15]_PWR_2_o_equal_4_o<15>
    SLICE_X15Y43.A       Tilo                  0.259   debouncerP/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerP/counter[15]_PWR_2_o_equal_4_o<15>3
    SLICE_X15Y43.B5      net (fanout=1)        0.358   debouncerP/counter[15]_PWR_2_o_equal_4_o
    SLICE_X15Y43.B       Tilo                  0.259   debouncerP/counter[15]_PWR_2_o_equal_4_o<15>1
                                                       debouncerP/Mcount_counter_val1
    SLICE_X14Y44.SR      net (fanout=4)        0.531   debouncerP/Mcount_counter_val
    SLICE_X14Y44.CLK     Tsrck                 0.442   debouncerP/counter<15>
                                                       debouncerP/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (1.666ns logic, 1.920ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_divider/counter5_23 (SLICE_X20Y22.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_divider/counter5_23 (FF)
  Destination:          clk_divider/counter5_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_divider/counter5_23 to clk_divider/counter5_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y22.DQ      Tcko                  0.200   clk_divider/counter5<23>
                                                       clk_divider/counter5_23
    SLICE_X20Y22.D6      net (fanout=2)        0.022   clk_divider/counter5<23>
    SLICE_X20Y22.CLK     Tah         (-Th)    -0.237   clk_divider/counter5<23>
                                                       clk_divider/counter5<23>_rt
                                                       clk_divider/Mcount_counter5_xor<23>
                                                       clk_divider/counter5_23
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point clk_divider/counter500_16 (SLICE_X26Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_divider/counter500_16 (FF)
  Destination:          clk_divider/counter500_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_divider/counter500_16 to clk_divider/counter500_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y15.AQ      Tcko                  0.234   clk_divider/counter500<16>
                                                       clk_divider/counter500_16
    SLICE_X26Y15.A6      net (fanout=2)        0.026   clk_divider/counter500<16>
    SLICE_X26Y15.CLK     Tah         (-Th)    -0.243   clk_divider/counter500<16>
                                                       clk_divider/counter500<16>_rt
                                                       clk_divider/Mcount_counter500_xor<16>
                                                       clk_divider/counter500_16
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.477ns logic, 0.026ns route)
                                                       (94.8% logic, 5.2% route)

--------------------------------------------------------------------------------

Paths for end point clk_divider/counter2_24 (SLICE_X14Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_divider/counter2_24 (FF)
  Destination:          clk_divider/counter2_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_divider/counter2_24 to clk_divider/counter2_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.AQ      Tcko                  0.234   clk_divider/counter2<24>
                                                       clk_divider/counter2_24
    SLICE_X14Y22.A6      net (fanout=2)        0.026   clk_divider/counter2<24>
    SLICE_X14Y22.CLK     Tah         (-Th)    -0.243   clk_divider/counter2<24>
                                                       clk_divider/counter2<24>_rt
                                                       clk_divider/Mcount_counter2_xor<24>
                                                       clk_divider/counter2_24
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.477ns logic, 0.026ns route)
                                                       (94.8% logic, 5.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clk_divider/counter5<3>/CLK
  Logical resource: clk_divider/counter5_0/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clk_divider/counter5<3>/CLK
  Logical resource: clk_divider/counter5_1/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.733|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4209 paths, 0 nets, and 381 connections

Design statistics:
   Minimum period:   3.733ns{1}   (Maximum frequency: 267.881MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 20 13:48:40 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



