{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 00:26:13 2018 " "Info: Processing started: Thu Jan 04 00:26:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_REGISTER -c CPU_REGISTER --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_REGISTER -c CPU_REGISTER --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 5 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sign\[0\] in_put\[0\] clk 3.808 ns register " "Info: tsu for register \"sign\[0\]\" (data pin = \"in_put\[0\]\", clock pin = \"clk\") is 3.808 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.213 ns + Longest pin register " "Info: + Longest pin to register delay is 6.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns in_put\[0\] 1 PIN PIN_P20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P20; Fanout = 1; PIN Node = 'in_put\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_put[0] } "NODE_NAME" } } { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.872 ns) + CELL(0.366 ns) 6.058 ns sign\[0\]~feeder 2 COMB LCCOMB_X38_Y4_N2 1 " "Info: 2: + IC(4.872 ns) + CELL(0.366 ns) = 6.058 ns; Loc. = LCCOMB_X38_Y4_N2; Fanout = 1; COMB Node = 'sign\[0\]~feeder'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { in_put[0] sign[0]~feeder } "NODE_NAME" } } { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.213 ns sign\[0\] 3 REG LCFF_X38_Y4_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.213 ns; Loc. = LCFF_X38_Y4_N3; Fanout = 1; REG Node = 'sign\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { sign[0]~feeder sign[0] } "NODE_NAME" } } { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.341 ns ( 21.58 % ) " "Info: Total cell delay = 1.341 ns ( 21.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.872 ns ( 78.42 % ) " "Info: Total interconnect delay = 4.872 ns ( 78.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { in_put[0] sign[0]~feeder sign[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { in_put[0] {} in_put[0]~combout {} sign[0]~feeder {} sign[0] {} } { 0.000ns 0.000ns 4.872ns 0.000ns } { 0.000ns 0.820ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.495 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns sign\[0\] 3 REG LCFF_X38_Y4_N3 1 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X38_Y4_N3; Fanout = 1; REG Node = 'sign\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { clk~clkctrl sign[0] } "NODE_NAME" } } { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl sign[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} sign[0] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { in_put[0] sign[0]~feeder sign[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { in_put[0] {} in_put[0]~combout {} sign[0]~feeder {} sign[0] {} } { 0.000ns 0.000ns 4.872ns 0.000ns } { 0.000ns 0.820ns 0.366ns 0.155ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl sign[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} sign[0] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out_put\[7\] sign\[7\] 5.976 ns register " "Info: tco from clock \"clk\" to destination pin \"out_put\[7\]\" through register \"sign\[7\]\" is 5.976 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.495 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns sign\[7\] 3 REG LCFF_X38_Y4_N1 1 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X38_Y4_N1; Fanout = 1; REG Node = 'sign\[7\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { clk~clkctrl sign[7] } "NODE_NAME" } } { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl sign[7] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} sign[7] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.387 ns + Longest register pin " "Info: + Longest register to pin delay is 3.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sign\[7\] 1 REG LCFF_X38_Y4_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y4_N1; Fanout = 1; REG Node = 'sign\[7\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sign[7] } "NODE_NAME" } } { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(2.134 ns) 3.387 ns out_put\[7\] 2 PIN PIN_H3 0 " "Info: 2: + IC(1.253 ns) + CELL(2.134 ns) = 3.387 ns; Loc. = PIN_H3; Fanout = 0; PIN Node = 'out_put\[7\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.387 ns" { sign[7] out_put[7] } "NODE_NAME" } } { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 63.01 % ) " "Info: Total cell delay = 2.134 ns ( 63.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.253 ns ( 36.99 % ) " "Info: Total interconnect delay = 1.253 ns ( 36.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.387 ns" { sign[7] out_put[7] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.387 ns" { sign[7] {} out_put[7] {} } { 0.000ns 1.253ns } { 0.000ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl sign[7] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} sign[7] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.387 ns" { sign[7] out_put[7] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.387 ns" { sign[7] {} out_put[7] {} } { 0.000ns 1.253ns } { 0.000ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RE out_put\[7\] 8.171 ns Longest " "Info: Longest tpd from source pin \"RE\" to destination pin \"out_put\[7\]\" is 8.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns RE 1 PIN PIN_W3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W3; Fanout = 8; PIN Node = 'RE'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RE } "NODE_NAME" } } { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.221 ns) + CELL(2.130 ns) 8.171 ns out_put\[7\] 2 PIN PIN_H3 0 " "Info: 2: + IC(5.221 ns) + CELL(2.130 ns) = 8.171 ns; Loc. = PIN_H3; Fanout = 0; PIN Node = 'out_put\[7\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "7.351 ns" { RE out_put[7] } "NODE_NAME" } } { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.950 ns ( 36.10 % ) " "Info: Total cell delay = 2.950 ns ( 36.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.221 ns ( 63.90 % ) " "Info: Total interconnect delay = 5.221 ns ( 63.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "8.171 ns" { RE out_put[7] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "8.171 ns" { RE {} RE~combout {} out_put[7] {} } { 0.000ns 0.000ns 5.221ns } { 0.000ns 0.820ns 2.130ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sign\[7\] in_put\[7\] clk -2.126 ns register " "Info: th for register \"sign\[7\]\" (data pin = \"in_put\[7\]\", clock pin = \"clk\") is -2.126 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.495 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns sign\[7\] 3 REG LCFF_X38_Y4_N1 1 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X38_Y4_N1; Fanout = 1; REG Node = 'sign\[7\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { clk~clkctrl sign[7] } "NODE_NAME" } } { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl sign[7] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} sign[7] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.770 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns in_put\[7\] 1 PIN PIN_V6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V6; Fanout = 1; PIN Node = 'in_put\[7\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_put[7] } "NODE_NAME" } } { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.735 ns) + CELL(0.053 ns) 4.615 ns sign\[7\]~feeder 2 COMB LCCOMB_X38_Y4_N0 1 " "Info: 2: + IC(3.735 ns) + CELL(0.053 ns) = 4.615 ns; Loc. = LCCOMB_X38_Y4_N0; Fanout = 1; COMB Node = 'sign\[7\]~feeder'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.788 ns" { in_put[7] sign[7]~feeder } "NODE_NAME" } } { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.770 ns sign\[7\] 3 REG LCFF_X38_Y4_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.770 ns; Loc. = LCFF_X38_Y4_N1; Fanout = 1; REG Node = 'sign\[7\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { sign[7]~feeder sign[7] } "NODE_NAME" } } { "CPU_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_REGISTER/CPU_REGISTER.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.035 ns ( 21.70 % ) " "Info: Total cell delay = 1.035 ns ( 21.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.735 ns ( 78.30 % ) " "Info: Total interconnect delay = 3.735 ns ( 78.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.770 ns" { in_put[7] sign[7]~feeder sign[7] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.770 ns" { in_put[7] {} in_put[7]~combout {} sign[7]~feeder {} sign[7] {} } { 0.000ns 0.000ns 3.735ns 0.000ns } { 0.000ns 0.827ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl sign[7] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} sign[7] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.770 ns" { in_put[7] sign[7]~feeder sign[7] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.770 ns" { in_put[7] {} in_put[7]~combout {} sign[7]~feeder {} sign[7] {} } { 0.000ns 0.000ns 3.735ns 0.000ns } { 0.000ns 0.827ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 04 00:26:13 2018 " "Info: Processing ended: Thu Jan 04 00:26:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
