0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Kenne/project_1/project_1.sim/sim_1/synth/func/xsim/top_level_func_synth.v,1733655921,verilog,,,,blk_mem_gen_0;blk_mem_gen_0_bindec;blk_mem_gen_0_bindec_0;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_mux;blk_mem_gen_0_blk_mem_gen_mux__parameterized0;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9;blk_mem_gen_0_blk_mem_gen_prim_wrapper;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_4_9;blk_mem_gen_0_blk_mem_gen_v8_4_9_synth;cpu;cw_hdmi_clk_wiz;fetch;frame_buffer;glbl;hdmi;memory_system;pipeline__parameterized0;pipeline__parameterized0_1;pipeline__parameterized0_2;pipeline__parameterized0_3;program_memory;rom_reader;seven_segment_controller;tmds_encoder;tmds_encoder_5;tmds_encoder_6;tmds_serializer;tmds_serializer_0;tmds_serializer_4;top_level;video_sig_gen;xilinx_true_dual_port_read_first_2_clock_ram,,,,,,,,
