INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/Processor/Processor.srcs/sources_1/new/ALUController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/Processor/Processor.srcs/sim_1/new/tb_ALUController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALUController
