{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1625772461825 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "insertionSort EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design insertionSort" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1625772462124 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1625772462125 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1625772462190 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1625772462190 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1625772462838 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1625772462893 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1625772463699 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1625772463699 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 18837 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1625772463780 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 18839 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1625772463780 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 18841 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1625772463780 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 18843 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1625772463780 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 18845 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1625772463780 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1625772463780 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1625772463790 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 46 " "No exact pin location assignment(s) for 46 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_done " "Pin ap_done not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_done } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_idle " "Pin ap_idle not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_idle } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_idle } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_ready " "Pin ap_ready not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_ready } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[0\] " "Pin ap_return\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[0] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[1\] " "Pin ap_return\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[1] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[2\] " "Pin ap_return\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[2] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[3\] " "Pin ap_return\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[3] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[4\] " "Pin ap_return\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[4] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[5\] " "Pin ap_return\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[5] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[6\] " "Pin ap_return\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[6] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[7\] " "Pin ap_return\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[7] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[8\] " "Pin ap_return\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[8] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[9\] " "Pin ap_return\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[9] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[10\] " "Pin ap_return\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[10] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[11\] " "Pin ap_return\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[11] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[12\] " "Pin ap_return\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[12] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[13\] " "Pin ap_return\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[13] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[14\] " "Pin ap_return\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[14] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[15\] " "Pin ap_return\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[15] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_start " "Pin ap_start not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_start } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_rst " "Pin ap_rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_rst } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_clk " "Pin ap_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_clk } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[0\] " "Pin dataIn\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[0] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[1\] " "Pin posOutData\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[1] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[7\] " "Pin posOutData\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[7] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[0\] " "Pin posOutData\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[0] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[4\] " "Pin posOutData\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[4] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[5\] " "Pin posOutData\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[5] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[3\] " "Pin posOutData\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[3] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[2\] " "Pin posOutData\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[2] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[6\] " "Pin posOutData\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[6] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[1\] " "Pin dataIn\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[1] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[2\] " "Pin dataIn\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[2] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[3\] " "Pin dataIn\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[3] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[4\] " "Pin dataIn\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[4] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[5\] " "Pin dataIn\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[5] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[6\] " "Pin dataIn\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[6] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[7\] " "Pin dataIn\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[7] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[8\] " "Pin dataIn\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[8] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[9\] " "Pin dataIn\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[9] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[10\] " "Pin dataIn\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[10] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[11\] " "Pin dataIn\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[11] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[12\] " "Pin dataIn\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[12] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[13\] " "Pin dataIn\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[13] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[14\] " "Pin dataIn\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[14] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[15\] " "Pin dataIn\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[15] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625772465257 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1625772465257 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "insertionSort.sdc " "Synopsys Design Constraints File file not found: 'insertionSort.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1625772467401 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1625772467404 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1625772467541 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1625772467541 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1625772467544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ap_clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node ap_clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1625772468422 ""}  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 18808 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625772468422 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1625772470173 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1625772470189 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1625772470191 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625772470210 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625772470231 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1625772470246 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1625772470246 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1625772470259 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1625772470761 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1625772470775 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1625772470775 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "45 unused 2.5V 26 19 0 " "Number of I/O pins in group: 45 (unused VREF, 2.5V VCCIO, 26 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1625772470790 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1625772470790 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1625772470790 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625772470792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625772470792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625772470792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625772470792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625772470792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625772470792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625772470792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625772470792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625772470792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625772470792 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1625772470792 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1625772470792 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625772471483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1625772476746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625772486278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1625772486427 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1625772581200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:35 " "Fitter placement operations ending: elapsed time is 00:01:35" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625772581200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1625772585590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "31 " "Router estimated average interconnect usage is 31% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "63 X13_Y21 X25_Y30 " "Router estimated peak interconnect usage is 63% of the available device resources in the region that extends from location X13_Y21 to location X25_Y30" {  } { { "loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 1 { 0 "Router estimated peak interconnect usage is 63% of the available device resources in the region that extends from location X13_Y21 to location X25_Y30"} { { 11 { 0 "Router estimated peak interconnect usage is 63% of the available device resources in the region that extends from location X13_Y21 to location X25_Y30"} 13 21 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1625772609863 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1625772609863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:54 " "Fitter routing operations ending: elapsed time is 00:01:54" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625772700862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1625772700868 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1625772700868 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "17.66 " "Total time spent on timing analysis during the Fitter is 17.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1625772701209 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625772701301 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625772703247 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625772703333 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625772706391 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625772710148 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ap_clk 2.5 V M10 " "Pin ap_clk uses I/O standard 2.5 V at M10" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_clk } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1625772710991 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1625772710991 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aaron/Desktop/git_article/RTL/output_files/insertionSort.fit.smsg " "Generated suppressed messages file C:/Users/aaron/Desktop/git_article/RTL/output_files/insertionSort.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1625772711930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5072 " "Peak virtual memory: 5072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625772715762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 08 12:31:55 2021 " "Processing ended: Thu Jul 08 12:31:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625772715762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:17 " "Elapsed time: 00:04:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625772715762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:15 " "Total CPU time (on all processors): 00:04:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625772715762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1625772715762 ""}
