digraph "CFG for '_Z22kern_PushUpSourceFlowsPfS_S_S_S_ffi' function" {
	label="CFG for '_Z22kern_PushUpSourceFlowsPfS_S_S_S_ffi' function";

	Node0x5be5bc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !5, !invariant.load !6\l  %14 = zext i16 %13 to i32\l  %15 = getelementptr inbounds i8, i8 addrspace(4)* %10, i64 12\l  %16 = bitcast i8 addrspace(4)* %15 to i32 addrspace(4)*\l  %17 = load i32, i32 addrspace(4)* %16, align 4, !tbaa !7\l  %18 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %19 = udiv i32 %17, %14\l  %20 = mul i32 %19, %14\l  %21 = icmp ugt i32 %17, %20\l  %22 = zext i1 %21 to i32\l  %23 = add i32 %19, %22\l  %24 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %25 = getelementptr inbounds i8, i8 addrspace(4)* %10, i64 16\l  %26 = bitcast i8 addrspace(4)* %25 to i32 addrspace(4)*\l  %27 = load i32, i32 addrspace(4)* %26, align 8, !tbaa !16\l  %28 = getelementptr i8, i8 addrspace(4)* %10, i64 6\l  %29 = bitcast i8 addrspace(4)* %28 to i16 addrspace(4)*\l  %30 = load i16, i16 addrspace(4)* %29, align 2, !range !5, !invariant.load !6\l  %31 = zext i16 %30 to i32\l  %32 = udiv i32 %27, %31\l  %33 = mul i32 %32, %31\l  %34 = icmp ugt i32 %27, %33\l  %35 = zext i1 %34 to i32\l  %36 = add i32 %32, %35\l  %37 = tail call i32 @llvm.amdgcn.workgroup.id.z()\l  %38 = mul i32 %36, %37\l  %39 = add i32 %38, %24\l  %40 = mul i32 %39, %23\l  %41 = add i32 %40, %18\l  %42 = mul i32 %41, %14\l  %43 = add i32 %42, %9\l  %44 = sext i32 %43 to i64\l  %45 = getelementptr inbounds float, float addrspace(1)* %0, i64 %44\l  %46 = icmp slt i32 %43, %7\l  br i1 %46, label %47, label %63\l|{<s0>T|<s1>F}}"];
	Node0x5be5bc0:s0 -> Node0x5be9d70;
	Node0x5be5bc0:s1 -> Node0x5be9e00;
	Node0x5be9d70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%47:\l47:                                               \l  %48 = load float, float addrspace(1)* %45, align 4, !tbaa !17,\l... !amdgpu.noclobber !6\l  %49 = getelementptr inbounds float, float addrspace(1)* %1, i64 %44\l  %50 = load float, float addrspace(1)* %49, align 4, !tbaa !17,\l... !amdgpu.noclobber !6\l  %51 = getelementptr inbounds float, float addrspace(1)* %2, i64 %44\l  %52 = load float, float addrspace(1)* %51, align 4, !tbaa !17,\l... !amdgpu.noclobber !6\l  %53 = fsub contract float %50, %52\l  %54 = getelementptr inbounds float, float addrspace(1)* %3, i64 %44\l  %55 = load float, float addrspace(1)* %54, align 4, !tbaa !17,\l... !amdgpu.noclobber !6\l  %56 = fadd contract float %53, %55\l  %57 = getelementptr inbounds float, float addrspace(1)* %4, i64 %44\l  %58 = load float, float addrspace(1)* %57, align 4, !tbaa !17,\l... !amdgpu.noclobber !6\l  %59 = fmul contract float %58, %6\l  %60 = fsub contract float %56, %59\l  %61 = fmul contract float %60, %5\l  %62 = fadd contract float %48, %61\l  store float %62, float addrspace(1)* %45, align 4, !tbaa !17\l  br label %63\l}"];
	Node0x5be9d70 -> Node0x5be9e00;
	Node0x5be9e00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%63:\l63:                                               \l  ret void\l}"];
}
