<us-patent-grant lang="EN" dtd-version="v4.2 2006-08-23" file="US07299431-20071120.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20071106" date-publ="20071120">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>07299431</doc-number>
<kind>B2</kind>
<date>20071120</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>11074173</doc-number>
<date>20050307</date>
</document-id>
</application-reference>
<us-application-series-code>11</us-application-series-code>
<us-term-of-grant>
<us-term-extension>334</us-term-extension>
</us-term-of-grant>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>G</section>
<class>06</class>
<subclass>F</subclass>
<main-group>17</main-group>
<subgroup>50</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20071120</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>716  4</main-classification>
<further-classification>716  7</further-classification>
<further-classification>703 14</further-classification>
</classification-national>
<invention-title id="d0e53">Method for tracing paths within a circuit</invention-title>
<references-cited>
<citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>5703798</doc-number>
<kind>A</kind>
<name>Dhar</name>
<date>19971200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>703 14</main-classification></classification-national>
</citation>
<citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>5883811</doc-number>
<kind>A</kind>
<name>Lam</name>
<date>19990300</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>716  6</main-classification></classification-national>
</citation>
<citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>5946475</doc-number>
<kind>A</kind>
<name>Burks et al.</name>
<date>19990800</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>716  6</main-classification></classification-national>
</citation>
<citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>6185723</doc-number>
<kind>B1</kind>
<name>Burks et al.</name>
<date>20010200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>716  6</main-classification></classification-national>
</citation>
<citation>
<patcit num="00005">
<document-id>
<country>US</country>
<doc-number>6405348</doc-number>
<kind>B1</kind>
<name>Fallah-Tehrani et al.</name>
<date>20020600</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>716  4</main-classification></classification-national>
</citation>
<citation>
<patcit num="00006">
<document-id>
<country>US</country>
<doc-number>6601220</doc-number>
<kind>B1</kind>
<name>Allen et al.</name>
<date>20030700</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>716  4</main-classification></classification-national>
</citation>
<citation>
<patcit num="00007">
<document-id>
<country>US</country>
<doc-number>6662149</doc-number>
<kind>B1</kind>
<name>Devgan et al.</name>
<date>20031200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>703 14</main-classification></classification-national>
</citation>
<citation>
<patcit num="00008">
<document-id>
<country>US</country>
<doc-number>6711534</doc-number>
<kind>B1</kind>
<name>Parashkevov</name>
<date>20040300</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>703 15</main-classification></classification-national>
</citation>
<citation>
<patcit num="00009">
<document-id>
<country>US</country>
<doc-number>6711722</doc-number>
<kind>B1</kind>
<name>Parashkevov et al.</name>
<date>20040300</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>716  3</main-classification></classification-national>
</citation>
<citation>
<patcit num="00010">
<document-id>
<country>US</country>
<doc-number>7103522</doc-number>
<kind>B1</kind>
<name>Shepard</name>
<date>20060900</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>703 14</main-classification></classification-national>
</citation>
<citation>
<patcit num="00011">
<document-id>
<country>US</country>
<doc-number>7117461</doc-number>
<kind>B1</kind>
<name>Srinivasan et al.</name>
<date>20061000</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>716  4</main-classification></classification-national>
</citation>
<citation>
<patcit num="00012">
<document-id>
<country>US</country>
<doc-number>2003/0037306</doc-number>
<kind>A1</kind>
<name>Gutwin et al.</name>
<date>20030200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>716  6</main-classification></classification-national>
</citation>
<citation>
<patcit num="00013">
<document-id>
<country>US</country>
<doc-number>2004/0003356</doc-number>
<kind>A1</kind>
<name>Dewey et al.</name>
<date>20040100</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>716  4</main-classification></classification-national>
</citation>
<citation>
<patcit num="00014">
<document-id>
<country>US</country>
<doc-number>2004/0177332</doc-number>
<kind>A1</kind>
<name>Pandey et al.</name>
<date>20040900</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>716  5</main-classification></classification-national>
</citation>
<citation>
<patcit num="00015">
<document-id>
<country>US</country>
<doc-number>2004/0230921</doc-number>
<kind>A1</kind>
<name>Hathaway et al.</name>
<date>20041100</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>716  2</main-classification></classification-national>
</citation>
<citation>
<nplcit num="00016">
<othercit>Adler, “Switch-level simulation using dynamic graph algorithms”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 10, No. 3, Mar. 1991, pp. 346-355.</othercit>
</nplcit>
<category>cited by examiner</category>
</citation>
<citation>
<nplcit num="00017">
<othercit>Fusco, “Symbolic transfer functions for MESFET small-signal parameter extraction”, IEE Proceedings of Circuits, Devices and Systems, vol. 138, No. 2 Apr. 1991, pp. 217-221.</othercit>
</nplcit>
<category>cited by examiner</category>
</citation>
<citation>
<nplcit num="00018">
<othercit>Dey et al., “Circuit partitioning and resynthesis”, Proceedings of the IEEE 1990 Custom Integrated Circuits Conference, May 13-16, 1990, pp. 29.4/1-29.4/5.</othercit>
</nplcit>
<category>cited by examiner</category>
</citation>
<citation>
<nplcit num="00019">
<othercit>Hu et al., “Folding an array of transistors and contacts”, Proceedings of 1992 IEEE International Symposium on Circuits and Systems, vol. 6, May 10-13, 1992, pp. 2969-2972.</othercit>
</nplcit>
<category>cited by examiner</category>
</citation>
<citation>
<nplcit num="00020">
<othercit>Shelar et al., “Recursive bipartitioning of BDDs for performance driven synthesis of pass transistor logic circuits”, IEEE/ACM International Conference on Computer Aided Design, 2001, pp. 449-452.</othercit>
</nplcit>
<category>cited by examiner</category>
</citation>
<citation>
<nplcit num="00021">
<othercit>Klumperink et al., “Finding all elementary circuits exploiting transconductanc”, IEEE Transactions on see also Circuits and Systems II: Analog and Digital Signal Processing, Express Briefs, vol. 48, No. 11, Nov. 2001, pp. 1039-1053.</othercit>
</nplcit>
<category>cited by examiner</category>
</citation>
<citation>
<nplcit num="00022">
<othercit>Shelar et al., “An efficient algorithm for low power pass transistor logic synthesis”, Proceedings of 7th Asia and South Pacific and the 15th International Conference on VLSI Design, 2002, pp. 87-92.</othercit>
</nplcit>
<category>cited by examiner</category>
</citation>
<citation>
<nplcit num="00023">
<othercit>Chang et al., “Consistency Checking for MOS/VLSI Circuits”, 20th Conference on Design Automation, Jun. 27-29, 1983, pp. 732-733.</othercit>
</nplcit>
<category>cited by examiner</category>
</citation>
</references-cited>
<number-of-claims>21</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>716  4</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>716  7</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>703 14</main-classification>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>2</number-of-drawing-sheets>
<number-of-figures>3</number-of-figures>
</figures>
<us-related-documents>
<related-publication>
<document-id>
<country>US</country>
<doc-number>20060200787</doc-number>
<kind>A1</kind>
<date>20060907</date>
</document-id>
</related-publication>
</us-related-documents>
<parties>
<applicants>
<applicant sequence="001" app-type="applicant-inventor" designation="us-only">
<addressbook>
<last-name>Teene</last-name>
<first-name>Andres</first-name>
<address>
<city>Fort Collins</city>
<state>CO</state>
<country>US</country>
</address>
</addressbook>
<nationality>
<country>omitted</country>
</nationality>
<residence>
<country>US</country>
</residence>
</applicant>
</applicants>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<orgname>Strategic Patent Group, Inc.</orgname>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</parties>
<assignees>
<assignee>
<addressbook>
<orgname>LSI Corporation</orgname>
<role>02</role>
<address>
<city>Milpitas</city>
<state>CA</state>
<country>US</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Kik</last-name>
<first-name>Phallaka</first-name>
<department>2825</department>
</primary-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">A method for tracing paths within a circuit includes receiving a transistor level netlist description. After receiving the transistor level netlist, convert the transistor level netlist to a transistor level data structure. Then, convert the transistor level data structure to a set of channel connect groups (CCG). A directed graph of the CCG may be generated.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="172.80mm" wi="154.18mm" file="US07299431-20071120-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="188.30mm" wi="161.54mm" file="US07299431-20071120-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="231.82mm" wi="160.70mm" orientation="landscape" file="US07299431-20071120-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0001" level="1">FIELD OF THE INVENTION</heading>
<p id="p-0002" num="0001">The present invention relates to circuit analysis, and more particularly to tracing paths within a circuit.</p>
<heading id="h-0002" level="1">BACKGROUND OF THE INVENTION</heading>
<p id="p-0003" num="0002">During the design of circuits, many different devices are connected together in multiple ways. Internal paths critical to the operation of circuits such as memory should be analyzed for design and timing margins. Without such analysis, robust designs are more difficult to achieve.</p>
<p id="p-0004" num="0003">In particular, the issue arises for analysis and verification of third party circuits where the detailed design information such as schematics are not available. Current methods for analysis of circuits may rely on transistor level simulation of the circuit, however this may be complicated and time consuming.</p>
<p id="p-0005" num="0004">Accordingly, what is needed is more efficient and less time-consuming method for tracing paths within a circuit. The present invention addresses such a need.</p>
<heading id="h-0003" level="1">BRIEF SUMMARY OF THE INVENTION</heading>
<p id="p-0006" num="0005">Aspects of the present invention include a method for tracing paths within a circuit. First, a transistor level netlist is received. After receiving the transistor level netlist, the transistor level netlist description is converted to a transistor level data structure. Then, the transistor level data structure is converted to a set of channel connect groups (CCG). A directed graph of the CCG may then be generated.</p>
<p id="p-0007" num="0006">According to the method disclosed herein, the present invention uses CCGs to represent transistor groups and provides a graph-based analysis of traversal functions, which improves the speed of path tracing and finding critical paths in a circuit. The present invention eliminates the need for simulation in order to analyze complex transistor circuits.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0004" level="1">BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWINGS</heading>
<p id="p-0008" num="0007"><figref idref="DRAWINGS">FIG. 1</figref> is a flow diagram illustrating one embodiment of the invention for tracing paths within a circuit.</p>
<p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. 2</figref> is a diagram illustrating one example of a transistor level representation.</p>
<p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. 3</figref> is a diagram illustrating one example of a directed graph of channel connect groups.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0005" level="1">DETAILED DESCRIPTION OF THE INVENTION</heading>
<p id="p-0011" num="0010">The present invention relates to circuit analysis, and more particularly to tracing paths within a circuit. The following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements. Various modifications to the preferred embodiments and the generic principles and features described herein will be readily apparent to those skilled in the art. Thus, the present invention is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features described herein.</p>
<p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. 1</figref> is a flow diagram illustrating one embodiment of the invention for tracing paths within a circuit. The method of <figref idref="DRAWINGS">FIG. 1</figref> may be applied to any circuit, for example a memory, other integrated circuit (IC), or a third-party circuit. In block <b>100</b>, a user receives a transistor level netlist of a circuit (not shown). Transistor level netlists are well-known in the art.</p>
<p id="p-0013" num="0012">Optionally, the user may also receive a bitcell netlist for the circuit, which is also well known in the art, in block <b>110</b>. The bitcell netlist (not shown) provides information about the bit cells within the circuit. With the bitcell netlist, a bitcell pattern may be determined in block <b>120</b> by, for example, finding all the bit nodes in the circuit. In block <b>130</b> node patterns may be matched with bit patterns by, for example, finding corresponding bit line and word line connections for each bit cell node group in the circuit block. Bitcell, wordline, and bitline data from the corecell netlist may be used hierarchically or propagated to the next level if the design representation is flattened by mapping appropriate node names. This data may be organized in different ways if used optionally with the invention.</p>
<p id="p-0014" num="0013">Continuing with the invention, in block <b>140</b> the transistor level netlist is converted to a transistor level data structure (not shown). A transistor level data structure is typically used by a computer program in order to process the information in the transistor level netlist. The transistor level data can be represented as link-list or associative array data structures.</p>
<p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. 2</figref> is a schematic diagram illustrating one example of a transistor level representation <b>200</b>. The transistor level representation <b>200</b> is one graphical representation of a transistor level netlist. Transistors <b>205</b>-<b>1</b>, <b>205</b>-<b>2</b>, <b>205</b>-<b>3</b>, <b>205</b>-<b>4</b>, <b>205</b>-<b>5</b>, <b>205</b>-<b>6</b>, <b>205</b>-<b>7</b>, <b>205</b>-<b>8</b>, <b>205</b>-<b>9</b>, <b>205</b>-<b>10</b>, <b>205</b>-<b>11</b>, <b>205</b>-<b>12</b>, <b>205</b>-<b>13</b>, <b>205</b>-<b>14</b>, <b>205</b>-<b>15</b>, and <b>205</b>-<b>16</b> (collectively referred to as transistors <b>205</b>) in the transistor level representation <b>200</b> are connected to one another, to power <b>210</b>, and to ground <b>220</b>. Each transistor <b>205</b> functionally has a gate, a source and a drain.</p>
<p id="p-0016" num="0015">The transistor level representation <b>200</b> is illustrated in order to simplify the explanation of conversion to channel connect groups. In block <b>150</b> of <figref idref="DRAWINGS">FIG. 1</figref>, the transistor level data structure is converted to a set of channel connect groups (CCGs) <b>230</b>-<b>1</b>, <b>230</b>-<b>2</b>, <b>230</b>-<b>3</b>, <b>230</b>-<b>4</b> (collectively referred to as CCGs <b>230</b>) in one embodiment of the invention. Each CCG <b>230</b> includes transistors <b>205</b> having a source or a drain connected to the source or drain of another transistor <b>205</b> in that CCG <b>230</b>, and all of the transistors <b>205</b> in the CCG have a gate that is connected external to the CCG. In other words, no transistor <b>205</b> within a given CCG <b>230</b> is connected to another transistor <b>205</b> in that CCG <b>230</b> through its gate.</p>
<p id="p-0017" num="0016">For example, CCG <b>230</b>-<b>1</b> includes transistors <b>205</b>-<b>1</b>, <b>205</b>-<b>2</b>, <b>205</b>-<b>3</b>, <b>205</b>-<b>4</b>, <b>205</b>-<b>5</b> and <b>205</b>-<b>6</b>. Transistor <b>205</b>-<b>1</b> has a gate connected to input <b>206</b>-<b>1</b> and a drain connected to power <b>210</b>, and a source connected to transistors <b>205</b>-<b>2</b> and <b>205</b>-<b>5</b>. One skilled in the art will recognize that different types of transistors may be used (for example, p or n-channel) and that in this example all the transistors may be n-channel, whereas p-channel transistors have reversed source and drain nodes, among other differences. Because transistors <b>205</b>-<b>1</b>, <b>205</b>-<b>2</b> and <b>205</b>-<b>5</b> have drain/source connections (and they are not connected together through any of their gates) they are included in the same CCG <b>230</b>-<b>1</b>. The gate of a transistor is considered an input to the CCG unless it is connected to a power source or to ground.</p>
<p id="p-0018" num="0017">Moving on from transistor <b>205</b>-<b>2</b>, transistors <b>205</b>-<b>7</b> and <b>205</b>-<b>8</b> are connected to the gate of transistor <b>205</b>-<b>2</b>, so transistor <b>205</b>-<b>2</b> is in a separate CCG <b>230</b> from transistors <b>205</b>-<b>7</b> and <b>205</b>-<b>8</b>. However, transistor <b>205</b>-<b>4</b> is connected to the drain of transistor <b>205</b>-<b>2</b> and to ground <b>220</b>, so transistors <b>205</b>-<b>4</b> and <b>205</b>-<b>2</b> are both in CCG <b>230</b>-<b>1</b>. Input <b>206</b>-<b>4</b> is connected to the gate of transistor <b>205</b>-<b>4</b> and therefore considered an input to CCG <b>230</b>-<b>1</b></p>
<p id="p-0019" num="0018">Continuing from transistor <b>205</b>-<b>5</b>, the source of transistor <b>205</b>-<b>6</b> is connected to the drain of transistor <b>205</b>-<b>5</b>, therefore transistor <b>205</b>-<b>6</b> is also in CCG <b>230</b>-<b>1</b>. Transistor <b>205</b>-<b>5</b> has input <b>206</b>-<b>5</b> at its gate while transistor <b>205</b>-<b>6</b> also has input <b>206</b>-<b>6</b> at its gate. Therefore, inputs <b>206</b>-<b>5</b> and <b>206</b>-<b>6</b> are both considered inputs to CCG <b>230</b>-<b>1</b>. Transistor <b>205</b>-<b>3</b> has its source connected to the drain of transistor <b>205</b>-<b>6</b>, putting transistor <b>205</b>-<b>3</b> in CCG <b>230</b>-<b>1</b> as well. Input <b>206</b>-<b>3</b> to the gate of transistor <b>205</b>-<b>3</b> is considered an input to CCG <b>230</b>-<b>1</b>. Transistors <b>205</b>-<b>7</b>, <b>205</b>-<b>8</b> and <b>205</b>-<b>12</b> are connected through their gates to transistor <b>205</b>-<b>3</b>, therefore transistors <b>205</b>-<b>7</b>, <b>205</b>-<b>8</b> and <b>205</b>-<b>12</b> are excluded from CCG <b>230</b>-<b>1</b>.</p>
<p id="p-0020" num="0019">Moving on to CCG <b>230</b>-<b>2</b>, transistor <b>205</b>-<b>7</b> is connected through its source to power <b>210</b>, and through its drain to transistor <b>205</b>-<b>8</b>, placing both transistors in the same group. Transistors <b>205</b>-<b>7</b> and <b>205</b>-<b>8</b> have a drain/source connection to the gates of transistors <b>205</b>-<b>10</b>, <b>205</b>-<b>11</b> and <b>205</b>-<b>2</b>, therefore transistors <b>205</b>-<b>10</b>, <b>205</b>-<b>11</b> and <b>205</b>-<b>2</b> are in separate groups from transistors <b>205</b>-<b>7</b> and <b>205</b>-<b>8</b>. Finally, transistors <b>205</b>-<b>7</b> and <b>205</b>-<b>8</b> are connected trough their gates to transistors <b>205</b>-<b>3</b> and <b>205</b>-<b>12</b>, placing transistors <b>205</b>-<b>7</b> and <b>208</b> in a separate group. CCG <b>230</b>-<b>2</b> therefore includes transistors <b>205</b>-<b>7</b> and <b>205</b>-<b>8</b>.</p>
<p id="p-0021" num="0020">Moving on to CCG <b>230</b>-<b>3</b>, transistors <b>205</b>-<b>12</b>, <b>205</b>-<b>13</b> and <b>205</b>-<b>14</b> are connected to one another through their respective sources and drains, and to power <b>210</b> and ground <b>220</b>, therefore they are in a group together. Likewise, transistors <b>205</b>-<b>9</b>, <b>205</b>-<b>10</b> and <b>205</b>-<b>11</b> are connected to one another through their respective sources and drains, and to power <b>210</b> and ground <b>220</b> respectively, therefore they are in a group together. Transistors <b>205</b>-<b>10</b>, <b>205</b>-<b>11</b>, <b>205</b>-<b>12</b> and <b>205</b>-<b>13</b> share a source/drain connection, therefore all of transistors <b>205</b>-<b>9</b>, <b>205</b>-<b>10</b>, <b>205</b>-<b>11</b>, <b>205</b>-<b>12</b>, <b>205</b>-<b>13</b>, and <b>205</b>-<b>14</b> are in CCG <b>230</b>-<b>3</b>. Transistors <b>205</b>-<b>15</b> and <b>205</b>-<b>16</b> are not in CCG <b>230</b>-<b>3</b> because they connect through their gates to the source/drain connection of transistors <b>205</b>-<b>10</b>, <b>205</b>-<b>11</b>, <b>205</b>-<b>12</b> and <b>205</b>-<b>13</b>.</p>
<p id="p-0022" num="0021">Input <b>206</b>-<b>14</b> to transistor <b>205</b>-<b>14</b> is also considered an input to CCG <b>230</b>-<b>3</b>. However, the gate of transistor <b>205</b>-<b>9</b> is tied to ground and therefore not considered an input to CCG <b>230</b>-<b>3</b>.</p>
<p id="p-0023" num="0022">Moving on to CCG <b>230</b>-<b>4</b>, transistors <b>205</b>-<b>15</b> and <b>205</b>-<b>16</b> have a source/drain connection, therefore they are in the same CCG. Transistor <b>205</b>-<b>15</b> is connected to power <b>210</b> while transistor <b>205</b>-<b>16</b> is connected to ground. Transistors <b>205</b>-<b>15</b> and <b>205</b>-<b>16</b> are therefore included in CCG <b>230</b>-<b>4</b>. CCG <b>230</b>-<b>4</b> has output <b>208</b> from the source-drain connection of transistors <b>205</b>-<b>15</b> and <b>205</b>-<b>16</b>.</p>
<p id="p-0024" num="0023">Having completed block <b>150</b> of <figref idref="DRAWINGS">FIG. 1</figref> by converting a transistor level representation to CCGs <b>230</b>, in block <b>160</b> a directed graph of CCGs <b>230</b> may be generated.</p>
<p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. 3</figref> is a diagram illustrating one embodiment of a directed graph <b>300</b> of CCGs <b>230</b>. CCG <b>230</b>-<b>1</b> has inputs <b>206</b>-<b>3</b>, <b>206</b>-<b>1</b>, <b>206</b>-<b>5</b>, <b>206</b>-<b>6</b>, and <b>206</b>-<b>4</b>, and two outputs. The five inputs to CCG <b>230</b>-<b>1</b> are from transistors <b>205</b>-<b>1</b>, <b>205</b>-<b>2</b>, <b>205</b>-<b>4</b>, <b>205</b>-<b>5</b> and <b>205</b>-<b>6</b> that each have a gate connected to an input source from outside CCG <b>230</b>-<b>1</b>. The input to transistor <b>205</b>-<b>3</b> is from transistors <b>205</b>-<b>7</b> and <b>205</b>-<b>8</b> (CCG <b>230</b>-<b>2</b>). CCG <b>230</b>-<b>1</b> has two outputs from the drain of transistor <b>205</b>-<b>3</b> to the gates of transistors <b>205</b>-<b>7</b> and <b>205</b>-<b>8</b> (CCG <b>230</b>-<b>2</b>) and to the gate of transistor <b>205</b>-<b>12</b> (CCG <b>230</b>-<b>3</b>).</p>
<p id="p-0026" num="0025">CCG <b>230</b>-<b>2</b> has one input and two outputs. The one input to CCG <b>230</b>-<b>2</b> is to each of transistors <b>205</b>-<b>7</b> and <b>205</b>-<b>8</b> and is from transistor <b>205</b>-<b>3</b> (CCG <b>230</b>-<b>1</b>). CCG <b>230</b>-<b>2</b> has two outputs from the source/drain junction of transistors <b>205</b>-<b>7</b> and <b>205</b>-<b>8</b> to the gates of transistors <b>205</b>-<b>2</b> (CCG <b>230</b>-<b>1</b>) and <b>205</b>-<b>11</b> (CCG <b>230</b>-<b>3</b>).</p>
<p id="p-0027" num="0026">CCG <b>230</b>-<b>3</b> has three inputs, including input <b>206</b>-<b>14</b>, and one output. CCG <b>230</b>-<b>3</b> has one input to transistors <b>205</b>-<b>10</b> and <b>205</b>-<b>11</b> (from transistors <b>205</b>-<b>10</b> and <b>205</b>-<b>11</b> in CCG <b>230</b>-<b>2</b>), one input to transistors <b>205</b>-<b>12</b> and <b>205</b>-<b>13</b> (from transistor <b>205</b>-<b>3</b> in CCG <b>230</b>-<b>1</b>), and input <b>206</b>-<b>14</b>. CCG <b>230</b>-<b>3</b> has one output from the source/drain junction of transistors <b>205</b>-<b>10</b>, <b>205</b>-<b>11</b>, <b>205</b>-<b>12</b> and <b>205</b>-<b>13</b> to the gates of transistors <b>205</b>-<b>15</b> and <b>205</b>-<b>16</b> (CCG <b>230</b>-<b>4</b>).</p>
<p id="p-0028" num="0027">CCG <b>230</b>-<b>4</b> has one input to transistors <b>205</b>-<b>15</b> and <b>205</b>-<b>16</b> from transistors <b>205</b>-<b>10</b>, <b>205</b>-<b>11</b>, <b>205</b>-<b>12</b> and <b>205</b>-<b>13</b> in CCG <b>230</b>-<b>3</b>. CCG <b>230</b>-<b>4</b> has output <b>208</b>.</p>
<p id="p-0029" num="0028">Having completed block <b>160</b> of <figref idref="DRAWINGS">FIG. 1</figref> by generating a directed graph <b>300</b> of the CCGs <b>230</b>, in block <b>170</b> circuit paths through the directed graph <b>300</b> may be traversed with a depth and/or breadth search for the purpose of analysis, for example. One example of a traversal path of directed graph <b>300</b> begins with CCG <b>230</b>-<b>1</b>, then to CCG <b>230</b>-<b>2</b>, to CCG <b>230</b>-<b>3</b>, and then to CCG <b>230</b>-<b>4</b>, following each input to the next CCG <b>230</b>. Another example of a traversal path of directed graph <b>300</b> also begins with CCG <b>230</b>-<b>1</b>, then skips to CCG <b>230</b>-<b>3</b>, and goes to CCG <b>230</b>-<b>4</b>. Other examples of traversal paths may be possible, for example depth or breadth searches.</p>
<p id="p-0030" num="0029">CCGs <b>230</b> also correspond to inverting transistor function groups, which can be used to determine the logic inversion state of paths, and logic structures.</p>
<p id="p-0031" num="0030">One aspect of the invention is representing transistor groups with CCGs, as defined above. The CCGs reduce the complexity and improve the speed of analysis for path tracing and identifying critical paths. In contrast to conventional systems, the invention does not require simulation in order to analyze complex transistor level circuits. The invention may also be used for circuit characterization or determining design margins by identifying internal critical paths and nodes that need to be measured in the characterization process. The invention may also be applied to failure analysis and circuit debugging by identifying and tracing specific functional paths within the circuit.</p>
<p id="p-0032" num="0031">Another feature of the invention is that logic states of transistor nodes may be used to enable or disable paths. For example, if the gate to transistor <b>205</b>-<b>3</b> is either tied to ground or has a zero logic state, then transistor <b>205</b>-<b>3</b> would be off and the path from CCG <b>230</b>-<b>1</b> to <b>230</b>-<b>2</b> would be disabled.</p>
<p id="p-0033" num="0032">The logic states may also be propagated. For example, if gate inputs to both of transistors <b>205</b>-<b>4</b> and <b>205</b>-<b>5</b> are high (logic state one), then transistors <b>205</b>-<b>4</b> and <b>205</b>-<b>3</b> would be on. Therefore the drain of transistor <b>205</b>-<b>3</b> (the CCG <b>230</b>-<b>1</b> to <b>230</b>-<b>2</b> connection) would be logic state zero. This would propagate the logic state ‘one’ to the output of CCG <b>230</b>-<b>2</b>. The use of logic state propagation can be used to reduce or eliminate false paths.</p>
<p id="p-0034" num="0033">A method for tracing paths within a circuit has been disclosed. The present invention has been described in accordance with the embodiments shown, and one of ordinary skill in the art will readily recognize that there could be variations to the embodiments, and any variations would be within the spirit scope of the present invention. Accordingly, many modifications may be made by one of ordinary skill in the art without departing from the spirit and scope of the appended claims.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-claim-statement>I claim:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. A method for tracing paths within a circuit comprising:
<claim-text>receiving a transistor level netlist;</claim-text>
<claim-text>converting the transistor level netlist to a transistor level data structure;</claim-text>
<claim-text>converting the transistor level data structure to a set of channel connect groups (CCG), wherein each CCG comprises a plurality of transistors and wherein none of the transistors in a CCG is connected to a gate of another transistor in the same CCG; and</claim-text>
<claim-text>generating a directed graph of the CCG.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, the transistor level data structure further comprising a plurality of transistors, each transistor having a gate, a source, and a drain connection.</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, each CCG further comprising a plurality of transistors, each of the transistors in a CCG having a source or a drain connected to the source or drain of another transistor in the CCG, and all of the transistors in the CCG having a gate that is connected external to the CCG.</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, each CCG further comprising an input node and an output node, wherein the output node of a first CCG is coupled to the input node of a second CCG.</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. The method of <claim-ref idref="CLM-00004">claim 4</claim-ref>, the input node further comprising a gate of one of a plurality of transistors.</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. The method of <claim-ref idref="CLM-00004">claim 4</claim-ref>, the output node further comprising a source or drain of one of a plurality of transistors.</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. The method of <claim-ref idref="CLM-00006">claim 6</claim-ref>, the output node further comprising a source or drain of one of a plurality of transistors.</claim-text>
</claim>
<claim id="CLM-00008" num="00008">
<claim-text>8. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref> further comprising:
<claim-text>tracing paths through the circuit with the directed graph.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00009" num="00009">
<claim-text>9. The method of <claim-ref idref="CLM-00008">claim 8</claim-ref>, tracing paths further comprising:
<claim-text>traversing the directed graph with a depth first search.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00010" num="00010">
<claim-text>10. The method of <claim-ref idref="CLM-00008">claim 8</claim-ref>, tracing paths further comprising:
<claim-text>traversing the directed graph with a breadth first search.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00011" num="00011">
<claim-text>11. A method for tracing paths within a circuit comprising:
<claim-text>receiving a transistor level netlist;</claim-text>
<claim-text>converting the transistor level netlist to a transistor level data structure;</claim-text>
<claim-text>converting the transistor level data structure to a set of channel connect groups (CCG), each CCG comprising a plurality of transistors, each of the transistors in a CCG having a source or a drain connected to the source or drain of another transistor in the CCG, and none of the transistors in the CCG is connected to a gate of another transistor in the CCG, each CCG further comprising an input node and an output node, the input node comprising the gate of one of the transistors in the CCG and the output further comprising the source or drain of one of the transistors in the CCG, wherein the output node of a first CCG is coupled to the input node of a second CCG;</claim-text>
<claim-text>generating a directed graph of the CCG; and</claim-text>
<claim-text>tracing paths through the circuit with the directed graph.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00012" num="00012">
<claim-text>12. A computer-readable medium containing programming instructions causing the computer to implement a method for tracing paths within a circuit, the method comprising:
<claim-text>receiving a transistor level netlist;</claim-text>
<claim-text>converting the transistor level netlist to a transistor level data structure;</claim-text>
<claim-text>converting the transistor level data structure to a set of channel connect groups (CCG), wherein each CCG comprises a plurality of transistors and wherein none of the transistors in a CCG is connected to a gate of another transistor in the same CCG; and</claim-text>
<claim-text>generating a directed graph of the CCG.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00013" num="00013">
<claim-text>13. The computer-readable medium of <claim-ref idref="CLM-00012">claim 12</claim-ref>, the transistor level data structure further comprising a plurality of transistors, each transistor having a gate, a source, and a drain connection.</claim-text>
</claim>
<claim id="CLM-00014" num="00014">
<claim-text>14. The computer-readable medium of <claim-ref idref="CLM-00012">claim 12</claim-ref>, each CCG further comprising a plurality of transistors, each of the transistors in a CCG having a source or a drain connected to the source or drain of another transistor in the CCG, and all of the transistors in the COG having a gate that is connected external to the CCG.</claim-text>
</claim>
<claim id="CLM-00015" num="00015">
<claim-text>15. The computer-readable medium of <claim-ref idref="CLM-00012">claim 12</claim-ref>, each CCG further comprising an input node and an output node, wherein the output node of a first CCG is coupled to the input node of a second CCG.</claim-text>
</claim>
<claim id="CLM-00016" num="00016">
<claim-text>16. The computer-readable medium of <claim-ref idref="CLM-00015">claim 15</claim-ref>, the input node further comprising a gate of one of a plurality of transistors.</claim-text>
</claim>
<claim id="CLM-00017" num="00017">
<claim-text>17. The computer-readable medium of <claim-ref idref="CLM-00015">claim 15</claim-ref>, the output node further comprising a source or drain of one of a plurality of transistors.</claim-text>
</claim>
<claim id="CLM-00018" num="00018">
<claim-text>18. The computer-readable medium of <claim-ref idref="CLM-00017">claim 17</claim-ref>, the output node further comprising a source or drain of one of a plurality of transistors.</claim-text>
</claim>
<claim id="CLM-00019" num="00019">
<claim-text>19. The computer-readable medium of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the method further comprises:
<claim-text>tracing paths through the circuit with the directed graph.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00020" num="00020">
<claim-text>20. The computer-readable medium of <claim-ref idref="CLM-00019">claim 19</claim-ref>, said tracing paths further comprising:
<claim-text>traversing the directed graph with a depth first search.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00021" num="00021">
<claim-text>21. The computer-readable medium of <claim-ref idref="CLM-00019">claim 19</claim-ref>, said tracing paths further comprising:
<claim-text>traversing the directed graph with a breadth first search.</claim-text>
</claim-text>
</claim>
</claims>
</us-patent-grant>
