INFO-FLOW: Workspace /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1 opened at Mon Nov 20 13:30:13 EST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /share/reconfig/xilinx_2022/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 1.75 sec.
Execute       source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.85 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.92 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 751.051 MB.
INFO: [HLS 200-10] Analyzing design file 'ellipse_solver.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ellipse_solver.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang ellipse_solver.cpp -foptimization-record-file=/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/autopilot -I /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp -hls-platform-db-name=/share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.cpp.clang.out.log 2> /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.cpp.clang.err.log 
Command       ap_eval done; 0.29 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top ellipse_solver -name=ellipse_solver 
Execute       source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp -hls-platform-db-name=/share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/clang.out.log 2> /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.47 sec.
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (ellipse_solver.cpp:10:40)
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (ellipse_solver.cpp:11:40)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp std=gnu++14 -target fpga  -directive=/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/.systemc_flag -fix-errors /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.4 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp std=gnu++14 -target fpga  -directive=/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/all.directive.json -fix-errors /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.53 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp.clang-tidy.loop-label.out.log 2> /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.64 sec.
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.68 sec.
Execute       ap_eval exec -ignorestderr /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.34 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/autopilot -I /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.bc -hls-platform-db-name=/share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp.clang.out.log 2> /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.58 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.91 seconds. CPU system time: 0.87 seconds. Elapsed time: 3.78 seconds; current allocated memory: 751.051 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.0.bc -args  "/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.g.bc"  
Execute         ap_eval exec -ignorestderr /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.g.bc -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.0.bc > /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.1.lower.bc > /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.2.m1.bc > /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.12 sec.
Execute       run_link_or_opt -opt -out /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ellipse_solver -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ellipse_solver -reflow-float-conversion -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.76 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.78 sec.
Execute       run_link_or_opt -out /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.4.m2.bc > /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ellipse_solver 
Execute         ap_eval exec -ignorestderr /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ellipse_solver -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=ellipse_solver -mllvm -hls-db-dir -mllvm /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.42 sec.
INFO: [HLS 214-291] Loop 'inner_second_loop' is marked as complete unroll implied by the pipeline pragma (ellipse_solver.cpp:39:20)
INFO: [HLS 214-186] Unrolling loop 'inner_second_loop' (ellipse_solver.cpp:39:20) in function 'ellipse_solver' completely with a factor of 8 (ellipse_solver.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'dataHard': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ellipse_solver.cpp:13:13)
INFO: [HLS 214-248] Applying array_partition to 'outData': Complete partitioning on dimension 1. (ellipse_solver.cpp:17:6)
INFO: [HLS 214-241] Aggregating bram variable 'matrix' with compact=bit mode in 32-bits (ellipse_solver.cpp:5:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.57 seconds. Elapsed time: 3.64 seconds; current allocated memory: 752.031 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 752.031 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top ellipse_solver -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.0.bc -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 756.270 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.1.bc -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.2.prechk.bc -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 760.113 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.g.1.bc to /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.o.1.bc -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'ellipse_solver' automatically.
Command         transform done; 0.11 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.o.1.tmp.bc -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'ellipse_solver' (ellipse_solver.cpp:5:14)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 787.555 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.o.2.bc -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 809.184 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.47 sec.
Command     elaborate done; 7.89 sec.
Execute     ap_eval exec zip -j /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'ellipse_solver' ...
Execute       ap_set_top_model ellipse_solver 
Execute       get_model_list ellipse_solver -filter all-wo-channel -topdown 
Execute       preproc_iomode -model ellipse_solver 
Execute       preproc_iomode -model ellipse_solver_Pipeline_second_loop 
Execute       preproc_iomode -model ellipse_solver_Pipeline_first_loop 
Execute       preproc_iomode -model ellipse_solver_Pipeline_1 
Execute       get_model_list ellipse_solver -filter all-wo-channel 
INFO-FLOW: Model list for configure: ellipse_solver_Pipeline_1 ellipse_solver_Pipeline_first_loop ellipse_solver_Pipeline_second_loop ellipse_solver
INFO-FLOW: Configuring Module : ellipse_solver_Pipeline_1 ...
Execute       set_default_model ellipse_solver_Pipeline_1 
Execute       apply_spec_resource_limit ellipse_solver_Pipeline_1 
INFO-FLOW: Configuring Module : ellipse_solver_Pipeline_first_loop ...
Execute       set_default_model ellipse_solver_Pipeline_first_loop 
Execute       apply_spec_resource_limit ellipse_solver_Pipeline_first_loop 
INFO-FLOW: Configuring Module : ellipse_solver_Pipeline_second_loop ...
Execute       set_default_model ellipse_solver_Pipeline_second_loop 
Execute       apply_spec_resource_limit ellipse_solver_Pipeline_second_loop 
INFO-FLOW: Configuring Module : ellipse_solver ...
Execute       set_default_model ellipse_solver 
Execute       apply_spec_resource_limit ellipse_solver 
INFO-FLOW: Model list for preprocess: ellipse_solver_Pipeline_1 ellipse_solver_Pipeline_first_loop ellipse_solver_Pipeline_second_loop ellipse_solver
INFO-FLOW: Preprocessing Module: ellipse_solver_Pipeline_1 ...
Execute       set_default_model ellipse_solver_Pipeline_1 
Execute       cdfg_preprocess -model ellipse_solver_Pipeline_1 
Execute       rtl_gen_preprocess ellipse_solver_Pipeline_1 
INFO-FLOW: Preprocessing Module: ellipse_solver_Pipeline_first_loop ...
Execute       set_default_model ellipse_solver_Pipeline_first_loop 
Execute       cdfg_preprocess -model ellipse_solver_Pipeline_first_loop 
Execute       rtl_gen_preprocess ellipse_solver_Pipeline_first_loop 
INFO-FLOW: Preprocessing Module: ellipse_solver_Pipeline_second_loop ...
Execute       set_default_model ellipse_solver_Pipeline_second_loop 
Execute       cdfg_preprocess -model ellipse_solver_Pipeline_second_loop 
Execute       rtl_gen_preprocess ellipse_solver_Pipeline_second_loop 
INFO-FLOW: Preprocessing Module: ellipse_solver ...
Execute       set_default_model ellipse_solver 
Execute       cdfg_preprocess -model ellipse_solver 
Execute       rtl_gen_preprocess ellipse_solver 
INFO-FLOW: Model list for synthesis: ellipse_solver_Pipeline_1 ellipse_solver_Pipeline_first_loop ellipse_solver_Pipeline_second_loop ellipse_solver
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ellipse_solver_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ellipse_solver_Pipeline_1 
Execute       schedule -model ellipse_solver_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 811.105 MB.
Execute       syn_report -verbosereport -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ellipse_solver_Pipeline_1.
Execute       set_default_model ellipse_solver_Pipeline_1 
Execute       bind -model ellipse_solver_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 811.105 MB.
Execute       syn_report -verbosereport -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ellipse_solver_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ellipse_solver_Pipeline_first_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ellipse_solver_Pipeline_first_loop 
Execute       schedule -model ellipse_solver_Pipeline_first_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'first_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 814.113 MB.
Execute       syn_report -verbosereport -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_first_loop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_first_loop.sched.adb -f 
INFO-FLOW: Finish scheduling ellipse_solver_Pipeline_first_loop.
Execute       set_default_model ellipse_solver_Pipeline_first_loop 
Execute       bind -model ellipse_solver_Pipeline_first_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 814.113 MB.
Execute       syn_report -verbosereport -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_first_loop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_first_loop.bind.adb -f 
INFO-FLOW: Finish binding ellipse_solver_Pipeline_first_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ellipse_solver_Pipeline_second_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ellipse_solver_Pipeline_second_loop 
Execute       schedule -model ellipse_solver_Pipeline_second_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'second_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'second_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 816.602 MB.
Execute       syn_report -verbosereport -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_second_loop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_second_loop.sched.adb -f 
INFO-FLOW: Finish scheduling ellipse_solver_Pipeline_second_loop.
Execute       set_default_model ellipse_solver_Pipeline_second_loop 
Execute       bind -model ellipse_solver_Pipeline_second_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 816.602 MB.
Execute       syn_report -verbosereport -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_second_loop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_second_loop.bind.adb -f 
INFO-FLOW: Finish binding ellipse_solver_Pipeline_second_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ellipse_solver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ellipse_solver 
Execute       schedule -model ellipse_solver 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 818.133 MB.
Execute       syn_report -verbosereport -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.sched.adb -f 
INFO-FLOW: Finish scheduling ellipse_solver.
Execute       set_default_model ellipse_solver 
Execute       bind -model ellipse_solver 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 818.133 MB.
Execute       syn_report -verbosereport -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.bind.adb -f 
INFO-FLOW: Finish binding ellipse_solver.
Execute       get_model_list ellipse_solver -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess ellipse_solver_Pipeline_1 
Execute       rtl_gen_preprocess ellipse_solver_Pipeline_first_loop 
Execute       rtl_gen_preprocess ellipse_solver_Pipeline_second_loop 
Execute       rtl_gen_preprocess ellipse_solver 
INFO-FLOW: Model list for RTL generation: ellipse_solver_Pipeline_1 ellipse_solver_Pipeline_first_loop ellipse_solver_Pipeline_second_loop ellipse_solver
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ellipse_solver_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ellipse_solver_Pipeline_1 -top_prefix ellipse_solver_ -sub_prefix ellipse_solver_ -mg_file /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ellipse_solver_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 818.133 MB.
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.rtl_wrap.cfg.tcl 
Execute       gen_rtl ellipse_solver_Pipeline_1 -style xilinx -f -lang vhdl -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/syn/vhdl/ellipse_solver_ellipse_solver_Pipeline_1 
Execute       gen_rtl ellipse_solver_Pipeline_1 -style xilinx -f -lang vlog -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/syn/verilog/ellipse_solver_ellipse_solver_Pipeline_1 
Execute       syn_report -csynth -model ellipse_solver_Pipeline_1 -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/syn/report/ellipse_solver_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model ellipse_solver_Pipeline_1 -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/syn/report/ellipse_solver_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model ellipse_solver_Pipeline_1 -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model ellipse_solver_Pipeline_1 -f -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_1.adb 
Execute       db_write -model ellipse_solver_Pipeline_1 -bindview -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ellipse_solver_Pipeline_1 -p /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ellipse_solver_Pipeline_first_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ellipse_solver_Pipeline_first_loop -top_prefix ellipse_solver_ -sub_prefix ellipse_solver_ -mg_file /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_first_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ellipse_solver_Pipeline_first_loop' pipeline 'first_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ellipse_solver_Pipeline_first_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 822.051 MB.
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.rtl_wrap.cfg.tcl 
Execute       gen_rtl ellipse_solver_Pipeline_first_loop -style xilinx -f -lang vhdl -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/syn/vhdl/ellipse_solver_ellipse_solver_Pipeline_first_loop 
Execute       gen_rtl ellipse_solver_Pipeline_first_loop -style xilinx -f -lang vlog -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/syn/verilog/ellipse_solver_ellipse_solver_Pipeline_first_loop 
Execute       syn_report -csynth -model ellipse_solver_Pipeline_first_loop -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/syn/report/ellipse_solver_Pipeline_first_loop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model ellipse_solver_Pipeline_first_loop -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/syn/report/ellipse_solver_Pipeline_first_loop_csynth.xml 
Execute       syn_report -verbosereport -model ellipse_solver_Pipeline_first_loop -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_first_loop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model ellipse_solver_Pipeline_first_loop -f -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_first_loop.adb 
Execute       db_write -model ellipse_solver_Pipeline_first_loop -bindview -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ellipse_solver_Pipeline_first_loop -p /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_first_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ellipse_solver_Pipeline_second_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ellipse_solver_Pipeline_second_loop -top_prefix ellipse_solver_ -sub_prefix ellipse_solver_ -mg_file /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_second_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ellipse_solver_Pipeline_second_loop' pipeline 'second_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_134_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ellipse_solver_Pipeline_second_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 830.062 MB.
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.rtl_wrap.cfg.tcl 
Execute       gen_rtl ellipse_solver_Pipeline_second_loop -style xilinx -f -lang vhdl -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/syn/vhdl/ellipse_solver_ellipse_solver_Pipeline_second_loop 
Execute       gen_rtl ellipse_solver_Pipeline_second_loop -style xilinx -f -lang vlog -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/syn/verilog/ellipse_solver_ellipse_solver_Pipeline_second_loop 
Execute       syn_report -csynth -model ellipse_solver_Pipeline_second_loop -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/syn/report/ellipse_solver_Pipeline_second_loop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model ellipse_solver_Pipeline_second_loop -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/syn/report/ellipse_solver_Pipeline_second_loop_csynth.xml 
Execute       syn_report -verbosereport -model ellipse_solver_Pipeline_second_loop -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_second_loop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model ellipse_solver_Pipeline_second_loop -f -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_second_loop.adb 
Execute       db_write -model ellipse_solver_Pipeline_second_loop -bindview -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ellipse_solver_Pipeline_second_loop -p /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_second_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ellipse_solver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ellipse_solver -top_prefix  -sub_prefix ellipse_solver_ -mg_file /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'ellipse_solver/dataPoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ellipse_solver/matrix' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ellipse_solver' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ellipse_solver'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 837.398 MB.
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.rtl_wrap.cfg.tcl 
Execute       gen_rtl ellipse_solver -istop -style xilinx -f -lang vhdl -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/syn/vhdl/ellipse_solver 
Execute       gen_rtl ellipse_solver -istop -style xilinx -f -lang vlog -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/syn/verilog/ellipse_solver 
Execute       syn_report -csynth -model ellipse_solver -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/syn/report/ellipse_solver_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model ellipse_solver -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/syn/report/ellipse_solver_csynth.xml 
Execute       syn_report -verbosereport -model ellipse_solver -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model ellipse_solver -f -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.adb 
Execute       db_write -model ellipse_solver -bindview -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ellipse_solver -p /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver 
Execute       export_constraint_db -f -tool general -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.constraint.tcl 
Execute       syn_report -designview -model ellipse_solver -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.design.xml 
Execute       syn_report -csynthDesign -model ellipse_solver -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model ellipse_solver -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model ellipse_solver -o /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.protoinst 
Execute       sc_get_clocks ellipse_solver 
Execute       sc_get_portdomain ellipse_solver 
INFO-FLOW: Model list for RTL component generation: ellipse_solver_Pipeline_1 ellipse_solver_Pipeline_first_loop ellipse_solver_Pipeline_second_loop ellipse_solver
INFO-FLOW: Handling components in module [ellipse_solver_Pipeline_1] ... 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component ellipse_solver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ellipse_solver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ellipse_solver_Pipeline_first_loop] ... 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_first_loop.compgen.tcl 
INFO-FLOW: Found component ellipse_solver_mul_32s_32s_32_1_1.
INFO-FLOW: Append model ellipse_solver_mul_32s_32s_32_1_1
INFO-FLOW: Found component ellipse_solver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ellipse_solver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ellipse_solver_Pipeline_second_loop] ... 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_second_loop.compgen.tcl 
INFO-FLOW: Found component ellipse_solver_mux_134_32_1_1.
INFO-FLOW: Append model ellipse_solver_mux_134_32_1_1
INFO-FLOW: Found component ellipse_solver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ellipse_solver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ellipse_solver] ... 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.compgen.tcl 
INFO-FLOW: Found component ellipse_solver_control_s_axi.
INFO-FLOW: Append model ellipse_solver_control_s_axi
INFO-FLOW: Append model ellipse_solver_Pipeline_1
INFO-FLOW: Append model ellipse_solver_Pipeline_first_loop
INFO-FLOW: Append model ellipse_solver_Pipeline_second_loop
INFO-FLOW: Append model ellipse_solver
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ellipse_solver_flow_control_loop_pipe_sequential_init ellipse_solver_mul_32s_32s_32_1_1 ellipse_solver_flow_control_loop_pipe_sequential_init ellipse_solver_mux_134_32_1_1 ellipse_solver_flow_control_loop_pipe_sequential_init ellipse_solver_control_s_axi ellipse_solver_Pipeline_1 ellipse_solver_Pipeline_first_loop ellipse_solver_Pipeline_second_loop ellipse_solver
INFO-FLOW: Generating /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model ellipse_solver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ellipse_solver_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model ellipse_solver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ellipse_solver_mux_134_32_1_1
INFO-FLOW: To file: write model ellipse_solver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ellipse_solver_control_s_axi
INFO-FLOW: To file: write model ellipse_solver_Pipeline_1
INFO-FLOW: To file: write model ellipse_solver_Pipeline_first_loop
INFO-FLOW: To file: write model ellipse_solver_Pipeline_second_loop
INFO-FLOW: To file: write model ellipse_solver
INFO-FLOW: Generating /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/global.setting.tcl
Execute       source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/global.setting.tcl 
Execute       source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /share/reconfig/xilinx_2022/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/vhdl' dstVlogDir='/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/vlog' tclDir='/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db' modelList='ellipse_solver_flow_control_loop_pipe_sequential_init
ellipse_solver_mul_32s_32s_32_1_1
ellipse_solver_flow_control_loop_pipe_sequential_init
ellipse_solver_mux_134_32_1_1
ellipse_solver_flow_control_loop_pipe_sequential_init
ellipse_solver_control_s_axi
ellipse_solver_Pipeline_1
ellipse_solver_Pipeline_first_loop
ellipse_solver_Pipeline_second_loop
ellipse_solver
' expOnly='0'
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/global.setting.tcl 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/global.setting.tcl 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_1.compgen.tcl 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_first_loop.compgen.tcl 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_second_loop.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 844.715 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='ellipse_solver_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='ellipse_solver_flow_control_loop_pipe_sequential_init
ellipse_solver_mul_32s_32s_32_1_1
ellipse_solver_flow_control_loop_pipe_sequential_init
ellipse_solver_mux_134_32_1_1
ellipse_solver_flow_control_loop_pipe_sequential_init
ellipse_solver_control_s_axi
ellipse_solver_Pipeline_1
ellipse_solver_Pipeline_first_loop
ellipse_solver_Pipeline_second_loop
ellipse_solver
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/global.setting.tcl 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/global.setting.tcl 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.tbgen.tcl 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.compgen.dataonly.tcl 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.compgen.dataonly.tcl 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.rtl_wrap.cfg.tcl 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.compgen.dataonly.tcl 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_1.tbgen.tcl 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_first_loop.tbgen.tcl 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver_Pipeline_second_loop.tbgen.tcl 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.tbgen.tcl 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/ellipse_solver.constraint.tcl 
Execute       sc_get_clocks ellipse_solver 
Execute       source /share/jbakos/data/designs/ellipse_solver/ellipse_solver/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE ellipse_solver LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST ellipse_solver MODULE2INSTS {ellipse_solver ellipse_solver ellipse_solver_Pipeline_1 grp_ellipse_solver_Pipeline_1_fu_892 ellipse_solver_Pipeline_first_loop grp_ellipse_solver_Pipeline_first_loop_fu_909 ellipse_solver_Pipeline_second_loop grp_ellipse_solver_Pipeline_second_loop_fu_1019} INST2MODULE {ellipse_solver ellipse_solver grp_ellipse_solver_Pipeline_1_fu_892 ellipse_solver_Pipeline_1 grp_ellipse_solver_Pipeline_first_loop_fu_909 ellipse_solver_Pipeline_first_loop grp_ellipse_solver_Pipeline_second_loop_fu_1019 ellipse_solver_Pipeline_second_loop} INSTDATA {ellipse_solver {DEPTH 1 CHILDREN {grp_ellipse_solver_Pipeline_1_fu_892 grp_ellipse_solver_Pipeline_first_loop_fu_909 grp_ellipse_solver_Pipeline_second_loop_fu_1019}} grp_ellipse_solver_Pipeline_1_fu_892 {DEPTH 2 CHILDREN {}} grp_ellipse_solver_Pipeline_first_loop_fu_909 {DEPTH 2 CHILDREN {}} grp_ellipse_solver_Pipeline_second_loop_fu_1019 {DEPTH 2 CHILDREN {}}} MODULEDATA {ellipse_solver_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_12_fu_231_p2 SOURCE {} VARIABLE empty_12 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ellipse_solver_Pipeline_first_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1442_p2 SOURCE ellipse_solver.cpp:20 VARIABLE add_ln20 LOOP first_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U14 SOURCE ellipse_solver.cpp:25 VARIABLE dataHard_V_105 LOOP first_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U16 SOURCE ellipse_solver.cpp:29 VARIABLE dataHard_V_107 LOOP first_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U17 SOURCE ellipse_solver.cpp:24 VARIABLE dataHard_V_117 LOOP first_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U15 SOURCE ellipse_solver.cpp:26 VARIABLE dataHard_V_118 LOOP first_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U18 SOURCE ellipse_solver.cpp:27 VARIABLE dataHard_V_119 LOOP first_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U19 SOURCE ellipse_solver.cpp:28 VARIABLE dataHard_V_120 LOOP first_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U20 SOURCE ellipse_solver.cpp:30 VARIABLE dataHard_V_121 LOOP first_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U21 SOURCE ellipse_solver.cpp:31 VARIABLE dataHard_V_122 LOOP first_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U22 SOURCE ellipse_solver.cpp:32 VARIABLE dataHard_V_123 LOOP first_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U23 SOURCE ellipse_solver.cpp:33 VARIABLE dataHard_V_124 LOOP first_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U24 SOURCE ellipse_solver.cpp:34 VARIABLE dataHard_V_125 LOOP first_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 33 BRAM 0 URAM 0}} ellipse_solver_Pipeline_second_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_1238_p2 SOURCE ellipse_solver.cpp:37 VARIABLE add_ln37 LOOP second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_1467_p2 SOURCE ellipse_solver.cpp:40 VARIABLE add_ln40 LOOP second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_1473_p2 SOURCE ellipse_solver.cpp:40 VARIABLE add_ln40_1 LOOP second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_4_fu_1479_p2 SOURCE ellipse_solver.cpp:40 VARIABLE add_ln40_4 LOOP second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_5_fu_1485_p2 SOURCE ellipse_solver.cpp:40 VARIABLE add_ln40_5 LOOP second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ellipse_solver {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln52_fu_1644_p2 SOURCE ellipse_solver.cpp:52 VARIABLE sub_ln52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_1662_p2 SOURCE ellipse_solver.cpp:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln64_fu_1680_p2 SOURCE ellipse_solver.cpp:64 VARIABLE sub_ln64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln70_fu_1691_p2 SOURCE ellipse_solver.cpp:70 VARIABLE sub_ln70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln76_fu_1697_p2 SOURCE ellipse_solver.cpp:76 VARIABLE sub_ln76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 33 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 853.828 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ellipse_solver.
INFO: [VLOG 209-307] Generating Verilog RTL for ellipse_solver.
Execute       syn_report -model ellipse_solver -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 146.20 MHz
Command     autosyn done; 2.32 sec.
Command   csynth_design done; 10.26 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.66 seconds. CPU system time: 1.59 seconds. Elapsed time: 10.26 seconds; current allocated memory: 102.953 MB.
Command ap_source done; 22.34 sec.
Execute cleanup_all 
