module io_timer_interrupt_controller_e
(
	input        clk,           
	input        clk7_en,
	input        clk7n_en,
	input        aen,           
	input        rd,            
	input        wr,            
	input        reset,         
	input  [3:0] rs,            
	input  [7:0] data_in,       
	output [7:0] data_out,      
	input        tick,          
	input        eclk,          
	output       irq,           
	input  [7:2] porta_in,      
	output [3:0] porta_out,     
	input  [7:0] portb_in,      

	input        kms_level,
	input  [1:0] kbd_mouse_type,
	input  [7:0] kbd_mouse_data,
	output       freeze,        
	input        hrtmon_en
);


wire [7:0] icr_out;
wire [7:0] tmra_out;
wire [7:0] tmrb_out;
wire [7:0] tmrd_out;
wire [7:0] sdr_out;
reg  [7:0] pa_out;
reg  [7:0] pb_out;
wire [7:0] portb_out;
wire       alrm;        
wire       ta;          
wire       tb;          
wire       tmra_ovf;      

wire       spmode;        
wire       ser_tx_irq;      
reg  [3:0] ser_tx_cnt;   
reg        ser_tx_run;      

reg        tick_del;      




wire  pra,prb,ddra,ddrb,cra,talo,tahi,crb,tblo,tbhi,tdlo,tdme,tdhi,icrs,sdr;
wire  enable;

assign enable = aen & (rd | wr);


assign  pra  = enable && rs==4'h0;
assign  prb  = enable && rs==4'h1;
assign  ddra = enable && rs==4'h2;
assign  ddrb = enable && rs==4'h3;
assign  talo = enable && rs==4'h4;
assign  tahi = enable && rs==4'h5;
assign  tblo = enable && rs==4'h6;
assign  tbhi = enable && rs==4'h7;
assign  tdlo = enable && rs==4'h8;
assign  tdme = enable && rs==4'h9;
assign  tdhi = enable && rs==4'hA;
assign  sdr  = enable && rs==4'hC;
assign  icrs = enable && rs==4'hD;
assign  cra  = enable && rs==4'hE;
assign  crb  = enable && rs==4'hF;




assign data_out = icr_out | tmra_out | tmrb_out | tmrd_out | sdr_out | pb_out | pa_out;




reg        keystrobe;
reg  [7:0] sdr_latch;

reg    freeze_reg=0;
assign freeze = freeze_reg;


always @(posedge clk) begin
	reg kms_levelD;
	if (clk7n_en) begin
		kms_levelD <= kms_level;
		keystrobe <= (kms_level ^ kms_levelD) && (kbd_mouse_type == 2'h2);
	end
end




always @(posedge clk) begin
	if (reset) begin
		sdr_latch[7:0] <= 8'h0;
		freeze_reg <= 1'b0;
	end
	else if (clk7_en) begin
		if (keystrobe) begin
			sdr_latch[7:0] <= ~{kbd_mouse_data[6:0],kbd_mouse_data[7]};
			if (hrtmon_en && (kbd_mouse_data == 8'h5f)) 
				freeze_reg <= 1'b1;
			else 
				freeze_reg <= 1'b0;
		end
		else if (wr & sdr) 
			sdr_latch[7:0] <= data_in[7:0];
	end
end


assign sdr_out = (!wr && sdr) ? sdr_latch[7:0] : 8'h00;


always @(posedge clk)
  if (clk7_en) begin
    if (reset || !spmode) 
      ser_tx_run <= 1'b0;
    else if (sdr && wr) 
      ser_tx_run <= 1'b1;
    else if (ser_tx_irq) 
      ser_tx_run <= 1'b0;
  end


always @(posedge clk)
  if (clk7_en) begin
    if (!ser_tx_run)
      ser_tx_cnt <= 4'd0;
    else if (tmra_ovf) 
      ser_tx_cnt <= ser_tx_cnt + 4'd1;
  end

assign ser_tx_irq = &ser_tx_cnt & tmra_ovf; 




reg [7:2] porta_in2;
reg [3:0] regporta;
reg [7:0] ddrporta;


always @(posedge clk)
  if (clk7_en) begin
    porta_in2[7:2] <= porta_in[7:2];
  end


always @(posedge clk)
  if (clk7_en) begin
    if (reset)
      regporta[3:0] <= 4'd0;
    else if (wr && pra)
      regporta[3:0] <= {data_in[7:6], data_in[1:0]};
  end


always @(posedge clk)
  if (clk7_en) begin
    if (reset)
      ddrporta[7:0] <= 8'd0;
    else if (wr && ddra)
       ddrporta[7:0] <= data_in[7:0];
  end


always @(*)
begin
  if (!wr && pra)
    pa_out[7:0] = {porta_in2[7:2],porta_out[1:0]};
  else if (!wr && ddra)
    pa_out[7:0] = ddrporta[7:0];
  else
    pa_out[7:0] = 8'h00;
end


assign porta_out[3:0] = {(~ddrporta[7:6] | regporta[3:2]), (~ddrporta[1:0] | regporta[1:0])};





reg [7:0] ddrportb;




always @(posedge clk)
  if (clk7_en) begin
    if (reset)
      ddrportb[7:0] <= 8'd0;
    else if (wr && ddrb)
      ddrportb[7:0] <= (data_in[7:0]);
  end


always @(*)
begin
  if (!wr && prb)
    pb_out[7:0] = portb_in[7:0];
  else if (!wr && ddrb)
    pb_out[7:0] = (ddrportb[7:0]);
  else
    pb_out[7:0] = 8'h00;
end



always @(posedge clk)
  if (clk7_en) begin
    tick_del <= tick;
  end




reg  [7:0] icr_reg;
reg  [7:0] int_en;


always @(posedge clk)
begin
  if (reset)
  begin
    icr_reg <= 8'd0;
    int_en <= 8'd0;
  end
  else if (clk7_en)
  begin
    if (wr && icrs)
    begin
      icr_reg[5:0] <= icr_reg[5:0] & (~data_in[5:0]);
      icr_reg[7:6] <= icr_reg[7:6] | data_in[7:6];
      int_en <= (data_in[7])?(data_in|(int_en & ~data_in)):(int_en & ~data_in);
    end
    else begin
      icr_reg[0] <= ta;
      icr_reg[1] <= tb;
      icr_reg[2] <= alrm;
      icr_reg[4] <= keystrobe;
      icr_reg[5] <= ser_tx_irq;
    end
  end
end

assign irq = int_en[5:0] & icr_reg[5:0];
assign icr_out = {2'b0,irq, int_en[4] | int_en[5]};





reg [15:0] talo_reg, tahi_reg;
always @(posedge clk)
  if (clk7_en) begin
    if (reset)
      talo_reg <= 16'd0;
    else if (wr && talo)
      talo_reg <= data_in;
  end

always @(posedge clk)
if (clk7_en) begin
  if (reset)
    tahi_reg <= 16'd0;
  else if (wr && tahi)
    tahi_reg <= data_in;
end

always @(posedge clk)
begin
  if (clk7_en)
    talo_reg[15:0] <= (wr && talo)?{talo_reg[7:0],data_in}:{talo_reg[7:0],tahi};
end

assign tmra_out = (rd && talo)?ta:tahi;

// Timer B
reg [15:0] tblo_reg, tbhi_reg;
always @(posedge clk)
  if (clk7_en) begin
    if (reset)
      tblo_reg <= 16'd0;
    else if (wr && tblo)
      tblo_reg <= data_in;
  end

always @(posedge clk)
  if (clk7_en) begin
    if (reset)
      tbhi_reg <= 16'd0;
    else if (wr && tbhi)
      tbhi_reg <= data_in;
  end



always @(posedge clk)
begin
  if (clk7_en && (wr && tblo))
    tblo_reg[15:0] <= {tblo_reg[7:0],data_in};
  else if (clk7_en)
    tblo_reg[15:0] <= {tblo_reg[7:0],tbhi};
end

assign tmrb_out = (rd && tblo)?tb:tbhi;


// Timer D
reg [15:0] tdlo_reg, tdme_reg, tdhi_reg;
always @(posedge clk)
  if (clk7_en) begin
    if (reset)
      tdlo_reg <= 16'd0;
    else if (wr && tdlo)
      tdlo_reg <= data_in;
  end

always @(posedge clk)
  if (clk7_en) begin
    if (reset)
      tdme_reg <= 16'd0;
    else if (wr && tdme)
      tdme_reg <= data_in;
  end



always @(posedge clk)
begin
  if (clk7_en && (wr && tdlo))
    tdlo_reg[15:0] <= {tdlo_reg[7:0],data_in};
  else if (clk7_en)
    tdlo_reg[15:0] <= {tdlo_reg[7:0],tdme};
end

assign tmrd_out = (rd && tdlo)?alrm:tdme;
  

endmodule