
synthesis -f "Uniboard_verilog_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.4.1.213

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Sat Jan  9 22:31:37 2016


Command Line:  synthesis -f Uniboard_verilog_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HC.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2A

### Device  : LCMXO2-7000HC

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = UniboardTop.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = TRUE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog (searchpath added)
-p /usr/local/diamond/3.4_x64/ispfpga/xo2c00/data (searchpath added)
-p /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/impl1 (searchpath added)
-p /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog (searchpath added)
Verilog design file = /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v
Verilog design file = /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/clk.v
Verilog design file = /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v
Verilog design file = /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v
NGD file = Uniboard_verilog_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35901875" type="Warning" dynamic="2" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(469): " arg1="reset" arg2="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v" arg3="469"  />
Top module name (Verilog): UniboardTop
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(363): " arg1="UniboardTop" arg2="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v" arg3="363"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(450): " arg1="32" arg2="1" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v" arg4="450"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(493): " arg1="17" arg2="16" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v" arg4="493"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(27): " arg1="ProtocolInterface(baud_div=12)" arg2="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v" arg3="27"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(8): " arg1="UARTReceiver(baud_div=12)" arg2="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/clk.v(7): " arg1="ClockDividerP(factor=12)" arg2="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/clk.v" arg3="7"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(54): " arg1="7" arg2="6" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v" arg4="54"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(60): " arg1="7" arg2="6" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v" arg4="60"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(66): " arg1="7" arg2="6" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v" arg4="66"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(89): " arg1="UARTTransmitter(baud_div=12)" arg2="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v" arg3="89"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(106): " arg1="32" arg2="1" arg3="reset" arg4="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v" arg5="106"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(124): " arg1="5" arg2="4" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v" arg4="124"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(129): " arg1="5" arg2="4" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v" arg4="129"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(134): " arg1="5" arg2="4" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v" arg4="134"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(139): " arg1="5" arg2="4" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v" arg4="139"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(144): " arg1="5" arg2="4" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v" arg4="144"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(149): " arg1="5" arg2="4" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v" arg4="149"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(154): " arg1="5" arg2="4" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v" arg4="154"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(159): " arg1="5" arg2="4" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v" arg4="159"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(164): " arg1="5" arg2="4" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v" arg4="164"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(169): " arg1="5" arg2="4" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v" arg4="169"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(174): " arg1="5" arg2="4" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v" arg4="174"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(180): " arg1="5" arg2="4" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v" arg4="180"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(177): " arg1="5" arg2="4" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v" arg4="177"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(271): " arg1="6" arg2="5" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v" arg4="271"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(351): " arg1="DummyPeripheral" arg2="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v" arg3="351"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(358): " arg1="32" arg2="3" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v" arg4="358"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/clk.v(38): " arg1="ClockDivider" arg2="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/clk.v" arg3="38"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(42): " arg1="PWMPeripheral" arg2="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v" arg3="42"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(59): " arg1="32" arg2="3" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v" arg4="59"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(8): " arg1="PWMGenerator" arg2="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v" arg3="8"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(36): " arg1="14" arg2="13" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v" arg4="36"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(180): " arg1="RCPeripheral" arg2="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v" arg3="180"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(203): " arg1="32" arg2="3" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v" arg4="203"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(114): " arg1="PWMReceiver" arg2="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v" arg3="114"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(158): " arg1="32" arg2="8" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v" arg4="158"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(173): " arg1="17" arg2="16" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v" arg4="173"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(197): " arg1="register[0][5]" arg2="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v" arg3="197"  />
Last elaborated design is UniboardTop()
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.4_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = UniboardTop.
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(494): " arg1="reset_39" arg2="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v" arg3="494"  />
######## Converting I/O port expansion4 to output.
######## Converting I/O port expansion5 to output.
######## Converting I/O port debug[8] to output.
######## Converting I/O port debug[7] to output.
######## Converting I/O port debug[6] to output.
######## Converting I/O port debug[5] to output.
######## Converting I/O port debug[4] to output.
######## Converting I/O port debug[3] to output.
######## Converting I/O port debug[2] to output.
######## Converting I/O port debug[1] to output.
######## Converting I/O port debug[0] to output.
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="Stepper_X_Step"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="Stepper_X_Dir"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="Stepper_X_M0"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="Stepper_X_M1"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="Stepper_X_M2"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="Stepper_X_En"  />
######## Missing driver on net \rc_receiver/register[0][5]. Patching with GND.
######## Missing driver on net \rc_receiver/register[0][4]. Patching with GND.
######## Missing driver on net n845. Patching with GND.
######## Missing driver on net n844. Patching with GND.
######## Missing driver on net n843. Patching with GND.
######## Missing driver on net n842. Patching with GND.
######## Missing driver on net n841. Patching with GND.
######## Missing driver on net n840. Patching with GND.
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\rc_receiver/read_size"  />

Extracted state machine for register: \protocol_interface/state

State machine has 32 states with original encoding

original encoding -> new encoding (OneHot Encoding)

 00000 -> 00000000000000000000000000000001

 00001 -> 00000000000000000000000000000010

 00010 -> 00000000000000000000000000000100

 00011 -> 00000000000000000000000000001000

 00100 -> 00000000000000000000000000010000

 00101 -> 00000000000000000000000000100000

 00110 -> 00000000000000000000000001000000

 00111 -> 00000000000000000000000010000000

 01000 -> 00000000000000000000000100000000

 01001 -> 00000000000000000000001000000000

 01010 -> 00000000000000000000010000000000

 01011 -> 00000000000000000000100000000000

 01100 -> 00000000000000000001000000000000

 01101 -> 00000000000000000010000000000000

 01110 -> 00000000000000000100000000000000

 01111 -> 00000000000000001000000000000000

 10000 -> 00000000000000010000000000000000

 10001 -> 00000000000000100000000000000000

 10010 -> 00000000000001000000000000000000

 10011 -> 00000000000010000000000000000000

 10100 -> 00000000000100000000000000000000

 10101 -> 00000000001000000000000000000000

 10110 -> 00000000010000000000000000000000

 10111 -> 00000000100000000000000000000000

 11000 -> 00000001000000000000000000000000

 11001 -> 00000010000000000000000000000000

 11010 -> 00000100000000000000000000000000

 11011 -> 00001000000000000000000000000000

 11100 -> 00010000000000000000000000000000

 11101 -> 00100000000000000000000000000000

 11110 -> 01000000000000000000000000000000

 11111 -> 10000000000000000000000000000000

 Number of Reachable States for this State Machine are 21 





    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\protocol_interface/state_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\protocol_interface/state_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\protocol_interface/state_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\protocol_interface/state_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\protocol_interface/state_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\protocol_interface/state_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\protocol_interface/state_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\protocol_interface/state_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\protocol_interface/state_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\protocol_interface/state_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\protocol_interface/state_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\motor_pwm/read_size"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\motor_pwm/read_size"  />
GSR instance connected to net n4454.
GSR will not be inferred because no asynchronous signal was found in the netlist.
    <postMsg mid="35001699" type="Info"    dynamic="2" navigation="0" arg0="\rc_receiver/recv_ch2/latched_in_45" arg1="IFS1P3DX"  />
    <postMsg mid="35001699" type="Info"    dynamic="2" navigation="0" arg0="\rc_receiver/recv_ch3/latched_in_45" arg1="IFS1P3DX"  />
    <postMsg mid="35001699" type="Info"    dynamic="2" navigation="0" arg0="\rc_receiver/recv_ch4/latched_in_45" arg1="IFS1P3DX"  />
    <postMsg mid="35001699" type="Info"    dynamic="2" navigation="0" arg0="\rc_receiver/recv_ch7/latched_in_45" arg1="IFS1P3DX"  />
    <postMsg mid="35001699" type="Info"    dynamic="2" navigation="0" arg0="\rc_receiver/recv_ch8/latched_in_45" arg1="IFS1P3DX"  />
    <postMsg mid="35001699" type="Info"    dynamic="2" navigation="0" arg0="\rc_receiver/recv_ch1/latched_in_45" arg1="IFS1P3DX"  />
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in UniboardTop_drc.log.
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Stepper_X_nFault" arg2="Stepper_X_nFault"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="Stepper_X_nFault"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Stepper_Y_nFault" arg2="Stepper_Y_nFault"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="Stepper_Y_nFault"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Stepper_Z_nFault" arg2="Stepper_Z_nFault"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="Stepper_Z_nFault"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Stepper_A_nFault" arg2="Stepper_A_nFault"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="Stepper_A_nFault"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="limit[3]" arg2="limit[3]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="limit[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="limit[2]" arg2="limit[2]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="limit[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="limit[1]" arg2="limit[1]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="limit[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="limit[0]" arg2="limit[0]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="limit[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="encoder_ra" arg2="encoder_ra"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="encoder_ra"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="encoder_rb" arg2="encoder_rb"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="encoder_rb"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="encoder_ri" arg2="encoder_ri"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="encoder_ri"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="encoder_la" arg2="encoder_la"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="encoder_la"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="encoder_lb" arg2="encoder_lb"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="encoder_lb"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="encoder_li" arg2="encoder_li"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="encoder_li"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xbee_pause" arg2="xbee_pause"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="xbee_pause"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="30"  />

Design Results:
   1512 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file Uniboard_verilog_impl1.ngd.

################### Begin Area Report (UniboardTop)######################
Number of register bits => 490 of 7209 (6 % )
CCU2D => 176
FD1P3AX => 146
FD1P3IX => 99
FD1P3JX => 49
FD1S3AX => 67
FD1S3IX => 115
FD1S3JX => 6
GSR => 1
IB => 8
IFS1P3DX => 6
L6MUX21 => 8
LUT4 => 733
OB => 39
OBZ => 6
OFS1P3DX => 2
PFUMX => 48
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 5
  Net : debug_c_c, loads : 239
  Net : clk_255kHz, loads : 206
  Net : select_2, loads : 33
  Net : select_7, loads : 18
  Net : bclk, loads : 14
Clock Enable Nets
Number of Clock Enables: 45
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n1149, loads : 51
  Net : register_addr_0, loads : 43
  Net : rw, loads : 41
  Net : n1157, loads : 37
  Net : sendcount_0, loads : 34
  Net : n7085, loads : 32
  Net : n2140, loads : 32
  Net : sendcount_1, loads : 29
  Net : n14318, loads : 20
  Net : register_addr_1, loads : 19
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets select[7]]               |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets                          |             |             |
\protocol_interface/uart_output/bclk]   |  200.000 MHz|  255.820 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets select[2]]               |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets debug_c_c]               |  200.000 MHz|  143.678 MHz|    18 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_255kHz]              |  200.000 MHz|  174.095 MHz|    10 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 214.344  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 5.435  secs
--------------------------------------------------------------
