/*
 * Copyright (c) Meta Platforms, Inc. and affiliates.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#ifndef PLAT_DIMM_H
#define PLAT_DIMM_H

#include <stdint.h>
#include <stdbool.h>
#include "plat_i3c.h"

#define MAX_COUNT_DIMM 8
#define DIMM_INDEX_BYTE 5
#define DIMM_STATUS_BYTE 7
#define DIMM_INDEX_MIN 0
#define DIMM_INDEX_MAX 7
#define DIMM_PRESENT 0x1

#define DIMM_I3C_MUX_CONTROL_OFFSET 0x0B

#define GET_DIMM_INFO_TIME_MS 1000
#define GET_DIMM_INFO_STACK_SIZE 2304

#define I3C_MUX_TO_CPU 0x0
#define I3C_MUX_TO_BIC 0x1
#define I3C_DIMM_MUTEX_TIMEOUT_MS 1000

#define I3C_HUB_TO_DIMMABCD 0x7F
#define I3C_HUB_TO_DIMMEFGH 0xBF

#define MAX_LEN_I3C_GET_PMIC_ERR 47
#define MAX_LEN_I3C_GET_PMIC_PWR 1
#define MAX_LEN_I3C_GET_SPD_TEMP 2

#define LEN_PECI_GET_PMIC_ERR 7

enum DIMM_ID {
	DIMM_ID_A0 = 0,
	DIMM_ID_A1,
	DIMM_ID_A2,
	DIMM_ID_A3,
	DIMM_ID_A4,
	DIMM_ID_A5,
	DIMM_ID_A6,
	DIMM_ID_A7,
	DIMM_ID_UNKNOWN = 0xff,
};

enum I3C_PMIC_ADDR {
	PMIC_A0_A4_ADDR = 0x48,
	PMIC_A1_A5_ADDR = 0x4a,
	PMIC_A2_A6_ADDR = 0x4c,
	PMIC_A3_A7_ADDR = 0x4e,
};

enum I3C_DIMM_SPD_ADDR {
	DIMM_SPD_A0_A4_ADDR = 0x50,
	DIMM_SPD_A1_A5_ADDR = 0x52,
	DIMM_SPD_A2_A6_ADDR = 0x54,
	DIMM_SPD_A3_A7_ADDR = 0x56,
};

enum DIMM_DEVICE_TYPE {
	DIMM_SPD = 0x00,
	DIMM_SPD_NVM = 0x01,
	DIMM_PMIC = 0x02,
};

typedef struct dimm_info {
	bool is_present;
	bool is_ready_monitor;
	uint8_t pmic_error_data[MAX_LEN_I3C_GET_PMIC_ERR];
	uint8_t pmic_pwr_data[MAX_LEN_I3C_GET_PMIC_PWR];
	uint8_t spd_temp_data[MAX_LEN_I3C_GET_SPD_TEMP];
} dimm_info;

extern struct k_mutex i3c_dimm_mutex;
extern uint8_t pmic_i3c_addr_list[MAX_COUNT_DIMM / 2];
extern uint8_t spd_i3c_addr_list[MAX_COUNT_DIMM / 2];

extern dimm_info dimm_data[MAX_COUNT_DIMM];

void start_get_dimm_info_thread();
void get_dimm_info_handler();
bool is_dimm_prsnt_inited();
bool is_dimm_ready_monitor(uint8_t dimm_id);
void init_i3c_dimm_prsnt_status();
bool get_dimm_presence_status(uint8_t dimm_id);
void set_dimm_presence_status(uint8_t index, uint8_t status);
uint8_t sensor_num_map_dimm_id(uint8_t sensor_num);
int switch_i3c_dimm_mux(uint8_t i3c_mux_position);
int all_brocast_ccc(I3C_MSG *i3c_msg);
int get_pmic_error_raw_data(int dimm_index, uint8_t *data);
void get_pmic_power_raw_data(int dimm_index, uint8_t *data);
void get_spd_temp_raw_data(int dimm_index, uint8_t *data);
void clear_unaccessible_dimm_data(uint8_t dimm_id);

#endif
