#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Oct 28 22:39:08 2021
# Process ID: 22024
# Current directory: /group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/scripts/link_final_dcp
# Command line: vivado -mode batch -source link_dcps.tcl
# Log file: /group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/scripts/link_final_dcp/vivado.log
# Journal file: /group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/scripts/link_final_dcp/vivado.jou
#-----------------------------------------------------------
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2021.1/strategies/Vivado Implementation Defaults.Vivado Implementation 2021.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2021.psg'
WARNING: [Runs 36-547] User Strategy 'Performance_NetDelay_low' from file '/home/gpocklas/.Xilinx/Vivado/2021.1/strategies/Performance_NetDelay_low.Vivado Implementation 2021.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2021.psg'
WARNING: [Runs 36-547] User Strategy 'Performance_Retiming' from file '/home/gpocklas/.Xilinx/Vivado/2021.1/strategies/Performance_Retiming.Vivado Implementation 2021.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2021.psg'
Sourcing tcl script '/home/gpocklas/.Xilinx/Vivado/Vivado_init.tcl'
invalid command name "internal::enable_all_devices"
    while executing
"internal::enable_all_devices"
    (file "/home/gpocklas/.Xilinx/Vivado/Vivado_init.tcl" line 15)
source link_dcps.tcl
# set_property SEVERITY {Warning} [get_drc_checks UCIO-1]
# add_files ../../output/initial_compile/project_1.runs/impl_1/design_1_wrapper_routed_bb.dcp 
# add_files ../../output/slr0_rm2_compile/slr0_rm2_compile.runs/impl_1/design_1_i_rp_slr0_rp_slr0_rm2_routed.dcp
# add_files ../../output/slr1_rm2_compile/slr1_rm2_compile.runs/impl_1/design_1_i_rp_slr1_rp_slr1_rm2_routed.dcp
# add_files ../../output/slr2_rm2_compile/slr2_rm2_compile.runs/impl_1/design_1_i_rp_slr2_rp_slr2_rm2_routed.dcp
# add_files ../../output/slr3_rm2_compile/slr3_rm2_compile.runs/impl_1/design_1_i_rp_slr3_rp_slr3_rm2_routed.dcp
# set_property SCOPED_TO_CELLS {design_1_i/rp_slr0} [get_files ../../output/slr0_rm2_compile/slr0_rm2_compile.runs/impl_1/design_1_i_rp_slr0_rp_slr0_rm2_routed.dcp]
# set_property SCOPED_TO_CELLS {design_1_i/rp_slr1} [get_files ../../output/slr1_rm2_compile/slr1_rm2_compile.runs/impl_1/design_1_i_rp_slr1_rp_slr1_rm2_routed.dcp]
# set_property SCOPED_TO_CELLS {design_1_i/rp_slr2} [get_files ../../output/slr2_rm2_compile/slr2_rm2_compile.runs/impl_1/design_1_i_rp_slr2_rp_slr2_rm2_routed.dcp]
# set_property SCOPED_TO_CELLS {design_1_i/rp_slr3} [get_files ../../output/slr3_rm2_compile/slr3_rm2_compile.runs/impl_1/design_1_i_rp_slr3_rp_slr3_rm2_routed.dcp]
# link_design -reconfig_partitions {design_1_i/rp_slr0 design_1_i/rp_slr1 design_1_i/rp_slr2 design_1_i/rp_slr3} 
Command: link_design -reconfig_partitions {design_1_i/rp_slr0 design_1_i/rp_slr1 design_1_i/rp_slr2 design_1_i/rp_slr3}
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp part: xcvu13p-fhga2104-3-e
Design is defaulting to dcp top: design_1_wrapper
INFO: [Device 21-403] Loading part xcvu13p-fhga2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr0_rm2_compile/slr0_rm2_compile.runs/impl_1/design_1_i_rp_slr0_rp_slr0_rm2_routed.dcp' for cell 'design_1_i/rp_slr0'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr1_rm2_compile/slr1_rm2_compile.runs/impl_1/design_1_i_rp_slr1_rp_slr1_rm2_routed.dcp' for cell 'design_1_i/rp_slr1'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr2_rm2_compile/slr2_rm2_compile.runs/impl_1/design_1_i_rp_slr2_rp_slr2_rm2_routed.dcp' for cell 'design_1_i/rp_slr2'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr3_rm2_compile/slr3_rm2_compile.runs/impl_1/design_1_i_rp_slr3_rp_slr3_rm2_routed.dcp' for cell 'design_1_i/rp_slr3'
Netlist sorting complete. Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 6632.855 ; gain = 0.000 ; free physical = 47478 ; free virtual = 192508
INFO: [Netlist 29-17] Analyzing 26641 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 14 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-289] Running MLO Preprocessing
Checksum Context: link_design~>openSynthResults~>
Phase 0 post Mandatory Preprocessing | Checksum: 7c65f507
----- Checksum: PlaceDB: 00000000 ConstDB: 00000000 ShapeSum: 00000000 Netlist: 7c65f507 
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/rp_slr0/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/rp_slr0/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/rp_slr0/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/mmcm_clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/rp_slr1/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/rp_slr1/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/rp_slr1/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/mmcm_clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/rp_slr2/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/rp_slr2/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/rp_slr2/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/mmcm_clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/rp_slr3/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/rp_slr3/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/rp_slr3/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/mmcm_clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/initial_compile/project_1.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/initial_compile/project_1.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper_board.xdc]
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/initial_compile/project_1.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper_early.xdc]
TIMER_ID: ATTR_INVALIDATE_PIN_LIMITS
stats:    7.08/ 158.40e    6.47/ 497.94u   298.45/ 8060.57/ 9490.78/ 9490.78MB Preprocess Graph
stats:    0.39/ 158.81e    0.35/ 498.30u    11.68/ 8073.20/ 9514.59/ 9514.59MB  - Partitioning
stats:    7.44/ 166.25e   51.66/ 549.97u   880.61/ 8953.82/10498.68/10498.68MB  - Make vertices and edges
TIMER_ID: MULTI_DRIVER_MULTI_LOAD_NET
stats:    4.14/ 170.39e   23.05/ 573.02u   294.34/ 9248.17/10803.68/10803.68MB  - Make wire edges
stats:   11.98/ 170.39e   75.07/ 573.02u  1184.36/ 9245.88/10803.68/10803.68MB Make graph
stats:    0.00/ 170.39e    0.00/ 573.02u     0.00/ 9234.21/10803.68/10803.68MB Annotate constraints to graph
INFO: [Timing 38-35] Done setting XDC timing constraints. [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/initial_compile/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
stats:    0.29/ 170.68e    0.28/ 573.30u     0.05/ 9234.27/10803.68/10803.68MB Populate Constraints
stats:    0.05/ 170.72e    0.03/ 573.33u     5.28/ 9239.55/10803.68/10803.68MB initDevFiles
stats:    0.00/ 172.44e    0.00/ 575.02u     0.11/ 9240.07/10803.68/10803.68MB  - Clear Sim Values
stats:    0.78/ 176.29e    4.43/ 582.36u     2.70/ 9315.52/10920.33/10920.33MB  - Annotate Graph Edges MT
stats:    0.00/ 176.29e    0.00/ 582.36u     0.00/ 9315.52/10920.33/10920.33MB  - Dly Med Annotate Graph Edges MT
stats:    5.30/ 176.29e    8.77/ 582.36u    75.87/ 9315.52/10920.33/10920.33MB Propagate constants
stats:    0.00/ 176.29e    0.00/ 582.36u     0.01/ 9315.53/10920.33/10920.33MB  - Clear Loop Edges
stats:    0.00/ 176.29e    0.00/ 582.36u     0.02/ 9315.54/10920.33/10920.33MB  - Delete Loops
stats:    1.68/ 177.97e    1.58/ 583.94u     0.08/ 9315.60/10920.33/10920.33MB  - Find Roots
stats:    1.72/ 178.01e    1.61/ 583.97u     2.55/ 9318.07/10920.33/10920.33MB  - Sort Roots
stats:    3.85/ 180.14e    3.73/ 586.10u     2.57/ 9318.09/10920.33/10920.33MB  - Levelize From
stats:    5.19/ 181.48e    5.06/ 587.42u     2.57/ 9318.09/10920.33/10920.33MB  - Levelize Cycles
stats:    5.19/ 181.48e    5.06/ 587.42u     2.57/ 9318.09/10920.33/10920.33MB  - Ensure Latch Levels
stats:    5.19/ 181.48e    5.06/ 587.42u     2.57/ 9318.09/10920.33/10920.33MB Levelize
stats:    0.00/ 182.61e    0.00/ 588.52u     0.04/ 9353.62/10920.33/10920.33MB Find generated clk insertion delays
stats:    2.76/ 184.61e   14.04/ 601.82u    82.28/ 9398.30/10969.33/10969.33MB Find clk arrivals
stats:    0.31/ 185.92e    0.29/ 603.03u    -3.41/ 9360.93/10969.33/10969.33MB Find generated clk insertion delays
stats:    2.53/ 188.14e   15.85/ 618.59u    35.92/ 9400.26/10970.33/10970.33MB Find clk arrivals
stats:    0.32/ 189.66e    0.31/ 619.99u    -4.94/ 9361.31/10970.33/10970.33MB Find generated clk insertion delays
stats:    2.64/ 191.97e   15.75/ 635.43u    34.81/ 9401.05/10971.33/10971.33MB Find clk arrivals
TIMER_ID: RENAME_CLOCK
INFO: [Timing 38-2] Deriving generated clocks [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/initial_compile/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
stats:    4.10/ 193.24e    3.77/ 636.57u  -101.54/ 9367.34/10971.33/10971.33MB Auto Derive Clocks
stats:    1.01/ 194.29e    0.93/ 637.51u     2.28/ 9369.68/10971.33/10971.33MB Compute Clock Uncertainties
stats:    0.00/ 194.29e    0.00/ 637.51u     0.09/ 9369.79/10971.33/10971.33MB Generate Clock Uncertainty Constraints
stats:   42.97/ 194.29e  146.05/ 637.51u  1607.76/ 9369.84/10971.33/10971.33MB UpdateTimingTA
get_clocks: Time (s): cpu = 00:02:31 ; elapsed = 00:00:48 . Memory (MB): peak = 10971.332 ; gain = 1978.258 ; free physical = 43441 ; free virtual = 188470
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/initial_compile/project_1.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper_early.xdc]
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr0_rm2_compile/slr0_rm2_compile.runs/impl_1/design_1_i_rp_slr0_rp_slr0_rm2_routed/rp_slr0_early.xdc] for cell 'design_1_i/rp_slr0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr0_rm2_compile/slr0_rm2_compile.runs/impl_1/design_1_i_rp_slr0_rp_slr0_rm2_routed/rp_slr0_early.xdc] for cell 'design_1_i/rp_slr0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr1_rm2_compile/slr1_rm2_compile.runs/impl_1/design_1_i_rp_slr1_rp_slr1_rm2_routed/rp_slr1_early.xdc] for cell 'design_1_i/rp_slr1'
INFO: [Power 33-23] Power model is not available for xiphy_riu_or [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr1_rm2_compile/slr1_rm2_compile.gen/sources_1/bd/rp_slr1/ip/rp_slr1_qdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y1.xdc:236]
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr1_rm2_compile/slr1_rm2_compile.gen/sources_1/bd/rp_slr1/ip/rp_slr1_qdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y1.xdc:236]
----- netlistBuildingTask                      | CPU:   26.0 | HCPU:   26.0 | TclCPU:   26.4 | PACPU:  697.2 | Wall:   18.5 | TclWall:   18.9 | PAWall:  569.1 | Mem: 1029.2 MB | TMem: 12000.5 MB
stats:    2.53/ 222.71e    2.23/ 670.47u    42.25/10280.29/12000.54/12000.54MB  - Clear Sim Values
stats:    0.89/ 227.31e    4.79/ 678.70u    -0.47/10249.37/12000.54/12000.54MB  - Annotate Graph Edges MT
stats:    0.00/ 227.31e    0.00/ 678.70u     0.00/10249.37/12000.54/12000.54MB  - Dly Med Annotate Graph Edges MT
stats:    7.19/ 227.31e   10.51/ 678.70u    11.32/10249.37/12000.54/12000.54MB Propagate constants
stats:    0.00/ 227.31e    0.00/ 678.70u     0.00/10249.37/12000.54/12000.54MB  - Clear Loop Edges
stats:    0.00/ 227.31e    0.00/ 678.70u     0.00/10249.37/12000.54/12000.54MB  - Delete Loops
stats:    2.02/ 229.32e    1.87/ 680.56u     1.52/10250.89/12000.54/12000.54MB  - Find Roots
stats:    2.06/ 229.37e    1.91/ 680.60u     3.69/10253.06/12000.54/12000.54MB  - Sort Roots
stats:    4.13/ 231.44e    3.96/ 682.66u     3.69/10253.06/12000.54/12000.54MB  - Levelize From
stats:    5.48/ 232.79e    5.18/ 683.88u     3.69/10253.06/12000.54/12000.54MB  - Levelize Cycles
stats:    5.48/ 232.79e    5.18/ 683.88u     3.69/10253.06/12000.54/12000.54MB  - Ensure Latch Levels
stats:    5.48/ 232.79e    5.18/ 683.88u     3.69/10253.06/12000.54/12000.54MB Levelize
stats:    0.30/ 233.38e    0.28/ 684.45u     1.09/10251.98/12000.54/12000.54MB Find generated clk insertion delays
stats:    2.94/ 236.02e   17.10/ 701.27u    78.23/10329.13/12000.54/12000.54MB Find clk arrivals
stats:    0.83/ 236.56e    0.79/ 701.76u     0.03/10329.16/12000.54/12000.54MB Auto Derive Clocks
stats:    0.99/ 237.55e    0.92/ 702.68u     2.27/10331.43/12000.54/12000.54MB Compute Clock Uncertainties
stats:    0.93/ 238.48e    0.81/ 703.49u   -70.20/10261.24/12000.54/12000.54MB Generate Clock Uncertainty Constraints
stats:   16.97/ 259.09e   95.68/ 802.61u   275.75/10563.94/12199.56/12199.56MB  - Set Inst Delays
stats:   35.54/ 295.00e  100.12/ 903.00u   581.64/10891.93/12738.52/12738.52MB  - Set Net Delays
stats:    0.00/ 295.02e    0.00/ 903.01u     0.00/10868.98/12738.52/12738.52MB  - Reset LutRam Delays
stats:   56.84/ 295.32e  199.78/ 903.28u   605.11/10866.34/12738.52/12738.52MB Set Delays
stats:    0.38/ 295.70e    0.35/ 903.62u    -4.10/10862.27/12738.52/12738.52MB Find generated clk insertion delays
stats:    0.13/ 295.83e    0.58/ 904.21u    -2.14/10860.13/12738.52/12738.52MB   - Seed arrivals
stats:    6.40/ 301.73e   42.94/ 946.21u   513.16/11379.51/12945.52/12945.52MB Find arrivals
stats:    1.72/ 303.45e    1.53/ 947.74u     0.00/11379.51/12945.52/12945.52MB Check Lut Rules
TMG_DEBUG TA - Inst Dly Calc  : YES
TMG_DEBUG TA - Wire Dly Calc  : YES
TMG_DEBUG TA - Updt Req Time  : NO
TMG_DEBUG TA - Multi Corner   : YES
TMG_DEBUG TA - CRPR           : Common Node
TMG_DEBUG TA - AP Count       : 4
TMG_DEBUG TA - Rise Only      : NO
stats:   83.53/ 303.65e  279.75/ 947.93u  1141.46/11379.51/12945.52/12945.52MB UpdateTimingTA
----- miscTask                                 | CPU:  300.2 | HCPU:  300.2 | TclCPU:  326.6 | PACPU:  997.4 | Wall:   85.2 | TclWall:  104.1 | PAWall:  654.3 | Mem:  949.0 MB | TMem: 12949.5 MB
----- loadDesignTask                           | CPU:    0.4 | HCPU:  326.6 | TclCPU:  326.6 | PACPU:  997.4 | Wall:  104.1 | TclWall:  104.1 | PAWall:  654.3 | Mem: 1978.2 MB | TMem: 12949.5 MB
----- IdentifyCESR                             | CPU:   14.0 | HCPU:   14.0 | TclCPU:   14.0 | PACPU: 1011.4 | Wall:    4.2 | TclWall:    4.2 | PAWall:  658.4 | Mem:   64.2 MB | TMem: 13013.7 MB
----- setTimerClocks                           | CPU:    0.0 | HCPU:    0.0 | TclCPU:    0.0 | PACPU: 1012.2 | Wall:    0.0 | TclWall:    0.0 | PAWall:  659.0 | Mem:    0.0 MB | TMem: 13065.0 MB
TMG_DEBUG TA - Inst Dly Calc  : YES
TMG_DEBUG TA - Wire Dly Calc  : YES
TMG_DEBUG TA - Updt Req Time  : NO
TMG_DEBUG TA - Multi Corner   : YES
TMG_DEBUG TA - CRPR           : Common Node
TMG_DEBUG TA - AP Count       : 4
TMG_DEBUG TA - Rise Only      : NO
stats:    0.00/ 309.86e    0.00/ 963.60u     0.26/11481.93/13065.01/13065.01MB UpdateTimingTA
----- associateClocks                          | CPU:   33.6 | HCPU:   33.6 | TclCPU:   33.6 | PACPU: 1045.9 | Wall:    3.1 | TclWall:    3.1 | PAWall:  662.1 | Mem:  627.5 MB | TMem: 13692.5 MB
----- setClockTask                             | CPU:    0.0 | HCPU:   33.6 | TclCPU:   33.6 | PACPU: 1045.9 | Wall:    3.1 | TclWall:    3.1 | PAWall:  662.1 | Mem:  627.5 MB | TMem: 13692.5 MB
----- applyConstraintsTask                     | CPU:    0.0 | HCPU:    0.0 | TclCPU:    0.0 | PACPU: 1058.8 | Wall:    0.0 | TclWall:    0.0 | PAWall:  667.5 | Mem:    0.0 MB | TMem: 13850.8 MB
set_switching_activity: Time (s): cpu = 00:06:04 ; elapsed = 00:01:58 . Memory (MB): peak = 13850.766 ; gain = 2879.434 ; free physical = 40687 ; free virtual = 185715
WARNING: [Constraints 18-402] set_false_path: 'design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/rp_slr1_qdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.rp_slr1_qdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1' is not a valid startpoint. [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr1_rm2_compile/slr1_rm2_compile.gen/sources_1/bd/rp_slr1/ip/rp_slr1_qdma_0_0/ip_0/ip_0/synth/rp_slr1_qdma_0_0_pcie4_ip_gt.xdc:277]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/rp_slr1_qdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.rp_slr1_qdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1' is not a valid startpoint. [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr1_rm2_compile/slr1_rm2_compile.gen/sources_1/bd/rp_slr1/ip/rp_slr1_qdma_0_0/ip_0/ip_0/synth/rp_slr1_qdma_0_0_pcie4_ip_gt.xdc:277]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/rp_slr1_qdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.rp_slr1_qdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1' is not a valid startpoint. [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr1_rm2_compile/slr1_rm2_compile.gen/sources_1/bd/rp_slr1/ip/rp_slr1_qdma_0_0/ip_0/ip_0/synth/rp_slr1_qdma_0_0_pcie4_ip_gt.xdc:277]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr1_rm2_compile/slr1_rm2_compile.runs/impl_1/design_1_i_rp_slr1_rp_slr1_rm2_routed/rp_slr1_early.xdc] for cell 'design_1_i/rp_slr1'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr2_rm2_compile/slr2_rm2_compile.runs/impl_1/design_1_i_rp_slr2_rp_slr2_rm2_routed/rp_slr2_early.xdc] for cell 'design_1_i/rp_slr2'
stats:    2.67/ 336.47e   17.80/1040.66u   296.73/11532.13/13914.77/13914.77MB  - Clear Sim Values
stats:    0.92/ 341.31e    8.08/1056.01u  -379.65/11096.11/13914.77/13914.77MB  - Annotate Graph Edges MT
stats:    0.00/ 341.31e    0.00/1056.01u     0.00/11096.11/13914.77/13914.77MB  - Dly Med Annotate Graph Edges MT
stats:    7.58/ 341.31e   33.72/1056.01u  -136.40/11096.11/13914.77/13914.77MB Propagate constants
stats:    0.00/ 341.31e    0.00/1056.01u     0.00/11096.11/13914.77/13914.77MB  - Clear Loop Edges
stats:    0.00/ 341.31e    0.00/1056.01u     0.00/11096.11/13914.77/13914.77MB  - Delete Loops
stats:    2.14/ 343.45e    5.93/1061.94u    29.31/11125.43/13890.75/13914.77MB  - Find Roots
stats:    2.20/ 343.52e    5.99/1062.00u    31.49/11127.60/13890.75/13914.77MB  - Sort Roots
stats:    4.36/ 345.67e    8.13/1064.14u    31.49/11127.60/13890.75/13914.77MB  - Levelize From
stats:    6.06/ 347.37e    9.57/1065.58u    31.49/11127.60/13890.75/13914.77MB  - Levelize Cycles
stats:    6.06/ 347.37e    9.57/1065.58u    31.49/11127.60/13890.75/13914.77MB  - Ensure Latch Levels
stats:    6.06/ 347.37e    9.57/1065.58u    31.49/11127.60/13890.75/13914.77MB Levelize
stats:    0.01/ 347.38e    0.01/1065.60u     0.01/11125.45/13890.75/13914.77MB  - Get Stale Wire Delays
stats:    0.01/ 347.39e    0.01/1065.60u     0.00/11125.45/13890.75/13914.77MB  - Get Stale Inst Delays
stats:    0.00/ 347.39e    0.00/1065.60u     0.00/11125.45/13890.75/13914.77MB  - Incr Inv FB Loop Delays
stats:    0.07/ 347.46e    0.07/1065.67u     0.00/11125.45/13890.75/13914.77MB  - Incr Inst Delays
stats:    0.66/ 348.12e    0.77/1066.44u    -1.61/11123.84/13890.75/13914.77MB  - Incr Wire Delays
stats:    0.00/ 348.13e    0.00/1066.45u     0.00/11123.84/13890.75/13914.77MB  - Incr CMB Delays
stats:    0.00/ 348.13e    0.00/1066.45u     0.00/11123.84/13890.75/13914.77MB  - Reset LutRam Delays
stats:    0.74/ 348.13e    0.85/1066.45u    -1.61/11123.84/13890.75/13914.77MB Set Delays MT
stats:    0.76/ 348.13e    0.87/1066.45u    -1.59/11123.84/13890.75/13914.77MB Update Stale Delays
stats:    0.30/ 348.77e    0.29/1067.08u     0.85/11124.70/13890.75/13914.77MB Find generated clk insertion delays
stats:    2.69/ 351.17e   16.65/1083.44u     6.08/11129.93/13890.75/13914.77MB Find clk arrivals
stats:    0.73/ 351.55e    0.72/1083.82u     0.00/11129.93/13890.75/13914.77MB Auto Derive Clocks
stats:    0.96/ 352.52e    0.92/1084.74u     2.47/11132.39/13890.75/13914.77MB Compute Clock Uncertainties
stats:    0.00/ 352.52e    0.00/1084.74u     0.03/11132.43/13890.75/13914.77MB Generate Clock Uncertainty Constraints
stats:   18.79/ 352.52e   62.46/1084.74u  -100.07/11132.44/13890.75/13914.77MB UpdateTimingTA
----- setTimerClocks                           | CPU:   66.3 | HCPU:   66.3 | TclCPU:   66.3 | PACPU: 1141.5 | Wall:   18.8 | TclWall:   18.8 | PAWall:  701.6 | Mem:   64.0 MB | TMem: 13914.8 MB
stats:    0.30/ 355.33e    0.29/1087.37u    -1.93/10997.90/13890.75/13914.77MB Find generated clk insertion delays
stats:    0.09/ 355.43e    0.35/1087.72u     0.02/10997.91/13890.75/13914.77MB   - Seed arrivals
stats:    5.22/ 360.26e   35.10/1122.18u   130.72/11130.55/13890.75/13914.77MB Find arrivals
TMG_DEBUG TA - Inst Dly Calc  : YES
TMG_DEBUG TA - Wire Dly Calc  : YES
TMG_DEBUG TA - Updt Req Time  : NO
TMG_DEBUG TA - Multi Corner   : NO
TMG_DEBUG TA - CRPR           : Common Node
TMG_DEBUG TA - AP Count       : 2
TMG_DEBUG TA - Rise Only      : NO
stats:    7.74/ 360.26e   37.44/1122.18u    -1.89/11130.55/13890.75/13914.77MB UpdateTimingTA
----- associateClocks                          | CPU:   54.0 | HCPU:   54.0 | TclCPU:  120.3 | PACPU: 1195.5 | Wall:   11.2 | TclWall:   30.0 | PAWall:  712.8 | Mem:    0.0 MB | TMem: 13914.8 MB
----- setClockTask                             | CPU:    0.0 | HCPU:  120.3 | TclCPU:  120.3 | PACPU: 1195.5 | Wall:   30.0 | TclWall:   30.0 | PAWall:  712.8 | Mem:   64.0 MB | TMem: 13914.8 MB
----- applyConstraintsTask                     | CPU:    0.0 | HCPU:    0.0 | TclCPU:    0.0 | PACPU: 1195.5 | Wall:    0.0 | TclWall:    0.0 | PAWall:  712.8 | Mem:    0.0 MB | TMem: 13914.8 MB
set_switching_activity: Time (s): cpu = 00:01:56 ; elapsed = 00:00:30 . Memory (MB): peak = 13914.766 ; gain = 64.000 ; free physical = 41184 ; free virtual = 186213
WARNING: [Constraints 18-402] set_false_path: 'design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/rp_slr2_qdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.rp_slr2_qdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1' is not a valid startpoint. [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr2_rm2_compile/slr2_rm2_compile.gen/sources_1/bd/rp_slr2/ip/rp_slr2_qdma_0_0/ip_0/ip_0/synth/rp_slr2_qdma_0_0_pcie4_ip_gt.xdc:165]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/rp_slr2_qdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.rp_slr2_qdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1' is not a valid startpoint. [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr2_rm2_compile/slr2_rm2_compile.gen/sources_1/bd/rp_slr2/ip/rp_slr2_qdma_0_0/ip_0/ip_0/synth/rp_slr2_qdma_0_0_pcie4_ip_gt.xdc:165]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/rp_slr2_qdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.rp_slr2_qdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1' is not a valid startpoint. [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr2_rm2_compile/slr2_rm2_compile.gen/sources_1/bd/rp_slr2/ip/rp_slr2_qdma_0_0/ip_0/ip_0/synth/rp_slr2_qdma_0_0_pcie4_ip_gt.xdc:165]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr2_rm2_compile/slr2_rm2_compile.runs/impl_1/design_1_i_rp_slr2_rp_slr2_rm2_routed/rp_slr2_early.xdc] for cell 'design_1_i/rp_slr2'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr3_rm2_compile/slr3_rm2_compile.runs/impl_1/design_1_i_rp_slr3_rp_slr3_rm2_routed/rp_slr3_early.xdc] for cell 'design_1_i/rp_slr3'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr3_rm2_compile/slr3_rm2_compile.runs/impl_1/design_1_i_rp_slr3_rp_slr3_rm2_routed/rp_slr3_early.xdc] for cell 'design_1_i/rp_slr3'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/initial_compile/project_1.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/initial_compile/project_1.srcs/constrs_1/imports/initial_compile/pblocks.xdc:19]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/initial_compile/project_1.srcs/constrs_1/imports/initial_compile/pblocks.xdc:19]
get_cells: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 13914.766 ; gain = 0.000 ; free physical = 41137 ; free virtual = 186165
get_cells: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 13914.766 ; gain = 0.000 ; free physical = 41125 ; free virtual = 186153
get_cells: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 13914.766 ; gain = 0.000 ; free physical = 41126 ; free virtual = 186154
get_cells: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 13914.766 ; gain = 0.000 ; free physical = 41090 ; free virtual = 186119
get_cells: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 13914.766 ; gain = 0.000 ; free physical = 41145 ; free virtual = 186174
get_cells: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 13914.766 ; gain = 0.000 ; free physical = 41142 ; free virtual = 186171
get_cells: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 13914.766 ; gain = 0.000 ; free physical = 41143 ; free virtual = 186172
get_cells: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 13914.766 ; gain = 0.000 ; free physical = 41152 ; free virtual = 186180
get_cells: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 13914.766 ; gain = 0.000 ; free physical = 40977 ; free virtual = 186006
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/initial_compile/project_1.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper.xdc]
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr0_rm2_compile/slr0_rm2_compile.runs/impl_1/design_1_i_rp_slr0_rp_slr0_rm2_routed/rp_slr0.xdc] for cell 'design_1_i/rp_slr0'
stats:    0.43/ 478.46e    0.37/1248.14u     0.47/11207.96/13882.75/13914.77MB Find generated clk insertion delays
stats:    3.03/ 481.06e   18.25/1266.02u    19.66/11227.16/13882.75/13914.77MB Find clk arrivals
stats:    0.79/ 481.44e    0.75/1266.37u     0.00/11227.16/13882.75/13914.77MB Auto Derive Clocks
stats:    0.93/ 482.38e    0.89/1267.27u     3.15/11230.30/13882.75/13914.77MB Compute Clock Uncertainties
stats:    0.89/ 483.26e    0.79/1268.05u   -21.09/11209.23/13882.75/13914.77MB Generate Clock Uncertainty Constraints
stats:    5.65/ 483.26e   20.68/1268.05u     1.74/11209.23/13882.75/13914.77MB UpdateTimingTA
all_fanout: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 13914.766 ; gain = 0.000 ; free physical = 40841 ; free virtual = 185911
stats:    0.00/ 483.28e    0.00/1268.07u     0.00/11209.32/13882.75/13914.77MB UpdateTimingTA
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr0_rm2_compile/slr0_rm2_compile.runs/impl_1/design_1_i_rp_slr0_rp_slr0_rm2_routed/rp_slr0.xdc] for cell 'design_1_i/rp_slr0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr1_rm2_compile/slr1_rm2_compile.runs/impl_1/design_1_i_rp_slr1_rp_slr1_rm2_routed/rp_slr1.xdc] for cell 'design_1_i/rp_slr1'
stats:    0.00/ 491.66e    0.00/1276.31u     0.00/11230.77/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 491.67e    0.00/1276.32u     0.00/11230.82/13882.75/13914.77MB UpdateTimingTA
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr1_rm2_compile/slr1_rm2_compile.runs/impl_1/design_1_i_rp_slr1_rp_slr1_rm2_routed/rp_slr1.xdc] for cell 'design_1_i/rp_slr1'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr2_rm2_compile/slr2_rm2_compile.runs/impl_1/design_1_i_rp_slr2_rp_slr2_rm2_routed/rp_slr2.xdc] for cell 'design_1_i/rp_slr2'
stats:    0.00/ 499.12e    0.00/1283.64u     0.00/11255.35/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 499.13e    0.00/1283.65u     0.00/11255.38/13882.75/13914.77MB UpdateTimingTA
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr2_rm2_compile/slr2_rm2_compile.runs/impl_1/design_1_i_rp_slr2_rp_slr2_rm2_routed/rp_slr2.xdc] for cell 'design_1_i/rp_slr2'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr3_rm2_compile/slr3_rm2_compile.runs/impl_1/design_1_i_rp_slr3_rp_slr3_rm2_routed/rp_slr3.xdc] for cell 'design_1_i/rp_slr3'
stats:    0.00/ 504.55e    0.00/1288.99u     0.00/11277.26/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 504.56e    0.00/1289.00u     0.00/11277.29/13882.75/13914.77MB UpdateTimingTA
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr3_rm2_compile/slr3_rm2_compile.runs/impl_1/design_1_i_rp_slr3_rp_slr3_rm2_routed/rp_slr3.xdc] for cell 'design_1_i/rp_slr3'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/initial_compile/project_1.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/initial_compile/project_1.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
checkIsVerboseEnabled:  Chk: 5 Tcl: 0
checkIsVerboseEnabled:  Chk: 1 Tcl: 0
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 13914.766 ; gain = 0.000 ; free physical = 40687 ; free virtual = 185772
Restored from archive | CPU: 6.190000 secs | Memory: 125.698853 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 13914.766 ; gain = 0.000 ; free physical = 40681 ; free virtual = 185766
WARNING: [Constraints 18-4434] Global Clock Buffer 'design_1_i/static_region/clk_wiz_0/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y288'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'design_1_i/static_region/debug_bridge_0/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y119'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.

guideDataArchive Version : ver1.7
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr0_rm2_compile/slr0_rm2_compile.runs/impl_1/design_1_i_rp_slr0_rp_slr0_rm2_routed/rp_slr0_late.xdc] for cell 'design_1_i/rp_slr0'
stats:    0.00/ 528.16e    0.00/1310.52u     0.00/11452.01/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.17e    0.00/1310.53u     0.01/11452.29/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.17e    0.00/1310.53u     0.02/11452.37/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.18e    0.00/1310.54u     0.09/11452.75/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.18e    0.00/1310.54u     0.02/11453.07/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.19e    0.00/1310.55u     0.00/11453.17/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.20e    0.00/1310.56u     0.01/11453.58/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.21e    0.00/1310.57u     0.02/11454.18/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.22e    0.00/1310.57u     0.00/11454.61/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.22e    0.00/1310.58u     0.02/11454.94/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.23e    0.00/1310.59u     0.06/11455.35/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.24e    0.00/1310.60u     0.03/11455.68/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.25e    0.00/1310.61u     0.07/11456.11/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.26e    0.00/1310.62u     0.00/11456.43/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.27e    0.00/1310.63u     0.03/11456.84/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.28e    0.00/1310.63u     0.03/11457.22/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.28e    0.00/1310.64u     0.03/11457.25/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.28e    0.00/1310.64u     0.00/11457.25/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.29e    0.00/1310.64u     0.04/11457.29/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.29e    0.00/1310.64u     0.01/11457.30/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.29e    0.00/1310.64u     0.02/11457.32/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.29e    0.00/1310.64u     0.00/11457.32/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.30e    0.00/1310.65u     0.05/11457.37/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.30e    0.00/1310.65u     0.00/11457.37/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.30e    0.00/1310.65u     0.04/11457.41/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.31e    0.00/1310.66u     0.01/11457.55/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.31e    0.00/1310.66u     0.02/11457.78/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.32e    0.00/1310.67u     0.00/11458.00/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.32e    0.00/1310.67u     0.04/11458.24/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.33e    0.00/1310.68u     0.00/11458.44/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.33e    0.00/1310.68u     0.02/11458.66/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.34e    0.00/1310.69u     0.00/11458.86/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.34e    0.00/1310.69u     0.03/11459.10/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.35e    0.00/1310.70u     0.00/11459.32/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.36e    0.00/1310.70u     0.02/11459.55/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.36e    0.00/1310.71u     0.09/11459.64/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.37e    0.00/1310.72u     0.00/11460.60/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.38e    0.00/1310.73u     0.00/11461.07/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.40e    0.00/1310.74u     0.00/11461.55/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.41e    0.00/1310.75u     0.00/11462.00/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.42e    0.00/1310.76u     0.08/11462.48/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.43e    0.00/1310.77u     0.00/11462.86/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.43e    0.00/1310.78u     0.02/11463.17/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.44e    0.00/1310.78u     0.02/11463.19/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.44e    0.00/1310.78u     0.00/11463.19/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.44e    0.00/1310.78u     0.05/11463.23/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.44e    0.00/1310.78u     0.03/11463.27/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.45e    0.00/1310.79u     0.01/11463.27/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.45e    0.00/1310.79u     0.01/11463.28/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.45e    0.00/1310.79u     0.05/11463.33/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.45e    0.00/1310.79u     0.00/11463.33/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.45e    0.00/1310.79u     0.02/11463.35/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.46e    0.00/1310.79u     0.00/11463.35/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.46e    0.00/1310.80u     0.04/11463.38/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.46e    0.00/1310.80u     0.02/11463.41/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.46e    0.00/1310.80u     0.04/11463.45/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.47e    0.00/1310.80u     0.01/11463.45/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.47e    0.00/1310.80u     0.03/11463.48/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.47e    0.00/1310.80u     0.00/11463.48/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.47e    0.00/1310.81u     0.05/11463.54/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.47e    0.00/1310.81u     0.02/11463.56/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.48e    0.00/1310.81u     0.03/11463.59/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.48e    0.00/1310.81u     0.00/11463.59/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.48e    0.00/1310.81u     0.07/11463.66/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.48e    0.00/1310.82u     0.00/11463.66/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.49e    0.00/1310.82u     0.05/11463.71/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.49e    0.00/1310.82u     0.01/11463.72/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.49e    0.00/1310.82u     0.02/11463.74/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.49e    0.00/1310.82u     0.01/11463.75/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.49e    0.00/1310.82u     0.05/11463.80/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.50e    0.00/1310.83u     0.02/11463.83/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.50e    0.00/1310.83u     0.04/11463.87/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.50e    0.00/1310.83u     0.02/11463.89/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.50e    0.00/1310.83u     0.10/11464.00/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.50e    0.00/1310.83u     0.00/11464.00/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.51e    0.00/1310.84u     0.09/11464.09/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.51e    0.00/1310.84u     0.00/11464.09/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.51e    0.00/1310.84u     0.07/11464.16/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.51e    0.00/1310.84u     0.03/11464.19/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.52e    0.00/1310.85u     0.00/11464.70/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.53e    0.00/1310.86u     0.07/11465.19/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.54e    0.00/1310.87u     0.04/11465.70/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.55e    0.00/1310.88u     0.00/11466.18/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.56e    0.00/1310.89u     0.07/11466.63/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.57e    0.00/1310.89u     0.02/11466.66/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr0/smartconnect_2/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 528.57e    0.00/1310.90u     0.01/11466.66/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.57e    0.00/1310.90u     0.04/11466.70/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.57e    0.00/1310.90u     0.01/11466.71/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.58e    0.00/1310.90u     0.09/11466.79/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr0/smartconnect_2/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 528.58e    0.00/1310.90u     0.01/11466.80/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.58e    0.00/1310.91u     0.00/11466.91/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.58e    0.00/1310.91u     0.00/11466.91/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.58e    0.00/1310.91u     0.07/11466.98/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.59e    0.00/1310.91u     0.03/11467.01/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.59e    0.00/1310.92u     0.11/11467.12/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.59e    0.00/1310.92u     0.01/11467.13/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.59e    0.00/1310.92u     0.01/11467.38/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.60e    0.00/1310.92u     0.01/11467.39/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.60e    0.00/1310.93u     0.00/11467.61/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.61e    0.00/1310.93u     0.02/11467.62/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.61e    0.00/1310.93u     0.14/11467.87/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.62e    0.00/1310.94u     0.03/11467.90/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.62e    0.00/1310.94u     0.00/11468.13/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.62e    0.00/1310.94u     0.03/11468.16/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.63e    0.00/1310.95u     0.06/11468.64/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.64e    0.00/1310.96u     0.01/11469.10/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.65e    0.00/1310.97u     0.02/11469.62/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.67e    0.00/1310.98u     0.05/11470.06/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.67e    0.00/1310.98u     0.00/11470.06/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr0/smartconnect_3/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 528.67e    0.00/1310.98u     0.02/11470.08/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.67e    0.00/1310.99u     0.04/11470.12/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr0/smartconnect_3/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 528.67e    0.00/1310.99u     0.00/11470.12/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.68e    0.00/1310.99u     0.01/11470.21/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr0/smartconnect_3/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 528.68e    0.00/1310.99u     0.02/11470.23/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.68e    0.00/1311.00u     0.07/11470.30/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr0/smartconnect_3/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 528.68e    0.00/1311.00u     0.01/11470.32/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.69e    0.00/1311.00u     0.09/11470.40/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.69e    0.00/1311.00u     0.00/11470.40/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.69e    0.00/1311.00u     0.07/11470.48/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.69e    0.00/1311.00u     0.01/11470.48/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.70e    0.00/1311.01u     0.01/11470.77/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.70e    0.00/1311.01u     0.02/11470.79/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.70e    0.00/1311.02u     0.05/11471.05/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.71e    0.00/1311.02u     0.02/11471.07/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.71e    0.00/1311.02u     0.01/11471.31/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.71e    0.00/1311.03u     0.02/11471.33/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.72e    0.00/1311.03u     0.02/11471.58/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.72e    0.00/1311.03u     0.01/11471.59/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.73e    0.00/1311.04u     0.06/11472.06/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.74e    0.00/1311.05u     0.00/11472.59/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.75e    0.00/1311.06u     0.00/11473.04/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.76e    0.00/1311.07u     0.02/11473.52/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.76e    0.00/1311.07u     0.03/11473.55/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.77e    0.00/1311.08u     0.00/11473.55/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.77e    0.00/1311.08u     0.05/11473.60/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr0/smartconnect_4/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 528.77e    0.00/1311.08u     0.01/11473.61/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.77e    0.00/1311.08u     0.06/11473.67/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.77e    0.00/1311.08u     0.00/11473.67/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.78e    0.00/1311.09u     0.00/11473.71/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr0/smartconnect_4/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 528.78e    0.00/1311.09u     0.01/11473.72/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.78e    0.00/1311.09u     0.02/11473.73/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.78e    0.00/1311.09u     0.00/11473.73/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.79e    0.00/1311.10u     0.04/11473.77/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.79e    0.00/1311.10u     0.00/11473.77/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.80e    0.00/1311.11u     0.00/11474.01/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.81e    0.00/1311.12u     0.00/11474.27/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.81e    0.00/1311.12u     0.07/11474.39/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.82e    0.00/1311.13u     0.08/11474.47/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.83e    0.00/1311.14u     0.01/11474.58/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.83e    0.00/1311.14u     0.00/11474.58/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.84e    0.00/1311.15u     0.00/11474.70/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.85e    0.00/1311.16u     0.05/11474.91/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.86e    0.00/1311.17u     0.04/11475.11/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.88e    0.00/1311.18u     0.05/11475.35/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.88e    0.00/1311.19u     0.00/11475.35/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr0/smartconnect_5/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 528.88e    0.00/1311.19u     0.02/11475.37/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.88e    0.00/1311.19u     0.04/11475.40/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr0/smartconnect_5/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 528.89e    0.00/1311.19u     0.00/11475.40/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.89e    0.00/1311.19u     0.05/11475.46/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr0/smartconnect_5/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 528.89e    0.00/1311.20u     0.00/11475.46/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.89e    0.00/1311.20u     0.02/11475.47/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr0/smartconnect_5/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 528.89e    0.00/1311.20u     0.00/11475.47/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.90e    0.00/1311.20u     0.05/11475.52/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.90e    0.00/1311.20u     0.00/11475.52/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.90e    0.00/1311.21u     0.04/11475.56/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.90e    0.00/1311.21u     0.02/11475.58/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.91e    0.00/1311.21u     0.03/11475.66/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.91e    0.00/1311.21u     0.02/11475.68/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.91e    0.00/1311.22u     0.06/11475.78/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.92e    0.00/1311.22u     0.01/11475.79/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.92e    0.00/1311.22u     0.03/11475.88/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.92e    0.00/1311.23u     0.01/11475.88/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.93e    0.00/1311.23u     0.07/11475.97/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.93e    0.00/1311.23u     0.02/11475.99/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.94e    0.00/1311.24u     0.02/11476.25/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.95e    0.00/1311.25u     0.00/11476.61/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.96e    0.00/1311.26u     0.03/11477.04/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.97e    0.00/1311.27u     0.00/11477.50/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.97e    0.00/1311.27u     0.02/11477.52/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.98e    0.00/1311.27u     0.00/11477.52/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.98e    0.00/1311.28u     0.04/11477.55/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.98e    0.00/1311.28u     0.01/11477.56/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.98e    0.00/1311.28u     0.02/11477.59/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.99e    0.00/1311.28u     0.00/11477.59/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.99e    0.00/1311.28u     0.05/11477.63/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.99e    0.00/1311.29u     0.00/11477.63/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.99e    0.00/1311.29u     0.03/11477.66/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 528.99e    0.00/1311.29u     0.00/11477.66/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.00e    0.00/1311.29u     0.04/11477.70/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.00e    0.00/1311.29u     0.01/11477.70/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.00e    0.00/1311.30u     0.05/11477.81/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.01e    0.00/1311.30u     0.02/11477.83/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.01e    0.00/1311.30u     0.03/11477.91/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.01e    0.00/1311.31u     0.02/11477.93/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.02e    0.00/1311.31u     0.03/11478.04/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.02e    0.00/1311.31u     0.02/11478.05/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.02e    0.00/1311.31u     0.06/11478.14/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.03e    0.00/1311.32u     0.01/11478.15/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.04e    0.00/1311.33u     0.00/11478.59/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.05e    0.00/1311.34u     0.00/11479.02/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.06e    0.00/1311.35u     0.00/11479.45/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.07e    0.00/1311.36u     0.00/11479.88/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.07e    0.00/1311.36u     0.05/11479.94/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.07e    0.00/1311.36u     0.00/11479.94/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.07e    0.00/1311.36u     0.02/11479.95/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.08e    0.00/1311.36u     0.00/11479.95/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.08e    0.00/1311.37u     0.03/11479.98/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.08e    0.00/1311.37u     0.01/11479.99/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.08e    0.00/1311.37u     0.03/11480.02/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.09e    0.00/1311.37u     0.01/11480.03/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.09e    0.00/1311.37u     0.03/11480.05/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.09e    0.00/1311.37u     0.00/11480.05/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.09e    0.00/1311.38u     0.04/11480.09/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.09e    0.00/1311.38u     0.01/11480.10/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.10e    0.00/1311.39u     0.00/11480.55/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.12e    0.00/1311.40u     0.00/11481.19/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.12e    0.00/1311.40u     0.06/11481.30/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.13e    0.00/1311.41u     0.00/11481.48/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.13e    0.00/1311.41u     0.10/11481.63/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.14e    0.00/1311.41u     0.00/11481.75/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.15e    0.00/1311.42u     0.00/11482.23/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.16e    0.00/1311.43u     0.01/11482.68/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.17e    0.00/1311.44u     0.00/11483.15/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.18e    0.00/1311.45u     0.03/11483.58/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.18e    0.00/1311.46u     0.00/11483.58/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.18e    0.00/1311.46u     0.01/11483.59/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.19e    0.00/1311.46u     0.06/11483.65/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.19e    0.00/1311.46u     0.00/11483.65/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.19e    0.00/1311.46u     0.02/11483.67/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.19e    0.00/1311.47u     0.00/11483.67/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.19e    0.00/1311.47u     0.04/11483.71/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.20e    0.00/1311.47u     0.00/11483.71/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.20e    0.00/1311.47u     0.05/11483.82/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.21e    0.00/1311.48u     0.05/11483.88/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.21e    0.00/1311.48u     0.01/11483.96/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.21e    0.00/1311.48u     0.00/11484.02/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.23e    0.00/1311.50u     0.02/11485.68/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.24e    0.00/1311.51u     0.00/11486.88/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.26e    0.00/1311.53u     0.04/11487.62/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.27e    0.00/1311.54u     0.02/11488.38/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.29e    0.00/1311.56u     0.02/11489.05/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.31e    0.00/1311.57u     0.02/11490.22/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.32e    0.00/1311.59u     0.01/11490.99/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.34e    0.00/1311.60u     0.02/11491.72/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.35e    0.00/1311.61u     0.00/11492.16/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.36e    0.00/1311.62u     0.02/11492.61/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.36e    0.00/1311.62u     0.00/11492.61/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.36e    0.00/1311.62u     0.00/11492.61/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.36e    0.00/1311.62u     0.04/11492.65/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.37e    0.00/1311.63u     0.00/11492.82/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.37e    0.00/1311.63u     0.04/11493.07/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.38e    0.00/1311.64u     0.00/11493.29/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 529.38e    0.00/1311.65u     0.03/11493.52/13882.75/13914.77MB UpdateTimingTA
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr0_rm2_compile/slr0_rm2_compile.runs/impl_1/design_1_i_rp_slr0_rp_slr0_rm2_routed/rp_slr0_late.xdc] for cell 'design_1_i/rp_slr0'
Reading XDEF placement.
Reading placer database...
checkIsVerboseEnabled:  Chk: 5 Tcl: 0
checkIsVerboseEnabled:  Chk: 1 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 13914.766 ; gain = 0.000 ; free physical = 40188 ; free virtual = 185272
Restored from archive | CPU: 20.370000 secs | Memory: 222.957703 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 13914.766 ; gain = 0.000 ; free physical = 40206 ; free virtual = 185290
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr1_rm2_compile/slr1_rm2_compile.runs/impl_1/design_1_i_rp_slr1_rp_slr1_rm2_routed/rp_slr1_late.xdc] for cell 'design_1_i/rp_slr1'
stats:    0.00/ 553.20e    0.00/1335.07u     0.00/11717.17/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 553.21e    0.00/1335.08u     0.16/11718.30/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 553.23e    0.00/1335.10u     0.01/11718.98/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 553.23e    0.00/1335.11u     0.04/11719.20/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.88e    0.00/1336.56u     0.00/11777.45/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.88e    0.00/1336.57u     0.01/11777.58/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.89e    0.00/1336.57u     0.00/11777.58/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.89e    0.00/1336.57u     0.02/11777.63/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.89e    0.00/1336.58u     0.01/11777.68/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.90e    0.00/1336.58u     0.01/11777.69/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.90e    0.00/1336.58u     0.00/11777.74/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.90e    0.00/1336.59u     0.04/11777.78/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.91e    0.00/1336.59u     0.00/11777.81/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.91e    0.00/1336.59u     0.03/11777.84/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.92e    0.00/1336.60u     0.01/11777.89/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.92e    0.00/1336.60u     0.00/11777.89/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.92e    0.00/1336.60u     0.04/11777.93/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.92e    0.00/1336.61u     0.02/11777.95/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.93e    0.00/1336.61u     0.01/11777.96/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.93e    0.00/1336.61u     0.00/11777.96/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.93e    0.00/1336.61u     0.03/11777.99/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.93e    0.00/1336.61u     0.01/11778.00/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.93e    0.00/1336.62u     0.05/11778.05/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.94e    0.00/1336.62u     0.02/11778.07/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.94e    0.00/1336.62u     0.03/11778.09/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.94e    0.00/1336.62u     0.02/11778.11/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.94e    0.00/1336.62u     0.04/11778.15/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.94e    0.00/1336.63u     0.00/11778.15/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.95e    0.00/1336.63u     0.02/11778.18/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.95e    0.00/1336.63u     0.01/11778.18/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.95e    0.00/1336.63u     0.03/11778.21/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.95e    0.00/1336.63u     0.00/11778.21/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.96e    0.00/1336.64u     0.05/11778.26/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.96e    0.00/1336.64u     0.00/11778.26/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.96e    0.00/1336.64u     0.01/11778.27/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.96e    0.00/1336.64u     0.01/11778.28/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.96e    0.00/1336.64u     0.03/11778.31/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.97e    0.00/1336.64u     0.02/11778.32/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.97e    0.00/1336.65u     0.04/11778.36/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.97e    0.00/1336.65u     0.00/11778.36/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.98e    0.00/1336.65u     0.04/11778.61/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.98e    0.00/1336.66u     0.01/11778.70/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 554.99e    0.00/1336.67u     0.02/11778.80/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.00e    0.00/1336.67u     0.01/11778.88/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.00e    0.00/1336.68u     0.04/11779.05/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.01e    0.00/1336.68u     0.01/11779.15/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.02e    0.00/1336.69u     0.00/11779.22/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.02e    0.00/1336.69u     0.03/11779.46/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.03e    0.00/1336.70u     0.05/11779.52/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.03e    0.00/1336.70u     0.02/11779.53/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.03e    0.00/1336.70u     0.03/11779.56/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.03e    0.00/1336.70u     0.01/11779.57/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.03e    0.00/1336.71u     0.02/11779.59/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.04e    0.00/1336.71u     0.02/11779.60/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.04e    0.00/1336.71u     0.04/11779.64/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.04e    0.00/1336.71u     0.00/11779.64/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.04e    0.00/1336.71u     0.05/11779.69/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.05e    0.00/1336.72u     0.02/11779.71/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.05e    0.00/1336.72u     0.01/11779.72/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.05e    0.00/1336.72u     0.00/11779.72/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.05e    0.00/1336.72u     0.04/11779.76/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.05e    0.00/1336.73u     0.00/11779.76/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.06e    0.00/1336.73u     0.02/11779.78/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.06e    0.00/1336.73u     0.02/11779.80/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.07e    0.00/1336.74u     0.00/11779.88/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.08e    0.00/1336.75u     0.00/11779.91/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.08e    0.00/1336.75u     0.02/11779.93/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.09e    0.00/1336.76u     0.05/11780.11/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.10e    0.00/1336.76u     0.02/11780.13/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr1/smartconnect_2/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 555.10e    0.00/1336.76u     0.00/11780.13/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.10e    0.00/1336.77u     0.01/11780.14/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.10e    0.00/1336.77u     0.02/11780.16/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.10e    0.00/1336.77u     0.03/11780.19/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr1/smartconnect_2/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 555.11e    0.00/1336.77u     0.02/11780.21/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.11e    0.00/1336.77u     0.03/11780.25/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.11e    0.00/1336.78u     0.02/11780.26/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.11e    0.00/1336.78u     0.02/11780.28/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.12e    0.00/1336.78u     0.00/11780.28/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.12e    0.00/1336.78u     0.04/11780.32/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.12e    0.00/1336.78u     0.00/11780.32/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.12e    0.00/1336.79u     0.06/11780.42/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.13e    0.00/1336.79u     0.03/11780.45/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.13e    0.00/1336.79u     0.07/11780.54/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.13e    0.00/1336.80u     0.01/11780.55/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.14e    0.00/1336.80u     0.03/11780.58/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.14e    0.00/1336.80u     0.00/11780.58/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.14e    0.00/1336.80u     0.03/11780.61/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.14e    0.00/1336.80u     0.00/11780.61/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.15e    0.00/1336.81u     0.05/11780.93/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.16e    0.00/1336.82u     0.00/11781.17/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.17e    0.00/1336.83u     0.05/11781.43/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.18e    0.00/1336.84u     0.05/11781.68/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.18e    0.00/1336.84u     0.04/11781.72/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr1/smartconnect_3/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 555.18e    0.00/1336.84u     0.00/11781.72/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.18e    0.00/1336.84u     0.00/11781.72/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr1/smartconnect_3/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 555.19e    0.00/1336.84u     0.00/11781.72/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.19e    0.00/1336.85u     0.05/11781.77/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr1/smartconnect_3/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 555.19e    0.00/1336.85u     0.01/11781.78/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.19e    0.00/1336.85u     0.02/11781.80/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr1/smartconnect_3/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 555.20e    0.00/1336.85u     0.00/11781.80/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.20e    0.00/1336.85u     0.04/11781.84/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.20e    0.00/1336.86u     0.00/11781.84/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.20e    0.00/1336.86u     0.04/11781.88/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.20e    0.00/1336.86u     0.01/11781.88/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.21e    0.00/1336.87u     0.04/11781.96/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.21e    0.00/1336.87u     0.06/11782.02/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.22e    0.00/1336.87u     0.11/11782.20/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.22e    0.00/1336.88u     0.02/11782.22/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.22e    0.00/1336.88u     0.02/11782.24/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.22e    0.00/1336.88u     0.00/11782.24/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.23e    0.00/1336.88u     0.03/11782.27/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.23e    0.00/1336.88u     0.00/11782.27/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.24e    0.00/1336.89u     0.04/11782.55/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.25e    0.00/1336.90u     0.00/11782.84/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.26e    0.00/1336.91u     0.03/11783.09/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.26e    0.00/1336.92u     0.06/11783.38/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.27e    0.00/1336.92u     0.03/11783.41/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.27e    0.00/1336.92u     0.00/11783.41/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.27e    0.00/1336.92u     0.04/11783.45/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr1/smartconnect_4/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 555.27e    0.00/1336.92u     0.02/11783.46/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.28e    0.00/1336.93u     0.08/11783.54/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.28e    0.00/1336.93u     0.03/11783.57/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.28e    0.00/1336.93u     0.05/11783.62/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr1/smartconnect_4/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 555.28e    0.00/1336.93u     0.01/11783.63/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.28e    0.00/1336.93u     0.10/11783.73/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.29e    0.00/1336.94u     0.00/11783.73/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.29e    0.00/1336.94u     0.08/11783.81/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.29e    0.00/1336.94u     0.02/11783.84/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.30e    0.00/1336.95u     0.07/11784.07/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.31e    0.00/1336.96u     0.00/11784.40/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.32e    0.00/1336.96u     0.01/11784.48/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.32e    0.00/1336.97u     0.09/11784.57/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.32e    0.00/1336.97u     0.01/11784.66/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.33e    0.00/1336.97u     0.03/11784.70/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.33e    0.00/1336.98u     0.00/11784.95/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.34e    0.00/1336.99u     0.03/11785.18/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.35e    0.00/1337.00u     0.00/11785.48/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.36e    0.00/1337.00u     0.00/11785.71/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.36e    0.00/1337.01u     0.05/11785.77/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr1/smartconnect_5/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 555.37e    0.00/1337.01u     0.03/11785.80/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.37e    0.00/1337.01u     0.08/11785.88/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr1/smartconnect_5/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 555.37e    0.00/1337.01u     0.02/11785.89/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.37e    0.00/1337.02u     0.08/11785.97/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr1/smartconnect_5/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 555.37e    0.00/1337.02u     0.01/11785.98/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.38e    0.00/1337.02u     0.09/11786.07/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr1/smartconnect_5/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 555.38e    0.00/1337.02u     0.03/11786.10/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.38e    0.00/1337.02u     0.09/11786.19/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.38e    0.00/1337.03u     0.00/11786.20/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.39e    0.00/1337.03u     0.08/11786.28/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.39e    0.00/1337.03u     0.02/11786.30/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.39e    0.00/1337.03u     0.13/11786.52/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.39e    0.00/1337.04u     0.02/11786.54/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.40e    0.00/1337.04u     0.02/11786.76/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.40e    0.00/1337.04u     0.03/11786.79/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.40e    0.00/1337.05u     0.06/11786.85/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.41e    0.00/1337.05u     0.01/11786.86/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.41e    0.00/1337.05u     0.07/11786.93/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.41e    0.00/1337.05u     0.00/11786.93/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.42e    0.00/1337.06u     0.02/11787.27/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.43e    0.00/1337.07u     0.00/11787.56/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.44e    0.00/1337.08u     0.00/11787.87/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.44e    0.00/1337.08u     0.00/11788.23/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.45e    0.00/1337.09u     0.06/11788.29/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.45e    0.00/1337.09u     0.02/11788.30/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.45e    0.00/1337.09u     0.06/11788.36/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.45e    0.00/1337.09u     0.02/11788.39/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.46e    0.00/1337.09u     0.11/11788.49/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.46e    0.00/1337.10u     0.00/11788.50/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.46e    0.00/1337.10u     0.04/11788.54/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.46e    0.00/1337.10u     0.02/11788.55/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.47e    0.00/1337.10u     0.00/11788.56/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.47e    0.00/1337.10u     0.00/11788.56/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.47e    0.00/1337.11u     0.03/11788.59/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.47e    0.00/1337.11u     0.00/11788.59/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.48e    0.00/1337.11u     0.00/11788.73/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.48e    0.00/1337.12u     0.02/11788.75/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.48e    0.00/1337.12u     0.02/11788.80/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.49e    0.00/1337.12u     0.05/11788.85/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.49e    0.00/1337.13u     0.02/11788.88/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.49e    0.00/1337.13u     0.00/11788.88/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.49e    0.00/1337.13u     0.02/11788.90/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.50e    0.00/1337.13u     0.02/11788.91/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.50e    0.00/1337.14u     0.00/11788.95/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.51e    0.00/1337.15u     0.00/11788.99/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.52e    0.00/1337.16u     0.04/11789.05/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.53e    0.00/1337.16u     0.04/11789.12/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.53e    0.00/1337.17u     0.04/11789.16/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.53e    0.00/1337.17u     0.00/11789.16/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.54e    0.00/1337.17u     0.01/11789.17/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.54e    0.00/1337.17u     0.03/11789.20/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.54e    0.00/1337.18u     0.05/11789.25/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.54e    0.00/1337.18u     0.00/11789.25/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.54e    0.00/1337.18u     0.01/11789.26/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.55e    0.00/1337.18u     0.02/11789.28/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.55e    0.00/1337.18u     0.04/11789.32/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.55e    0.00/1337.18u     0.00/11789.32/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.55e    0.00/1337.19u     0.05/11789.38/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.55e    0.00/1337.19u     0.02/11789.39/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.56e    0.00/1337.20u     0.06/11789.62/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.58e    0.00/1337.21u     0.10/11789.82/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.58e    0.00/1337.21u     0.02/11789.88/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.58e    0.00/1337.21u     0.06/11789.94/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.59e    0.00/1337.22u     0.00/11789.97/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.59e    0.00/1337.22u     0.03/11790.00/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.60e    0.00/1337.23u     0.00/11790.13/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.60e    0.00/1337.23u     0.05/11790.24/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.61e    0.00/1337.24u     0.00/11790.39/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.62e    0.00/1337.25u     0.03/11790.65/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.62e    0.00/1337.25u     0.02/11790.67/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.63e    0.00/1337.25u     0.00/11790.67/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.63e    0.00/1337.25u     0.04/11790.71/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.63e    0.00/1337.25u     0.00/11790.71/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.63e    0.00/1337.26u     0.03/11790.75/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.63e    0.00/1337.26u     0.02/11790.77/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.64e    0.00/1337.26u     0.04/11790.80/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.64e    0.00/1337.26u     0.00/11790.80/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.64e    0.00/1337.27u     0.03/11790.89/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.65e    0.00/1337.27u     0.04/11791.01/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.65e    0.00/1337.28u     0.02/11791.09/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.65e    0.00/1337.28u     0.01/11791.18/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.66e    0.00/1337.29u     0.04/11791.43/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.67e    0.00/1337.29u     0.00/11791.68/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.68e    0.00/1337.30u     0.00/11791.93/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.68e    0.00/1337.31u     0.02/11792.16/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.69e    0.00/1337.31u     0.01/11792.43/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.70e    0.00/1337.32u     0.05/11792.71/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.71e    0.00/1337.33u     0.07/11793.05/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.71e    0.00/1337.33u     0.00/11793.38/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.72e    0.00/1337.34u     0.05/11793.71/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.73e    0.00/1337.35u     0.06/11794.06/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.73e    0.00/1337.35u     0.00/11794.06/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.73e    0.00/1337.35u     0.02/11794.08/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.74e    0.00/1337.35u     0.06/11794.14/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.74e    0.00/1337.36u     0.07/11794.21/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.74e    0.00/1337.36u     0.04/11794.25/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.75e    0.00/1337.36u     0.06/11794.31/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 555.75e    0.00/1337.37u     0.01/11794.34/13882.75/13914.77MB UpdateTimingTA
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr1_rm2_compile/slr1_rm2_compile.runs/impl_1/design_1_i_rp_slr1_rp_slr1_rm2_routed/rp_slr1_late.xdc] for cell 'design_1_i/rp_slr1'
Reading XDEF placement.
Reading placer database...
checkIsVerboseEnabled:  Chk: 5 Tcl: 0
checkIsVerboseEnabled:  Chk: 1 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 13914.766 ; gain = 0.000 ; free physical = 41620 ; free virtual = 186704
Restored from archive | CPU: 37.920000 secs | Memory: 368.239746 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 13914.766 ; gain = 0.000 ; free physical = 41605 ; free virtual = 186689
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr2_rm2_compile/slr2_rm2_compile.runs/impl_1/design_1_i_rp_slr2_rp_slr2_rm2_routed/rp_slr2_late.xdc] for cell 'design_1_i/rp_slr2'
stats:    0.00/ 597.29e    0.00/1377.86u     0.00/12119.96/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 597.31e    0.00/1377.88u     0.00/12121.02/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 597.34e    0.00/1377.91u     0.00/12122.46/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 597.36e    0.00/1377.93u     0.00/12122.98/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 597.45e    0.00/1378.01u     0.00/12126.24/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 597.47e    0.00/1378.03u     0.00/12126.68/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 597.49e    0.00/1378.06u     0.00/12127.50/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 597.51e    0.00/1378.07u     0.00/12128.13/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 597.59e    0.00/1378.15u     0.00/12135.47/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 597.62e    0.00/1378.17u     0.04/12135.70/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 597.64e    0.00/1378.19u     0.00/12136.81/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 597.66e    0.00/1378.21u     0.00/12136.83/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.17e    0.00/1379.54u     0.00/12157.27/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.17e    0.00/1379.55u     0.01/12157.41/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.17e    0.00/1379.55u     0.00/12157.48/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.18e    0.00/1379.55u     0.00/12157.52/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.18e    0.00/1379.56u     0.02/12157.62/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.18e    0.00/1379.56u     0.00/12157.65/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.19e    0.00/1379.57u     0.03/12157.71/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.19e    0.00/1379.57u     0.01/12157.72/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.20e    0.00/1379.57u     0.00/12157.77/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.20e    0.00/1379.58u     0.02/12157.79/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.20e    0.00/1379.58u     0.01/12157.85/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.21e    0.00/1379.58u     0.02/12157.88/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.21e    0.00/1379.58u     0.02/12157.89/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.21e    0.00/1379.59u     0.01/12157.90/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.21e    0.00/1379.59u     0.04/12157.94/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.22e    0.00/1379.59u     0.01/12157.95/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.22e    0.00/1379.59u     0.03/12157.98/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.22e    0.00/1379.60u     0.00/12157.98/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.22e    0.00/1379.60u     0.04/12158.02/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.22e    0.00/1379.60u     0.01/12158.03/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.23e    0.00/1379.60u     0.02/12158.05/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.23e    0.00/1379.60u     0.02/12158.07/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.23e    0.00/1379.61u     0.01/12158.11/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.23e    0.00/1379.61u     0.00/12158.11/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.24e    0.00/1379.61u     0.00/12158.14/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.24e    0.00/1379.61u     0.01/12158.14/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.24e    0.00/1379.61u     0.02/12158.16/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.24e    0.00/1379.62u     0.00/12158.16/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.24e    0.00/1379.62u     0.02/12158.21/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.25e    0.00/1379.62u     0.00/12158.21/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.25e    0.00/1379.62u     0.01/12158.21/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.25e    0.00/1379.62u     0.01/12158.22/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.25e    0.00/1379.63u     0.03/12158.25/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.25e    0.00/1379.63u     0.01/12158.26/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.26e    0.00/1379.63u     0.00/12158.30/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.26e    0.00/1379.63u     0.00/12158.30/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.27e    0.00/1379.64u     0.00/12158.56/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.27e    0.00/1379.65u     0.04/12158.69/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.28e    0.00/1379.65u     0.00/12158.91/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.28e    0.00/1379.66u     0.01/12158.99/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.29e    0.00/1379.66u     0.00/12159.22/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.30e    0.00/1379.67u     0.01/12159.31/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.30e    0.00/1379.67u     0.02/12159.41/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.31e    0.00/1379.68u     0.02/12159.67/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.31e    0.00/1379.68u     0.01/12159.68/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.31e    0.00/1379.68u     0.00/12159.68/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.32e    0.00/1379.68u     0.04/12159.73/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.32e    0.00/1379.69u     0.00/12159.73/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.32e    0.00/1379.69u     0.01/12159.74/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.32e    0.00/1379.69u     0.02/12159.75/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.33e    0.00/1379.69u     0.04/12159.79/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.33e    0.00/1379.69u     0.01/12159.80/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.33e    0.00/1379.69u     0.03/12159.83/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.33e    0.00/1379.70u     0.02/12159.85/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.33e    0.00/1379.70u     0.02/12159.86/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.34e    0.00/1379.70u     0.01/12159.88/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.34e    0.00/1379.70u     0.04/12159.91/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.34e    0.00/1379.71u     0.02/12159.93/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.34e    0.00/1379.71u     0.02/12159.95/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.34e    0.00/1379.71u     0.02/12159.96/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.35e    0.00/1379.72u     0.00/12160.10/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.36e    0.00/1379.72u     0.02/12160.26/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.37e    0.00/1379.73u     0.01/12160.45/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.38e    0.00/1379.74u     0.07/12160.67/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.38e    0.00/1379.74u     0.02/12160.69/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr2/smartconnect_2/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 599.39e    0.00/1379.74u     0.00/12160.69/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.39e    0.00/1379.75u     0.03/12160.72/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.39e    0.00/1379.75u     0.00/12160.72/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.39e    0.00/1379.75u     0.02/12160.74/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr2/smartconnect_2/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 599.39e    0.00/1379.75u     0.02/12160.77/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.40e    0.00/1379.75u     0.00/12160.81/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.40e    0.00/1379.75u     0.00/12160.81/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.40e    0.00/1379.76u     0.01/12160.82/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.40e    0.00/1379.76u     0.01/12160.82/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.40e    0.00/1379.76u     0.05/12160.87/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.41e    0.00/1379.76u     0.05/12160.92/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.41e    0.00/1379.76u     0.05/12161.00/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.41e    0.00/1379.77u     0.02/12161.02/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.42e    0.00/1379.77u     0.01/12161.12/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.42e    0.00/1379.77u     0.05/12161.17/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.42e    0.00/1379.77u     0.05/12161.22/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.43e    0.00/1379.78u     0.02/12161.24/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.43e    0.00/1379.78u     0.02/12161.26/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.43e    0.00/1379.78u     0.02/12161.28/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.44e    0.00/1379.79u     0.00/12161.59/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.45e    0.00/1379.80u     0.06/12161.85/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.46e    0.00/1379.80u     0.00/12162.14/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.46e    0.00/1379.81u     0.02/12162.43/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.47e    0.00/1379.81u     0.03/12162.46/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr2/smartconnect_3/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 599.47e    0.00/1379.81u     0.00/12162.46/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.47e    0.00/1379.82u     0.01/12162.47/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr2/smartconnect_3/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 599.47e    0.00/1379.82u     0.02/12162.48/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.48e    0.00/1379.82u     0.04/12162.52/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr2/smartconnect_3/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 599.48e    0.00/1379.82u     0.01/12162.53/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.48e    0.00/1379.82u     0.07/12162.59/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr2/smartconnect_3/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 599.48e    0.00/1379.83u     0.00/12162.59/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.48e    0.00/1379.83u     0.00/12162.60/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.49e    0.00/1379.83u     0.00/12162.60/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.49e    0.00/1379.83u     0.04/12162.63/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.49e    0.00/1379.83u     0.02/12162.66/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.49e    0.00/1379.84u     0.00/12162.74/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.50e    0.00/1379.84u     0.02/12162.76/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.50e    0.00/1379.85u     0.01/12162.86/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.50e    0.00/1379.85u     0.03/12162.89/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.51e    0.00/1379.85u     0.03/12162.91/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.51e    0.00/1379.85u     0.04/12162.95/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.51e    0.00/1379.85u     0.04/12162.99/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.51e    0.00/1379.86u     0.00/12162.99/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.52e    0.00/1379.86u     0.00/12163.30/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.53e    0.00/1379.87u     0.07/12163.57/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.54e    0.00/1379.88u     0.02/12163.84/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.55e    0.00/1379.89u     0.06/12164.13/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.55e    0.00/1379.89u     0.03/12164.16/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.55e    0.00/1379.89u     0.02/12164.18/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.55e    0.00/1379.89u     0.02/12164.20/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr2/smartconnect_4/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 599.56e    0.00/1379.90u     0.02/12164.21/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.56e    0.00/1379.90u     0.04/12164.25/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.56e    0.00/1379.90u     0.01/12164.26/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.56e    0.00/1379.90u     0.03/12164.29/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr2/smartconnect_4/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 599.56e    0.00/1379.90u     0.00/12164.29/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.57e    0.00/1379.90u     0.02/12164.31/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.57e    0.00/1379.91u     0.02/12164.33/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.57e    0.00/1379.91u     0.04/12164.36/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.57e    0.00/1379.91u     0.01/12164.37/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.58e    0.00/1379.92u     0.12/12164.63/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.60e    0.00/1379.93u     0.00/12164.72/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.60e    0.00/1379.93u     0.00/12164.75/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.60e    0.00/1379.94u     0.02/12164.76/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.60e    0.00/1379.94u     0.01/12164.80/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.61e    0.00/1379.94u     0.02/12164.82/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.62e    0.00/1379.95u     0.00/12164.87/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.63e    0.00/1379.96u     0.00/12164.93/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.63e    0.00/1379.96u     0.05/12164.98/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.64e    0.00/1379.97u     0.04/12165.05/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.65e    0.00/1379.98u     0.01/12165.06/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr2/smartconnect_5/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 599.65e    0.00/1379.98u     0.02/12165.08/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.65e    0.00/1379.98u     0.01/12165.13/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr2/smartconnect_5/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 599.65e    0.00/1379.98u     0.00/12165.13/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.65e    0.00/1379.98u     0.01/12165.14/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr2/smartconnect_5/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 599.66e    0.00/1379.98u     0.01/12165.15/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.66e    0.00/1379.99u     0.02/12165.17/13882.75/13914.77MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr2/smartconnect_5/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 599.66e    0.00/1379.99u     0.02/12165.20/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.66e    0.00/1379.99u     0.05/12165.24/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.66e    0.00/1379.99u     0.00/12165.24/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.67e    0.00/1379.99u     0.03/12165.27/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.67e    0.00/1380.00u     0.01/12165.28/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.67e    0.00/1380.00u     0.01/12165.34/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.68e    0.00/1380.00u     0.04/12165.38/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.68e    0.00/1380.01u     0.02/12165.43/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.68e    0.00/1380.01u     0.02/12165.45/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.69e    0.00/1380.01u     0.03/12165.48/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.69e    0.00/1380.01u     0.01/12165.48/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.69e    0.00/1380.02u     0.02/12165.51/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.69e    0.00/1380.02u     0.00/12165.51/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.70e    0.00/1380.03u     0.00/12165.60/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.71e    0.00/1380.03u     0.03/12165.67/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.72e    0.00/1380.04u     0.09/12165.76/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.73e    0.00/1380.05u     0.04/12165.88/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.73e    0.00/1380.05u     0.04/12165.92/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.73e    0.00/1380.05u     0.00/12165.92/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.73e    0.00/1380.05u     0.01/12165.97/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.73e    0.00/1380.05u     0.00/12165.97/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.74e    0.00/1380.06u     0.03/12166.00/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.74e    0.00/1380.06u     0.00/12166.00/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.74e    0.00/1380.06u     0.04/12166.04/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.74e    0.00/1380.06u     0.02/12166.06/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.74e    0.00/1380.06u     0.02/12166.08/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.75e    0.00/1380.06u     0.02/12166.09/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.75e    0.00/1380.07u     0.05/12166.14/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.75e    0.00/1380.07u     0.00/12166.14/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.76e    0.00/1380.07u     0.02/12166.23/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.76e    0.00/1380.07u     0.03/12166.26/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.76e    0.00/1380.08u     0.09/12166.38/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.77e    0.00/1380.08u     0.02/12166.40/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.77e    0.00/1380.08u     0.03/12166.43/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.77e    0.00/1380.08u     0.02/12166.45/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.77e    0.00/1380.09u     0.03/12166.48/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.77e    0.00/1380.09u     0.02/12166.50/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.78e    0.00/1380.09u     0.00/12166.77/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.79e    0.00/1380.10u     0.08/12166.98/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.80e    0.00/1380.11u     0.00/12168.10/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.81e    0.00/1380.12u     0.01/12168.25/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.81e    0.00/1380.12u     0.03/12168.28/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.82e    0.00/1380.13u     0.01/12168.29/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.82e    0.00/1380.13u     0.02/12168.31/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.82e    0.00/1380.13u     0.02/12168.32/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.82e    0.00/1380.13u     0.05/12168.37/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.83e    0.00/1380.13u     0.00/12168.37/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.83e    0.00/1380.14u     0.04/12168.41/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.83e    0.00/1380.14u     0.00/12168.41/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.83e    0.00/1380.14u     0.03/12168.44/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.83e    0.00/1380.14u     0.02/12168.46/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.84e    0.00/1380.14u     0.06/12168.52/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.84e    0.00/1380.14u     0.00/12168.52/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.85e    0.00/1380.15u     0.01/12168.77/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.86e    0.00/1380.17u     0.02/12169.16/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.86e    0.00/1380.17u     0.02/12169.26/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.87e    0.00/1380.17u     0.02/12169.29/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.87e    0.00/1380.17u     0.02/12169.38/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.87e    0.00/1380.18u     0.02/12169.41/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.88e    0.00/1380.19u     0.00/12169.75/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.89e    0.00/1380.19u     0.00/12169.89/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.90e    0.00/1380.20u     0.04/12170.22/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.91e    0.00/1380.21u     0.04/12170.39/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.91e    0.00/1380.21u     0.01/12170.39/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.91e    0.00/1380.21u     0.02/12170.41/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.91e    0.00/1380.21u     0.02/12170.43/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.91e    0.00/1380.22u     0.01/12170.44/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.92e    0.00/1380.22u     0.05/12170.49/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.92e    0.00/1380.22u     0.02/12170.50/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.92e    0.00/1380.22u     0.02/12170.52/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.92e    0.00/1380.22u     0.00/12170.52/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.93e    0.00/1380.23u     0.05/12170.61/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.93e    0.00/1380.23u     0.04/12170.67/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.94e    0.00/1380.24u     0.00/12170.70/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.94e    0.00/1380.24u     0.00/12170.75/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.95e    0.00/1380.25u     0.00/12171.00/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.95e    0.00/1380.25u     0.05/12171.29/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.96e    0.00/1380.26u     0.03/12171.57/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.97e    0.00/1380.27u     0.05/12171.85/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.98e    0.00/1380.27u     0.00/12172.11/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.98e    0.00/1380.28u     0.00/12172.39/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 599.99e    0.00/1380.29u     0.01/12172.71/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 600.00e    0.00/1380.30u     0.02/12172.97/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 600.01e    0.00/1380.30u     0.00/12173.29/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 600.02e    0.00/1380.31u     0.00/12173.56/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 600.02e    0.00/1380.31u     0.00/12173.56/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 600.02e    0.00/1380.31u     0.02/12173.58/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 600.02e    0.00/1380.32u     0.03/12173.61/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 600.03e    0.00/1380.32u     0.02/12173.63/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 600.03e    0.00/1380.32u     0.00/12173.70/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 600.03e    0.00/1380.33u     0.00/12173.74/13882.75/13914.77MB UpdateTimingTA
stats:    0.00/ 600.04e    0.00/1380.33u     0.02/12173.85/13882.75/13914.77MB UpdateTimingTA
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr2_rm2_compile/slr2_rm2_compile.runs/impl_1/design_1_i_rp_slr2_rp_slr2_rm2_routed/rp_slr2_late.xdc] for cell 'design_1_i/rp_slr2'
Reading XDEF placement.
Reading placer database...
checkIsVerboseEnabled:  Chk: 5 Tcl: 0
checkIsVerboseEnabled:  Chk: 1 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 14198.691 ; gain = 283.926 ; free physical = 40464 ; free virtual = 186302
Restored from archive | CPU: 37.660000 secs | Memory: 333.047104 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 14198.691 ; gain = 283.926 ; free physical = 40462 ; free virtual = 186300
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr3_rm2_compile/slr3_rm2_compile.runs/impl_1/design_1_i_rp_slr3_rp_slr3_rm2_routed/rp_slr3_late.xdc] for cell 'design_1_i/rp_slr3'
stats:    0.00/ 641.21e    0.00/1420.17u     0.00/12477.13/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 641.22e    0.00/1420.18u     0.00/12477.60/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 641.24e    0.00/1420.20u     0.00/12478.27/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 641.25e    0.00/1420.21u     0.14/12478.59/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.47e    0.00/1421.28u     0.00/12480.21/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.48e    0.00/1421.29u     0.01/12480.32/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.48e    0.00/1421.29u     0.01/12480.36/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.49e    0.00/1421.30u     0.00/12480.46/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.49e    0.00/1421.30u     0.02/12480.59/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.50e    0.00/1421.30u     0.00/12480.60/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.50e    0.00/1421.31u     0.00/12480.64/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.50e    0.00/1421.31u     0.01/12480.65/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.51e    0.00/1421.32u     0.00/12480.70/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.51e    0.00/1421.32u     0.01/12480.71/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.52e    0.00/1421.32u     0.01/12480.75/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.52e    0.00/1421.33u     0.01/12480.76/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.52e    0.00/1421.33u     0.00/12480.79/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.52e    0.00/1421.33u     0.00/12480.79/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.53e    0.00/1421.33u     0.04/12480.83/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.53e    0.00/1421.33u     0.01/12480.84/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.53e    0.00/1421.33u     0.01/12480.87/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.53e    0.00/1421.34u     0.00/12480.87/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.53e    0.00/1421.34u     0.03/12480.89/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.54e    0.00/1421.34u     0.00/12480.89/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.54e    0.00/1421.34u     0.01/12480.90/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.54e    0.00/1421.34u     0.00/12480.90/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.55e    0.00/1421.35u     0.00/12480.94/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.55e    0.00/1421.35u     0.01/12480.95/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.55e    0.00/1421.35u     0.00/12480.99/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.55e    0.00/1421.35u     0.00/12480.99/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.55e    0.00/1421.35u     0.00/12480.99/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.56e    0.00/1421.35u     0.00/12480.99/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.56e    0.00/1421.36u     0.00/12481.02/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.56e    0.00/1421.36u     0.01/12481.03/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.56e    0.00/1421.36u     0.02/12481.05/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.56e    0.00/1421.36u     0.00/12481.05/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.57e    0.00/1421.36u     0.00/12481.09/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.57e    0.00/1421.36u     0.01/12481.09/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.57e    0.00/1421.37u     0.00/12481.12/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.57e    0.00/1421.37u     0.01/12481.13/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.58e    0.00/1421.38u     0.00/12481.28/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.59e    0.00/1421.38u     0.03/12481.36/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.59e    0.00/1421.39u     0.00/12481.57/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.60e    0.00/1421.39u     0.02/12481.65/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.61e    0.00/1421.40u     0.00/12481.86/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.61e    0.00/1421.40u     0.00/12481.93/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.62e    0.00/1421.41u     0.02/12482.01/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.63e    0.00/1421.42u     0.01/12482.23/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.63e    0.00/1421.42u     0.00/12482.23/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.63e    0.00/1421.42u     0.02/12482.25/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.63e    0.00/1421.42u     0.03/12482.28/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.63e    0.00/1421.42u     0.00/12482.28/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.64e    0.00/1421.43u     0.03/12482.31/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.64e    0.00/1421.43u     0.00/12482.31/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.64e    0.00/1421.43u     0.02/12482.33/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.64e    0.00/1421.43u     0.05/12482.38/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.65e    0.00/1421.44u     0.06/12482.54/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.65e    0.00/1421.44u     0.00/12482.63/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.66e    0.00/1421.44u     0.05/12482.80/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.66e    0.00/1421.45u     0.00/12482.89/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.66e    0.00/1421.45u     0.06/12483.06/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.67e    0.00/1421.46u     0.08/12483.14/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.67e    0.00/1421.46u     0.02/12483.31/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.68e    0.00/1421.46u     0.06/12483.37/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.69e    0.00/1421.47u     0.04/12483.43/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.70e    0.00/1421.48u     0.01/12483.46/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.71e    0.00/1421.50u     0.00/12483.63/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.72e    0.00/1421.51u     0.02/12483.89/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.72e    0.00/1421.51u     0.03/12483.91/14198.70/14198.70MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr3/smartconnect_2/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 642.73e    0.00/1421.51u     0.00/12483.91/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.73e    0.00/1421.51u     0.00/12483.94/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.73e    0.00/1421.51u     0.01/12483.95/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.73e    0.00/1421.52u     0.05/12484.00/14198.70/14198.70MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr3/smartconnect_2/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 642.74e    0.00/1421.52u     0.01/12484.00/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.74e    0.00/1421.52u     0.00/12484.01/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.74e    0.00/1421.52u     0.00/12484.01/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.74e    0.00/1421.52u     0.02/12484.04/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.74e    0.00/1421.52u     0.01/12484.04/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.75e    0.00/1421.52u     0.03/12484.07/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.75e    0.00/1421.53u     0.01/12484.08/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.75e    0.00/1421.53u     0.04/12484.17/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.76e    0.00/1421.53u     0.01/12484.18/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.76e    0.00/1421.54u     0.03/12484.23/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.76e    0.00/1421.54u     0.01/12484.24/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.77e    0.00/1421.54u     0.00/12484.27/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.77e    0.00/1421.55u     0.04/12484.31/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.77e    0.00/1421.55u     0.00/12484.36/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.78e    0.00/1421.55u     0.01/12484.37/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.79e    0.00/1421.56u     0.00/12484.64/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.80e    0.00/1421.57u     0.09/12485.04/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.81e    0.00/1421.58u     0.00/12485.39/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.82e    0.00/1421.59u     0.05/12485.74/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.82e    0.00/1421.60u     0.01/12485.75/14198.70/14198.70MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr3/smartconnect_3/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 642.83e    0.00/1421.60u     0.02/12485.77/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.83e    0.00/1421.60u     0.00/12485.80/14198.70/14198.70MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr3/smartconnect_3/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 642.83e    0.00/1421.60u     0.00/12485.80/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.83e    0.00/1421.60u     0.02/12485.82/14198.70/14198.70MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr3/smartconnect_3/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 642.83e    0.00/1421.60u     0.00/12485.82/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.84e    0.00/1421.61u     0.03/12485.85/14198.70/14198.70MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr3/smartconnect_3/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 642.84e    0.00/1421.61u     0.01/12485.86/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.84e    0.00/1421.61u     0.00/12485.91/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.84e    0.00/1421.61u     0.00/12485.91/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.85e    0.00/1421.61u     0.01/12485.92/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.85e    0.00/1421.62u     0.00/12485.92/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.85e    0.00/1421.62u     0.04/12486.00/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.85e    0.00/1421.62u     0.02/12486.02/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.86e    0.00/1421.63u     0.07/12486.11/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.86e    0.00/1421.63u     0.02/12486.13/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.87e    0.00/1421.63u     0.07/12486.24/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.87e    0.00/1421.64u     0.03/12486.27/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.87e    0.00/1421.64u     0.01/12486.38/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.88e    0.00/1421.64u     0.01/12486.39/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.89e    0.00/1421.66u     0.00/12486.77/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.90e    0.00/1421.66u     0.00/12487.11/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.91e    0.00/1421.67u     0.00/12487.50/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.92e    0.00/1421.68u     0.05/12487.86/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.92e    0.00/1421.68u     0.03/12487.89/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.92e    0.00/1421.69u     0.00/12487.89/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.92e    0.00/1421.69u     0.00/12487.91/14198.70/14198.70MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr3/smartconnect_4/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 642.93e    0.00/1421.69u     0.00/12487.91/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.93e    0.00/1421.69u     0.05/12487.96/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.93e    0.00/1421.69u     0.00/12487.96/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.93e    0.00/1421.70u     0.03/12487.99/14198.70/14198.70MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr3/smartconnect_4/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 642.94e    0.00/1421.70u     0.00/12487.99/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.94e    0.00/1421.70u     0.00/12487.99/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.94e    0.00/1421.70u     0.01/12488.00/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.94e    0.00/1421.70u     0.05/12488.05/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.94e    0.00/1421.70u     0.00/12488.05/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.95e    0.00/1421.71u     0.07/12488.31/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.97e    0.00/1421.72u     0.00/12488.64/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.97e    0.00/1421.73u     0.02/12488.79/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.98e    0.00/1421.73u     0.00/12488.96/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.99e    0.00/1421.74u     0.02/12489.07/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 642.99e    0.00/1421.74u     0.00/12489.18/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.00e    0.00/1421.75u     0.08/12489.58/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.01e    0.00/1421.76u     0.00/12489.92/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.02e    0.00/1421.77u     0.00/12490.34/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.03e    0.00/1421.78u     0.04/12490.74/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.03e    0.00/1421.79u     0.02/12490.77/14198.70/14198.70MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr3/smartconnect_5/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 643.04e    0.00/1421.79u     0.00/12490.77/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.04e    0.00/1421.79u     0.00/12490.79/14198.70/14198.70MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr3/smartconnect_5/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 643.04e    0.00/1421.79u     0.00/12490.79/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.04e    0.00/1421.79u     0.04/12490.82/14198.70/14198.70MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr3/smartconnect_5/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[2]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 643.05e    0.00/1421.80u     0.02/12490.84/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.05e    0.00/1421.80u     0.01/12490.85/14198.70/14198.70MB UpdateTimingTA
WARNING: [Constraints 18-401] set_false_path: 'design_1_i/rp_slr3/smartconnect_5/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[1]_i_1' is not a valid endpoint. [/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
stats:    0.00/ 643.05e    0.00/1421.80u     0.00/12490.85/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.05e    0.00/1421.80u     0.04/12490.89/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.05e    0.00/1421.80u     0.00/12490.89/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.06e    0.00/1421.81u     0.01/12490.90/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.06e    0.00/1421.81u     0.02/12490.91/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.06e    0.00/1421.81u     0.00/12490.99/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.07e    0.00/1421.81u     0.01/12491.00/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.07e    0.00/1421.82u     0.02/12491.05/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.07e    0.00/1421.82u     0.03/12491.08/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.08e    0.00/1421.83u     0.00/12491.12/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.08e    0.00/1421.83u     0.02/12491.14/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.08e    0.00/1421.83u     0.02/12491.20/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.09e    0.00/1421.84u     0.02/12491.22/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.10e    0.00/1421.85u     0.00/12491.39/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.11e    0.00/1421.86u     0.03/12491.56/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.12e    0.00/1421.86u     0.00/12491.75/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.13e    0.00/1421.87u     0.08/12491.95/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.13e    0.00/1421.88u     0.06/12492.01/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.13e    0.00/1421.88u     0.02/12492.03/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.14e    0.00/1421.88u     0.03/12492.05/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.14e    0.00/1421.88u     0.00/12492.05/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.14e    0.00/1421.88u     0.00/12492.06/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.14e    0.00/1421.89u     0.00/12492.06/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.14e    0.00/1421.89u     0.04/12492.10/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.15e    0.00/1421.89u     0.01/12492.11/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.15e    0.00/1421.89u     0.03/12492.14/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.15e    0.00/1421.89u     0.02/12492.15/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.15e    0.00/1421.90u     0.02/12492.18/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.16e    0.00/1421.90u     0.01/12492.18/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.16e    0.00/1421.90u     0.01/12492.25/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.16e    0.00/1421.90u     0.03/12492.28/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.17e    0.00/1421.91u     0.01/12492.34/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.17e    0.00/1421.91u     0.03/12492.37/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.17e    0.00/1421.91u     0.02/12492.42/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.18e    0.00/1421.92u     0.03/12492.45/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.18e    0.00/1421.92u     0.02/12492.50/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.18e    0.00/1421.92u     0.02/12492.52/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.19e    0.00/1421.93u     0.00/12492.72/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.20e    0.00/1421.94u     0.00/12492.90/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.21e    0.00/1421.95u     0.01/12493.16/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.22e    0.00/1421.96u     0.04/12493.57/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.23e    0.00/1421.96u     0.04/12493.61/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.23e    0.00/1421.96u     0.01/12493.62/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.23e    0.00/1421.96u     0.00/12493.62/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.23e    0.00/1421.97u     0.00/12493.62/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.24e    0.00/1421.97u     0.04/12493.66/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.24e    0.00/1421.97u     0.02/12493.68/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.24e    0.00/1421.97u     0.01/12493.69/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.24e    0.00/1421.97u     0.00/12493.69/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.24e    0.00/1421.98u     0.05/12493.74/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.25e    0.00/1421.98u     0.01/12493.75/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.25e    0.00/1421.98u     0.04/12493.78/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.25e    0.00/1421.98u     0.02/12493.80/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.26e    0.00/1421.99u     0.01/12494.04/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.27e    0.00/1422.00u     0.00/12494.34/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.28e    0.00/1422.01u     0.02/12494.36/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.28e    0.00/1422.01u     0.00/12494.47/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.29e    0.00/1422.02u     0.02/12494.48/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.29e    0.00/1422.02u     0.05/12494.53/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.30e    0.00/1422.03u     0.00/12494.92/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.31e    0.00/1422.04u     0.00/12495.34/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.32e    0.00/1422.05u     0.00/12495.70/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.33e    0.00/1422.06u     0.09/12496.09/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.34e    0.00/1422.07u     0.00/12496.10/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.34e    0.00/1422.07u     0.00/12496.10/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.34e    0.00/1422.07u     0.04/12496.14/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.34e    0.00/1422.07u     0.02/12496.15/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.35e    0.00/1422.07u     0.05/12496.20/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.35e    0.00/1422.07u     0.01/12496.21/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.35e    0.00/1422.07u     0.02/12496.23/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.35e    0.00/1422.08u     0.00/12496.23/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.36e    0.00/1422.08u     0.02/12496.29/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.36e    0.00/1422.09u     0.02/12496.35/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.36e    0.00/1422.09u     0.00/12496.39/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.37e    0.00/1422.09u     0.00/12496.42/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.39e    0.00/1422.11u     0.01/12497.01/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.40e    0.00/1422.12u     0.01/12497.85/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.42e    0.00/1422.13u     0.00/12498.50/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.43e    0.00/1422.15u     0.01/12499.14/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.45e    0.00/1422.16u     0.06/12499.75/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.46e    0.00/1422.17u     0.01/12500.43/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.48e    0.00/1422.19u     0.01/12501.07/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.49e    0.00/1422.20u     0.01/12501.73/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.50e    0.00/1422.21u     0.01/12502.14/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.51e    0.00/1422.22u     0.00/12502.54/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.52e    0.00/1422.23u     0.02/12502.55/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.52e    0.00/1422.23u     0.01/12502.56/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.52e    0.00/1422.23u     0.05/12502.61/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.53e    0.00/1422.24u     0.00/12502.68/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.53e    0.00/1422.24u     0.02/12502.69/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.54e    0.00/1422.25u     0.00/12502.79/14198.70/14198.70MB UpdateTimingTA
stats:    0.00/ 643.54e    0.00/1422.25u     0.02/12502.87/14198.70/14198.70MB UpdateTimingTA
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/abs_shell_per_slr_compilation/21.1_release/global_synth/Abstract_Shell_Per_SLR_Compilation/output/slr3_rm2_compile/slr3_rm2_compile.runs/impl_1/design_1_i_rp_slr3_rp_slr3_rm2_routed/rp_slr3_late.xdc] for cell 'design_1_i/rp_slr3'
Reading XDEF placement.
Reading placer database...
checkIsVerboseEnabled:  Chk: 5 Tcl: 0
checkIsVerboseEnabled:  Chk: 1 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
checkIsVerboseEnabled:  Chk: 3 Tcl: 0
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 14416.754 ; gain = 218.059 ; free physical = 40174 ; free virtual = 186031
Restored from archive | CPU: 23.130000 secs | Memory: 262.181824 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 14416.754 ; gain = 218.059 ; free physical = 40174 ; free virtual = 186032
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip'.
INFO: [Opt 31-288] Running Early MLO

Starting Early MLO Task
Phase 0 Before Early-MLO | Checksum: 1ab6fea9f
----- Checksum: PlaceDB: 7a3b302f ConstDB: 00000000 ShapeSum: 231a4b8f Netlist: c6b2fa6e RouteDB: 47677473 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 14545.789 ; gain = 0.004 ; free physical = 41178 ; free virtual = 186416
----- Early_MLO                                | CPU:   57.5 | HCPU:   57.5 | TclCPU:   57.5 | PACPU: 1622.3 | Wall:   57.5 | TclWall:   57.5 | PAWall: 1124.4 | Mem:    0.0 MB | TMem: 14545.8 MB
Phase 0 After Early-MLO | Checksum: 154011638
----- Checksum: PlaceDB: 7a3b302f ConstDB: 00000000 ShapeSum: 231a4b8f Netlist: 6f442607 RouteDB: 47677473 
Checksum Context: link_design~>openSynthResults~>
Phase 0 post MLO | Checksum: 10c99a1c5
----- Checksum: PlaceDB: 7a3b302f ConstDB: 00000000 ShapeSum: 231a4b8f Netlist: 6f442607 
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.39 . Memory (MB): peak = 14545.793 ; gain = 0.000 ; free physical = 40537 ; free virtual = 185780
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9190 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 28 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 36 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 4 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 4 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 36 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 372 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 378 instances
  RAM16X1S => RAM32X1S (RAMS32): 1024 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 14 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 559 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 6426 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 163 instances
  RAM64M => RAM64M (RAMD64E(x4)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 104 instances
  SRLC32E => SRL16E: 32 instances

Checksum Context: link_design~>openSynthResults~>post read netlist
Phase 0 post read netlist | Netlist Checksum: 6f442607
Checksum Context: link_design~>
Phase 0 end of tcl command | Checksum: 16194edc9
----- Checksum: PlaceDB: 7a3b302f ConstDB: 00000000 ShapeSum: 78159793 Netlist: 6f442607 
22 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:25:56 ; elapsed = 00:19:03 . Memory (MB): peak = 14545.793 ; gain = 11828.559 ; free physical = 40629 ; free virtual = 185871
# exec mkdir -p ../../output/final_bitstream
# write_bitstream -no_partial -force ../../output/final_bitstream/full.bit
Command: write_bitstream -no_partial -force ../../output/final_bitstream/full.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcvu13p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu13p'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
stats:    8.00/ 820.90e    7.23/1587.89u   295.80/11602.93/14545.79/14545.79MB Preprocess Graph
stats:    0.48/ 821.38e    0.44/1588.34u    11.45/11614.40/14545.79/14545.79MB  - Partitioning
stats:    8.26/ 829.64e   46.16/1634.50u   786.16/12400.78/14545.79/14545.79MB  - Make vertices and edges
stats:    4.01/ 833.66e   20.00/1654.50u   244.59/12645.37/14545.79/14545.79MB  - Make wire edges
stats:   12.76/ 833.66e   66.61/1654.50u  1040.12/12643.07/14545.79/14545.79MB Make graph
stats:    0.00/ 833.66e    0.00/1654.50u     0.00/12631.41/14545.79/14545.79MB Annotate constraints to graph
INFO: [Timing 38-35] Done setting XDC timing constraints.
stats:    1.07/ 834.76e    0.70/1655.23u    27.17/12655.38/14545.79/14545.79MB Populate Constraints
stats:    0.00/ 836.50e    0.00/1656.81u     0.00/12658.63/14545.79/14545.79MB  - Clear Sim Values
stats:    0.92/ 840.97e    4.73/1664.91u     3.06/12730.24/14545.79/14545.79MB  - Annotate Graph Edges MT
stats:    0.00/ 840.97e    0.00/1664.91u     0.00/12730.24/14545.79/14545.79MB  - Dly Med Annotate Graph Edges MT
stats:    6.21/ 840.97e    9.68/1664.91u    74.86/12730.24/14545.79/14545.79MB Propagate constants
stats:    0.00/ 840.97e    0.00/1664.91u     0.00/12730.24/14545.79/14545.79MB  - Clear Loop Edges
stats:    0.00/ 840.97e    0.00/1664.91u     0.00/12730.24/14545.79/14545.79MB  - Delete Loops
stats:    1.93/ 842.90e    1.86/1666.76u     2.26/12732.50/14545.79/14545.79MB  - Find Roots
stats:    1.97/ 842.94e    1.89/1666.80u     4.46/12734.70/14545.79/14545.79MB  - Sort Roots
stats:    4.14/ 845.11e    4.05/1668.96u     4.46/12734.70/14545.79/14545.79MB  - Levelize From
stats:    5.74/ 846.71e    5.50/1670.41u     4.46/12734.70/14545.79/14545.79MB  - Levelize Cycles
stats:    5.74/ 846.71e    5.50/1670.41u     4.46/12734.70/14545.79/14545.79MB  - Ensure Latch Levels
stats:    5.74/ 846.71e    5.50/1670.41u     4.46/12734.70/14545.79/14545.79MB Levelize
stats:    0.33/ 848.17e    0.31/1671.76u     1.10/12771.22/14545.79/14545.79MB Find generated clk insertion delays
stats:    3.93/ 851.03e   19.51/1690.29u    67.06/12799.61/14545.79/14545.79MB Find clk arrivals
stats:    0.78/ 851.42e    0.75/1690.67u     0.01/12799.62/14545.79/14545.79MB Auto Derive Clocks
stats:    0.96/ 852.38e    0.90/1691.58u     3.48/12803.10/14545.79/14545.79MB Compute Clock Uncertainties
stats:    0.99/ 853.37e    0.89/1692.47u   -23.29/12779.84/14545.79/14545.79MB Generate Clock Uncertainty Constraints
stats:   20.23/ 880.36e  107.74/1806.14u   363.12/13314.10/15013.02/15013.02MB  - Set Inst Delays
stats:   39.90/ 920.60e  257.19/2063.58u   687.21/13749.48/15375.51/15375.51MB  - Set Net Delays
stats:    0.00/ 920.62e    0.00/2063.60u     0.00/13727.79/15375.51/15375.51MB  - Reset LutRam Delays
stats:   65.88/ 921.31e  369.94/2064.16u   680.66/13610.84/15375.51/15375.51MB Set Delays
stats:    0.39/ 921.70e    0.36/2064.52u     0.55/13611.40/15375.51/15375.51MB Find generated clk insertion delays
stats:    0.13/ 921.83e    0.62/2065.14u    -1.22/13610.18/15375.51/15375.51MB   - Seed arrivals
stats:    9.62/ 930.94e   64.88/2129.04u   825.27/14436.11/16041.51/16041.51MB Find arrivals
stats:    2.18/ 933.19e    1.99/2131.10u     0.17/14419.40/16041.51/16041.51MB Check Lut Rules
TMG_DEBUG TA - Inst Dly Calc  : YES
TMG_DEBUG TA - Wire Dly Calc  : YES
TMG_DEBUG TA - Updt Req Time  : NO
TMG_DEBUG TA - Multi Corner   : YES
TMG_DEBUG TA - CRPR           : Common Node
TMG_DEBUG TA - AP Count       : 4
TMG_DEBUG TA - Rise Only      : NO
stats:  126.88/ 933.49e  555.31/2131.37u  3007.88/14419.42/16041.51/16041.51MB UpdateTimingTA
INFO: [DRC 23-27] Running DRC with 8 threads
DeviceGetNumSLR = 4
Place Box:
((0, 0), (30500, 96000))
SLR BBoxes:
((0, 0), (30500, 24000))
((0, 24000), (30500, 48000))
((0, 48000), (30500, 72000))
((0, 72000), (30500, 96000))

SLR Coord-Rects:
((0, 0), (30500, 23999))
((0, 24000), (30500, 47999))
((0, 48000), (30500, 71999))
((0, 72000), (30500, 95999))

SLR Unscaled Coord-Rects:
((0, 0), (305, 239))
((0, 240), (305, 479))
((0, 480), (305, 719))
((0, 720), (305, 959))

SLR Rpm Rects:
((48, 2), (5104, 495))
((48, 500), (5104, 993))
((48, 998), (5104, 1491))
((48, 1496), (5104, 1989))

SLR Tile Rects:
((0, 747), (784, 995))
((0, 498), (784, 746))
((0, 249), (784, 497))
((0, 0), (784, 248))

----- Build_CellView_Core                      | CPU:    0.1 | HCPU:    0.1 | TclCPU:    1.5 | PACPU: 2344.9 | Wall:    0.0 | TclWall:    0.3 | PAWall: 1296.1 | Mem:    0.0 MB | TMem: 17652.1 MB
----- Add_User_PBlocks                         | CPU:    5.4 | HCPU:    5.4 | TclCPU:    6.9 | PACPU: 2350.3 | Wall:    1.1 | TclWall:    1.4 | PAWall: 1297.2 | Mem:   63.2 MB | TMem: 17715.4 MB
----- Apply_User_PBlocks                       | CPU:    5.9 | HCPU:    5.9 | TclCPU:   12.8 | PACPU: 2356.1 | Wall:    1.2 | TclWall:    2.6 | PAWall: 1298.4 | Mem:  196.2 MB | TMem: 17911.5 MB
----- Add_terminal_Constraints                 | CPU:    0.0 | HCPU:    0.0 | TclCPU:   12.8 | PACPU: 2356.1 | Wall:    0.0 | TclWall:    2.6 | PAWall: 1298.4 | Mem:    0.0 MB | TMem: 17911.5 MB
----- Add_Constraints_new_method               | CPU:    0.1 | HCPU:   11.4 | TclCPU:   12.8 | PACPU: 2356.1 | Wall:    2.3 | TclWall:    2.6 | PAWall: 1298.4 | Mem:  259.4 MB | TMem: 17911.5 MB
----- Constructing_HAPIClkRuleMgr              | CPU:   15.4 | HCPU:   15.4 | TclCPU:  533.4 | PACPU: 2876.8 | Wall:   15.4 | TclWall:  139.1 | PAWall: 1434.9 | Mem:  112.0 MB | TMem: 19323.5 MB
Only checking DRCs
----- IO/Clock_Placer                          | CPU:  545.6 | HCPU:  572.4 | TclCPU:  572.4 | PACPU: 2915.7 | Wall:  178.0 | TclWall:  178.0 | PAWall: 1473.8 | Mem: 1714.1 MB | TMem: 19323.5 MB
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg input design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg input design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0 input design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0 input design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1 input design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1 input design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result input design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result input design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0 input design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0 input design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__1 input design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__1 input design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__2 input design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__2 input design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3 input design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3 input design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__4 input design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__4 input design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg input design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg input design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0 input design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0 input design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1 input design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1 input design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result input design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result input design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0 input design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0 input design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__1 input design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__1 input design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__2 input design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__2 input design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3 input design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3 input design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__4 input design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__4 input design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg input design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg input design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0 input design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0 input design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1 input design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1 input design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result input design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result input design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0 input design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0 input design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__1 input design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__1 input design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__2 input design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__2 input design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3 input design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3 input design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__4 input design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__4 input design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg input design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg input design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0 input design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0 input design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1 input design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1 input design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result input design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result input design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0 input design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0 input design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__1 input design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__1 input design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__2 input design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__2 input design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3 input design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3 input design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__4 input design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__4 input design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0 output design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3 output design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0 output design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3 output design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0 output design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3 output design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0 output design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3 output design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg multiplier stage design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0 multiplier stage design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1 multiplier stage design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0 multiplier stage design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3 multiplier stage design_1_i/rp_slr0/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg multiplier stage design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0 multiplier stage design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1 multiplier stage design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0 multiplier stage design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3 multiplier stage design_1_i/rp_slr1/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg multiplier stage design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0 multiplier stage design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1 multiplier stage design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0 multiplier stage design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3 multiplier stage design_1_i/rp_slr2/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg multiplier stage design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0 multiplier stage design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1 multiplier stage design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/Use_Double_DSP48E1.m0_res_3_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0 multiplier stage design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3 multiplier stage design_1_i/rp_slr3/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.FPU_MUL_I/ex_result__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC FLBO-1] Pblock overlap: rp_slr0 overlaps with slr0_cross_column13: 0.03%, slr0_cross_column12: 0.03%, slr0_cross_column14: 0.03%, slr0_cross_column2: 0.03%, slr0_cross_column5: 0.03%, slr0_cross_column6: 0.03%, slr0_cross_column7: 0.03%, slr0_cross_column8: 0.03%, slr0_cross_column9: 0.03%, slr0_cross_column0: 0.03 and 6 more (total of 17.)
WARNING: [DRC FLBO-1] Pblock overlap: slr0_cross_column0 overlaps with rp_slr0:14.29%.
WARNING: [DRC FLBO-1] Pblock overlap: slr0_cross_column1 overlaps with rp_slr0:14.29%.
WARNING: [DRC FLBO-1] Pblock overlap: slr0_cross_column10 overlaps with rp_slr0:14.29%.
WARNING: [DRC FLBO-1] Pblock overlap: slr0_cross_column11 overlaps with rp_slr0:14.29%.
WARNING: [DRC FLBO-1] Pblock overlap: slr0_cross_column12 overlaps with rp_slr0:14.29%.
WARNING: [DRC FLBO-1] Pblock overlap: slr0_cross_column13 overlaps with rp_slr0:14.29%.
WARNING: [DRC FLBO-1] Pblock overlap: slr0_cross_column14 overlaps with rp_slr0:14.29%.
WARNING: [DRC FLBO-1] Pblock overlap: slr0_cross_column15 overlaps with rp_slr0:44.44%.
WARNING: [DRC FLBO-1] Pblock overlap: slr0_cross_column2 overlaps with rp_slr0:14.29%.
WARNING: [DRC FLBO-1] Pblock overlap: slr0_cross_column3 overlaps with rp_slr0:14.29%.
WARNING: [DRC FLBO-1] Pblock overlap: slr0_cross_column4 overlaps with rp_slr0:14.29%.
WARNING: [DRC FLBO-1] Pblock overlap: slr0_cross_column5 overlaps with rp_slr0:10.00%.
WARNING: [DRC FLBO-1] Pblock overlap: slr0_cross_column6 overlaps with rp_slr0:14.29%.
WARNING: [DRC FLBO-1] Pblock overlap: slr0_cross_column7 overlaps with rp_slr0:14.29%.
WARNING: [DRC FLBO-1] Pblock overlap: slr0_cross_column8 overlaps with rp_slr0:14.29%.
WARNING: [DRC FLBO-1] Pblock overlap: slr0_cross_column9 overlaps with rp_slr0:14.29%.
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock slr0_static_region's ranges fail to contain LOC constraints on assigned instance design_1_i/static_region/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N (and 3 other instances).
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock slr2_static_region's ranges fail to contain LOC constraints on assigned instance design_1_i/static_region/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N.
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock slr3_static_region's ranges fail to contain LOC constraints on assigned instance design_1_i/static_region/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin design_1_i/rp_slr1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A3)+((~A4)*A2*A3)+((~A4)*(~A2)*A5)+((~A4)*(~A2)*(~A5)*A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A5)+((~A2)*A3*A5)+((~A2)*(~A3)*A4)+((~A2)*(~A3)*(~A4)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr3/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1 (pin design_1_i/rp_slr3/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin design_1_i/rp_slr0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A4)+((~A1)*A3*A4)+((~A1)*(~A3)*A5)+((~A1)*(~A3)*(~A5)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A5)+((~A1)*A3*A5)+((~A1)*(~A3)*A4)+((~A1)*(~A3)*(~A4)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr3/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin design_1_i/rp_slr3/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A4*A1)+(A4*(~A1)*A3)+((~A4)*A6*A3)+((~A4)*(~A6)*A1)+((~A4)*(~A6)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/static_region/debug_bridge_0/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin design_1_i/static_region/debug_bridge_0/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A1)+(A4*(~A1)*(~A3))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A4)+((~A4)*(~A2)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr2/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin design_1_i/rp_slr2/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A1)+((~A4)*A2*A1)+((~A4)*(~A2)*A5)+((~A4)*(~A2)*(~A5)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr0/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1 (pin design_1_i/rp_slr0/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr1/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1 (pin design_1_i/rp_slr1/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr2/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1 (pin design_1_i/rp_slr2/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr2/microblaze_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr2/microblaze_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr3/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A1)+((~A2)*A3*A1)+((~A2)*(~A3)*A5)+((~A2)*(~A3)*(~A5)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/rp_slr3/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr3/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/rp_slr1/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/rp_slr1/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
INFO: [Common 17-14] Message 'DRC PDCN-1569' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/rp_slr0/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/rp_slr0/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/rp_slr0/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/rp_slr0/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/rp_slr1/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/rp_slr1/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/rp_slr1/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/rp_slr2/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/rp_slr2/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/rp_slr2/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/rp_slr3/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/rp_slr3/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/rp_slr3/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/rp_slr3/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/qdma_0/inst/pcie4_ip_i/inst/rp_slr1_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/qdma_0/inst/pcie4_ip_i/inst/rp_slr2_qdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr3/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr3/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr3/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr0/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr1/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr2/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr3/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr3/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr3/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr3/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr3/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr3/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/rp_slr3/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 14013 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/rp_slr1/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, design_1_i/rp_slr3/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, design_1_i/rp_slr0/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, design_1_i/rp_slr2/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, design_1_i/rp_slr0/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, design_1_i/rp_slr3/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, design_1_i/rp_slr2/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, design_1_i/rp_slr1/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, design_1_i/rp_slr0/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, design_1_i/rp_slr3/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, design_1_i/rp_slr2/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, design_1_i/rp_slr1/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, design_1_i/rp_slr3/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, design_1_i/rp_slr0/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, design_1_i/rp_slr1/debug_bridge_0/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i... and (the first 15 of 13391 listed).
WARNING: [DRC UCIO-1] Unconstrained Logical Port: 4 out of 170 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: clock_qdma_slr2_clk_p[0], clock_qdma_slr2_clk_n[0], clock_qdma_slr1_clk_p[0], and clock_qdma_slr1_clk_n[0].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 336 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "rp_slr0" Reconfigurable Module "design_1_i/rp_slr0"
Partition "rp_slr1" Reconfigurable Module "design_1_i/rp_slr1"
Partition "rp_slr2" Reconfigurable Module "design_1_i/rp_slr2"
Partition "rp_slr3" Reconfigurable Module "design_1_i/rp_slr3"
INFO: [Vivado 12-4752] Design contains reconfigurable partitions, but no partial bit files will be generated since -no_partial_bitfile option was specified.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ../../output/final_bitstream/full.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 320 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:42:40 ; elapsed = 00:12:57 . Memory (MB): peak = 21923.328 ; gain = 7377.535 ; free physical = 41250 ; free virtual = 186645
INFO: [Common 17-206] Exiting Vivado at Thu Oct 28 23:11:22 2021...
