

================================================================
== Vitis HLS Report for 'lab5_z1'
================================================================
* Date:           Tue Nov  7 12:49:20 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  20.00 ns|  12.697 ns|     5.40 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      641|      641|  12.820 us|  12.820 us|  642|  642|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- foo_label0  |      640|      640|         5|          -|          -|   128|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 8 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_in, i64 666, i64 207, i64 4294967295"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_in"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_out"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln6 = store i8 0, i8 %i" [./source/lab5_z1.cpp:6]   --->   Operation 14 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln6 = br void" [./source/lab5_z1.cpp:6]   --->   Operation 15 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.72>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [./source/lab5_z1.cpp:6]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i8 %i_1" [./source/lab5_z1.cpp:6]   --->   Operation 17 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.47ns)   --->   "%icmp_ln6 = icmp_eq  i8 %i_1, i8 128" [./source/lab5_z1.cpp:6]   --->   Operation 18 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.11ns)   --->   "%add_ln6 = add i8 %i_1, i8 1" [./source/lab5_z1.cpp:6]   --->   Operation 20 'add' 'add_ln6' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split, void" [./source/lab5_z1.cpp:6]   --->   Operation 21 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%d_in_addr = getelementptr i16 %d_in, i64 0, i64 %zext_ln6" [./source/lab5_z1.cpp:7]   --->   Operation 22 'getelementptr' 'd_in_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%d_in_load = load i9 %d_in_addr" [./source/lab5_z1.cpp:7]   --->   Operation 23 'load' 'd_in_load' <Predicate = (!icmp_ln6)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 24 [1/1] (1.61ns)   --->   "%store_ln6 = store i8 %add_ln6, i8 %i" [./source/lab5_z1.cpp:6]   --->   Operation 24 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.61>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/lab5_z1.cpp:13]   --->   Operation 25 'ret' 'ret_ln13' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.23>
ST_3 : Operation 26 [1/2] (3.25ns)   --->   "%d_in_load = load i9 %d_in_addr" [./source/lab5_z1.cpp:7]   --->   Operation 26 'load' 'd_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 27 [1/1] (0.97ns)   --->   "%xor_ln8 = xor i8 %i_1, i8 128" [./source/lab5_z1.cpp:8]   --->   Operation 27 'xor' 'xor_ln8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i8 %xor_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 28 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%d_in_addr_1 = getelementptr i16 %d_in, i64 0, i64 %zext_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 29 'getelementptr' 'd_in_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (3.25ns)   --->   "%d_in_load_1 = load i9 %d_in_addr_1" [./source/lab5_z1.cpp:8]   --->   Operation 30 'load' 'd_in_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 31 [1/2] (3.25ns)   --->   "%d_in_load_1 = load i9 %d_in_addr_1" [./source/lab5_z1.cpp:8]   --->   Operation 31 'load' 'd_in_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %i_1" [./source/lab5_z1.cpp:9]   --->   Operation 32 'bitconcatenate' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i9 %or_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 33 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%d_in_addr_2 = getelementptr i16 %d_in, i64 0, i64 %zext_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 34 'getelementptr' 'd_in_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (3.25ns)   --->   "%d_in_load_2 = load i9 %d_in_addr_2" [./source/lab5_z1.cpp:9]   --->   Operation 35 'load' 'd_in_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 36 [1/2] (3.25ns)   --->   "%d_in_load_2 = load i9 %d_in_addr_2" [./source/lab5_z1.cpp:9]   --->   Operation 36 'load' 'd_in_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i8 %xor_ln8" [./source/lab5_z1.cpp:10]   --->   Operation 37 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i9 %sext_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 38 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%d_in_addr_3 = getelementptr i16 %d_in, i64 0, i64 %zext_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 39 'getelementptr' 'd_in_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (3.25ns)   --->   "%d_in_load_3 = load i9 %d_in_addr_3" [./source/lab5_z1.cpp:10]   --->   Operation 40 'load' 'd_in_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 12.6>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab5_z1.cpp:4]   --->   Operation 41 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/2] (3.25ns)   --->   "%d_in_load_3 = load i9 %d_in_addr_3" [./source/lab5_z1.cpp:10]   --->   Operation 42 'load' 'd_in_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 512> <RAM>
ST_6 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11 = add i16 %d_in_load_1, i16 %d_in_load" [./source/lab5_z1.cpp:11]   --->   Operation 43 'add' 'add_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 44 [1/1] (2.14ns)   --->   "%add_ln11_1 = add i16 %d_in_load_2, i16 %d_in_load_3" [./source/lab5_z1.cpp:11]   --->   Operation 44 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln11_2 = add i16 %add_ln11_1, i16 %add_ln11" [./source/lab5_z1.cpp:11]   --->   Operation 45 'add' 'add_ln11_2' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%d_out_addr = getelementptr i16 %d_out, i64 0, i64 %zext_ln6" [./source/lab5_z1.cpp:11]   --->   Operation 46 'getelementptr' 'd_out_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (3.25ns)   --->   "%store_ln11 = store i16 %add_ln11_2, i7 %d_out_addr" [./source/lab5_z1.cpp:11]   --->   Operation 47 'store' 'store_ln11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'store' operation ('store_ln6', ./source/lab5_z1.cpp:6) of constant 0 on local variable 'i' [10]  (1.61 ns)

 <State 2>: 3.73ns
The critical path consists of the following:
	'load' operation ('i', ./source/lab5_z1.cpp:6) on local variable 'i' [13]  (0 ns)
	'add' operation ('add_ln6', ./source/lab5_z1.cpp:6) [17]  (2.12 ns)
	'store' operation ('store_ln6', ./source/lab5_z1.cpp:6) of variable 'add_ln6', ./source/lab5_z1.cpp:6 on local variable 'i' [40]  (1.61 ns)

 <State 3>: 4.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln8', ./source/lab5_z1.cpp:8) [23]  (0.975 ns)
	'getelementptr' operation ('d_in_addr_1', ./source/lab5_z1.cpp:8) [25]  (0 ns)
	'load' operation ('d_in_load_1', ./source/lab5_z1.cpp:8) on array 'd_in' [26]  (3.26 ns)

 <State 4>: 3.26ns
The critical path consists of the following:
	'load' operation ('d_in_load_1', ./source/lab5_z1.cpp:8) on array 'd_in' [26]  (3.26 ns)

 <State 5>: 3.26ns
The critical path consists of the following:
	'load' operation ('d_in_load_2', ./source/lab5_z1.cpp:9) on array 'd_in' [30]  (3.26 ns)

 <State 6>: 12.7ns
The critical path consists of the following:
	'load' operation ('d_in_load_3', ./source/lab5_z1.cpp:10) on array 'd_in' [34]  (3.26 ns)
	'add' operation ('add_ln11_1', ./source/lab5_z1.cpp:11) [36]  (2.15 ns)
	'add' operation ('add_ln11_2', ./source/lab5_z1.cpp:11) [37]  (4.04 ns)
	'store' operation ('store_ln11', ./source/lab5_z1.cpp:11) of variable 'add_ln11_2', ./source/lab5_z1.cpp:11 on array 'd_out' [39]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
