/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [12:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [9:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [36:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_1z ^ celloutsig_1_7z);
  assign celloutsig_0_19z = ~(celloutsig_0_8z[1] ^ celloutsig_0_16z);
  assign celloutsig_0_21z = ~(celloutsig_0_2z[0] ^ celloutsig_0_19z);
  assign celloutsig_0_3z = in_data[4:2] <= in_data[90:88];
  assign celloutsig_1_8z = { in_data[118:108], celloutsig_1_2z } <= { celloutsig_1_4z[23:15], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_14z = celloutsig_1_4z[32:30] <= { in_data[184], celloutsig_1_13z, celloutsig_1_3z };
  assign celloutsig_0_5z = { celloutsig_0_2z[10:1], celloutsig_0_1z } <= { celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_22z = celloutsig_0_2z[11:7] <= celloutsig_0_8z[6:2];
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } <= { in_data[185:183], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_17z } % { 1'h1, celloutsig_1_4z[34], in_data[96] };
  assign celloutsig_0_8z = { in_data[61:59], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z } % { 1'h1, celloutsig_0_2z[9:2] };
  assign celloutsig_1_6z = in_data[187:182] % { 1'h1, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_1z = { in_data[5:3], celloutsig_0_0z } % { 1'h1, in_data[75:74], in_data[0] };
  assign celloutsig_0_0z = ^ in_data[86:78];
  assign celloutsig_1_10z = ^ { celloutsig_1_4z[23:8], celloutsig_1_1z };
  assign celloutsig_0_4z = ^ { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_7z = ^ { celloutsig_1_6z[1], celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_13z = ~((celloutsig_1_8z & celloutsig_1_11z[4]) | celloutsig_1_8z);
  assign celloutsig_0_16z = ~((celloutsig_0_1z[2] & celloutsig_0_0z) | celloutsig_0_6z);
  assign celloutsig_1_0z = ~((in_data[129] & in_data[173]) | in_data[158]);
  assign celloutsig_1_1z = ~((in_data[157] & celloutsig_1_0z) | in_data[136]);
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_2z) | celloutsig_1_2z);
  always_latch
    if (clkin_data[64]) celloutsig_1_11z = 10'h000;
    else if (clkin_data[0]) celloutsig_1_11z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_6z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_2z = 13'h0000;
    else if (celloutsig_1_19z[0]) celloutsig_0_2z = { in_data[41:35], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 37'h0000000000;
    else if (!clkin_data[0]) celloutsig_1_4z = in_data[191:155];
  assign celloutsig_1_17z = ~((celloutsig_1_9z & celloutsig_1_6z[1]) | (celloutsig_1_11z[4] & celloutsig_1_2z));
  assign celloutsig_1_18z = ~((in_data[139] & celloutsig_1_3z) | (celloutsig_1_1z & celloutsig_1_13z));
  assign celloutsig_0_6z = ~((celloutsig_0_5z & celloutsig_0_2z[5]) | (celloutsig_0_5z & celloutsig_0_2z[3]));
  assign celloutsig_0_7z = ~((celloutsig_0_0z & celloutsig_0_4z) | (celloutsig_0_3z & celloutsig_0_6z));
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_1z) | (celloutsig_1_3z & celloutsig_1_2z));
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
