# EE126

Lab 1: Basic Processor Components and Testbenches
Lab 2: Remaining Processor Components including ALU, Memories, and control logic
Lab 3: Implementation LEGv8: a single cycle processor that executes a subset of ARM v8-64bit ISA
Lab 4: Pipelined processor with no hardware hazard detection
Lab 5: Overcoming data-hazards using forwaring and stalling
Lab 6: Overcoming control hazards by resolving conditional/unconditional branches in ID and using flushing
