# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2018 - 2023, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2023-12-02 00:23+0800\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../SpinalHDL/Other language features/report.rst:3
msgid "Report"
msgstr ""

#: ../../SpinalHDL/Other language features/report.rst:5
msgid "You can add debugging in RTL for simulation, using the following syntax:"
msgstr ""

#: ../../SpinalHDL/Other language features/report.rst:21
msgid "It will generate the following Verilog code for example:"
msgstr ""

#: ../../SpinalHDL/Other language features/report.rst:27
msgid "Since SpinalHDL 1.4.4, the following syntax is also supported:"
msgstr ""
