// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "07/17/2024 00:41:22"

// 
// Device: Altera 5CGTFD9E5F35C7 Package FBGA1152
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FPGA_Top_Level (
	reset_n,
	adc_clk_p,
	adc_data_p,
	dac_clk_p,
	dipswitch,
	pushbutton,
	dac_data_clk_p,
	dac_data_p,
	dac_sync_p,
	led);
input 	reset_n;
input 	adc_clk_p;
input 	[15:0] adc_data_p;
input 	dac_clk_p;
input 	[3:0] dipswitch;
input 	[3:1] pushbutton;
output 	dac_data_clk_p;
output 	[15:0] dac_data_p;
output 	dac_sync_p;
output 	[7:0] led;

// Design Ports Information
// adc_data_p[14]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_data_p[15]	=>  Location: PIN_AP22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dipswitch[0]	=>  Location: PIN_L33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dipswitch[1]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dipswitch[2]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dipswitch[3]	=>  Location: PIN_E30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pushbutton[2]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pushbutton[3]	=>  Location: PIN_AM9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data_clk_p	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data_p[0]	=>  Location: PIN_AF31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data_p[1]	=>  Location: PIN_AD31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data_p[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data_p[3]	=>  Location: PIN_AN34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data_p[4]	=>  Location: PIN_AG31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data_p[5]	=>  Location: PIN_AG34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data_p[6]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data_p[7]	=>  Location: PIN_Y29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data_p[8]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data_p[9]	=>  Location: PIN_AC32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data_p[10]	=>  Location: PIN_AH34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data_p[11]	=>  Location: PIN_AM34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data_p[12]	=>  Location: PIN_AC31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data_p[13]	=>  Location: PIN_Y30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data_p[14]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data_p[15]	=>  Location: PIN_F23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_sync_p	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[0]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[1]	=>  Location: PIN_AH32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[2]	=>  Location: PIN_AJ32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[3]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[4]	=>  Location: PIN_AN27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[5]	=>  Location: PIN_AE33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[6]	=>  Location: PIN_AC33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[7]	=>  Location: PIN_AC34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_V32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_clk_p	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_clk_p	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_data_p[0]	=>  Location: PIN_W30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_data_p[1]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_data_p[2]	=>  Location: PIN_AH33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_data_p[3]	=>  Location: PIN_W31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_data_p[4]	=>  Location: PIN_AG33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_data_p[5]	=>  Location: PIN_AK34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_data_p[6]	=>  Location: PIN_AB31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_data_p[7]	=>  Location: PIN_AJ34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_data_p[8]	=>  Location: PIN_AE32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_data_p[9]	=>  Location: PIN_W29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_data_p[10]	=>  Location: PIN_AA31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_data_p[11]	=>  Location: PIN_AF32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_data_p[12]	=>  Location: PIN_AD32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_data_p[13]	=>  Location: PIN_V31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pushbutton[1]	=>  Location: PIN_AE30,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \adc_data_p[14]~input_o ;
wire \adc_data_p[15]~input_o ;
wire \dipswitch[0]~input_o ;
wire \dipswitch[1]~input_o ;
wire \dipswitch[2]~input_o ;
wire \dipswitch[3]~input_o ;
wire \pushbutton[2]~input_o ;
wire \pushbutton[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \dac_clk_p~input_o ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \reset_n~input_o ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \TX_PLL_inst|altpll_component|auto_generated|fb_clkin ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTEN1 ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll2_outclk ;
wire \TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk ;
wire \TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ;
wire \adc_clk_p~input_o ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \RX_PLL_inst|altpll_component|auto_generated|fb_clkin ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN8 ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk ;
wire \RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ;
wire \RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ;
wire \tx_pll_locked_rx_int~q ;
wire \tx_pll_locked_rx_syncd~DUPLICATE_q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe15a[0]~feeder_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTEN0 ;
wire \TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk ;
wire \TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ;
wire \rx_pll_locked_tx_int~q ;
wire \rx_pll_locked_tx_syncd~DUPLICATE_q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE_q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[8]~DUPLICATE_q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \tx_pll_locked_rx_syncd~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \rx_pll_locked_tx_syncd~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ram_address_b[7]~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[2]~0_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ;
wire \adc_data_p[0]~input_o ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \adc_data_p[1]~input_o ;
wire \adc_data_p[2]~input_o ;
wire \adc_data_p[3]~input_o ;
wire \adc_data_p[4]~input_o ;
wire \adc_data_p[5]~input_o ;
wire \adc_data_p[6]~input_o ;
wire \adc_data_p[7]~input_o ;
wire \adc_data_p[8]~input_o ;
wire \adc_data_p[9]~input_o ;
wire \adc_data_p[10]~input_o ;
wire \adc_data_p[11]~input_o ;
wire \adc_data_p[12]~input_o ;
wire \adc_data_p[13]~input_o ;
wire \Add0~17_sumout ;
wire \Equal0~1_combout ;
wire \reset_tx_int_n~q ;
wire \reset_tx_syncd_n~q ;
wire \pushbutton[1]~input_o ;
wire \sync_button_int~0_combout ;
wire \sync_button_int~q ;
wire \sync_button_tx_syncd~q ;
wire \debounce_dac_sync_counter[0]~0_combout ;
wire \debounce_dac_sync_counter[13]~DUPLICATE_q ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \debounce_dac_sync_counter[11]~DUPLICATE_q ;
wire \Add0~62 ;
wire \Add0~1_sumout ;
wire \debounce_dac_sync_counter[12]~DUPLICATE_q ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \debounce_dac_sync_counter[15]~DUPLICATE_q ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Equal0~0_combout ;
wire \dac_sync_signal~1_combout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \debounce_dac_sync_counter[6]~DUPLICATE_q ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \debounce_dac_sync_counter[7]~DUPLICATE_q ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \debounce_dac_sync_counter[8]~DUPLICATE_q ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \debounce_dac_sync_counter[9]~DUPLICATE_q ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \Equal0~2_combout ;
wire \dac_sync_signal~0_combout ;
wire \dac_sync_signal~q ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire [0:0] \ALTDDIO_CLK_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout ;
wire [15:0] \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout ;
wire [8:0] \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g ;
wire [15:0] debounce_dac_sync_counter;
wire [31:0] \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [15:0] \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l ;
wire [15:0] \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h ;
wire [8:0] \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a ;
wire [0:0] \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire ;
wire [0:0] \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a ;
wire [8:0] \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g ;
wire [8:0] \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [0:0] \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire ;
wire [0:0] \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire ;
wire [8:0] \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a ;
wire [0:0] \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe15a ;
wire [8:0] \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [7:0] \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ram_address_a ;
wire [8:0] \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [1:0] \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [1:0] \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;

wire [39:0] \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [7:0] \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;
wire [7:0] \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [9];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [10];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [11];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [12];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [13];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [14];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [15];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [16];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [17];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [20] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [18];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [19];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [22] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [20];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [23] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [21];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [24] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [22];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [25] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [23];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [26] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [24];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [27] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [25];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [28] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [26];
assign \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [29] = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [27];

assign \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN8  = \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [8];

assign \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTEN0  = \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [0];
assign \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTEN1  = \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [1];

// Location: IOOBUF_X102_Y0_N53
cyclonev_io_obuf \dac_data_clk_p~output (
	.i(\ALTDDIO_CLK_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_data_clk_p),
	.obar());
// synopsys translate_off
defparam \dac_data_clk_p~output .bus_hold = "false";
defparam \dac_data_clk_p~output .open_drain_output = "false";
defparam \dac_data_clk_p~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y39_N56
cyclonev_io_obuf \dac_data_p[0]~output (
	.i(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_data_p[0]),
	.obar());
// synopsys translate_off
defparam \dac_data_p[0]~output .bus_hold = "false";
defparam \dac_data_p[0]~output .open_drain_output = "false";
defparam \dac_data_p[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y46_N39
cyclonev_io_obuf \dac_data_p[1]~output (
	.i(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_data_p[1]),
	.obar());
// synopsys translate_off
defparam \dac_data_p[1]~output .bus_hold = "false";
defparam \dac_data_p[1]~output .open_drain_output = "false";
defparam \dac_data_p[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y38_N22
cyclonev_io_obuf \dac_data_p[2]~output (
	.i(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_data_p[2]),
	.obar());
// synopsys translate_off
defparam \dac_data_p[2]~output .bus_hold = "false";
defparam \dac_data_p[2]~output .open_drain_output = "false";
defparam \dac_data_p[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y41_N39
cyclonev_io_obuf \dac_data_p[3]~output (
	.i(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_data_p[3]),
	.obar());
// synopsys translate_off
defparam \dac_data_p[3]~output .bus_hold = "false";
defparam \dac_data_p[3]~output .open_drain_output = "false";
defparam \dac_data_p[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y39_N39
cyclonev_io_obuf \dac_data_p[4]~output (
	.i(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_data_p[4]),
	.obar());
// synopsys translate_off
defparam \dac_data_p[4]~output .bus_hold = "false";
defparam \dac_data_p[4]~output .open_drain_output = "false";
defparam \dac_data_p[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y51_N79
cyclonev_io_obuf \dac_data_p[5]~output (
	.i(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_data_p[5]),
	.obar());
// synopsys translate_off
defparam \dac_data_p[5]~output .bus_hold = "false";
defparam \dac_data_p[5]~output .open_drain_output = "false";
defparam \dac_data_p[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y51_N62
cyclonev_io_obuf \dac_data_p[6]~output (
	.i(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_data_p[6]),
	.obar());
// synopsys translate_off
defparam \dac_data_p[6]~output .bus_hold = "false";
defparam \dac_data_p[6]~output .open_drain_output = "false";
defparam \dac_data_p[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y39_N5
cyclonev_io_obuf \dac_data_p[7]~output (
	.i(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_data_p[7]),
	.obar());
// synopsys translate_off
defparam \dac_data_p[7]~output .bus_hold = "false";
defparam \dac_data_p[7]~output .open_drain_output = "false";
defparam \dac_data_p[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y38_N5
cyclonev_io_obuf \dac_data_p[8]~output (
	.i(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_data_p[8]),
	.obar());
// synopsys translate_off
defparam \dac_data_p[8]~output .bus_hold = "false";
defparam \dac_data_p[8]~output .open_drain_output = "false";
defparam \dac_data_p[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y41_N22
cyclonev_io_obuf \dac_data_p[9]~output (
	.i(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_data_p[9]),
	.obar());
// synopsys translate_off
defparam \dac_data_p[9]~output .bus_hold = "false";
defparam \dac_data_p[9]~output .open_drain_output = "false";
defparam \dac_data_p[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y51_N96
cyclonev_io_obuf \dac_data_p[10]~output (
	.i(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_data_p[10]),
	.obar());
// synopsys translate_off
defparam \dac_data_p[10]~output .bus_hold = "false";
defparam \dac_data_p[10]~output .open_drain_output = "false";
defparam \dac_data_p[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y41_N56
cyclonev_io_obuf \dac_data_p[11]~output (
	.i(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_data_p[11]),
	.obar());
// synopsys translate_off
defparam \dac_data_p[11]~output .bus_hold = "false";
defparam \dac_data_p[11]~output .open_drain_output = "false";
defparam \dac_data_p[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y41_N5
cyclonev_io_obuf \dac_data_p[12]~output (
	.i(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_data_p[12]),
	.obar());
// synopsys translate_off
defparam \dac_data_p[12]~output .bus_hold = "false";
defparam \dac_data_p[12]~output .open_drain_output = "false";
defparam \dac_data_p[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y39_N22
cyclonev_io_obuf \dac_data_p[13]~output (
	.i(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_data_p[13]),
	.obar());
// synopsys translate_off
defparam \dac_data_p[13]~output .bus_hold = "false";
defparam \dac_data_p[13]~output .open_drain_output = "false";
defparam \dac_data_p[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \dac_data_p[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_data_p[14]),
	.obar());
// synopsys translate_off
defparam \dac_data_p[14]~output .bus_hold = "false";
defparam \dac_data_p[14]~output .open_drain_output = "false";
defparam \dac_data_p[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y115_N2
cyclonev_io_obuf \dac_data_p[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_data_p[15]),
	.obar());
// synopsys translate_off
defparam \dac_data_p[15]~output .bus_hold = "false";
defparam \dac_data_p[15]~output .open_drain_output = "false";
defparam \dac_data_p[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y51_N45
cyclonev_io_obuf \dac_sync_p~output (
	.i(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_sync_p),
	.obar());
// synopsys translate_off
defparam \dac_sync_p~output .bus_hold = "false";
defparam \dac_sync_p~output .open_drain_output = "false";
defparam \dac_sync_p~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y115_N53
cyclonev_io_obuf \led[0]~output (
	.i(!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[0]),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
defparam \led[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y38_N39
cyclonev_io_obuf \led[1]~output (
	.i(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[1]),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
defparam \led[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y38_N56
cyclonev_io_obuf \led[2]~output (
	.i(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[2]),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
defparam \led[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y115_N76
cyclonev_io_obuf \led[3]~output (
	.i(\reset_n~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[3]),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
defparam \led[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \led[4]~output (
	.i(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[4]),
	.obar());
// synopsys translate_off
defparam \led[4]~output .bus_hold = "false";
defparam \led[4]~output .open_drain_output = "false";
defparam \led[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y53_N56
cyclonev_io_obuf \led[5]~output (
	.i(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[5]),
	.obar());
// synopsys translate_off
defparam \led[5]~output .bus_hold = "false";
defparam \led[5]~output .open_drain_output = "false";
defparam \led[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y53_N5
cyclonev_io_obuf \led[6]~output (
	.i(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[6]),
	.obar());
// synopsys translate_off
defparam \led[6]~output .bus_hold = "false";
defparam \led[6]~output .open_drain_output = "false";
defparam \led[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y53_N22
cyclonev_io_obuf \led[7]~output (
	.i(!\dac_sync_signal~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[7]),
	.obar());
// synopsys translate_off
defparam \led[7]~output .bus_hold = "false";
defparam \led[7]~output .open_drain_output = "false";
defparam \led[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X121_Y43_N44
cyclonev_io_ibuf \dac_clk_p~input (
	.i(dac_clk_p),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dac_clk_p~input_o ));
// synopsys translate_off
defparam \dac_clk_p~input .bus_hold = "false";
defparam \dac_clk_p~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X121_Y7_N0
cyclonev_pll_refclk_select \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({\dac_clk_p~input_o ,gnd,gnd,gnd}),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_3";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X121_Y57_N21
cyclonev_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X121_Y1_N0
cyclonev_fractional_pll \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\TX_PLL_inst|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\reset_n~input_o ),
	.pfden(gnd),
	.refclkin(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\TX_PLL_inst|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "500.0 mhz";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 2;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 2;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "250.0 mhz";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X121_Y5_N0
cyclonev_pll_reconfig \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X121_Y1_N1
cyclonev_pll_output_counter \TX_PLL_inst|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTEN1 ),
	.tclk0(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll2_outclk ),
	.shiftdone0o());
// synopsys translate_off
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 4;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 1;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .output_clock_frequency = "250.0 mhz";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .phase_shift = "1000 ps";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .output_counter_index = 1;
// synopsys translate_on

// Location: CLKCTRL_G11
cyclonev_clkena \TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0 (
	.inclk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll2_outclk ),
	.ena(vcc),
	.outclk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0 .clock_type = "global clock";
defparam \TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0 .disable_mode = "low";
defparam \TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0 .ena_register_mode = "always enabled";
defparam \TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0 .ena_register_power_up = "high";
defparam \TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X102_Y0_N61
cyclonev_ddio_out \ALTDDIO_CLK_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] (
	.datainlo(gnd),
	.datainhi(vcc),
	.clkhi(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk ),
	.clklo(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk ),
	.muxsel(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk ),
	.ena(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\ALTDDIO_CLK_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \ALTDDIO_CLK_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .async_mode = "none";
defparam \ALTDDIO_CLK_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .half_rate_mode = "false";
defparam \ALTDDIO_CLK_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .power_up = "low";
defparam \ALTDDIO_CLK_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .sync_mode = "none";
defparam \ALTDDIO_CLK_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOIBUF_X79_Y115_N1
cyclonev_io_ibuf \adc_clk_p~input (
	.i(adc_clk_p),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adc_clk_p~input_o ));
// synopsys translate_off
defparam \adc_clk_p~input .bus_hold = "false";
defparam \adc_clk_p~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y114_N0
cyclonev_pll_refclk_select \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({\adc_clk_p~input_o ,gnd,gnd,gnd}),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_3";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y108_N0
cyclonev_fractional_pll \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\RX_PLL_inst|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\reset_n~input_o ),
	.pfden(gnd),
	.refclkin(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\RX_PLL_inst|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "500.0 mhz";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 2;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 2;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "250.0 mhz";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 1;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y112_N0
cyclonev_pll_reconfig \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 1;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y107_N1
cyclonev_pll_output_counter \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN8 ),
	.tclk0(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\RX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.shiftdone0o());
// synopsys translate_off
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 1;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "250.0 mhz";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 1;
defparam \RX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 8;
// synopsys translate_on

// Location: CLKCTRL_G13
cyclonev_clkena \RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 (
	.inclk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.ena(vcc),
	.outclk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .clock_type = "global clock";
defparam \RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .disable_mode = "low";
defparam \RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_mode = "always enabled";
defparam \RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_power_up = "high";
defparam \RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X81_Y44_N28
dffeas tx_pll_locked_rx_int(
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_pll_locked_rx_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam tx_pll_locked_rx_int.is_wysiwyg = "true";
defparam tx_pll_locked_rx_int.power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y44_N26
dffeas \tx_pll_locked_rx_syncd~DUPLICATE (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tx_pll_locked_rx_int~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_pll_locked_rx_syncd~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_pll_locked_rx_syncd~DUPLICATE .is_wysiwyg = "true";
defparam \tx_pll_locked_rx_syncd~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X85_Y44_N33
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \tx_pll_locked_rx_syncd~DUPLICATE_q  & ( \RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked  ) )

	.dataa(gnd),
	.datab(!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tx_pll_locked_rx_syncd~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h0000000033333333;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y44_N42
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe15a[0]~feeder (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe15a[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe15a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe15a[0]~feeder .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe15a[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe15a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y44_N43
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe15a[0] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe15a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe15a[0] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe15a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y44_N56
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a[0] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe15a [0]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a[0] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y44_N8
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y44_N31
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X121_Y0_N1
cyclonev_pll_output_counter \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\TX_PLL_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.shiftdone0o());
// synopsys translate_off
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 1;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "250.0 mhz";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \TX_PLL_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 0;
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 (
	.inclk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.ena(vcc),
	.outclk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .clock_type = "global clock";
defparam \TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .disable_mode = "low";
defparam \TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_mode = "always enabled";
defparam \TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_power_up = "high";
defparam \TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X83_Y44_N34
dffeas rx_pll_locked_tx_int(
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_pll_locked_tx_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam rx_pll_locked_tx_int.is_wysiwyg = "true";
defparam rx_pll_locked_tx_int.power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y44_N32
dffeas \rx_pll_locked_tx_syncd~DUPLICATE (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rx_pll_locked_tx_int~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_pll_locked_tx_syncd~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx_pll_locked_tx_syncd~DUPLICATE .is_wysiwyg = "true";
defparam \rx_pll_locked_tx_syncd~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y44_N13
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y44_N16
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[8]~DUPLICATE (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE_q ),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[8]~DUPLICATE .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y44_N34
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[8]~DUPLICATE_q ),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y44_N27
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout  = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y44_N28
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X83_Y44_N44
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X84_Y44_N14
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y44_N45
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q 

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y44_N2
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X85_Y44_N48
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// ((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ) # ((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) # 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout  & (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) ) ) # ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h0000FFFF0200FDFF;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y44_N49
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y44_N53
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y44_N54
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y44_N56
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y44_N28
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X83_Y44_N14
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y44_N57
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y44_N58
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y44_N20
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y44_N21
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y44_N22
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X85_Y44_N27
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X86_Y44_N49
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y44_N57
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q 

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y44_N58
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y44_N47
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X84_Y44_N17
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X85_Y44_N1
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y44_N47
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q ),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X88_Y44_N39
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y44_N40
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y44_N52
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X83_Y44_N17
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y44_N36
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0] & ( 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & ( (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [0] & (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [2] & 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] $ (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [3])))) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0] & ( 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & ( (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [0] & (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [2] & 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] $ (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [3])))) ) ) ) # ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0] & ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & ( (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [0] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [2] & 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] $ (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [3])))) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0] & ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & ( (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [0] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [2] & 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] $ (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [3])))) ) ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h8020401008020401;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y44_N59
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y44_N25
dffeas tx_pll_locked_rx_syncd(
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tx_pll_locked_rx_int~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_pll_locked_rx_syncd~q ),
	.prn(vcc));
// synopsys translate_off
defparam tx_pll_locked_rx_syncd.is_wysiwyg = "true";
defparam tx_pll_locked_rx_syncd.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X86_Y44_N0
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0_combout  & ( 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  & (\tx_pll_locked_rx_syncd~q  & (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q  & 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ))) ) ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.datab(!\tx_pll_locked_rx_syncd~q ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datae(!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h0000000000000200;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X85_Y44_N57
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(gnd),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h00FF00FF0AF50AF5;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y44_N58
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X86_Y44_N6
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// (((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q )) # 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q )) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  
// & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q  & 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ))) ) ) ) # ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  
// & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h0000FFFF0800F7FF;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X86_Y44_N8
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X86_Y44_N39
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout  = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[6]~feeder .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X86_Y44_N41
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y44_N55
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [6]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y44_N49
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X83_Y44_N29
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X83_Y44_N55
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y44_N14
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y44_N59
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y44_N23
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X83_Y44_N41
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X83_Y44_N23
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y44_N44
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y44_N52
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y44_N5
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X83_Y44_N7
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y44_N33
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [6] & 
// ( (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] & (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [5] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4])))) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [6] & ( 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [5] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4])))) ) ) ) # ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [6] & ( 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] & (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [5] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4])))) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [6] & ( 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [5] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4])))) ) ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h8200008241000041;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y44_N5
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y44_N47
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y44_N22
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X83_Y44_N11
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y44_N51
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [1] $ (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1])

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(gnd),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y44_N0
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( (\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked  & \rx_pll_locked_tx_syncd~DUPLICATE_q ) ) ) ) # ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( 
// (\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked  & \rx_pll_locked_tx_syncd~DUPLICATE_q ) ) ) ) # ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( (\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked  & (\rx_pll_locked_tx_syncd~DUPLICATE_q  & 
// ((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout )))) ) ) ) # ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( 
// (\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked  & \rx_pll_locked_tx_syncd~DUPLICATE_q ) ) ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\rx_pll_locked_tx_syncd~DUPLICATE_q ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h0033003200330033;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y44_N18
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  & 
// ( ((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ) # ((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) 
// # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  & ( (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q  & 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ))) ) ) ) # 
// ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h0000FFFF0020FFDF;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y44_N19
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y44_N49
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y44_N44
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y44_N48
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  & !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q 
// )) ) ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h0000000050000000;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X84_Y44_N18
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (((\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ))) ) ) ) # ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  
// ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h0000FFFF80007FFF;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y44_N19
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y44_N54
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout  = \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y44_N56
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y44_N24
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// ((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # ((\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) # 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ))) ) ) ) # ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  
// ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h0000FFFF2000DFFF;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y44_N26
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y44_N59
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y44_N37
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X86_Y44_N24
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0_combout  & ( 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q  & 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q  & !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ))) ) ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0 .lut_mask = 64'h0000000000000800;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X85_Y44_N36
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout  & 
// ( (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # (((\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )) # 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout  
// & ( (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) ) # ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout 
//  ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h0000FFFF4000BFFF;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y44_N38
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y44_N38
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q ),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y44_N49
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [7]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y44_N47
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X83_Y44_N26
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y44_N18
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & ( (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [7] & 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] $ (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [8]))) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & ( 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [7] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] $ (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [8]))) ) )

	.dataa(gnd),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'hC300C30000C300C3;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y44_N48
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # ((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout )) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  )

	.dataa(gnd),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .lut_mask = 64'hFFFFFFFFFFCFFFCF;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y44_N48
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  ) 
// ) # ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  & ( ((!\rx_pll_locked_tx_syncd~DUPLICATE_q ) # 
// ((!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ) # (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]))) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q 
// ) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  & ( 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q  & (\rx_pll_locked_tx_syncd~DUPLICATE_q  & (\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked  & 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]))) ) ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ),
	.datab(!\rx_pll_locked_tx_syncd~DUPLICATE_q ),
	.datac(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h0002FFFD0000FFFF;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y44_N50
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y44_N31
dffeas rx_pll_locked_tx_syncd(
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rx_pll_locked_tx_int~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_pll_locked_tx_syncd~q ),
	.prn(vcc));
// synopsys translate_off
defparam rx_pll_locked_tx_syncd.is_wysiwyg = "true";
defparam rx_pll_locked_tx_syncd.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y44_N33
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~1 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout  = ( \rx_pll_locked_tx_syncd~q  & ( \TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked  ) )

	.dataa(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_pll_locked_tx_syncd~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~1 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~1 .lut_mask = 64'h0000000055555555;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y44_N37
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y44_N6
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout  & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  
// & ((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout )))) ) ) ) # ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout  & !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) ) ) ) # ( 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout  & !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) ) ) ) # ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout  & !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) ) ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h5500550055004500;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y44_N0
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  & 
// ( (((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) # (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q )) 
// # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q 
//  & ( (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  & (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ))) ) ) ) # ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  
// ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h0000FFFF0008FFF7;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y44_N1
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y44_N6
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  $ 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ))) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  & ( 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  $ (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ))) ) ) ) # ( 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  $ 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ))) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  & ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  $ (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ))) ) ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y44_N8
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y44_N30
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ram_address_b[7]~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ram_address_b[7]~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  ) ) # ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ram_address_b[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ram_address_b[7]~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ram_address_b[7]~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ram_address_b[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X84_Y44_N39
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ram_address_b[7]~0_combout  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  ) ) # ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ram_address_b[7]~0_combout  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ram_address_b[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y44_N40
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y44_N36
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] ) ) # ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] ) )

	.dataa(gnd),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'hCCCCCCCC33333333;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y44_N38
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y44_N32
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y44_N30
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (((!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ) # ((!\rx_pll_locked_tx_syncd~DUPLICATE_q ) # 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q )))) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  ) )

	.dataa(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.datab(!\rx_pll_locked_tx_syncd~DUPLICATE_q ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y44_N31
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y44_N42
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  ) ) # ( 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ) # 
// ((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ) # (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout )) ) ) ) # ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  & 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  & \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout )) ) ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h0005FFFA0000FFFF;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y44_N43
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y44_N12
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire 
// [0] & ( (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (\rx_pll_locked_tx_syncd~DUPLICATE_q  & (\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked  & 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ))) ) ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(!\rx_pll_locked_tx_syncd~DUPLICATE_q ),
	.datac(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h0000000000000200;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y44_N6
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// ((((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ))) 
// ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h3333333339333933;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y44_N38
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y44_N12
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  ) ) # ( 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) # 
// (((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q )) ) ) 
// ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q  & (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h0400FBFF0000FFFF;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y44_N13
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y44_N20
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y44_N43
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[6] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[6] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[6] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X86_Y44_N23
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [6]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X85_Y44_N5
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[4] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[4] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[4] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X85_Y44_N40
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[4] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [4]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[4] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[4] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X86_Y44_N31
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X86_Y44_N2
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [5]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X86_Y44_N57
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [5] & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [6] & 
// ( (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [6] & (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [5] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [4])))) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [5] & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [6] & ( 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [6] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [5] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [4])))) ) ) ) # ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [5] & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [6] & ( 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [6] & (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [5] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [4])))) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [5] & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [6] & ( 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [6] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [5] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [4])))) ) ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [6]),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [4]),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [5]),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h8008200240041001;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y44_N50
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[2] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[2] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[2] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X86_Y44_N5
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [2]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X86_Y44_N29
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X86_Y44_N11
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[3] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [3]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[3] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[3] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X85_Y44_N10
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X86_Y44_N25
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[0] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [0]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[0] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[0] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X86_Y44_N50
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X86_Y44_N45
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [2] & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [0] & ( 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [2] & (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [0] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [3] $ 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [3])))) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [2] & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [0] & ( 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [2] & (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [0] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [3] 
// $ (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [3])))) ) ) ) # ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [2] & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [0] & ( 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [2] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [0] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [3] 
// $ (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [3])))) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [2] & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [0] & ( 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [2] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [0] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [3] 
// $ (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [3])))) ) ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [2]),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [3]),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [0]),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [3]),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [2]),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h8020401008020401;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X86_Y44_N7
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[8] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[8] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[8] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X86_Y44_N35
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[8] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [8]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[8] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[8] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X85_Y44_N55
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[7] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[7] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[7] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X86_Y44_N20
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[7] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [7]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[7] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[7] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X86_Y44_N17
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE_q ),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X86_Y44_N36
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [8] & ( (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [8] & 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [7] $ (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [7]))) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [8] & ( 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [8] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [7] $ (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [7]))) ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [8]),
	.datab(gnd),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [7]),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [7]),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h055005500AA00AA0;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X86_Y44_N51
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout  & ( 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0] & 
// ((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout ) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[2]~0_combout ))) ) ) ) # ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0] ) ) ) # ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout  & ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0] ) ) ) # ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0] ) ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[2]~0_combout ),
	.datab(gnd),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0 .lut_mask = 64'h00FF00FF00FF00F5;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X85_Y44_N30
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0_combout  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ) # ((!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ) # (!\tx_pll_locked_rx_syncd~DUPLICATE_q )))) ) ) # ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0_combout  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.datac(!\tx_pll_locked_rx_syncd~DUPLICATE_q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y44_N32
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X85_Y44_N0
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0_combout  & ( 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ) # ((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ) # ((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ) # 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ))) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0_combout  & ( 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ))) ) ) ) # ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0_combout  ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h0000FFFF0010FFEF;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y44_N2
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X85_Y44_N54
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// ((((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) # ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h00FF00FF08F708F7;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y44_N56
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X85_Y44_N12
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout  & 
// ( (((\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )) # 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout  
// & ( (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) ) # ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout 
//  ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h0000FFFF80007FFF;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y44_N14
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X85_Y44_N21
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y44_N23
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X86_Y44_N12
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q  & ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q  $ (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  $ (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 
//  $ (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ))) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q  $ 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  $ (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ))) ) ) ) # ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q  $ 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  $ (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ))) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q  $ 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  $ (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q 
// ))) ) ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h9669699669969669;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X86_Y44_N13
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X85_Y44_N18
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] ) ) # ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y44_N20
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X85_Y44_N6
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0_combout  & ( 
// ((!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ) # ((!\tx_pll_locked_rx_syncd~DUPLICATE_q ) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ))) # 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ) ) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0_combout  & ( 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked  & (\tx_pll_locked_rx_syncd~DUPLICATE_q  & 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ))) ) ) ) # ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0_combout  ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.datac(!\tx_pll_locked_rx_syncd~DUPLICATE_q ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h0000FFFF0200FDFF;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y44_N7
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y44_N40
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y44_N4
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y44_N17
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[1] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q ),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[1] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[1] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X85_Y44_N53
dffeas \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[1] (
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [1]),
	.clrn(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[1] .is_wysiwyg = "true";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[1] .power_up = "low";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: MLABCELL_X85_Y44_N45
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[2]~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [1] & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [1] ) ) # ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [1] & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [1]),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[2]~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X86_Y44_N18
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0] & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout )) # (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[2]~0_combout ))) ) ) ) # ( 
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0] & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  ) 
// ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[2]~0_combout ),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1 .lut_mask = 64'h0000333300003331;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y46_N21
cyclonev_io_ibuf \adc_data_p[0]~input (
	.i(adc_data_p[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adc_data_p[0]~input_o ));
// synopsys translate_off
defparam \adc_data_p[0]~input .bus_hold = "false";
defparam \adc_data_p[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X121_Y46_N34
cyclonev_ddio_in \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[0] (
	.datain(\adc_data_p[0]~input_o ),
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [0]),
	.regouthi(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [0]),
	.dfflo());
// synopsys translate_off
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[0] .async_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[0] .power_up = "low";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[0] .sync_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[0] .use_clkn = "false";
// synopsys translate_on

// Location: LABCELL_X86_Y44_N30
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ram_address_a[7] (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ram_address_a [7] = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[8]~DUPLICATE_q  & ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [7] ) ) # ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[8]~DUPLICATE_q  & ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ram_address_a [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ram_address_a[7] .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ram_address_a[7] .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ram_address_a[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y44_N39
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y43_N61
cyclonev_io_ibuf \adc_data_p[1]~input (
	.i(adc_data_p[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adc_data_p[1]~input_o ));
// synopsys translate_off
defparam \adc_data_p[1]~input .bus_hold = "false";
defparam \adc_data_p[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X121_Y43_N74
cyclonev_ddio_in \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[1] (
	.datain(\adc_data_p[1]~input_o ),
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [1]),
	.regouthi(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [1]),
	.dfflo());
// synopsys translate_off
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[1] .async_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[1] .power_up = "low";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[1] .sync_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[1] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X121_Y45_N38
cyclonev_io_ibuf \adc_data_p[2]~input (
	.i(adc_data_p[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adc_data_p[2]~input_o ));
// synopsys translate_off
defparam \adc_data_p[2]~input .bus_hold = "false";
defparam \adc_data_p[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X121_Y45_N51
cyclonev_ddio_in \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[2] (
	.datain(\adc_data_p[2]~input_o ),
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [2]),
	.regouthi(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [2]),
	.dfflo());
// synopsys translate_off
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[2] .async_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[2] .power_up = "low";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[2] .sync_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[2] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X121_Y48_N4
cyclonev_io_ibuf \adc_data_p[3]~input (
	.i(adc_data_p[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adc_data_p[3]~input_o ));
// synopsys translate_off
defparam \adc_data_p[3]~input .bus_hold = "false";
defparam \adc_data_p[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X121_Y48_N17
cyclonev_ddio_in \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[3] (
	.datain(\adc_data_p[3]~input_o ),
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [3]),
	.regouthi(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [3]),
	.dfflo());
// synopsys translate_off
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[3] .async_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[3] .power_up = "low";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[3] .sync_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[3] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X121_Y45_N55
cyclonev_io_ibuf \adc_data_p[4]~input (
	.i(adc_data_p[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adc_data_p[4]~input_o ));
// synopsys translate_off
defparam \adc_data_p[4]~input .bus_hold = "false";
defparam \adc_data_p[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X121_Y45_N68
cyclonev_ddio_in \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[4] (
	.datain(\adc_data_p[4]~input_o ),
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [4]),
	.regouthi(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [4]),
	.dfflo());
// synopsys translate_off
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[4] .async_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[4] .power_up = "low";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[4] .sync_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[4] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X121_Y45_N4
cyclonev_io_ibuf \adc_data_p[5]~input (
	.i(adc_data_p[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adc_data_p[5]~input_o ));
// synopsys translate_off
defparam \adc_data_p[5]~input .bus_hold = "false";
defparam \adc_data_p[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X121_Y45_N17
cyclonev_ddio_in \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[5] (
	.datain(\adc_data_p[5]~input_o ),
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [5]),
	.regouthi(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [5]),
	.dfflo());
// synopsys translate_off
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[5] .async_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[5] .power_up = "low";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[5] .sync_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[5] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X121_Y43_N95
cyclonev_io_ibuf \adc_data_p[6]~input (
	.i(adc_data_p[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adc_data_p[6]~input_o ));
// synopsys translate_off
defparam \adc_data_p[6]~input .bus_hold = "false";
defparam \adc_data_p[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X121_Y43_N108
cyclonev_ddio_in \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[6] (
	.datain(\adc_data_p[6]~input_o ),
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [6]),
	.regouthi(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [6]),
	.dfflo());
// synopsys translate_off
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[6] .async_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[6] .power_up = "low";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[6] .sync_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[6] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X121_Y45_N21
cyclonev_io_ibuf \adc_data_p[7]~input (
	.i(adc_data_p[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adc_data_p[7]~input_o ));
// synopsys translate_off
defparam \adc_data_p[7]~input .bus_hold = "false";
defparam \adc_data_p[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X121_Y45_N34
cyclonev_ddio_in \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[7] (
	.datain(\adc_data_p[7]~input_o ),
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [7]),
	.regouthi(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [7]),
	.dfflo());
// synopsys translate_off
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[7] .async_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[7] .power_up = "low";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[7] .sync_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[7] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X121_Y48_N38
cyclonev_io_ibuf \adc_data_p[8]~input (
	.i(adc_data_p[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adc_data_p[8]~input_o ));
// synopsys translate_off
defparam \adc_data_p[8]~input .bus_hold = "false";
defparam \adc_data_p[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X121_Y48_N51
cyclonev_ddio_in \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[8] (
	.datain(\adc_data_p[8]~input_o ),
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [8]),
	.regouthi(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [8]),
	.dfflo());
// synopsys translate_off
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[8] .async_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[8] .power_up = "low";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[8] .sync_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[8] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X121_Y46_N4
cyclonev_io_ibuf \adc_data_p[9]~input (
	.i(adc_data_p[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adc_data_p[9]~input_o ));
// synopsys translate_off
defparam \adc_data_p[9]~input .bus_hold = "false";
defparam \adc_data_p[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X121_Y46_N17
cyclonev_ddio_in \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[9] (
	.datain(\adc_data_p[9]~input_o ),
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [9]),
	.regouthi(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [9]),
	.dfflo());
// synopsys translate_off
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[9] .async_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[9] .power_up = "low";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[9] .sync_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[9] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X121_Y43_N78
cyclonev_io_ibuf \adc_data_p[10]~input (
	.i(adc_data_p[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adc_data_p[10]~input_o ));
// synopsys translate_off
defparam \adc_data_p[10]~input .bus_hold = "false";
defparam \adc_data_p[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X121_Y43_N91
cyclonev_ddio_in \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[10] (
	.datain(\adc_data_p[10]~input_o ),
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [10]),
	.regouthi(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [10]),
	.dfflo());
// synopsys translate_off
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[10] .async_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[10] .power_up = "low";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[10] .sync_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[10] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X121_Y48_N55
cyclonev_io_ibuf \adc_data_p[11]~input (
	.i(adc_data_p[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adc_data_p[11]~input_o ));
// synopsys translate_off
defparam \adc_data_p[11]~input .bus_hold = "false";
defparam \adc_data_p[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X121_Y48_N68
cyclonev_ddio_in \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[11] (
	.datain(\adc_data_p[11]~input_o ),
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [11]),
	.regouthi(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [11]),
	.dfflo());
// synopsys translate_off
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[11] .async_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[11] .power_up = "low";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[11] .sync_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[11] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X121_Y46_N55
cyclonev_io_ibuf \adc_data_p[12]~input (
	.i(adc_data_p[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adc_data_p[12]~input_o ));
// synopsys translate_off
defparam \adc_data_p[12]~input .bus_hold = "false";
defparam \adc_data_p[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X121_Y46_N68
cyclonev_ddio_in \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[12] (
	.datain(\adc_data_p[12]~input_o ),
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [12]),
	.regouthi(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [12]),
	.dfflo());
// synopsys translate_off
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[12] .async_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[12] .power_up = "low";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[12] .sync_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[12] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X121_Y48_N21
cyclonev_io_ibuf \adc_data_p[13]~input (
	.i(adc_data_p[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adc_data_p[13]~input_o ));
// synopsys translate_off
defparam \adc_data_p[13]~input .bus_hold = "false";
defparam \adc_data_p[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X121_Y48_N34
cyclonev_ddio_in \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[13] (
	.datain(\adc_data_p[13]~input_o ),
	.clk(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(!\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [13]),
	.regouthi(\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [13]),
	.dfflo());
// synopsys translate_off
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[13] .async_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[13] .power_up = "low";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[13] .sync_mode = "clear";
defparam \ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[13] .use_clkn = "false";
// synopsys translate_on

// Location: M10K_X87_Y44_N0
cyclonev_ram_block \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\RX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\reset_n~input_o ),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [13],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [12],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [11],
\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [10],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [9],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [8],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [7],
\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [6],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [5],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [4],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [3],
\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [2],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [1],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_h [0],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [13],
\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [12],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [11],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [10],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [9],
\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [8],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [7],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [6],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [5],
\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [4],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [3],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [2],\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [1],
\ALTDDIO_RX_inst|ALTDDIO_IN_component|auto_generated|dataout_l [0]}),
	.portaaddr({\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ram_address_a [7],\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [6],\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [5],\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [4],
\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [3],\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [2],\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [1],\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ram_address_b[7]~0_combout ,\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ,\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ,\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ,
\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ,\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|altsyncram_26d1:fifo_ram|ALTSYNCRAM";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 8;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 40;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 255;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 256;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 32;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 8;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 40;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 255;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 256;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 32;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: DDIOOUTCELL_X121_Y39_N64
cyclonev_ddio_out \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[2] (
	.datainlo(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datainhi(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.clkhi(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clklo(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.muxsel(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena(vcc),
	.areset(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [2]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[2] .async_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[2] .half_rate_mode = "false";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[2] .power_up = "low";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[2] .sync_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[2] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X121_Y46_N47
cyclonev_ddio_out \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[3] (
	.datainlo(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datainhi(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.clkhi(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clklo(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.muxsel(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena(vcc),
	.areset(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [3]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[3] .async_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[3] .half_rate_mode = "false";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[3] .power_up = "low";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[3] .sync_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[3] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X121_Y38_N30
cyclonev_ddio_out \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[4] (
	.datainlo(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datainhi(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.clkhi(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clklo(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.muxsel(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena(vcc),
	.areset(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [4]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[4] .async_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[4] .half_rate_mode = "false";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[4] .power_up = "low";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[4] .sync_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[4] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X121_Y41_N47
cyclonev_ddio_out \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[5] (
	.datainlo(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datainhi(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.clkhi(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clklo(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.muxsel(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena(vcc),
	.areset(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [5]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[5] .async_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[5] .half_rate_mode = "false";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[5] .power_up = "low";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[5] .sync_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[5] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X121_Y39_N47
cyclonev_ddio_out \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[6] (
	.datainlo(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datainhi(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.clkhi(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clklo(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.muxsel(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena(vcc),
	.areset(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [6]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[6] .async_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[6] .half_rate_mode = "false";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[6] .power_up = "low";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[6] .sync_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[6] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X121_Y51_N87
cyclonev_ddio_out \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[7] (
	.datainlo(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datainhi(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.clkhi(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clklo(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.muxsel(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena(vcc),
	.areset(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [7]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[7] .async_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[7] .half_rate_mode = "false";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[7] .power_up = "low";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[7] .sync_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[7] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X121_Y51_N70
cyclonev_ddio_out \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[8] (
	.datainlo(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datainhi(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.clkhi(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clklo(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.muxsel(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena(vcc),
	.areset(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [8]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[8] .async_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[8] .half_rate_mode = "false";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[8] .power_up = "low";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[8] .sync_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[8] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X121_Y39_N13
cyclonev_ddio_out \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[9] (
	.datainlo(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datainhi(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.clkhi(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clklo(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.muxsel(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena(vcc),
	.areset(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [9]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[9] .async_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[9] .half_rate_mode = "false";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[9] .power_up = "low";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[9] .sync_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[9] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X121_Y38_N13
cyclonev_ddio_out \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[10] (
	.datainlo(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datainhi(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [24]),
	.clkhi(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clklo(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.muxsel(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena(vcc),
	.areset(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [10]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[10] .async_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[10] .half_rate_mode = "false";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[10] .power_up = "low";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[10] .sync_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[10] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X121_Y41_N30
cyclonev_ddio_out \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[11] (
	.datainlo(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datainhi(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [25]),
	.clkhi(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clklo(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.muxsel(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena(vcc),
	.areset(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [11]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[11] .async_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[11] .half_rate_mode = "false";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[11] .power_up = "low";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[11] .sync_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[11] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X121_Y51_N104
cyclonev_ddio_out \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[12] (
	.datainlo(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datainhi(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [26]),
	.clkhi(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clklo(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.muxsel(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena(vcc),
	.areset(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [12]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[12] .async_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[12] .half_rate_mode = "false";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[12] .power_up = "low";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[12] .sync_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[12] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X121_Y41_N64
cyclonev_ddio_out \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[13] (
	.datainlo(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datainhi(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [27]),
	.clkhi(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clklo(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.muxsel(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena(vcc),
	.areset(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [13]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[13] .async_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[13] .half_rate_mode = "false";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[13] .power_up = "low";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[13] .sync_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[13] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X121_Y41_N13
cyclonev_ddio_out \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[14] (
	.datainlo(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datainhi(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [28]),
	.clkhi(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clklo(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.muxsel(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena(vcc),
	.areset(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [14]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[14] .async_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[14] .half_rate_mode = "false";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[14] .power_up = "low";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[14] .sync_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[14] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X121_Y39_N30
cyclonev_ddio_out \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[15] (
	.datainlo(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datainhi(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|q_b [29]),
	.clkhi(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clklo(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.muxsel(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena(vcc),
	.areset(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [15]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[15] .async_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[15] .half_rate_mode = "false";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[15] .power_up = "low";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[15] .sync_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[15] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LABCELL_X80_Y44_N0
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( debounce_dac_sync_counter[0] ) + ( VCC ) + ( !VCC ))
// \Add0~18  = CARRY(( debounce_dac_sync_counter[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!debounce_dac_sync_counter[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y44_N54
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( debounce_dac_sync_counter[1] & ( debounce_dac_sync_counter[5] & ( (debounce_dac_sync_counter[2] & (debounce_dac_sync_counter[3] & (debounce_dac_sync_counter[0] & debounce_dac_sync_counter[4]))) ) ) )

	.dataa(!debounce_dac_sync_counter[2]),
	.datab(!debounce_dac_sync_counter[3]),
	.datac(!debounce_dac_sync_counter[0]),
	.datad(!debounce_dac_sync_counter[4]),
	.datae(!debounce_dac_sync_counter[1]),
	.dataf(!debounce_dac_sync_counter[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h0000000000000001;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y44_N16
dffeas reset_tx_int_n(
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reset_n~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_tx_int_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset_tx_int_n.is_wysiwyg = "true";
defparam reset_tx_int_n.power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y44_N38
dffeas reset_tx_syncd_n(
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reset_tx_int_n~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_tx_syncd_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset_tx_syncd_n.is_wysiwyg = "true";
defparam reset_tx_syncd_n.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y36_N78
cyclonev_io_ibuf \pushbutton[1]~input (
	.i(pushbutton[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pushbutton[1]~input_o ));
// synopsys translate_off
defparam \pushbutton[1]~input .bus_hold = "false";
defparam \pushbutton[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y44_N54
cyclonev_lcell_comb \sync_button_int~0 (
// Equation(s):
// \sync_button_int~0_combout  = !\pushbutton[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pushbutton[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync_button_int~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync_button_int~0 .extended_lut = "off";
defparam \sync_button_int~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \sync_button_int~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y44_N56
dffeas sync_button_int(
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\sync_button_int~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync_button_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam sync_button_int.is_wysiwyg = "true";
defparam sync_button_int.power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y44_N50
dffeas sync_button_tx_syncd(
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sync_button_int~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync_button_tx_syncd~q ),
	.prn(vcc));
// synopsys translate_off
defparam sync_button_tx_syncd.is_wysiwyg = "true";
defparam sync_button_tx_syncd.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y44_N51
cyclonev_lcell_comb \debounce_dac_sync_counter[0]~0 (
// Equation(s):
// \debounce_dac_sync_counter[0]~0_combout  = ( \Equal0~0_combout  & ( \Equal0~2_combout  & ( (!\reset_tx_syncd_n~q ) # ((!\Equal0~1_combout ) # (!\sync_button_tx_syncd~q  $ (!\dac_sync_signal~q ))) ) ) ) # ( !\Equal0~0_combout  & ( \Equal0~2_combout  ) ) # 
// ( \Equal0~0_combout  & ( !\Equal0~2_combout  ) ) # ( !\Equal0~0_combout  & ( !\Equal0~2_combout  ) )

	.dataa(!\sync_button_tx_syncd~q ),
	.datab(!\dac_sync_signal~q ),
	.datac(!\reset_tx_syncd_n~q ),
	.datad(!\Equal0~1_combout ),
	.datae(!\Equal0~0_combout ),
	.dataf(!\Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_dac_sync_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_dac_sync_counter[0]~0 .extended_lut = "off";
defparam \debounce_dac_sync_counter[0]~0 .lut_mask = 64'hFFFFFFFFFFFFFFF6;
defparam \debounce_dac_sync_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y44_N41
dffeas \debounce_dac_sync_counter[13]~DUPLICATE (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_dac_sync_counter[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[13]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y44_N30
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( debounce_dac_sync_counter[10] ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( debounce_dac_sync_counter[10] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_dac_sync_counter[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y44_N33
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \debounce_dac_sync_counter[11]~DUPLICATE_q  ) + ( GND ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( \debounce_dac_sync_counter[11]~DUPLICATE_q  ) + ( GND ) + ( \Add0~58  ))

	.dataa(!\debounce_dac_sync_counter[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y44_N35
dffeas \debounce_dac_sync_counter[11]~DUPLICATE (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_dac_sync_counter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y44_N36
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \debounce_dac_sync_counter[12]~DUPLICATE_q  ) + ( GND ) + ( \Add0~62  ))
// \Add0~2  = CARRY(( \debounce_dac_sync_counter[12]~DUPLICATE_q  ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_dac_sync_counter[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y44_N38
dffeas \debounce_dac_sync_counter[12]~DUPLICATE (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_dac_sync_counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y44_N39
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \debounce_dac_sync_counter[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \debounce_dac_sync_counter[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_dac_sync_counter[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y44_N40
dffeas \debounce_dac_sync_counter[13] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_dac_sync_counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[13] .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y44_N37
dffeas \debounce_dac_sync_counter[12] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_dac_sync_counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[12] .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y44_N42
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( debounce_dac_sync_counter[14] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( debounce_dac_sync_counter[14] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!debounce_dac_sync_counter[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y44_N43
dffeas \debounce_dac_sync_counter[14] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_dac_sync_counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[14] .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y44_N47
dffeas \debounce_dac_sync_counter[15]~DUPLICATE (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_dac_sync_counter[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[15]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y44_N45
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \debounce_dac_sync_counter[15]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_dac_sync_counter[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y44_N46
dffeas \debounce_dac_sync_counter[15] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_dac_sync_counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[15] .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y44_N57
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( debounce_dac_sync_counter[15] & ( (debounce_dac_sync_counter[13] & (debounce_dac_sync_counter[12] & debounce_dac_sync_counter[14])) ) )

	.dataa(!debounce_dac_sync_counter[13]),
	.datab(gnd),
	.datac(!debounce_dac_sync_counter[12]),
	.datad(!debounce_dac_sync_counter[14]),
	.datae(gnd),
	.dataf(!debounce_dac_sync_counter[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000000000050005;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y44_N45
cyclonev_lcell_comb \dac_sync_signal~1 (
// Equation(s):
// \dac_sync_signal~1_combout  = ( \Equal0~2_combout  & ( (!\reset_tx_syncd_n~q ) # ((\Equal0~1_combout  & \Equal0~0_combout )) ) ) # ( !\Equal0~2_combout  & ( !\reset_tx_syncd_n~q  ) )

	.dataa(!\Equal0~1_combout ),
	.datab(gnd),
	.datac(!\reset_tx_syncd_n~q ),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac_sync_signal~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac_sync_signal~1 .extended_lut = "off";
defparam \dac_sync_signal~1 .lut_mask = 64'hF0F0F0F0F0F5F0F5;
defparam \dac_sync_signal~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y44_N2
dffeas \debounce_dac_sync_counter[0] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_dac_sync_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[0] .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y44_N3
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( debounce_dac_sync_counter[1] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( debounce_dac_sync_counter[1] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!debounce_dac_sync_counter[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y44_N5
dffeas \debounce_dac_sync_counter[1] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_dac_sync_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[1] .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y44_N6
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( debounce_dac_sync_counter[2] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( debounce_dac_sync_counter[2] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!debounce_dac_sync_counter[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y44_N7
dffeas \debounce_dac_sync_counter[2] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_dac_sync_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[2] .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y44_N9
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( debounce_dac_sync_counter[3] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( debounce_dac_sync_counter[3] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_dac_sync_counter[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y44_N11
dffeas \debounce_dac_sync_counter[3] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_dac_sync_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[3] .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y44_N12
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( debounce_dac_sync_counter[4] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( debounce_dac_sync_counter[4] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(!debounce_dac_sync_counter[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y44_N14
dffeas \debounce_dac_sync_counter[4] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_dac_sync_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[4] .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y44_N15
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( debounce_dac_sync_counter[5] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( debounce_dac_sync_counter[5] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_dac_sync_counter[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y44_N17
dffeas \debounce_dac_sync_counter[5] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_dac_sync_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[5] .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y44_N18
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \debounce_dac_sync_counter[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( \debounce_dac_sync_counter[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_dac_sync_counter[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y44_N20
dffeas \debounce_dac_sync_counter[6]~DUPLICATE (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_dac_sync_counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y44_N21
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \debounce_dac_sync_counter[7]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( \debounce_dac_sync_counter[7]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_dac_sync_counter[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y44_N23
dffeas \debounce_dac_sync_counter[7]~DUPLICATE (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_dac_sync_counter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y44_N24
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \debounce_dac_sync_counter[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( \debounce_dac_sync_counter[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_dac_sync_counter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y44_N26
dffeas \debounce_dac_sync_counter[8]~DUPLICATE (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_dac_sync_counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y44_N27
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \debounce_dac_sync_counter[9]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( \debounce_dac_sync_counter[9]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_dac_sync_counter[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y44_N29
dffeas \debounce_dac_sync_counter[9]~DUPLICATE (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_dac_sync_counter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y44_N31
dffeas \debounce_dac_sync_counter[10] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_dac_sync_counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[10] .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y44_N19
dffeas \debounce_dac_sync_counter[6] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_dac_sync_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[6] .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y44_N28
dffeas \debounce_dac_sync_counter[9] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_dac_sync_counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[9] .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y44_N34
dffeas \debounce_dac_sync_counter[11] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_dac_sync_counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[11] .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y44_N22
dffeas \debounce_dac_sync_counter[7] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_dac_sync_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[7] .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y44_N25
dffeas \debounce_dac_sync_counter[8] (
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac_sync_signal~1_combout ),
	.sload(gnd),
	.ena(\debounce_dac_sync_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_dac_sync_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_dac_sync_counter[8] .is_wysiwyg = "true";
defparam \debounce_dac_sync_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y44_N24
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( debounce_dac_sync_counter[7] & ( debounce_dac_sync_counter[8] & ( (debounce_dac_sync_counter[10] & (debounce_dac_sync_counter[6] & (debounce_dac_sync_counter[9] & debounce_dac_sync_counter[11]))) ) ) )

	.dataa(!debounce_dac_sync_counter[10]),
	.datab(!debounce_dac_sync_counter[6]),
	.datac(!debounce_dac_sync_counter[9]),
	.datad(!debounce_dac_sync_counter[11]),
	.datae(!debounce_dac_sync_counter[7]),
	.dataf(!debounce_dac_sync_counter[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0000000000000001;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y44_N12
cyclonev_lcell_comb \dac_sync_signal~0 (
// Equation(s):
// \dac_sync_signal~0_combout  = ( \dac_sync_signal~q  & ( \Equal0~0_combout  & ( (\reset_tx_syncd_n~q  & ((!\Equal0~2_combout ) # ((!\Equal0~1_combout ) # (\sync_button_tx_syncd~q )))) ) ) ) # ( !\dac_sync_signal~q  & ( \Equal0~0_combout  & ( 
// (\Equal0~2_combout  & (\sync_button_tx_syncd~q  & (\reset_tx_syncd_n~q  & \Equal0~1_combout ))) ) ) ) # ( \dac_sync_signal~q  & ( !\Equal0~0_combout  & ( \reset_tx_syncd_n~q  ) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\sync_button_tx_syncd~q ),
	.datac(!\reset_tx_syncd_n~q ),
	.datad(!\Equal0~1_combout ),
	.datae(!\dac_sync_signal~q ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac_sync_signal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac_sync_signal~0 .extended_lut = "off";
defparam \dac_sync_signal~0 .lut_mask = 64'h00000F0F00010F0B;
defparam \dac_sync_signal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y44_N14
dffeas dac_sync_signal(
	.clk(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\dac_sync_signal~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_sync_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam dac_sync_signal.is_wysiwyg = "true";
defparam dac_sync_signal.power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X121_Y51_N53
cyclonev_ddio_out \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[1] (
	.datainlo(\dac_sync_signal~q ),
	.datainhi(\dac_sync_signal~q ),
	.clkhi(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clklo(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.muxsel(\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena(vcc),
	.areset(!\TX_PLL_inst|altpll_component|auto_generated|wire_generic_pll1_locked ),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|dataout [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[1] .async_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[1] .half_rate_mode = "false";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[1] .power_up = "low";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[1] .sync_mode = "clear";
defparam \ALTDDIO_TX_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[1] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LABCELL_X86_Y44_N33
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [7] & ( (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [7] & 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [8] $ (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [8]))) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [7] & ( 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [7] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [8] $ (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [8]))) ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrptr_g [8]),
	.datac(gnd),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [8]),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h8822882244114411;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X85_Y44_N42
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire [0] = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[2]~0_combout )) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2_combout  )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[2]~0_combout ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0] .lut_mask = 64'hFFFFFFFFFBFBFBFB;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y44_N42
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & ( (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [7] & 
// (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [8] $ (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]))) ) ) # ( !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & ( 
// (\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [7] & (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [8] $ (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]))) ) )

	.dataa(gnd),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h033003300CC00CC0;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y44_N24
cyclonev_lcell_comb \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire [0] = ( \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  ) # ( 
// !\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0_combout ) # (!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout )) ) )

	.dataa(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0] .lut_mask = 64'hFEFEFEFEFFFFFFFF;
defparam \RX_to_TX_FIFO_inst|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X65_Y115_N75
cyclonev_io_ibuf \adc_data_p[14]~input (
	.i(adc_data_p[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adc_data_p[14]~input_o ));
// synopsys translate_off
defparam \adc_data_p[14]~input .bus_hold = "false";
defparam \adc_data_p[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y0_N92
cyclonev_io_ibuf \adc_data_p[15]~input (
	.i(adc_data_p[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adc_data_p[15]~input_o ));
// synopsys translate_off
defparam \adc_data_p[15]~input .bus_hold = "false";
defparam \adc_data_p[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y72_N38
cyclonev_io_ibuf \dipswitch[0]~input (
	.i(dipswitch[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dipswitch[0]~input_o ));
// synopsys translate_off
defparam \dipswitch[0]~input .bus_hold = "false";
defparam \dipswitch[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y30_N21
cyclonev_io_ibuf \dipswitch[1]~input (
	.i(dipswitch[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dipswitch[1]~input_o ));
// synopsys translate_off
defparam \dipswitch[1]~input .bus_hold = "false";
defparam \dipswitch[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \dipswitch[2]~input (
	.i(dipswitch[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dipswitch[2]~input_o ));
// synopsys translate_off
defparam \dipswitch[2]~input .bus_hold = "false";
defparam \dipswitch[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y115_N92
cyclonev_io_ibuf \dipswitch[3]~input (
	.i(dipswitch[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dipswitch[3]~input_o ));
// synopsys translate_off
defparam \dipswitch[3]~input .bus_hold = "false";
defparam \dipswitch[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N52
cyclonev_io_ibuf \pushbutton[2]~input (
	.i(pushbutton[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pushbutton[2]~input_o ));
// synopsys translate_off
defparam \pushbutton[2]~input .bus_hold = "false";
defparam \pushbutton[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N35
cyclonev_io_ibuf \pushbutton[3]~input (
	.i(pushbutton[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pushbutton[3]~input_o ));
// synopsys translate_off
defparam \pushbutton[3]~input .bus_hold = "false";
defparam \pushbutton[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 2;
// synopsys translate_on

endmodule
