ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Jul 17, 2023 at 13:22:26 CST
ncverilog
	/home/YuChengWang/Verilog_pratice/2022_Summer/HW3/sim/testfixture1.v
	/home/YuChengWang/Verilog_pratice/2022_Summer/HW3/src/def.v
	/home/YuChengWang/Verilog_pratice/2022_Summer/HW3/src/SET.v
	+incdir+/home/YuChengWang/Verilog_pratice/2022_Summer/HW3/src
	+nc64bit
	+access+r
	+define+FSDB_FILE="SET.fsdb"
	+define+MD1
file: /home/YuChengWang/Verilog_pratice/2022_Summer/HW3/sim/testfixture1.v
	module worklib.testfixture1:v
		errors: 0, warnings: 0
file: /home/YuChengWang/Verilog_pratice/2022_Summer/HW3/src/def.v
file: /home/YuChengWang/Verilog_pratice/2022_Summer/HW3/src/SET.v
	module worklib.SET:v
		errors: 0, warnings: 0
ncvlog: *W,SPDUSD: Include directory /home/YuChengWang/Verilog_pratice/2022_Summer/HW3/src given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.SET:v <0x093d727f>
			streams:   9, words: 20913
		worklib.testfixture1:v <0x4544083b>
			streams:  10, words: 17066
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               23      23
		Scalar wires:             5       -
		Vectored wires:           4       -
		Always blocks:            3       3
		Initial blocks:           6       6
		Pseudo assignments:       2       2
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture1:v
Loading snapshot worklib.testfixture1:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'SET.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
--------------------------- [ Function 1. Simulation START !! ] ---------------------------
 Pattern           0 at Mode 0 is PASS !
 Pattern           1 at Mode 0 is PASS !
 Pattern           2 at Mode 0 is PASS !
 Pattern           3 at Mode 0 is PASS !
 Pattern           4 at Mode 0 is PASS !
 Pattern           5 at Mode 0 is PASS !
 Pattern           6 at Mode 0 is PASS !
 Pattern           7 at Mode 0 is PASS !
 Pattern           8 at Mode 0 is PASS !
 Pattern           9 at Mode 0 is PASS !
 Pattern          10 at Mode 0 is PASS !
 Pattern          11 at Mode 0 is PASS !
 Pattern          12 at Mode 0 is PASS !
 Pattern          13 at Mode 0 is PASS !
 Pattern          14 at Mode 0 is PASS !
 Pattern          15 at Mode 0 is PASS !
 Pattern          16 at Mode 0 is PASS !
 Pattern          17 at Mode 0 is PASS !
 Pattern          18 at Mode 0 is PASS !
 Pattern          19 at Mode 0 is PASS !
 Pattern          20 at Mode 0 is PASS !
 Pattern          21 at Mode 0 is PASS !
 Pattern          22 at Mode 0 is PASS !
 Pattern          23 at Mode 0 is PASS !
 Pattern          24 at Mode 0 is PASS !
 Pattern          25 at Mode 0 is PASS !
 Pattern          26 at Mode 0 is PASS !
 Pattern          27 at Mode 0 is PASS !
 Pattern          28 at Mode 0 is PASS !
 Pattern          29 at Mode 0 is PASS !
 Pattern          30 at Mode 0 is PASS !
 Pattern          31 at Mode 0 is PASS !
 Pattern          32 at Mode 0 is PASS !
 Pattern          33 at Mode 0 is PASS !
 Pattern          34 at Mode 0 is PASS !
 Pattern          35 at Mode 0 is PASS !
 Pattern          36 at Mode 0 is PASS !
 Pattern          37 at Mode 0 is PASS !
 Pattern          38 at Mode 0 is PASS !
 Pattern          39 at Mode 0 is PASS !
 Pattern          40 at Mode 0 is PASS !
 Pattern          41 at Mode 0 is PASS !
 Pattern          42 at Mode 0 is PASS !
 Pattern          43 at Mode 0 is PASS !
 Pattern          44 at Mode 0 is PASS !
 Pattern          45 at Mode 0 is PASS !
 Pattern          46 at Mode 0 is PASS !
 Pattern          47 at Mode 0 is PASS !
 Pattern          48 at Mode 0 is PASS !
 Pattern          49 at Mode 0 is PASS !
 Pattern          50 at Mode 0 is PASS !
 Pattern          51 at Mode 0 is PASS !
 Pattern          52 at Mode 0 is PASS !
 Pattern          53 at Mode 0 is PASS !
 Pattern          54 at Mode 0 is PASS !
 Pattern          55 at Mode 0 is PASS !
 Pattern          56 at Mode 0 is PASS !
 Pattern          57 at Mode 0 is PASS !
 Pattern          58 at Mode 0 is PASS !
 Pattern          59 at Mode 0 is PASS !
 Pattern          60 at Mode 0 is PASS !
 Pattern          61 at Mode 0 is PASS !
 Pattern          62 at Mode 0 is PASS !
 Pattern          63 at Mode 0 is PASS !
--------------------------- Simulation FINISH !!---------------------------
============================================================================

 \(^o^)/ CONGRATULATIONS!!  The simulation result is PASS!!!

============================================================================
Simulation complete via $finish(1) at time 42290 NS + 0
../sim/testfixture1.v:132 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Jul 17, 2023 at 13:22:29 CST  (total: 00:00:03)
