INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Vivado_Udemy/Assignment Operations/Swapping two 16bit Vars/Swapping two 16bit Vars.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Vivado_Udemy/Assignment Operations/Swapping two 16bit Vars/Swapping two 16bit Vars.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
