// Seed: 3936118202
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output tri id_2
);
  assign id_2 = 1;
  assign id_2 = id_1 && 1'b0;
  assign module_1.type_34 = 0;
endmodule
macromodule module_1 (
    output wand id_0,
    inout supply1 id_1,
    output supply1 id_2,
    input uwire id_3,
    input uwire id_4,
    input tri0 id_5,
    input wor id_6,
    input tri1 id_7,
    input wire id_8,
    input supply1 id_9,
    output wand id_10,
    input tri0 id_11,
    output tri1 id_12
    , id_23,
    output wire id_13,
    output tri1 id_14,
    output tri0 id_15,
    input supply0 id_16,
    input tri1 id_17,
    output uwire id_18,
    input uwire id_19,
    input tri id_20,
    output wand id_21
);
  wire id_24, id_25;
  module_0 modCall_1 (
      id_20,
      id_9,
      id_18
  );
  wire id_26 = id_11;
  xor primCall (
      id_18,
      id_25,
      id_6,
      id_23,
      id_17,
      id_9,
      id_1,
      id_11,
      id_24,
      id_20,
      id_19,
      id_4,
      id_8,
      id_5,
      id_16,
      id_7
  );
endmodule
