01000049 V alu_32_types 6 ".\src\ALU_32.VHD" 572 419 316
15
0
15
00000166
1
.\src\ALU_32.VHD
0
0 0 0 0 0 0
1
1
4
0
4
15 ~ ~ 0 0
0
1
1
1
0
1
1
1
1
1
0
0.
0
1
1
0
10.
0
0
0
0
1
15 ~ ~ 0 0
1
1
disable
0
1
1
pass1
1
1
1
log_and
2
1
1
log_or
3
1
1
log_xor
4
1
1
log_mask
5
1
1
incr1
6
1
1
add
7
1
1
subtract
8
1
1
multiply
9
1
1
divide
10
0
64512 0
0
1
1
61
0
61
15 ~ ~ 1 0
0
0
1
61
0
61
15 ~ ~ 2 0
0
0
1
61
0
61
15 ~ ~ 3 0
0
0
1
61
0
61
15 ~ ~ 4 0
0
0
1
61
0
61
15 ~ ~ 5 0
0
0
1
61
0
61
15 ~ ~ 6 0
0
0
1
61
0
61
15 ~ ~ 7 0
0
0
1
61
0
61
15 ~ ~ 8 0
0
0
1
61
0
61
15 ~ ~ 9 0
0
0
1
61
0
61
15 ~ ~ 10 0
0
0
1
61
0
61
15 ~ ~ 11 0
0
0
0
0
#VLB_VERSION 52
#INFO
alu_32_types
P 1552227492.440
12
#ACCESS
std
.
#OBJECTS
ALU_command 0 4 56 1 . 167
disable 1 61 296 1 . 167
pass1 2 61 321 1 . 167
log_and 3 61 346 1 . 168
log_or 4 61 371 1 . 168
log_xor 5 61 396 1 . 168
log_mask 6 61 421 1 . 168
incr1 7 61 446 1 . 169
add 8 61 471 1 . 169
subtract 9 61 496 1 . 169
multiply 10 61 521 1 . 169
divide 11 61 547 1 . 169
#SPECIFICATION 
#END
(unit (alu_32_types 0 166 )
  (version v11)
  (time 1552227492.456 2019.03.10 18:18:12)
  (source (\.\\src\\ALU_32.VHD\))
  (use (std(standard)))
  (object
    (type (internal ALU_command 0 167 (enum disable pass1 log_and log_or log_xor log_mask incr1 add subtract multiply divide (to (i 0)(i 10)))))
  )
)
01000065 I dp32_types 6 "Z:\lab24\project\src\ALU_32.VHD" 4494 1340 9851
15
0
15
00000010
1
.\src\ALU_32.VHD
0
0 0 0 0 0 0
1
1
1
0
1
15 ~ ~ 0 0
0
0
1
15 STD STANDARD 77 6
1
1
1
145
147
0
0
1
1
ns
1
1
0
0
0
0
1
5
520
5
15 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
31.
0
1
1
0
0.
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 1 0
805371389 0
0
0
1
5
0
5
15 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
4
1
1
0
31.
0
1
1
0
0.
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
2.
0
1
1
0
0.
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 3 0
805371389 0
0
0
1
5
0
5
15 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
4
1
1
0
2.
0
1
1
0
0.
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 5 0
805371389 0
0
0
1
5
0
5
15 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
4
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
31.
0
1
1
0
0.
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 7 0
805371389 0
0
0
1
5
0
5
15 ~ ~ 8 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
4
1
1
0
31.
0
1
1
0
0.
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
7.
0
1
1
0
0.
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 9 0
805371389 0
0
0
1
5
0
5
15 ~ ~ 10 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
4
1
1
0
7.
0
1
1
0
0.
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
4
0
4
15 ~ ~ 11 5
5
5
1
5
0
1
1
1
1
1
1
0
0.
0
1
1
0
1.
0
0
0
0
1
15 STD STANDARD 0 0
0
1
15 ieee std_logic_1164 4 2
11
65024 0
0
0
1
4
0
4
15 ~ ~ 12 6
6
5
1
5
0
1
1
2
3 -2147483648 2147483647
0
1
15 ~ ~ 2 0
10
3584 0
0
0
1
1
0
1
15 ~ ~ 13 1
1
1
1
15 ~ ~ 11 5
1
0
0
1
1
0
1
15 ~ ~ 14 2
2
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"00"
0
0
0
1
1
0
1
15 ~ ~ 15 3
3
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"01"
0
0
0
1
1
0
1
15 ~ ~ 16 4
4
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"02"
0
0
0
1
1
0
1
15 ~ ~ 17 5
5
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"03"
0
0
0
1
1
0
1
15 ~ ~ 18 6
6
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"10"
0
0
0
1
1
0
1
15 ~ ~ 19 7
7
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"11"
0
0
0
1
1
0
1
15 ~ ~ 20 8
8
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"12"
0
0
0
1
1
0
1
15 ~ ~ 21 9
9
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"13"
0
0
0
1
1
0
1
15 ~ ~ 22 10
10
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"04"
0
0
0
1
1
0
1
15 ~ ~ 23 11
11
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"05"
0
0
0
1
1
0
1
15 ~ ~ 24 12
12
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"06"
0
0
0
1
1
0
1
15 ~ ~ 25 13
13
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"07"
0
0
0
1
1
0
1
15 ~ ~ 26 14
14
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"20"
0
0
0
1
1
0
1
15 ~ ~ 27 15
15
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"21"
0
0
0
1
1
0
1
15 ~ ~ 28 16
16
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"30"
0
0
0
1
1
0
1
15 ~ ~ 29 17
17
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"31"
0
0
0
1
1
0
1
15 ~ ~ 30 18
18
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"40"
0
0
0
1
1
0
1
15 ~ ~ 31 19
19
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"50"
0
0
0
1
1
0
1
15 ~ ~ 32 20
20
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"41"
0
0
0
1
1
0
1
15 ~ ~ 33 21
21
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"51"
0
0
0
1
10
0
10
15 ~ ~ 34 0
0
0
0
1
0
0
35
0
1
15 STD STANDARD 75 4
1
1
1
24
0
24
15 ~ ~ 35 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
0
1
10
0
10
15 ~ ~ 36 1
1
0
0
1
0
0
37
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
24
0
24
15 ~ ~ 37 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
0
1
9
0
9
15 ~ ~ 38 2
2
0
0
2
0
0
40
0
1
1
24
0
24
15 ~ ~ 39 0
0
1
15 STD STANDARD 75 4
1
0
0
1
25
0
25
15 ~ ~ 40 0
0
68
1
15 ieee std_logic_1164 5 3
1
0
0
0
0
#VLB_VERSION 52
#INFO
dp32_types
P 1552227492.315
41
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
unit_delay 0 1 56 1 . 11
~NATURAL~range~31~downto~0~ 1 5 139 1 . 14
bit_32 2 5 308 1 . 14
~NATURAL~range~2~downto~0~ 3 5 512 1 . 15
CC_bits 4 5 679 1 . 15
~NATURAL~range~3~downto~0~ 5 5 881 1 . 16
cm_bits 6 5 1048 1 . 16
~NATURAL~range~31~downto~0~1 7 5 1250 1 . 17
bus_bit_32 8 5 1419 1 . 17
~NATURAL~range~7~downto~0~ 9 5 1623 1 . 18
bit_8 10 5 1790 1 . 18
bool_to_bit_table 11 4 1993 1 . 20
bit_32_array 12 4 2127 1 . 21
bool_to_bit 13 1 2217 1 . 23
op_add 14 1 2261 1 . 24
op_sub 15 1 2350 1 . 25
op_mul 16 1 2439 1 . 26
op_div 17 1 2528 1 . 27
op_addq 18 1 2617 1 . 28
op_subq 19 1 2706 1 . 29
op_mulq 20 1 2795 1 . 30
op_divq 21 1 2884 1 . 31
op_land 22 1 2973 1 . 32
op_lor 23 1 3064 1 . 33
op_lxor 24 1 3155 1 . 34
op_lmask 25 1 3246 1 . 35
op_ld 26 1 3337 1 . 36
op_st 27 1 3428 1 . 37
op_ldq 28 1 3519 1 . 38
op_stq 29 1 3610 1 . 39
op_br 30 1 3701 1 . 40
op_brq 31 1 3792 1 . 41
op_bi 32 1 3883 1 . 42
op_biq 33 1 3974 1 . 43
bits_to_int 34 10 4066 1 . 52 1937 1 52 65
bits 35 24 4132 0 . 52
bits_to_natural 36 10 4193 1 . 54 2070 1 54 69
bits 37 24 4280 0 . 54
int_to_bits 38 9 4340 1 . 56 2167 1 56 68
int 39 24 4380 0 . 56
bits 40 25 4433 0 . 56
#SPECIFICATION 
#END
(unit (dp32_types 0 10 (dp32_types 1 62 ))
  (version v11)
  (time 1616691336.941 2021.03.25 20:55:36)
  (source (\.\\src\\ALU_32.VHD\(\Z:\\lab24\\project\\src\\ALU_32.VHD\)))
  (use (std(standard))(ieee(std_logic_1164)))
  (object
    (constant (internal unit_delay ~extSTD.STANDARD.TIME 0 11 (architecture -1 ((d 1000)))))
    (type (internal bit_32 0 14 (array ~extieee.std_logic_1164.std_logic ((downto (i 31)(i 0))))))
    (type (internal CC_bits 0 15 (array ~extieee.std_logic_1164.std_logic ((downto (i 2)(i 0))))))
    (type (internal cm_bits 0 16 (array ~extieee.std_logic_1164.std_logic ((downto (i 3)(i 0))))))
    (type (internal bus_bit_32 0 17 (array ~extieee.std_logic_1164.std_logic ((downto (i 31)(i 0))))))
    (type (internal bit_8 0 18 (array ~extieee.std_logic_1164.std_logic ((downto (i 7)(i 0))))))
    (type (internal bool_to_bit_table 0 20 (array ~extieee.std_logic_1164.std_logic ((to (i 0)(i 1))))))
    (type (internal bit_32_array 0 21 (array bit_32 ((uto (i -2147483648)(i 2147483647))))))
    (constant (internal bool_to_bit bool_to_bit_table 0 23 (architecture -1 ((0(i 2))(1(i 3))))))
    (constant (internal op_add bit_8 0 24 (architecture -1 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))
    (constant (internal op_sub bit_8 0 25 (architecture -1 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))))))
    (constant (internal op_mul bit_8 0 26 (architecture -1 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))))))
    (constant (internal op_div bit_8 0 27 (architecture -1 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))))))
    (constant (internal op_addq bit_8 0 28 (architecture -1 (((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))))))
    (constant (internal op_subq bit_8 0 29 (architecture -1 (((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))))))
    (constant (internal op_mulq bit_8 0 30 (architecture -1 (((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))
    (constant (internal op_divq bit_8 0 31 (architecture -1 (((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))))))
    (constant (internal op_land bit_8 0 32 (architecture -1 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))))))
    (constant (internal op_lor bit_8 0 33 (architecture -1 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))))))
    (constant (internal op_lxor bit_8 0 34 (architecture -1 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))))))
    (constant (internal op_lmask bit_8 0 35 (architecture -1 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))))))
    (constant (internal op_ld bit_8 0 36 (architecture -1 (((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))))))
    (constant (internal op_st bit_8 0 37 (architecture -1 (((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))))))
    (constant (internal op_ldq bit_8 0 38 (architecture -1 (((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))))))
    (constant (internal op_stq bit_8 0 39 (architecture -1 (((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))))))
    (constant (internal op_br bit_8 0 40 (architecture -1 (((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))
    (constant (internal op_brq bit_8 0 41 (architecture -1 (((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))))))
    (constant (internal op_bi bit_8 0 42 (architecture -1 (((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))))))
    (constant (internal op_biq bit_8 0 43 (architecture -1 (((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))))))
    (constant (internal bool_to_bit bool_to_bit_table 1 63 (architecture -1 ((0(i 2))(1(i 3))))))
    (type (internal ~std_logic_vector{31~downto~0}~ 1 135 (array ~extieee.std_logic_1164.std_logic ((downto (i 31)(i 0))))))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extSTD.STANDARD.INTEGER (STD STANDARD INTEGER)))
    (type (external ~extSTD.STANDARD.NATURAL (STD STANDARD NATURAL)))
    (subprogram
      (internal bits_to_int 0 0 52 (architecture (function )))
      (internal bits_to_natural 1 0 54 (architecture (function )))
      (internal int_to_bits 2 0 56 (architecture (procedure )))
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (model
    (
      (2b83(1))
      (2c83(2200006(1)))
      (2c83(2400005(5)))
      (2c83(2200004(1)))
      (2c83(2200003(1)))
      (2c83(2200002(1)))
      (2c83(2200001(1)))
      (2c83(2400000(5)))
      (296c(1a00000(4400003)))
      (b9ac)
      (7c5f(1))
      (7c5f(1))
      (545f(1a00000))
      (337c(2400000(5)))
      (795f(2400000))
      (3284(1200000(4400001)))
      (d6(1(44)))
      (336c(2200001))
      (d6(1(45)))
      (336c(2200002))
      (d6(1(47)))
      (b5f(1a00000))
      (3f5f(1a00000))
      (7c5f(1))
      (3393(1a00000))
      (b95f)
      (7c0b(3))
      (3(28))
      (d6(1(48)))
      (b5f(1a00000))
      (5d5f(1a00000))
      (b969)
      (5a5f(1a00000(1)))
      (14b7)
      (595f(2400000(1)))
      (b9d0)
      (b5f(1200000))
      (5d5f(1a00000))
      (b97c)
      (1(33))
      (d6(1(4a)))
      (b5f(1a00000))
      (5d5f(1a00000))
      (b969)
      (5a5f(1a00000(1)))
      (595f(2400000(1)))
      (b9d0)
      (b5f(1200000))
      (5d5f(1a00000))
      (b97c)
      (d6(1(4b)))
      (4e5f(1a00000))
      (6c(2200003))
      (425f(1a00000))
      (6c(2200004))
      (3f5f(1a00000))
      (7c5f(1))
      (7c5f(1))
      (545f(1a00000))
      (337c(2400005(5)))
      (6c(2200006))
      (5f(2200003))
      (320c(2200004(2200006)))
      (2(59))
      (3247(2200004(2200003)))
      (d6(1(4c)))
      (320b(2200004(2200006)))
      (2(59))
      (d6(1(4d)))
      (b5f(1200000))
      (5f(2200006))
      (7c5f(1))
      (3392(2400000))
      (b95f)
      (7c0b(2))
      (3(4f))
      (d6(1(4e)))
      (336c(2200002))
      (1(52))
      (d6(1(50)))
      (336c(2200002(1)))
      (d6(1(51)))
      (d6(1(53)))
      (332e(2200001(2)))
      (26(2200002))
      (6c(2200001))
      (3247(2200006(2200003)))
      (d6(1(54)))
      (1(41))
      (d6(1(55)))
      (b5f(1a00000))
      (3f5f(1a00000))
      (7c5f(1))
      (3393(1a00000))
      (b95f)
      (7c0b(3))
      (3(66))
      (d6(1(56)))
      (3c(2200001))
      (7c29(1))
      (6c(2200001))
      (d6(1(57)))
      (d6(1(58)))
      (5f(2200001))
      (b907)
    )
    (
      (2c83(2200005(1)))
      (2c83(2400004(5)))
      (2c83(2200003(1)))
      (2c83(2200002(1)))
      (2c83(2200001(1)))
      (2c83(2200000(1)))
      (296c(1a00000(4400003)))
      (b9ac)
      (d6(1(77)))
      (336c(2200000))
      (d6(1(78)))
      (336c(2200001))
      (4e5f(1a00000))
      (6c(2200002))
      (425f(1a00000))
      (6c(2200003))
      (3f5f(1a00000))
      (7c5f(1))
      (7c5f(1))
      (545f(1a00000))
      (337c(2400004(5)))
      (6c(2200005))
      (5f(2200002))
      (320c(2200003(2200005)))
      (2(33))
      (3247(2200003(2200002)))
      (d6(1(7a)))
      (320b(2200003(2200005)))
      (2(33))
      (d6(1(7b)))
      (b5f(1a00000))
      (5f(2200005))
      (7c5f(1))
      (3393(1a00000))
      (b95f)
      (7c0b(2))
      (3(28))
      (d6(1(7c)))
      (336c(2200001))
      (1(2b))
      (d6(1(7e)))
      (336c(2200001(1)))
      (d6(1(7f)))
      (d6(1(81)))
      (332e(2200000(2)))
      (26(2200001))
      (22cc(0(7fffffff)))
      (6c(2200000))
      (3247(2200005(2200002)))
      (d6(1(82)))
      (1(1a))
      (d6(1(83)))
      (5f(2200000))
      (b907)
    )
    (
      (2c83(2200006(1)))
      (2c83(2400005(5)))
      (2c83(2200004(1)))
      (2c83(2200003(1)))
      (2d83(2200002(4400004)))
      (2d83(2200001(8400007)))
      (296c(1a00000(4400003)))
      (286c(2200000(1)))
      (b9ac)
      (d6(1(8a)))
      (331e(2200000))
      (3(11))
      (d6(1(8b)))
      (3326(2200000(1)))
      (b93c)
      (6c(2200002))
      (1(15))
      (d6(1(8d)))
      (5f(2200000))
      (6c(2200002))
      (d6(1(8e)))
      (515f(1a00000))
      (6c(2200003))
      (3f5f(1a00000))
      (6c(2200004))
      (425f(1a00000))
      (7c5f(1))
      (7c5f(1))
      (575f(1a00000))
      (337c(2400005(5)))
      (6c(2200006))
      (5f(2200003))
      (320c(2200004(2200006)))
      (2(40))
      (3247(2200004(2200003)))
      (d6(1(8f)))
      (320b(2200004(2200006)))
      (2(40))
      (d6(1(90)))
      (5f(2200002))
      (7c3a(2))
      (7c0b)
      (3(33))
      (d6(1(91)))
      (7c5f(2))
      (b5f(2200001))
      (5f(2200006))
      (24cd(1f))
      (7ca0(1f))
      (b96c)
      (1(3b))
      (d6(1(93)))
      (7c5f(3))
      (b5f(2200001))
      (5f(2200006))
      (24cd(1f))
      (7ca0(1f))
      (b96c)
      (d6(1(94)))
      (d6(1(95)))
      (334a(2200002(2)))
      (3247(2200006(2200003)))
      (d6(1(96)))
      (1(23))
      (d6(1(97)))
      (331e(2200000))
      (3(51))
      (d6(1(98)))
      (3369(2200001(20)))
      (35aa(1f))
      (14b7)
      (24ce(1f))
      (337c(2200001(20)))
      (d6(1(99)))
      (7c5f(3))
      (b5f(2200001))
      (3f5f(1a00000))
      (24cd(1f))
      (7ca0(1f))
      (b96c)
      (d6(1(9a)))
      (d6(1(9b)))
      (3369(2200001(20)))
      (5a5f(1a00000(1)))
      (24d0(1f))
      (b5f(1a00000))
      (5d5f(1a00000))
      (b97c)
      (d6(1(9c)))
      (1369(1a00000))
      (b907)
    )
  )
)
01000066 I ALU_32 5 ".\src\ALU_32.VHD" 559 342 1
 behaviour 10318 658 0 0
12
0
12
00000180
1
.\src\ALU_32.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
29
0
29
12 ~ ~ 1 0
0
67
0
1
15 ~ dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 2 1
1
67
0
1
15 ~ dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 3 2
2
68
1
1
15 ~ dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 4 3
3
68
0
1
15 ~ dp32_types 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 5 4
4
67
0
1
15 ~ alu_32_types 0 0
1
0
0
0
#VLB_VERSION 52
#INFO
ALU_32
E 1552227813.393
6
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
Tpd 0 30 57 1 . 181
operand1 1 29 172 1 . 182
operand2 2 29 255 1 . 183
result 3 29 338 1 . 184
cond_code 4 29 421 1 . 185
command 5 29 504 1 . 186
#SPECIFICATION 
#END
(unit (ALU_32 0 180 (behaviour 0 192 ))
  (version v11)
  (time 1616691337.175 2021.03.25 20:55:37)
  (source (\.\\src\\ALU_32.VHD\(\Z:\\lab24\\project\\src\\ALU_32.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 181 \1.0 ns\ (architecture -1 ((d 1000)))))
    (port (internal operand1 ~extproject3.dp32_types.bit_32 0 182 (architecture (in ))))
    (port (internal operand2 ~extproject3.dp32_types.bit_32 0 183 (architecture (in ))))
    (port (internal result ~extproject3.dp32_types.bus_bit_32 0 184 (architecture (out ))))
    (port (internal cond_code ~extproject3.dp32_types.CC_bits 0 185 (architecture (out ))))
    (port (internal command ~extproject3.alu_32_types.ALU_command 0 186 (architecture (in ))))
    (signal (alias cc_V ~extieee.std_logic_1164.std_logic 1 193 (architecture (3(0(1))))))
    (signal (alias cc_N ~extieee.std_logic_1164.std_logic 1 194 (architecture (3(1(1))))))
    (signal (alias cc_Z ~extieee.std_logic_1164.std_logic 1 195 (architecture (3(2(1))))))
    (variable (internal a ~extSTD.STANDARD.INTEGER 1 199 (process 0 )))
    (variable (internal b ~extSTD.STANDARD.INTEGER 1 199 (process 0 )))
    (variable (internal temp_result ~extproject3.dp32_types.bit_32 1 200 (process 0 ((others(i 2))))))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extproject3.dp32_types.bit_32 (project3 dp32_types bit_32)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.bus_bit_32 (project3 dp32_types bus_bit_32)))
    (type (external ~extproject3.dp32_types.CC_bits (project3 dp32_types CC_bits)))
    (type (external ~extproject3.alu_32_types.ALU_command (project3 alu_32_types ALU_command)))
    (type (external ~extSTD.STANDARD.INTEGER (STD STANDARD INTEGER)))
    (type (external ~extproject3.dp32_types.bool_to_bit_table (project3 dp32_types bool_to_bit_table)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (variable (external bool_to_bit(project3 dp32_types 1)))
    (process
      (ALU_function(architecture 0 1 198 (process (target(7)(6)(5)(2))(sensitivity(4)(1)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
      (external bits_to_int (project3 dp32_types 0))
      (external int_to_bits (project3 dp32_types 2))
    )
  )
  (static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (model
    (
      (2c83(2200001(1)))
      (2c83(2200000(1)))
      (b9ac)
      (d6(1(ca)))
      (5f(8300004))
      (6c(2200000))
      (330b(2200000(7)))
      (2(e))
      (330b(2200000(8)))
      (2(e))
      (330b(2200000(9)))
      (2(e))
      (330b(2200000(a)))
      (3(19))
      (d6(1(cc)))
      (3369(8300000(20)))
      (35aa(1f))
      (a(4000001))
      (6c(8200001))
      (d6(1(cd)))
      (3369(8300001(20)))
      (35aa(1f))
      (a(4000001))
      (6c(8200002))
      (1(23))
      (330b(2200000(6)))
      (3(23))
      (d6(1(cf)))
      (3369(8300000(20)))
      (35aa(1f))
      (a(4000001))
      (6c(8200001))
      (d6(1(d0)))
      (336c(8200002(1)))
      (1(23))
      (d6(1(d3)))
      (d6(1(d4)))
      (5f(8300004))
      (6c(2200001))
      (330b(2200001))
      (3(2a))
      (1(14d))
      (330b(2200001(1)))
      (3(30))
      (d6(1(d8)))
      (3369(8300000(20)))
      (337c(8200003(20)))
      (1(14d))
      (330b(2200001(2)))
      (3(3b))
      (d6(1(da)))
      (3369(8300000(20)))
      (35aa(1f))
      (3369(8300001(20)))
      (35aa(1f))
      (8b7)
      (24ce(1f))
      (337c(8200003(20)))
      (1(14d))
      (330b(2200001(3)))
      (3(46))
      (d6(1(dc)))
      (3369(8300000(20)))
      (35aa(1f))
      (3369(8300001(20)))
      (35aa(1f))
      (cb7)
      (24ce(1f))
      (337c(8200003(20)))
      (1(14d))
      (330b(2200001(4)))
      (3(51))
      (d6(1(de)))
      (3369(8300000(20)))
      (35aa(1f))
      (3369(8300001(20)))
      (35aa(1f))
      (10b7)
      (24ce(1f))
      (337c(8200003(20)))
      (1(14d))
      (330b(2200001(5)))
      (3(5d))
      (d6(1(e0)))
      (3369(8300000(20)))
      (35aa(1f))
      (3369(8300001(20)))
      (35aa(1f))
      (14b7)
      (8b7)
      (24ce(1f))
      (337c(8200003(20)))
      (1(14d))
      (330b(2200001(7)))
      (2(61))
      (330b(2200001(6)))
      (3(9c))
      (d6(1(e2)))
      (3316(8200002))
      (5(68))
      (5f(8200001))
      (3429(7fffffff(8200002)))
      (b916)
      (b94f)
      (3(78))
      (d6(1(e3)))
      (3326(8200001(80000000)))
      (26(8200002))
      (7c29(7fffffff))
      (7c29(1))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(e4)))
      (7c5f(3))
      (66(8200000))
      (105f(8300005))
      (9987)
      (1(9b))
      (d6(1(e5)))
      (331e(8200002))
      (5(7f))
      (5f(8200001))
      (3429(80000000(8200002)))
      (b91e)
      (b94f)
      (3(8f))
      (d6(1(e6)))
      (3326(8200001(7fffffff)))
      (26(8200002))
      (7c29(80000000))
      (7c26(1))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(e7)))
      (7c5f(3))
      (66(8200000))
      (105f(8300005))
      (9987)
      (1(9b))
      (d6(1(e9)))
      (3226(8200001(8200002)))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(ea)))
      (7c5f(2))
      (66(8200000))
      (105f(8300005))
      (9987)
      (d6(1(eb)))
      (1(14d))
      (330b(2200001(8)))
      (3(d9))
      (d6(1(ed)))
      (331e(8200002))
      (5(a5))
      (5f(8200001))
      (3326(8200002(7fffffff)))
      (b916)
      (b94f)
      (3(b5))
      (d6(1(ee)))
      (3326(8200001(80000000)))
      (29(8200002))
      (7c29(7fffffff))
      (7c29(1))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(ef)))
      (7c5f(3))
      (66(8200000))
      (105f(8300005))
      (9987)
      (1(d8))
      (d6(1(f0)))
      (3316(8200002))
      (5(bc))
      (5f(8200001))
      (3326(8200002(80000000)))
      (b91e)
      (b94f)
      (3(cc))
      (d6(1(f1)))
      (3326(8200001(7fffffff)))
      (29(8200002))
      (7c29(80000000))
      (7c26(1))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(f2)))
      (7c5f(3))
      (66(8200000))
      (105f(8300005))
      (9987)
      (1(d8))
      (d6(1(f4)))
      (3229(8200001(8200002)))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(f5)))
      (7c5f(2))
      (66(8200000))
      (105f(8300005))
      (9987)
      (d6(1(f6)))
      (1(14d))
      (330b(2200001(9)))
      (3(127))
      (d6(1(f8)))
      (3316(8200001))
      (5(e0))
      (3316(8200002))
      (b94f)
      (4(e6(1)))
      (331e(8200001))
      (5(e5))
      (331e(8200002))
      (b94f)
      (b94b)
      (5(ed))
      (41(8200001))
      (7c5f(7fffffff))
      (41(8200002))
      (b934)
      (b916)
      (b94f)
      (3(fa))
      (d6(1(fb)))
      (7c5f(7fffffff))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(fc)))
      (7c5f(3))
      (66(8200000))
      (105f(8300005))
      (9987)
      (1(126))
      (d6(1(fd)))
      (3316(8200001))
      (5(ff))
      (331e(8200002))
      (b94f)
      (4(105(1)))
      (331e(8200001))
      (5(104))
      (3316(8200002))
      (b94f)
      (b94b)
      (5(10d))
      (41(8200001))
      (b93c)
      (7c5f(80000000))
      (41(8200002))
      (b934)
      (b91e)
      (b94f)
      (3(11a))
      (d6(1(100)))
      (7c5f(80000000))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(101)))
      (7c5f(3))
      (66(8200000))
      (105f(8300005))
      (9987)
      (1(126))
      (d6(1(103)))
      (322e(8200001(8200002)))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(104)))
      (7c5f(2))
      (66(8200000))
      (105f(8300005))
      (9987)
      (d6(1(105)))
      (1(14d))
      (d6(1(107)))
      (330b(8200002))
      (3(141))
      (d6(1(108)))
      (3317(8200001))
      (3(134))
      (d6(1(109)))
      (7c5f(7fffffff))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (1(13b))
      (d6(1(10b)))
      (7c5f(80000000))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(10c)))
      (d6(1(10d)))
      (7c5f(3))
      (66(8200000))
      (105f(8300005))
      (9987)
      (1(14d))
      (d6(1(10f)))
      (3234(8200001(8200002)))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(110)))
      (7c5f(2))
      (66(8200000))
      (105f(8300005))
      (9987)
      (d6(1(111)))
      (d6(1(112)))
      (d6(1(113)))
      (330d(8300004))
      (3(158))
      (d6(1(114)))
      (3369(8200003(20)))
      (66(8200000))
      (105f(8300002))
      (7c5f(20))
      (9787)
      (1(15e))
      (d6(1(116)))
      (66(8200000))
      (105f(8300002))
      (7c5f(20))
      (8b87)
      (d6(1(117)))
      (d6(1(119)))
      (b5f(4200001))
      (3369(8200003(20)))
      (35aa(1f))
      (3369(3200000(20)))
      (35a9(0(1f)))
      (7c12(1))
      (22cd(0(1)))
      (b995)
      (66(8200000))
      (105f(8300007))
      (9987)
      (d6(1(11a)))
      (b5f(4200001))
      (330b(8200003(3)))
      (22cd(0(1)))
      (b995)
      (66(8200000))
      (105f(8300006))
      (9987)
      (d6(1(125)))
      (af08)
      (1(3))
    )
  )
)
2_______
52
behaviour
4
8
std
.
.
1
1
7
cc_V
0
7
13 ~ ~ 0 0
193
5
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cond_code
0
0
0
1
29
12 project3 ALU_32 4 3
1
0
1
1
142
1
145
147
1
2
0
0
0
0
0
0
0
0
0
0
0
0
1
7
cc_N
0
7
13 ~ ~ 1 1
194
6
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cond_code
0
0
0
1
29
12 project3 ALU_32 4 3
1
0
1
1
142
1
145
147
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
7
cc_Z
0
7
13 ~ ~ 2 2
195
7
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cond_code
0
0
0
1
29
12 project3 ALU_32 4 3
1
0
1
1
142
1
145
147
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
01000081 I cond_code_comparator 5 ".\src\CC_COMP.VHD" 426 282 1
 behaviour 2627 1521 0 0
12
0
12
00000004
1
.\src\CC_COMP.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
29
0
29
12 ~ ~ 1 0
0
67
0
1
15 ~ dp32_types 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 2 1
1
67
0
1
15 ~ dp32_types 6 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 3 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
cond_code_comparator
E 1552227814.378
4
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
Tpd 0 30 58 1 . 5
cc 1 29 173 1 . 6
cm 2 29 256 1 . 7
result 3 29 339 1 . 8
#SPECIFICATION 
#END
(unit (cond_code_comparator 0 4 (behaviour 1 10 ))
  (version v11)
  (time 1616691337.285 2021.03.25 20:55:37)
  (source (\.\\src\\CC_COMP.VHD\(\Z:\\lab24\\project\\src\\CC_COMP.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 5 \1.0 ns\ (architecture -1 ((d 1000)))))
    (port (internal cc ~extproject3.dp32_types.CC_bits 0 6 (architecture (in ))))
    (port (internal cm ~extproject3.dp32_types.cm_bits 0 7 (architecture (in ))))
    (port (internal result ~extieee.std_logic_1164.std_logic 0 8 (architecture (out ))))
    (signal (alias cc_V ~extieee.std_logic_1164.std_logic 1 11 (architecture (0(0(1))))))
    (signal (alias cc_N ~extieee.std_logic_1164.std_logic 1 12 (architecture (0(1(1))))))
    (signal (alias cc_Z ~extieee.std_logic_1164.std_logic 1 13 (architecture (0(2(1))))))
    (signal (alias cm_i ~extieee.std_logic_1164.std_logic 1 14 (architecture (1(0(1))))))
    (signal (alias cm_V ~extieee.std_logic_1164.std_logic 1 15 (architecture (1(1(1))))))
    (signal (alias cm_N ~extieee.std_logic_1164.std_logic 1 16 (architecture (1(2(1))))))
    (signal (alias cm_Z ~extieee.std_logic_1164.std_logic 1 17 (architecture (1(3(1))))))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extproject3.dp32_types.CC_bits (project3 dp32_types CC_bits)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.cm_bits (project3 dp32_types cm_bits)))
    (type (external ~extproject3.dp32_types.bool_to_bit_table (project3 dp32_types bool_to_bit_table)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (variable (external bool_to_bit(project3 dp32_types 1)))
    (process
      (line__19(architecture 0 1 19 (assignment (target(2))(sensitivity(9)(8)(7)(6)(5)(4)(3)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (model
    (
      (d6(1(13)))
      (b5f(4200001))
      (5f(8300007))
      (5f(8300003))
      (1b7)
      (5f(8300008))
      (5f(8300004))
      (1b7)
      (3b7)
      (5f(8300009))
      (5f(8300005))
      (1b7)
      (3b7)
      (b(8300006))
      (22cd(0(1)))
      (b995)
      (66(8200000))
      (105f(8300002))
      (9987)
      (af08)
      (1)
    )
  )
)
6_______
52
behaviour
1
10
std
.
.
1
1
7
cc_V
0
7
13 ~ ~ 0 0
11
3
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cc
0
0
0
1
29
12 project3 cond_code_comparator 1 0
1
0
1
1
142
1
145
147
1
2
0
0
0
0
0
0
0
0
0
0
0
0
1
7
cc_N
0
7
13 ~ ~ 1 1
12
4
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cc
0
0
0
1
29
12 project3 cond_code_comparator 1 0
1
0
1
1
142
1
145
147
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
7
cc_Z
0
7
13 ~ ~ 2 2
13
5
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cc
0
0
0
1
29
12 project3 cond_code_comparator 1 0
1
0
1
1
142
1
145
147
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
7
cm_i
0
7
13 ~ ~ 3 3
14
6
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cm
0
0
0
1
29
12 project3 cond_code_comparator 2 1
1
0
1
1
142
1
145
147
1
3
0
0
0
0
0
0
0
0
0
0
0
0
1
7
cm_V
0
7
13 ~ ~ 4 4
15
7
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cm
0
0
0
1
29
12 project3 cond_code_comparator 2 1
1
0
1
1
142
1
145
147
1
2
0
0
0
0
0
0
0
0
0
0
0
0
1
7
cm_N
0
7
13 ~ ~ 5 5
16
8
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cm
0
0
0
1
29
12 project3 cond_code_comparator 2 1
1
0
1
1
142
1
145
147
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
7
cm_Z
0
7
13 ~ ~ 6 6
17
9
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cm
0
0
0
1
29
12 project3 cond_code_comparator 2 1
1
0
1
1
142
1
145
147
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
01000069 I buffer_32 5 ".\src\BUFFER32.VHD" 427 265 1
 behaviour 1778 41 0 0
12
0
12
00000004
1
.\src\BUFFER32.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
29
0
29
12 ~ ~ 1 0
0
67
0
1
15 ~ dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 2 1
1
68
1
1
15 ~ dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 3 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
buffer_32
E 1552227814.534
4
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
Tpd 0 30 59 1 . 5
a 1 29 174 1 . 6
b 2 29 257 1 . 7
en 3 29 340 1 . 8
#SPECIFICATION 
#END
(unit (buffer_32 0 4 (behaviour 0 10 ))
  (version v11)
  (time 1616691337.410 2021.03.25 20:55:37)
  (source (\.\\src\\BUFFER32.VHD\(\Z:\\lab24\\project\\src\\BUFFER32.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 5 \1.0 ns\ (architecture -1 ((d 1000)))))
    (port (internal a ~extproject3.dp32_types.bit_32 0 6 (architecture (in ))))
    (port (internal b ~extproject3.dp32_types.bus_bit_32 0 7 (architecture (out ))))
    (port (internal en ~extieee.std_logic_1164.std_logic 0 8 (architecture (in ))))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extproject3.dp32_types.bit_32 (project3 dp32_types bit_32)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.bus_bit_32 (project3 dp32_types bus_bit_32)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (process
      (b_diver(architecture 0 1 12 (process (target(1))(sensitivity(2)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (model
    (
      (d6(1(e)))
      (330b(8300002(3)))
      (3(a))
      (d6(1(f)))
      (3369(8300000(20)))
      (66(8200000))
      (105f(8300001))
      (7c5f(20))
      (9787)
      (1(10))
      (d6(1(11)))
      (66(8200000))
      (105f(8300001))
      (7c5f(20))
      (8b87)
      (d6(1(12)))
      (d6(1(13)))
      (af08)
      (1)
    )
  )
)
0_______
52
behaviour
1
3
std
.
.
0
0
01000063 I latch 5 ".\src\LATCH.VHD" 1801 580 1
 behaviour 2216 41 0 0
12
0
12
00000004
1
.\src\LATCH.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
0
0
1
30
0
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
5
512
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
805371389 0
0
0
1
10
104
10
12 ~ ~ 10 0
0
54
0
2
0
0
0
0
1
15 STD STANDARD 75 4
1
1
1
24
8
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
8
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
0
29
12 ~ ~ 25 0
0
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
512
5
12 ~ ~ 26 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
805371389 0
0
0
1
29
0
29
12 ~ ~ 28 1
1
68
0
1
12 ~ ~ 26 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 29 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
latch
E 1552227814.690
30
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
width 0 30 56 1 . 5
Tpd 1 30 129 1 . 6
~std_logic_vector{{width-1}~downto~0}~ 2 5 243 1 . 7
~NATURAL~range~{width-1}~downto~0~ 3 5 546 1 . 7
"-" 10 10 813 0 . 0
~ANONYMOUS 11 24 881 0 . 0
~ANONYMOUS 12 24 934 0 . 0
d 25 29 989 1 . 7
~std_logic_vector{{width-1}~downto~0}~2 26 5 1063 1 . 8
~NATURAL~range~{width-1}~downto~0~1 27 5 1368 1 . 8
q 28 29 1637 1 . 8
en 29 29 1713 1 . 9
#SPECIFICATION 
#END
(unit (latch 0 4 (behaviour 1 11 ))
  (version v11)
  (time 1616691337.503 2021.03.25 20:55:37)
  (source (\.\\src\\LATCH.VHD\(\Z:\\lab24\\project\\src\\LATCH.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal width ~extSTD.STANDARD.POSITIVE 0 5 (architecture -1 )))
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 6 \1.0 ns\ (architecture -1 ((d 1000)))))
    (type (internal ~std_logic_vector{{width-1}~downto~0}~ 0 7 (array ~extieee.std_logic_1164.std_logic ((downto (c 1 )(i 0))))))
    (port (internal d ~std_logic_vector{{width-1}~downto~0}~ 0 7 (architecture (in ))))
    (type (internal ~std_logic_vector{{width-1}~downto~0}~2 0 8 (array ~extieee.std_logic_1164.std_logic ((downto (c 2 )(i 0))))))
    (port (internal q ~std_logic_vector{{width-1}~downto~0}~2 0 8 (architecture (out ))))
    (port (internal en ~extieee.std_logic_1164.std_logic 0 9 (architecture (in ))))
    (type (external ~extSTD.STANDARD.POSITIVE (STD STANDARD POSITIVE)))
    (type (external ~extSTD.STANDARD.INTEGER (STD STANDARD INTEGER)))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (process
      (line__13(architecture 0 1 13 (process (target(1))(sensitivity(2)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (model
    (
      (d6(1(f)))
      (330b(8300002(3)))
      (3(f))
      (d6(1(10)))
      (b5f(8300000))
      (32ab(8400000(1200000)))
      (b969)
      (595f(8400000(1)))
      (595f(8400001(1)))
      (b9d0)
      (66(8200001))
      (105f(8300001))
      (32ab(8400001(1300000)))
      (9787)
      (d6(1(11)))
      (d6(1(12)))
      (af08)
      (1)
    )
    (
      (3329(8200000(1)))
      (b907)
    )
    (
      (3329(8200000(1)))
      (b907)
    )
  )
)
0_______
52
behaviour
2
3
std
.
.
0
0
01000070 I clock_gen 5 ".\src\CLK_GEN.VHD" 491 294 1
 behaviour 2202 2238 0 0
12
0
12
00000004
1
.\src\CLK_GEN.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 77 6
1
1
1
145
147
0
0
1
1
ns
1
8
0
0
0
0
1
30
0
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 77 6
1
1
1
145
147
0
0
1
1
ns
1
2
0
0
0
0
1
29
0
29
12 ~ ~ 2 0
0
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
clock_gen
E 1552227814.846
5
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
Tpw 0 30 58 1 . 5
Tps 1 30 141 1 . 6
phi1 2 29 224 1 . 7
phi2 3 29 314 1 . 7
reset 4 29 404 1 . 8
#SPECIFICATION 
#END
(unit (clock_gen 0 4 (behaviour 1 10 ))
  (version v11)
  (time 1616691337.597 2021.03.25 20:55:37)
  (source (\.\\src\\CLK_GEN.VHD\(\Z:\\lab24\\project\\src\\CLK_GEN.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal Tpw ~extSTD.STANDARD.TIME 0 5 \8.0 ns\ (architecture -1 ((d 8000)))))
    (generic (internal Tps ~extSTD.STANDARD.TIME 0 6 \2.0 ns\ (architecture -1 ((d 2000)))))
    (port (internal phi1 ~extieee.std_logic_1164.std_logic 0 7 (architecture (out ))))
    (port (internal phi2 ~extieee.std_logic_1164.std_logic 0 7 (architecture (out ))))
    (port (internal reset ~extieee.std_logic_1164.std_logic 0 8 (architecture (out ))))
    (constant (internal clock_period ~extSTD.STANDARD.TIME 1 11 (architecture -1 (code 2))))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (process
      (reset_driver(architecture 0 1 13 (assignment (target(2)))))
      (clock_driver(architecture 1 1 15 (process (wait_for)(target(1)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (model
    (
      (d6(1(d)))
      (7c5f(2))
      (7c5f(2))
      (66(8200002))
      (b931)
      (66(8200000))
      (b928)
      (7c5f(3))
      (2f66)
      (105f(8300002))
      (7c5f(2))
      (ab87)
      (af08)
    )
    (
      (d6(1(11)))
      (7c5f(2))
      (66(8200000))
      (7c5f(3))
      (2f66)
      (105f(8300000))
      (7c5f(2))
      (ab87)
      (d6(1(12)))
      (7c5f(2))
      (66(8200000))
      (66(8200001))
      (b928)
      (66(8200000))
      (b928)
      (7c5f(3))
      (66(8200000))
      (66(8200001))
      (b928)
      (105f(8300001))
      (7c5f(2))
      (ab87)
      (d6(1(13)))
      (66(8200002))
      (b008)
      (d6(1(14)))
      (1)
    )
    (
      (d6(1(b)))
      (7c5f(2))
      (66(8200000))
      (66(8200001))
      (b928)
      (b931)
      (b907)
    )
  )
)
66______
52
behaviour
3
3
std
.
.
1
1
10
"*"
8
10
13 ~ ~ 0 0
0
-1
67
0
2
0
0
0
0
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
1
10
"*"
8
10
13 ~ ~ 3 0
0
-1
67
0
2
0
0
0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
10
"*"
8
10
13 ~ ~ 6 0
0
-1
67
0
2
0
0
0
0
1
15 STD STANDARD 75 4
1
1
10
"*"
8
10
13 ~ ~ 9 0
0
-1
68
0
2
0
0
0
0
1
15 STD STANDARD 102 0
0
15 STD STANDARD 76 5
1
10
"*"
8
10
13 ~ ~ 12 0
0
-1
68
0
2
0
0
0
0
1
15 STD STANDARD 76 5
1
1
10
"*"
8
10
13 ~ ~ 15 0
0
-1
85
0
2
0
0
0
0
1
15 STD STANDARD 76 5
1
1
10
"*"
8
10
13 ~ ~ 18 0
0
-1
86
0
2
0
0
0
0
1
15 STD STANDARD 76 5
1
1
10
"*"
8
10
13 ~ ~ 21 0
0
-1
69
0
2
0
0
0
0
1
15 STD STANDARD 86 7
0
15 STD STANDARD 77 6
1
10
"*"
8
10
13 ~ ~ 24 0
0
-1
70
0
2
0
0
0
0
1
15 STD STANDARD 86 7
0
15 STD STANDARD 77 6
1
10
"*"
8
10
13 ~ ~ 27 0
0
-1
71
0
2
0
0
0
0
1
15 STD STANDARD 86 7
0
15 STD STANDARD 77 6
1
10
"*"
8
10
13 ~ ~ 30 0
0
-1
72
0
2
0
0
0
0
1
15 STD STANDARD 86 7
0
15 STD STANDARD 77 6
1
10
"*"
8
10
13 ~ ~ 33 0
0
-1
69
0
2
0
0
0
0
1
15 STD STANDARD 77 6
1
1
10
"*"
8
10
13 ~ ~ 36 0
0
-1
70
0
2
0
0
0
0
1
15 STD STANDARD 77 6
1
1
10
"*"
104
10
13 ~ ~ 39 0
0
-1
71
0
2
0
0
0
0
1
15 STD STANDARD 77 6
1
1
10
"*"
8
10
13 ~ ~ 42 0
0
-1
72
0
2
0
0
0
0
1
15 STD STANDARD 77 6
1
1
10
"+"
8
10
13 ~ ~ 45 0
0
-1
51
0
2
0
0
0
0
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
1
10
"+"
8
10
13 ~ ~ 48 0
0
-1
51
0
2
0
0
0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
10
"+"
8
10
13 ~ ~ 51 0
0
-1
51
0
2
0
0
0
0
1
15 STD STANDARD 75 4
1
1
10
"+"
8
10
13 ~ ~ 54 0
0
-1
52
0
2
0
0
0
0
1
15 STD STANDARD 102 0
0
15 STD STANDARD 76 5
1
10
"+"
8
10
13 ~ ~ 57 0
0
-1
52
0
2
0
0
0
0
1
15 STD STANDARD 76 5
1
1
10
"+"
8
10
13 ~ ~ 60 0
0
-1
53
0
2
0
0
0
0
1
15 STD STANDARD 86 7
0
15 STD STANDARD 77 6
1
10
"+"
104
10
13 ~ ~ 63 0
0
-1
53
0
2
0
0
0
0
1
15 STD STANDARD 77 6
1
1
1
clock_period
5120
1
13 ~ ~ 66 0
11
2
0
1
15 STD STANDARD 77 6
1
1
0
1
1
165
0
1
0
1
1
168
0
2
169
0
8
145
147
1
2
0
0
0
0
1
13 ~ ~ 39 0
169
0
0
142
0
1
1
165
0
1
0
1
2
168
128
1
169
0
0
139
0
0
0
0
1
Tpw
0
0
0
1
30
12 project3 clock_gen 0 0
1
0
0
0
1
13 ~ ~ 63 0
168
0
1
169
0
0
139
0
0
0
0
1
Tps
0
0
0
1
30
12 project3 clock_gen 1 1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
01000064 I memory 5 ".\src\MEMORY.VHD" 605 317 1
 behaviour 6395 41 0 0
12
0
12
00000004
1
.\src\MEMORY.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
29
0
29
12 ~ ~ 1 0
0
69
1
1
15 ~ dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 2 1
1
67
0
1
15 ~ dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 3 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 4 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 5 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
memory
E 1552227815.003
6
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
Tpd 0 30 57 1 . 5
d_bus 1 29 172 1 . 6
a_bus 2 29 255 1 . 7
read 3 29 338 1 . 8
write 4 29 428 1 . 9
ready 5 29 518 1 . 10
#SPECIFICATION 
#END
(unit (memory 0 4 (behaviour 1 12 ))
  (version v11)
  (time 1616691337.707 2021.03.25 20:55:37)
  (source (\.\\src\\MEMORY.VHD\(\Z:\\lab24\\project\\src\\MEMORY.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 5 \1.0 ns\ (architecture -1 ((d 1000)))))
    (port (internal d_bus ~extproject3.dp32_types.bus_bit_32 0 6 (architecture (inout ))))
    (port (internal a_bus ~extproject3.dp32_types.bit_32 0 7 (architecture (in ))))
    (port (internal read ~extieee.std_logic_1164.std_logic 0 8 (architecture (in ))))
    (port (internal write ~extieee.std_logic_1164.std_logic 0 9 (architecture (in ))))
    (port (internal ready ~extieee.std_logic_1164.std_logic 0 10 (architecture (out ))))
    (constant (internal low_address ~extSTD.STANDARD.INTEGER 1 15 (process 0 ((i 0)))))
    (constant (internal high_address ~extSTD.STANDARD.INTEGER 1 16 (process 0 ((i 65535)))))
    (type (internal ~INTEGER~range~low_address~to~high_address~ 1 18 (scalar (to (i 0)(i 65535)))))
    (type (internal memory_array 1 17 (array ~extproject3.dp32_types.bit_32 ((to (i 0)(i 65535))))))
    (variable (internal address ~extSTD.STANDARD.INTEGER 1 19 (process 0 ((i 0)))))
    (variable (internal mem memory_array 1 20 (process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
    (signal (delayed d_bus'DELAYED ~extproject3.dp32_types.bus_bit_32 1 0 (0)(code 1)))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extproject3.dp32_types.bus_bit_32 (project3 dp32_types bus_bit_32)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.bit_32 (project3 dp32_types bit_32)))
    (type (external ~extSTD.STANDARD.INTEGER (STD STANDARD INTEGER)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (process
      (line__14(architecture 0 1 14 (process (target(4)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
      (external bits_to_int (project3 dp32_types 0))
    )
  )
  (model
    (
      (d6(1(23)))
      (7c5f(2))
      (66(8200000))
      (b931)
      (105f(8300000))
      (7c5f(20))
      (8b87)
      (d6(1(24)))
      (7c5f(2))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(28)))
      (105f(8300003))
      (7c5f(1))
      (105f(8300002))
      (7c5f(1))
      (7c5f(2))
      (b108)
      (330b(8300002(3)))
      (4(17(1)))
      (330b(8300003(3)))
      (b94b)
      (2(1a))
      (b508)
      (1(13))
      (d6(1(2c)))
      (3369(8300001(20)))
      (35aa(1f))
      (a(4000001))
      (6c(8200003))
      (d6(1(2d)))
      (3217(8200003(8200001)))
      (5(24))
      (321f(8200003(8200002)))
      (b94f)
      (3(5a))
      (d6(1(2f)))
      (330b(8300003(3)))
      (3(3e))
      (d6(1(30)))
      (7c5f(3))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(31)))
      (105f(8300003))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300003(2)))
      (2(36))
      (b508)
      (1(32))
      (d6(1(32)))
      (3369(8300005(20)))
      (b5f(8200004))
      (5f(8200003))
      (22cd(0(ffff)))
      (7ca3(20))
      (7f7c(20))
      (1(59))
      (d6(1(34)))
      (b5f(8200004))
      (5f(8200003))
      (22cd(0(ffff)))
      (7ca3(20))
      (7f69(20))
      (7c5f(2))
      (66(8200000))
      (b931)
      (105f(8300000))
      (7c5f(20))
      (9787)
      (d6(1(35)))
      (7c5f(3))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(36)))
      (105f(8300002))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300002(2)))
      (2(58))
      (b508)
      (1(54))
      (d6(1(37)))
      (d6(1(38)))
      (d6(1(39)))
      (1)
    )
    (
      (66(8200000))
      (b907)
    )
  )
)
0_______
52
behaviour
5
6
std
.
.
0
0
01000064 I PC_reg 5 ".\src\PC_REG.VHD" 605 314 1
 behaviour 3102 41 0 0
12
0
12
00000004
1
.\src\PC_REG.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
29
0
29
12 ~ ~ 1 0
0
67
0
1
15 ~ dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 2 1
1
68
1
1
15 ~ dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 3 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 4 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 5 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
PC_reg
E 1552227815.331
6
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
Tpd 0 30 57 1 . 5
d 1 29 172 1 . 6
q 2 29 255 1 . 7
latch_en 3 29 338 1 . 8
out_en 4 29 428 1 . 9
reset 5 29 518 1 . 10
#SPECIFICATION 
#END
(unit (PC_reg 0 4 (behaviour 1 12 ))
  (version v11)
  (time 1616691337.816 2021.03.25 20:55:37)
  (source (\.\\src\\PC_REG.VHD\(\Z:\\lab24\\project\\src\\PC_REG.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 5 \1.0 ns\ (architecture -1 ((d 1000)))))
    (port (internal d ~extproject3.dp32_types.bit_32 0 6 (architecture (in ))))
    (port (internal q ~extproject3.dp32_types.bus_bit_32 0 7 (architecture (out ))))
    (port (internal latch_en ~extieee.std_logic_1164.std_logic 0 8 (architecture (in ))))
    (port (internal out_en ~extieee.std_logic_1164.std_logic 0 9 (architecture (in ))))
    (port (internal reset ~extieee.std_logic_1164.std_logic 0 10 (architecture (in ))))
    (variable (internal master_PC ~extproject3.dp32_types.bit_32 1 15 (process 0 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))
    (variable (internal slave_PC ~extproject3.dp32_types.bit_32 1 16 (process 0 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extproject3.dp32_types.bit_32 (project3 dp32_types bit_32)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.bus_bit_32 (project3 dp32_types bus_bit_32)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (process
      (line__14(architecture 0 1 14 (process (target(1))(sensitivity(4)(3)(2)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (model
    (
      (d6(1(12)))
      (330b(8300004(3)))
      (3(9))
      (d6(1(13)))
      (3369(3200000(20)))
      (35a9(0(1f)))
      (24ce(1f))
      (337c(8200002(20)))
      (1(14))
      (d6(1(14)))
      (330b(8300002(3)))
      (3(10))
      (d6(1(15)))
      (3369(8300000(20)))
      (337c(8200001(20)))
      (1(14))
      (d6(1(17)))
      (3369(8200001(20)))
      (337c(8200002(20)))
      (d6(1(18)))
      (d6(1(19)))
      (330b(8300003(3)))
      (3(1e))
      (d6(1(1a)))
      (3369(8200002(20)))
      (66(8200000))
      (105f(8300001))
      (7c5f(20))
      (9787)
      (1(24))
      (d6(1(1c)))
      (66(8200000))
      (105f(8300001))
      (7c5f(20))
      (8b87)
      (d6(1(1d)))
      (d6(1(1e)))
      (af08)
      (1)
    )
  )
)
0_______
52
behaviour
3
5
std
.
.
0
0
01000061 I mux2 5 ".\src\MUX2.VHD" 1875 602 1
 behaviour 2816 41 0 0
12
0
12
00000004
1
.\src\MUX2.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
0
0
1
30
0
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
5
512
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
805371389 0
0
0
1
10
104
10
12 ~ ~ 10 0
0
54
0
2
0
0
0
0
1
15 STD STANDARD 75 4
1
1
1
24
8
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
8
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
0
29
12 ~ ~ 25 0
0
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 26 1
1
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
512
5
12 ~ ~ 27 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
805371389 0
0
0
1
29
0
29
12 ~ ~ 29 2
2
68
0
1
12 ~ ~ 27 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 30 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
mux2
E 1552227815.471
31
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
width 0 30 55 1 . 5
Tpd 1 30 128 1 . 6
~std_logic_vector{{width-1}~downto~0}~ 2 5 242 1 . 7
~NATURAL~range~{width-1}~downto~0~ 3 5 545 1 . 7
"-" 10 10 812 0 . 0
~ANONYMOUS 11 24 880 0 . 0
~ANONYMOUS 12 24 933 0 . 0
i0 25 29 988 1 . 7
i1 26 29 1063 1 . 7
~std_logic_vector{{width-1}~downto~0}~2 27 5 1137 1 . 8
~NATURAL~range~{width-1}~downto~0~1 28 5 1442 1 . 8
y 29 29 1711 1 . 8
sel 30 29 1787 1 . 9
#SPECIFICATION 
#END
(unit (mux2 0 4 (behaviour 1 11 ))
  (version v11)
  (time 1616691337.925 2021.03.25 20:55:37)
  (source (\.\\src\\MUX2.VHD\(\Z:\\lab24\\project\\src\\MUX2.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal width ~extSTD.STANDARD.POSITIVE 0 5 (architecture -1 )))
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 6 \1.0 ns\ (architecture -1 ((d 1000)))))
    (type (internal ~std_logic_vector{{width-1}~downto~0}~ 0 7 (array ~extieee.std_logic_1164.std_logic ((downto (c 1 )(i 0))))))
    (port (internal i0 ~std_logic_vector{{width-1}~downto~0}~ 0 7 (architecture (in ))))
    (port (internal i1 ~std_logic_vector{{width-1}~downto~0}~ 0 7 (architecture (in ))))
    (type (internal ~std_logic_vector{{width-1}~downto~0}~2 0 8 (array ~extieee.std_logic_1164.std_logic ((downto (c 2 )(i 0))))))
    (port (internal y ~std_logic_vector{{width-1}~downto~0}~2 0 8 (architecture (out ))))
    (port (internal sel ~extieee.std_logic_1164.std_logic 0 9 (architecture (in ))))
    (type (external ~extSTD.STANDARD.POSITIVE (STD STANDARD POSITIVE)))
    (type (external ~extSTD.STANDARD.INTEGER (STD STANDARD INTEGER)))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (process
      (line__13(architecture 0 1 13 (assignment (target(2))(sensitivity(3)(1)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (model
    (
      (2c83(2200000(1)))
      (b9ac)
      (d6(1(d)))
      (5f(8300003))
      (6c(2200000))
      (330b(2200000(2)))
      (3(12))
      (b5f(8300000))
      (32ab(8400000(1200000)))
      (b969)
      (595f(8400000(1)))
      (595f(8400001(1)))
      (b9d0)
      (66(8200001))
      (105f(8300002))
      (32ab(8400001(1300000)))
      (9787)
      (1(28))
      (330b(2200000(3)))
      (3(1f))
      (b5f(8300001))
      (32ab(8400000(1200000)))
      (b969)
      (595f(8400000(1)))
      (595f(8400001(1)))
      (b9d0)
      (66(8200001))
      (105f(8300002))
      (32ab(8400001(1300000)))
      (9787)
      (1(28))
      (7c5f(4))
      (3329(8200000(1)))
      (7c5f)
      (7ca4(1))
      (7c7f(1))
      (66(8200001))
      (105f(8300002))
      (32ab(8400001(1300000)))
      (9787)
      (af08)
      (1(2))
    )
    (
      (3329(8200000(1)))
      (b907)
    )
    (
      (3329(8200000(1)))
      (b907)
    )
  )
)
0_______
52
behaviour
2
4
std
.
.
0
0
01000071 I signext_8_32 5 ".\src\SIGNEXT.VHD" 427 268 1
 behaviour 2401 41 0 0
12
0
12
00000004
1
.\src\SIGNEXT.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
29
0
29
12 ~ ~ 1 0
0
67
0
1
15 ~ dp32_types 10 4
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 2 1
1
68
1
1
15 ~ dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 3 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
signext_8_32
E 1552227815.706
4
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
Tpd 0 30 58 1 . 5
a 1 29 173 1 . 6
b 2 29 257 1 . 7
en 3 29 340 1 . 8
#SPECIFICATION 
#END
(unit (signext_8_32 0 4 (behaviour 1 10 ))
  (version v11)
  (time 1616691338.019 2021.03.25 20:55:38)
  (source (\.\\src\\SIGNEXT.VHD\(\Z:\\lab24\\project\\src\\SIGNEXT.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 5 \1.0 ns\ (architecture -1 ((d 1000)))))
    (port (internal a ~extproject3.dp32_types.bit_8 0 6 (architecture (in ))))
    (port (internal b ~extproject3.dp32_types.bus_bit_32 0 7 (architecture (out ))))
    (port (internal en ~extieee.std_logic_1164.std_logic 0 8 (architecture (in ))))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extproject3.dp32_types.bit_8 (project3 dp32_types bit_8)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.bus_bit_32 (project3 dp32_types bus_bit_32)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (process
      (b_driver(architecture 0 1 12 (process (target(1))(sensitivity(2)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (model
    (
      (d6(1(e)))
      (330b(8300002(3)))
      (3(22))
      (d6(1(f)))
      (3369(8300000(8)))
      (66(8200000))
      (105f(8300001))
      (35aa(7))
      (33a8(4400005))
      (9787)
      (d6(1(10)))
      (330b(8300000(3)))
      (3(17))
      (d6(1(11)))
      (3369(3200000(18)))
      (35a9(0(17)))
      (24ce(1f(8)))
      (66(8200000))
      (105f(8300001))
      (35aa(1f(8)))
      (33a8(4400005))
      (9787)
      (1(21))
      (d6(1(13)))
      (3369(3200001(18)))
      (35a9(0(17)))
      (24ce(1f(8)))
      (66(8200000))
      (105f(8300001))
      (35aa(1f(8)))
      (33a8(4400005))
      (9787)
      (d6(1(14)))
      (1(28))
      (d6(1(16)))
      (66(8200000))
      (105f(8300001))
      (7c5f(20))
      (8b87)
      (d6(1(17)))
      (d6(1(18)))
      (af08)
      (1)
    )
  )
)
0_______
52
behaviour
1
3
std
.
.
0
0
01000076 I reg_file_32_rrw 5 ".\src\REG_FILE.VHD" 3002 864 1
 behaviour 4905 41 0 0
12
0
12
00000004
1
.\src\REG_FILE.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
0
0
1
30
0
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
30
0
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
5
512
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 11 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 11 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
805371389 0
0
0
1
10
104
10
12 ~ ~ 11 0
0
54
0
2
0
0
0
0
1
15 STD STANDARD 75 4
1
1
1
24
8
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
8
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
0
29
12 ~ ~ 26 0
0
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 27 1
1
68
1
1
15 ~ dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 28 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
512
5
12 ~ ~ 29 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 11 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 11 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
805371389 0
0
0
1
29
0
29
12 ~ ~ 31 3
3
67
0
1
12 ~ ~ 29 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 32 4
4
68
1
1
15 ~ dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 33 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
512
5
12 ~ ~ 34 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 11 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 11 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
805371389 0
0
0
1
29
0
29
12 ~ ~ 36 6
6
67
0
1
12 ~ ~ 34 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 37 7
7
67
0
1
15 ~ dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 38 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
reg_file_32_rrw
E 1552227815.862
39
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
depth 0 30 59 1 . 5
Tpd 1 30 132 1 . 6
Tac 2 30 247 1 . 7
~std_logic_vector{{depth-1}~downto~0}~ 3 5 361 1 . 8
~NATURAL~range~{depth-1}~downto~0~ 4 5 664 1 . 8
"-" 11 10 931 0 . 0
~ANONYMOUS 12 24 999 0 . 0
~ANONYMOUS 13 24 1052 0 . 0
a1 26 29 1107 1 . 8
q1 27 29 1182 1 . 9
en1 28 29 1266 1 . 10
~std_logic_vector{{depth-1}~downto~0}~2 29 5 1356 1 . 11
~NATURAL~range~{depth-1}~downto~0~1 30 5 1661 1 . 11
a2 31 29 1930 1 . 11
q2 32 29 2006 1 . 12
en2 33 29 2090 1 . 13
~std_logic_vector{{depth-1}~downto~0}~4 34 5 2180 1 . 14
~NATURAL~range~{depth-1}~downto~0~3 35 5 2485 1 . 14
a3 36 29 2754 1 . 14
d3 37 29 2830 1 . 15
en3 38 29 2914 1 . 16
#SPECIFICATION 
#END
(unit (reg_file_32_rrw 0 4 (behaviour 1 18 ))
  (version v11)
  (time 1616691338.113 2021.03.25 20:55:38)
  (source (\.\\src\\REG_FILE.VHD\(\Z:\\lab24\\project\\src\\REG_FILE.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal depth ~extSTD.STANDARD.POSITIVE 0 5 (architecture -1 )))
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 6 \1.0 ns\ (architecture -1 ((d 1000)))))
    (generic (internal Tac ~extSTD.STANDARD.TIME 0 7 \1.0 ns\ (architecture -1 ((d 1000)))))
    (type (internal ~std_logic_vector{{depth-1}~downto~0}~ 0 8 (array ~extieee.std_logic_1164.std_logic ((downto (c 1 )(i 0))))))
    (port (internal a1 ~std_logic_vector{{depth-1}~downto~0}~ 0 8 (architecture (in ))))
    (port (internal q1 ~extproject3.dp32_types.bus_bit_32 0 9 (architecture (out ))))
    (port (internal en1 ~extieee.std_logic_1164.std_logic 0 10 (architecture (in ))))
    (type (internal ~std_logic_vector{{depth-1}~downto~0}~2 0 11 (array ~extieee.std_logic_1164.std_logic ((downto (c 2 )(i 0))))))
    (port (internal a2 ~std_logic_vector{{depth-1}~downto~0}~2 0 11 (architecture (in ))))
    (port (internal q2 ~extproject3.dp32_types.bus_bit_32 0 12 (architecture (out ))))
    (port (internal en2 ~extieee.std_logic_1164.std_logic 0 13 (architecture (in ))))
    (type (internal ~std_logic_vector{{depth-1}~downto~0}~4 0 14 (array ~extieee.std_logic_1164.std_logic ((downto (c 3 )(i 0))))))
    (port (internal a3 ~std_logic_vector{{depth-1}~downto~0}~4 0 14 (architecture (in ))))
    (port (internal d3 ~extproject3.dp32_types.bit_32 0 15 (architecture (in ))))
    (port (internal en3 ~extieee.std_logic_1164.std_logic 0 16 (architecture (in ))))
    (type (internal reg_addr 1 21 (scalar (to (i 0)(c 4)))))
    (type (internal register_array 1 22 (array ~extproject3.dp32_types.bit_32 ((to (i 0)(c 5))))))
    (variable (internal registers register_array 1 24 (process 0 (code 6))))
    (type (external ~extSTD.STANDARD.POSITIVE (STD STANDARD POSITIVE)))
    (type (external ~extSTD.STANDARD.INTEGER (STD STANDARD INTEGER)))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.bus_bit_32 (project3 dp32_types bus_bit_32)))
    (type (external ~extproject3.dp32_types.bit_32 (project3 dp32_types bit_32)))
    (type (external ~extSTD.STANDARD.NATURAL (STD STANDARD NATURAL)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (process
      (reg_file(architecture 0 1 20 (process (target(4)(1))(sensitivity(8)(7)(6)(5)(3)(2)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
      (external bits_to_natural (project3 dp32_types 1))
    )
  )
  (static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (model
    (
      (d6(1(1b)))
      (330b(8300008(3)))
      (3(f))
      (d6(1(1c)))
      (3369(8300007(20)))
      (b5f(8200003))
      (b5f(8300006))
      (32ab(8400002(1200000)))
      (b969)
      (595f(8400002(1)))
      (a(4000001))
      (7c5f(20))
      (3392(8400004))
      (7f7c(20))
      (d6(1(1d)))
      (d6(1(1e)))
      (330b(8300002(3)))
      (3(21))
      (d6(1(1f)))
      (b5f(8200003))
      (b5f(8300000))
      (32ab(8400000(1200000)))
      (b969)
      (595f(8400000(1)))
      (a(4000001))
      (7c5f(20))
      (3392(8400004))
      (7f69(20))
      (66(8200002))
      (105f(8300001))
      (7c5f(20))
      (9787)
      (1(27))
      (d6(1(21)))
      (66(8200001))
      (105f(8300001))
      (7c5f(20))
      (8b87)
      (d6(1(22)))
      (d6(1(23)))
      (330b(8300005(3)))
      (3(39))
      (d6(1(24)))
      (b5f(8200003))
      (b5f(8300003))
      (32ab(8400001(1200000)))
      (b969)
      (595f(8400001(1)))
      (a(4000001))
      (7c5f(20))
      (3392(8400004))
      (7f69(20))
      (66(8200002))
      (105f(8300004))
      (7c5f(20))
      (9787)
      (1(3f))
      (d6(1(26)))
      (66(8200001))
      (105f(8300004))
      (7c5f(20))
      (8b87)
      (d6(1(27)))
      (d6(1(28)))
      (af08)
      (1)
    )
    (
      (3329(8200000(1)))
      (b907)
    )
    (
      (3329(8200000(1)))
      (b907)
    )
    (
      (3329(8200000(1)))
      (b907)
    )
    (
      (3329(8200000(1)))
      (b907)
    )
    (
      (3329(8200000(1)))
      (b907)
    )
    (
      (d6(1(18)))
      (3369(3200000(20)))
      (7c5f)
      (3329(8200000(1)))
      (7ca5(1))
      (7c7f(20))
      (b907)
    )
  )
)
0_______
52
behaviour
4
9
std
.
.
0
0
01000075 I latch_buffer_32 5 ".\src\LTCH_BUF.VHD" 517 300 1
 behaviour 2142 41 0 0
12
0
12
00000004
1
.\src\LTCH_BUF.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
29
0
29
12 ~ ~ 1 0
0
67
0
1
15 ~ dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 2 1
1
68
1
1
15 ~ dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 3 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 4 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
latch_buffer_32
E 1552227816.018
5
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
Tpd 0 30 59 1 . 5
d 1 29 174 1 . 6
q 2 29 257 1 . 7
latch_en 3 29 340 1 . 8
out_en 4 29 430 1 . 9
#SPECIFICATION 
#END
(unit (latch_buffer_32 0 4 (behaviour 1 11 ))
  (version v11)
  (time 1616691338.207 2021.03.25 20:55:38)
  (source (\.\\src\\LTCH_BUF.VHD\(\Z:\\lab24\\project\\src\\LTCH_BUF.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 5 \1.0 ns\ (architecture -1 ((d 1000)))))
    (port (internal d ~extproject3.dp32_types.bit_32 0 6 (architecture (in ))))
    (port (internal q ~extproject3.dp32_types.bus_bit_32 0 7 (architecture (out ))))
    (port (internal latch_en ~extieee.std_logic_1164.std_logic 0 8 (architecture (in ))))
    (port (internal out_en ~extieee.std_logic_1164.std_logic 0 9 (architecture (in ))))
    (variable (internal latched_value ~extproject3.dp32_types.bit_32 1 14 (process 0 ((others(i 4))))))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extproject3.dp32_types.bit_32 (project3 dp32_types bit_32)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.bus_bit_32 (project3 dp32_types bus_bit_32)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (process
      (line__13(architecture 0 1 13 (process (target(1))(sensitivity(3)(2)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (model
    (
      (d6(1(10)))
      (330b(8300002(3)))
      (3(7))
      (d6(1(11)))
      (3369(8300000(20)))
      (337c(8200001(20)))
      (d6(1(12)))
      (d6(1(13)))
      (330b(8300003(3)))
      (3(11))
      (d6(1(14)))
      (3369(8200001(20)))
      (66(8200000))
      (105f(8300001))
      (7c5f(20))
      (9787)
      (1(17))
      (d6(1(16)))
      (66(8200000))
      (105f(8300001))
      (7c5f(20))
      (8b87)
      (d6(1(17)))
      (d6(1(18)))
      (af08)
      (1)
    )
  )
)
0_______
52
behaviour
2
4
std
.
.
0
0
01000062 I dp32 5 ".\src\DP32_RTL.VHD" 967 406 1
 RTL 38772 20858 0 0
12
0
12
00000004
1
.\src\DP32_RTL.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
29
0
29
12 ~ ~ 1 0
0
69
1
1
15 ~ dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 2 1
1
68
0
1
15 ~ dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 3 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 4 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 5 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 6 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 7 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 8 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 9 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
dp32
E 1552227816.331
10
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
Tpd 0 30 59 1 . 5
d_bus 1 29 174 1 . 6
a_bus 2 29 257 1 . 7
read 3 29 340 1 . 8
write 4 29 430 1 . 9
fetch 5 29 520 1 . 10
ready 6 29 610 1 . 11
phi1 7 29 700 1 . 12
phi2 8 29 790 1 . 13
reset 9 29 880 1 . 14
#SPECIFICATION 
#END
(unit (dp32 0 4 (RTL 1 16 ))
  (version v11)
  (time 1616691338.707 2021.03.25 20:55:38)
  (source (\.\\src\\DP32_RTL.VHD\(\Z:\\lab24\\project\\src\\DP32_RTL.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 5 \1.0 ns\ (architecture -1 ((d 1000)))))
    (port (internal d_bus ~extproject3.dp32_types.bus_bit_32 0 6 (architecture (inout ))))
    (port (internal a_bus ~extproject3.dp32_types.bit_32 0 7 (architecture (out ))))
    (port (internal read ~extieee.std_logic_1164.std_logic 0 8 (architecture (out ))))
    (port (internal write ~extieee.std_logic_1164.std_logic 0 9 (architecture (out ))))
    (port (internal fetch ~extieee.std_logic_1164.std_logic 0 10 (architecture (out ))))
    (port (internal ready ~extieee.std_logic_1164.std_logic 0 11 (architecture (in ))))
    (port (internal phi1 ~extieee.std_logic_1164.std_logic 0 12 (architecture (in ))))
    (port (internal phi2 ~extieee.std_logic_1164.std_logic 0 13 (architecture (in ))))
    (port (internal reset ~extieee.std_logic_1164.std_logic 0 14 (architecture (in ))))
    (signal (internal op1_bus ~extproject3.dp32_types.bus_bit_32 1 77 (architecture (uni ))))
    (signal (internal op2_bus ~extproject3.dp32_types.bus_bit_32 1 78 (architecture (uni ))))
    (signal (internal r_bus ~extproject3.dp32_types.bus_bit_32 1 79 (architecture (uni ))))
    (signal (internal ALU_CC ~extproject3.dp32_types.CC_bits 1 80 (architecture (uni ))))
    (signal (internal cc ~extproject3.dp32_types.CC_bits 1 81 (architecture (uni ))))
    (signal (internal current_instr ~extproject3.dp32_types.bit_32 1 82 (architecture (uni ))))
    (signal (alias instr_a1 ~extproject3.dp32_types.bit_8 1 83 (architecture (14(16(8))))))
    (signal (alias instr_a2 ~extproject3.dp32_types.bit_8 1 84 (architecture (14(24(8))))))
    (signal (alias instr_a3 ~extproject3.dp32_types.bit_8 1 85 (architecture (14(8(8))))))
    (signal (alias instr_op ~extproject3.dp32_types.bit_8 1 86 (architecture (14(0(8))))))
    (signal (alias instr_cm ~extproject3.dp32_types.cm_bits 1 87 (architecture (14(12(4))))))
    (signal (internal reg_a2 ~extproject3.dp32_types.bit_8 1 88 (architecture (uni ((others(i 2)))))))
    (signal (internal reg_result ~extproject3.dp32_types.bit_32 1 89 (architecture (uni ))))
    (signal (internal addr_latch_en ~extieee.std_logic_1164.std_logic 1 90 (architecture (uni ))))
    (signal (internal disp_latch_en ~extieee.std_logic_1164.std_logic 1 91 (architecture (uni ))))
    (signal (internal disp_out_en ~extieee.std_logic_1164.std_logic 1 92 (architecture (uni ))))
    (signal (internal d2_en ~extieee.std_logic_1164.std_logic 1 93 (architecture (uni ))))
    (signal (internal dr_en ~extieee.std_logic_1164.std_logic 1 94 (architecture (uni ))))
    (signal (internal instr_latch_en ~extieee.std_logic_1164.std_logic 1 95 (architecture (uni ))))
    (signal (internal immed_signext_en ~extieee.std_logic_1164.std_logic 1 96 (architecture (uni ))))
    (signal (internal ALU_op ~extproject3.alu_32_types.ALU_command 1 97 (architecture (uni ))))
    (signal (internal CC_latch_en ~extieee.std_logic_1164.std_logic 1 98 (architecture (uni ))))
    (signal (internal CC_comp_result ~extieee.std_logic_1164.std_logic 1 99 (architecture (uni ))))
    (signal (internal PC_latch_en ~extieee.std_logic_1164.std_logic 1 100 (architecture (uni ))))
    (signal (internal PC_out_en ~extieee.std_logic_1164.std_logic 1 101 (architecture (uni ))))
    (signal (internal reg_port1_en ~extieee.std_logic_1164.std_logic 1 102 (architecture (uni ))))
    (signal (internal reg_port2_en ~extieee.std_logic_1164.std_logic 1 103 (architecture (uni ))))
    (signal (internal reg_port3_en ~extieee.std_logic_1164.std_logic 1 104 (architecture (uni ))))
    (signal (internal reg_port2_mux_sel ~extieee.std_logic_1164.std_logic 1 105 (architecture (uni ))))
    (signal (internal reg_res_latch_en ~extieee.std_logic_1164.std_logic 1 106 (architecture (uni ))))
    (type (internal controller_state 1 156 (enum resetting fetch_0 fetch_1 fetch_2 decode disp_fetch_0 disp_fetch_1 disp_fetch_2 execute_0 execute_1 execute_2 (to (i 0)(i 10)))))
    (variable (internal state controller_state 1 160 (process 0 )))
    (variable (internal next_state controller_state 1 160 (process 0 )))
    (variable (internal write_back_pending ~extSTD.STANDARD.BOOLEAN 1 161 (process 0 )))
    (type (internal ~NATURAL~range~0~to~255~ 1 163 (scalar (to (i 0)(i 255)))))
    (type (internal ALU_op_select_table 1 162 (array ~extproject3.alu_32_types.ALU_command ((to (i 0)(i 255))))))
    (constant (internal ALU_op_select ALU_op_select_table 1 164 (process 0 ((0(i 7))(1(i 8))(2(i 9))(3(i 10))(16(i 7))(17(i 8))(18(i 9))(19(i 10))(4(i 2))(5(i 3))(6(i 4))(7(i 5))(others(i 0))))))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extproject3.dp32_types.bus_bit_32 (project3 dp32_types bus_bit_32)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.bit_32 (project3 dp32_types bit_32)))
    (type (external ~extSTD.STANDARD.POSITIVE (STD STANDARD POSITIVE)))
    (type (external ~extSTD.STANDARD.INTEGER (STD STANDARD INTEGER)))
    (type (external ~extproject3.dp32_types.CC_bits (project3 dp32_types CC_bits)))
    (type (external ~extproject3.alu_32_types.ALU_command (project3 alu_32_types ALU_command)))
    (type (external ~extproject3.dp32_types.cm_bits (project3 dp32_types cm_bits)))
    (type (external ~extproject3.dp32_types.bit_8 (project3 dp32_types bit_8)))
    (type (external ~extSTD.STANDARD.BOOLEAN (STD STANDARD BOOLEAN)))
    (type (external ~extSTD.STANDARD.NATURAL (STD STANDARD NATURAL)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (variable (external op_add(project3 dp32_types 2)))
    (variable (external op_sub(project3 dp32_types 3)))
    (variable (external op_mul(project3 dp32_types 4)))
    (variable (external op_div(project3 dp32_types 5)))
    (variable (external op_addq(project3 dp32_types 6)))
    (variable (external op_subq(project3 dp32_types 7)))
    (variable (external op_mulq(project3 dp32_types 8)))
    (variable (external op_divq(project3 dp32_types 9)))
    (variable (external op_land(project3 dp32_types 10)))
    (variable (external op_lor(project3 dp32_types 11)))
    (variable (external op_lxor(project3 dp32_types 12)))
    (variable (external op_lmask(project3 dp32_types 13)))
    (variable (external op_ldq(project3 dp32_types 16)))
    (variable (external op_stq(project3 dp32_types 17)))
    (variable (external op_ld(project3 dp32_types 14)))
    (variable (external op_st(project3 dp32_types 15)))
    (variable (external op_br(project3 dp32_types 18)))
    (variable (external op_bi(project3 dp32_types 20)))
    (variable (external op_brq(project3 dp32_types 19)))
    (variable (external op_biq(project3 dp32_types 21)))
    (process
      (state_machine(architecture 0 1 155 (process (target(38)(37)(36)(35)(34)(33)(32)(30)(29)(28)(27)(26)(25)(24)(23)(22)(4)(3)(2)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
      (external bits_to_int (project3 dp32_types 0))
    )
  )
  (component
    (reg_file_32_rrw
      (object
        (generic (internal depth ~extSTD.STANDARD.POSITIVE 1 18 (entity -1 )))
        (type (internal ~std_logic_vector{{depth-1}~downto~0}~ 1 19 (array ~extieee.std_logic_1164.std_logic ((downto (c 1 )(i 0))))))
        (port (internal a1 ~std_logic_vector{{depth-1}~downto~0}~ 1 19 (entity (in ))))
        (port (internal q1 ~extproject3.dp32_types.bus_bit_32 1 20 (entity (out ))))
        (port (internal en1 ~extieee.std_logic_1164.std_logic 1 21 (entity (in ))))
        (type (internal ~std_logic_vector{{depth-1}~downto~0}~2 1 22 (array ~extieee.std_logic_1164.std_logic ((downto (c 2 )(i 0))))))
        (port (internal a2 ~std_logic_vector{{depth-1}~downto~0}~2 1 22 (entity (in ))))
        (port (internal q2 ~extproject3.dp32_types.bus_bit_32 1 23 (entity (out ))))
        (port (internal en2 ~extieee.std_logic_1164.std_logic 1 24 (entity (in ))))
        (type (internal ~std_logic_vector{{depth-1}~downto~0}~4 1 25 (array ~extieee.std_logic_1164.std_logic ((downto (c 3 )(i 0))))))
        (port (internal a3 ~std_logic_vector{{depth-1}~downto~0}~4 1 25 (entity (in ))))
        (port (internal d3 ~extproject3.dp32_types.bit_32 1 26 (entity (in ))))
        (port (internal en3 ~extieee.std_logic_1164.std_logic 1 27 (entity (in ))))
      )
    )
    (mux2
      (object
        (generic (internal width ~extSTD.STANDARD.POSITIVE 1 30 (entity -1 )))
        (type (internal ~std_logic_vector{{width-1}~downto~0}~ 1 31 (array ~extieee.std_logic_1164.std_logic ((downto (c 4 )(i 0))))))
        (port (internal i0 ~std_logic_vector{{width-1}~downto~0}~ 1 31 (entity (in ))))
        (type (internal ~std_logic_vector{{width-1}~downto~0}~~1 1 31 (array ~extieee.std_logic_1164.std_logic ((downto (c 5 )(i 0))))))
        (port (internal i1 ~std_logic_vector{{width-1}~downto~0}~~1 1 31 (entity (in ))))
        (type (internal ~std_logic_vector{{width-1}~downto~0}~6 1 32 (array ~extieee.std_logic_1164.std_logic ((downto (c 6 )(i 0))))))
        (port (internal y ~std_logic_vector{{width-1}~downto~0}~6 1 32 (entity (out ))))
        (port (internal sel ~extieee.std_logic_1164.std_logic 1 33 (entity (in ))))
      )
    )
    (latch
      (object
        (generic (internal width ~extSTD.STANDARD.POSITIVE 1 60 (entity -1 )))
        (type (internal ~std_logic_vector{{width-1}~downto~0}~8 1 61 (array ~extieee.std_logic_1164.std_logic ((downto (c 7 )(i 0))))))
        (port (internal d ~std_logic_vector{{width-1}~downto~0}~8 1 61 (entity (in ))))
        (type (internal ~std_logic_vector{{width-1}~downto~0}~10 1 62 (array ~extieee.std_logic_1164.std_logic ((downto (c 8 )(i 0))))))
        (port (internal q ~std_logic_vector{{width-1}~downto~0}~10 1 62 (entity (out ))))
        (port (internal en ~extieee.std_logic_1164.std_logic 1 63 (entity (in ))))
      )
    )
    (PC_reg
      (object
        (port (internal d ~extproject3.dp32_types.bit_32 1 36 (entity (in ))))
        (port (internal q ~extproject3.dp32_types.bus_bit_32 1 37 (entity (out ))))
        (port (internal latch_en ~extieee.std_logic_1164.std_logic 1 38 (entity (in ))))
        (port (internal out_en ~extieee.std_logic_1164.std_logic 1 39 (entity (in ))))
        (port (internal reset ~extieee.std_logic_1164.std_logic 1 40 (entity (in ))))
      )
    )
    (ALU_32
      (object
        (port (internal operand1 ~extproject3.dp32_types.bit_32 1 43 (entity (in ))))
        (port (internal operand2 ~extproject3.dp32_types.bit_32 1 44 (entity (in ))))
        (port (internal result ~extproject3.dp32_types.bus_bit_32 1 45 (entity (out ))))
        (port (internal cond_code ~extproject3.dp32_types.CC_bits 1 46 (entity (out ))))
        (port (internal command ~extproject3.alu_32_types.ALU_command 1 47 (entity (in ))))
      )
    )
    (cond_code_comparator
      (object
        (port (internal cc ~extproject3.dp32_types.CC_bits 1 50 (entity (in ))))
        (port (internal cm ~extproject3.dp32_types.cm_bits 1 51 (entity (in ))))
        (port (internal result ~extieee.std_logic_1164.std_logic 1 52 (entity (out ))))
      )
    )
    (buffer_32
      (object
        (port (internal a ~extproject3.dp32_types.bit_32 1 55 (entity (in ))))
        (port (internal b ~extproject3.dp32_types.bus_bit_32 1 56 (entity (out ))))
        (port (internal en ~extieee.std_logic_1164.std_logic 1 57 (entity (in ))))
      )
    )
    (latch_buffer_32
      (object
        (port (internal d ~extproject3.dp32_types.bit_32 1 67 (entity (in ))))
        (port (internal q ~extproject3.dp32_types.bus_bit_32 1 68 (entity (out ))))
        (port (internal latch_en ~extieee.std_logic_1164.std_logic 1 69 (entity (in ))))
        (port (internal out_en ~extieee.std_logic_1164.std_logic 1 70 (entity (in ))))
      )
    )
    (signext_8_32
      (object
        (port (internal a ~extproject3.dp32_types.bit_8 1 73 (entity (in ))))
        (port (internal b ~extproject3.dp32_types.bus_bit_32 1 74 (entity (out ))))
        (port (internal en ~extieee.std_logic_1164.std_logic 1 75 (entity (in ))))
      )
    )
  )
  (instantiation reg_file 1 108 (component reg_file_32_rrw)
    (generic
      ((depth)((i 8)))
    )
    (port
      ((a1)(instr_a1))
      ((q1)(op1_bus))
      ((en1)(reg_port1_en))
      ((a2)(reg_a2))
      ((q2)(op2_bus))
      ((en2)(reg_port2_en))
      ((a3)(instr_a3))
      ((d3)(reg_result))
      ((en3)(reg_port3_en))
    )
    (use (entity project3 reg_file_32_rrw)
      (port
        ((a1)(a1))
        ((q1)(q1))
        ((en1)(en1))
        ((a2)(a2))
        ((q2)(q2))
        ((en2)(en2))
        ((a3)(a3))
        ((d3)(d3))
        ((en3)(en3))
      )
    )
  )
  (instantiation reg_port2_mux 1 113 (component mux2)
    (generic
      ((width)((i 8)))
    )
    (port
      ((i0)(instr_a2))
      ((i1)(instr_a3))
      ((y)(reg_a2))
      ((sel)(reg_port2_mux_sel))
    )
    (use (entity project3 mux2)
      (port
        ((i0)(i0))
        ((i1)(i1))
        ((y)(y))
        ((sel)(sel))
      )
    )
  )
  (instantiation reg_res_latch 1 118 (component latch)
    (generic
      ((width)((i 32)))
    )
    (port
      ((d)(r_bus))
      ((q)(reg_result))
      ((en)(reg_res_latch_en))
    )
    (use (entity project3 latch)
      (port
        ((d)(d))
        ((q)(q))
        ((en)(en))
      )
    )
  )
  (instantiation PC 1 121 (component PC_reg)
    (port
      ((d)(r_bus))
      ((q)(op1_bus))
      ((latch_en)(PC_latch_en))
      ((out_en)(PC_out_en))
      ((reset)(reset))
    )
    (use (entity project3 PC_reg)
    )
  )
  (instantiation ALU 1 125 (component ALU_32)
    (port
      ((operand1)(op1_bus))
      ((operand2)(op2_bus))
      ((result)(r_bus))
      ((cond_code)(ALU_CC))
      ((command)(ALU_op))
    )
    (use (entity project3 ALU_32)
    )
  )
  (instantiation CC_reg 1 129 (component latch)
    (generic
      ((width)((i 3)))
    )
    (port
      ((d)(ALU_CC))
      ((q)(cc))
      ((en)(CC_latch_en))
    )
    (use (entity project3 latch)
      (port
        ((d)(d))
        ((q)(q))
        ((en)(en))
      )
    )
  )
  (instantiation CC_comp 1 132 (component cond_code_comparator)
    (port
      ((cc)(cc))
      ((cm)(instr_cm))
      ((result)(CC_comp_result))
    )
    (use (entity project3 cond_code_comparator)
    )
  )
  (instantiation dr_buffer 1 134 (component buffer_32)
    (port
      ((a)(d_bus))
      ((b)(r_bus))
      ((en)(dr_en))
    )
    (use (entity project3 buffer_32)
    )
  )
  (instantiation d2_buffer 1 136 (component buffer_32)
    (port
      ((a)(op2_bus))
      ((b)(d_bus))
      ((en)(d2_en))
    )
    (use (entity project3 buffer_32)
    )
  )
  (instantiation disp_latch 1 139 (component latch_buffer_32)
    (port
      ((d)(d_bus))
      ((q)(op2_bus))
      ((latch_en)(disp_latch_en))
      ((out_en)(disp_out_en))
    )
    (use (entity project3 latch_buffer_32)
    )
  )
  (instantiation addr_latch 1 143 (component latch)
    (generic
      ((width)((i 32)))
    )
    (port
      ((d)(r_bus))
      ((q)(a_bus))
      ((en)(addr_latch_en))
    )
    (use (entity project3 latch)
      (port
        ((d)(d))
        ((q)(q))
        ((en)(en))
      )
    )
  )
  (instantiation instr_latch 1 147 (component latch)
    (generic
      ((width)((i 32)))
    )
    (port
      ((d)(r_bus))
      ((q)(current_instr))
      ((en)(instr_latch_en))
    )
    (use (entity project3 latch)
      (port
        ((d)(d))
        ((q)(q))
        ((en)(en))
      )
    )
  )
  (instantiation immed_signext 1 151 (component signext_8_32)
    (port
      ((a)(instr_a2))
      ((b)(op2_bus))
      ((en)(immed_signext_en))
    )
    (use (entity project3 signext_8_32)
    )
  )
  (static
    (105 108 108 101 103 97 108 32 105 110 115 116 114 117 99 116 105 111 110 )
    (114 101 97 99 104 101 100 32 115 116 97 116 101 32 101 120 101 99 117 116 101 95 48 32 )
    (119 104 101 110 32 98 114 113 32 111 114 32 98 105 113 32 110 111 116 32 116 97 107 101 110 )
  )
  (model
    (
      (2c83(2200002(8)))
      (2c83(2200001(8)))
      (2c83(2200000(1)))
      (b9ac)
      (d6(1(b7)))
      (105f(8300006))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300006(3)))
      (2(d))
      (b508)
      (1(9))
      (d6(1(bb)))
      (330b(8300008(3)))
      (3(74))
      (d6(1(bc)))
      (336c(8200001))
      (d6(1(c0)))
      (7c5f(2))
      (66(8200000))
      (105f(8300002))
      (9987)
      (d6(1(c1)))
      (7c5f(2))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(c2)))
      (7c5f(2))
      (66(8200000))
      (105f(8300003))
      (9987)
      (d6(1(c6)))
      (7c5f(2))
      (66(8200000))
      (105f(8300016))
      (9987)
      (d6(1(c7)))
      (7c5f(2))
      (66(8200000))
      (105f(8300017))
      (9987)
      (d6(1(c8)))
      (7c5f(2))
      (66(8200000))
      (105f(8300018))
      (9987)
      (d6(1(c9)))
      (7c5f(2))
      (66(8200000))
      (105f(8300019))
      (9987)
      (d6(1(ca)))
      (7c5f(2))
      (66(8200000))
      (105f(830001a))
      (9987)
      (d6(1(cb)))
      (7c5f(2))
      (66(8200000))
      (105f(830001b))
      (9987)
      (d6(1(cc)))
      (7c5f(2))
      (66(8200000))
      (105f(830001c))
      (9987)
      (d6(1(cd)))
      (7c5f)
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(ce)))
      (7c5f(2))
      (66(8200000))
      (105f(830001e))
      (9987)
      (d6(1(cf)))
      (7c5f(2))
      (66(8200000))
      (105f(8300020))
      (9987)
      (d6(1(d0)))
      (7c5f(2))
      (66(8200000))
      (105f(8300021))
      (9987)
      (d6(1(d1)))
      (7c5f(2))
      (66(8200000))
      (105f(8300022))
      (9987)
      (d6(1(d2)))
      (7c5f(2))
      (66(8200000))
      (105f(8300023))
      (9987)
      (d6(1(d3)))
      (7c5f(2))
      (66(8200000))
      (105f(8300024))
      (9987)
      (d6(1(d4)))
      (7c5f(2))
      (66(8200000))
      (105f(8300025))
      (9987)
      (d6(1(d5)))
      (7c5f(2))
      (66(8200000))
      (105f(8300026))
      (9987)
      (d6(1(d9)))
      (336c(8200003))
      (1(78))
      (d6(1(dc)))
      (5f(8200002))
      (6c(8200001))
      (d6(1(dd)))
      (d6(1(e2)))
      (5f(8200001))
      (6c(2200000))
      (330b(2200000))
      (3(90))
      (d6(1(e7)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(86))
      (b508)
      (1(82))
      (d6(1(e8)))
      (330b(8300008(2)))
      (3(8c))
      (d6(1(e9)))
      (336c(8200002(1)))
      (1(8f))
      (d6(1(eb)))
      (336c(8200002))
      (d6(1(ec)))
      (1(451))
      (330b(2200000(1)))
      (3(f1))
      (d6(1(f2)))
      (7c5f(2))
      (66(8200000))
      (105f(8300022))
      (9987)
      (d6(1(f3)))
      (7c5f(2))
      (66(8200000))
      (105f(8300025))
      (9987)
      (d6(1(f4)))
      (7c5f(2))
      (66(8200000))
      (105f(8300023))
      (9987)
      (d6(1(f5)))
      (7c5f(2))
      (66(8200000))
      (105f(830001c))
      (9987)
      (d6(1(f6)))
      (7c5f(2))
      (66(8200000))
      (105f(8300018))
      (9987)
      (d6(1(f7)))
      (7c5f(2))
      (66(8200000))
      (105f(830001a))
      (9987)
      (d6(1(f8)))
      (7c5f(2))
      (66(8200000))
      (105f(8300002))
      (9987)
      (d6(1(f9)))
      (7c5f(2))
      (66(8200000))
      (105f(8300003))
      (9987)
      (d6(1(fa)))
      (7c5f(2))
      (66(8200000))
      (105f(8300019))
      (9987)
      (d6(1(fe)))
      (5f(8200003))
      (3(c8))
      (d6(1(ff)))
      (7c5f(3))
      (66(8200000))
      (105f(8300024))
      (9987)
      (d6(1(100)))
      (d6(1(104)))
      (7c5f(3))
      (66(8200000))
      (105f(8300021))
      (9987)
      (d6(1(105)))
      (7c5f(1))
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(107)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(db))
      (b508)
      (1(d7))
      (d6(1(108)))
      (7c5f(3))
      (66(8200000))
      (105f(8300016))
      (9987)
      (d6(1(109)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(e9))
      (b508)
      (1(e5))
      (d6(1(10a)))
      (7c5f(2))
      (66(8200000))
      (105f(8300016))
      (9987)
      (d6(1(10c)))
      (336c(8200002(2)))
      (1(451))
      (330b(2200000(2)))
      (3(12c))
      (d6(1(113)))
      (5f(8200003))
      (3(fe))
      (d6(1(114)))
      (7c5f(2))
      (66(8200000))
      (105f(8300024))
      (9987)
      (d6(1(115)))
      (336c(8200003))
      (d6(1(116)))
      (d6(1(11a)))
      (7c5f(6))
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(11b)))
      (7c5f(3))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(11c)))
      (7c5f(3))
      (66(8200000))
      (105f(8300002))
      (9987)
      (d6(1(11e)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(116))
      (b508)
      (1(112))
      (d6(1(11f)))
      (7c5f(3))
      (66(8200000))
      (105f(8300020))
      (9987)
      (d6(1(120)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(124))
      (b508)
      (1(120))
      (d6(1(121)))
      (7c5f(2))
      (66(8200000))
      (105f(8300020))
      (9987)
      (d6(1(123)))
      (336c(8200002(3)))
      (1(451))
      (330b(2200000(3)))
      (3(163))
      (d6(1(129)))
      (7c5f(2))
      (66(8200000))
      (105f(8300021))
      (9987)
      (d6(1(12a)))
      (7c5f)
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(12e)))
      (7c5f(3))
      (66(8200000))
      (105f(830001a))
      (9987)
      (d6(1(130)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(146))
      (b508)
      (1(142))
      (d6(1(131)))
      (7c5f(3))
      (66(8200000))
      (105f(830001b))
      (9987)
      (d6(1(132)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(154))
      (b508)
      (1(150))
      (d6(1(133)))
      (7c5f(2))
      (66(8200000))
      (105f(830001b))
      (9987)
      (d6(1(135)))
      (330b(8300005(3)))
      (3(15f))
      (d6(1(136)))
      (336c(8200002(4)))
      (1(162))
      (d6(1(138)))
      (336c(8200002(3)))
      (d6(1(139)))
      (1(451))
      (330b(2200000(4)))
      (3(1cb))
      (d6(1(13f)))
      (7c5f(2))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(140)))
      (7c5f(2))
      (66(8200000))
      (105f(8300002))
      (9987)
      (d6(1(141)))
      (7c5f(2))
      (66(8200000))
      (105f(830001a))
      (9987)
      (d6(1(145)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(17d))
      (b508)
      (1(179))
      (d6(1(149)))
      (3369(8300012(8)))
      (337c(2200001(8)))
      (3212(4200001(2200001)))
      (2(19c))
      (3212(4200002(2200001)))
      (2(19c))
      (3212(4200003(2200001)))
      (2(19c))
      (3212(4200004(2200001)))
      (2(19c))
      (3212(4200005(2200001)))
      (2(19c))
      (3212(4200006(2200001)))
      (2(19c))
      (3212(4200007(2200001)))
      (2(19c))
      (3212(4200008(2200001)))
      (2(19c))
      (3212(4200009(2200001)))
      (2(19c))
      (3212(420000a(2200001)))
      (2(19c))
      (3212(420000b(2200001)))
      (2(19c))
      (3212(420000c(2200001)))
      (2(19c))
      (3212(420000d(2200001)))
      (2(19c))
      (3212(420000e(2200001)))
      (3(19f))
      (d6(1(14e)))
      (336c(8200002(8)))
      (1(1c9))
      (3212(420000f(2200001)))
      (2(1a3))
      (3212(4200010(2200001)))
      (3(1a6))
      (d6(1(150)))
      (336c(8200002(5)))
      (1(1c9))
      (3212(4200011(2200001)))
      (2(1aa))
      (3212(4200012(2200001)))
      (3(1b4))
      (d6(1(152)))
      (330b(830001f(3)))
      (3(1b0))
      (d6(1(153)))
      (336c(8200002(5)))
      (1(1b3))
      (d6(1(155)))
      (336c(8200002(8)))
      (d6(1(157)))
      (1(1c9))
      (3212(4200013(2200001)))
      (2(1b8))
      (3212(4200014(2200001)))
      (3(1c2))
      (d6(1(159)))
      (330b(830001f(3)))
      (3(1be))
      (d6(1(15a)))
      (336c(8200002(8)))
      (1(1c1))
      (d6(1(15d)))
      (336c(8200002(1)))
      (d6(1(15e)))
      (1(1c9))
      (d6(1(160)))
      (7c5f(1))
      (3369(3200000(13)))
      (35a9(1(13)))
      (b787)
      (d6(1(161)))
      (336c(8200002(1)))
      (d6(1(162)))
      (1(451))
      (330b(2200000(5)))
      (3(1f6))
      (d6(1(169)))
      (7c5f(3))
      (66(8200000))
      (105f(8300021))
      (9987)
      (d6(1(16a)))
      (7c5f(1))
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(16c)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(1e0))
      (b508)
      (1(1dc))
      (d6(1(16d)))
      (7c5f(3))
      (66(8200000))
      (105f(8300016))
      (9987)
      (d6(1(16e)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(1ee))
      (b508)
      (1(1ea))
      (d6(1(16f)))
      (7c5f(2))
      (66(8200000))
      (105f(8300016))
      (9987)
      (d6(1(171)))
      (336c(8200002(6)))
      (1(451))
      (330b(2200000(6)))
      (3(226))
      (d6(1(177)))
      (7c5f(6))
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(178)))
      (7c5f(3))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(179)))
      (7c5f(3))
      (66(8200000))
      (105f(8300002))
      (9987)
      (d6(1(17b)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(210))
      (b508)
      (1(20c))
      (d6(1(17c)))
      (7c5f(3))
      (66(8200000))
      (105f(8300020))
      (9987)
      (d6(1(17d)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(21e))
      (b508)
      (1(21a))
      (d6(1(17e)))
      (7c5f(2))
      (66(8200000))
      (105f(8300020))
      (9987)
      (d6(1(180)))
      (336c(8200002(7)))
      (1(451))
      (330b(2200000(7)))
      (3(258))
      (d6(1(186)))
      (7c5f(2))
      (66(8200000))
      (105f(8300021))
      (9987)
      (d6(1(187)))
      (7c5f)
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(18b)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(23b))
      (b508)
      (1(237))
      (d6(1(18c)))
      (7c5f(3))
      (66(8200000))
      (105f(8300017))
      (9987)
      (d6(1(18d)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(249))
      (b508)
      (1(245))
      (d6(1(18e)))
      (7c5f(2))
      (66(8200000))
      (105f(8300017))
      (9987)
      (d6(1(190)))
      (330b(8300005(3)))
      (3(254))
      (d6(1(191)))
      (336c(8200002(8)))
      (1(257))
      (d6(1(193)))
      (336c(8200002(7)))
      (d6(1(194)))
      (1(451))
      (330b(2200000(8)))
      (3(3c4))
      (d6(1(19a)))
      (7c5f(2))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(19b)))
      (7c5f(2))
      (66(8200000))
      (105f(8300002))
      (9987)
      (d6(1(19d)))
      (3369(8300012(8)))
      (337c(2200002(8)))
      (3212(4200001(2200002)))
      (2(27f))
      (3212(4200002(2200002)))
      (2(27f))
      (3212(4200003(2200002)))
      (2(27f))
      (3212(4200004(2200002)))
      (2(27f))
      (3212(4200005(2200002)))
      (2(27f))
      (3212(4200006(2200002)))
      (2(27f))
      (3212(4200007(2200002)))
      (2(27f))
      (3212(4200008(2200002)))
      (2(27f))
      (3212(4200009(2200002)))
      (2(27f))
      (3212(420000a(2200002)))
      (2(27f))
      (3212(420000b(2200002)))
      (2(27f))
      (3212(420000c(2200002)))
      (3(2e6))
      (d6(1(1a2)))
      (7c5f(3))
      (66(8200000))
      (105f(8300022))
      (9987)
      (d6(1(1a3)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200005(8)))
      (35aa(7))
      (7c12(1))
      (4(291(1)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200006(8)))
      (35aa(7))
      (7c12(1))
      (b94b)
      (4(298(1)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200007(8)))
      (35aa(7))
      (7c12(1))
      (b94b)
      (4(29f(1)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200008(8)))
      (35aa(7))
      (7c12(1))
      (b94b)
      (3(2a6))
      (d6(1(1a6)))
      (7c5f(3))
      (66(8200000))
      (105f(830001c))
      (9987)
      (1(2b1))
      (d6(1(1a9)))
      (7c5f(2))
      (66(8200000))
      (105f(8300025))
      (9987)
      (d6(1(1ab)))
      (7c5f(3))
      (66(8200000))
      (105f(8300023))
      (9987)
      (d6(1(1ac)))
      (d6(1(1ae)))
      (b5f(8200004))
      (3369(8300012(8)))
      (35aa(7))
      (a(4000001))
      (22cd(0(ff)))
      (b995)
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(1b0)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(2c4))
      (b508)
      (1(2c0))
      (d6(1(1b2)))
      (7c5f(3))
      (66(8200000))
      (105f(830001e))
      (9987)
      (d6(1(1b4)))
      (7c5f(3))
      (66(8200000))
      (105f(8300026))
      (9987)
      (d6(1(1b5)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(2d7))
      (b508)
      (1(2d3))
      (d6(1(1b6)))
      (7c5f(2))
      (66(8200000))
      (105f(830001e))
      (9987)
      (d6(1(1b7)))
      (7c5f(2))
      (66(8200000))
      (105f(8300026))
      (9987)
      (d6(1(1b9)))
      (336c(8200002(1)))
      (d6(1(1ba)))
      (336c(8200003(1)))
      (1(3c2))
      (3212(420000f(2200002)))
      (2(2ee))
      (3212(4200010(2200002)))
      (2(2ee))
      (3212(420000d(2200002)))
      (2(2ee))
      (3212(420000e(2200002)))
      (3(331))
      (d6(1(1be)))
      (7c5f(3))
      (66(8200000))
      (105f(8300022))
      (9987)
      (d6(1(1bf)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(420000f(8)))
      (35aa(7))
      (7c12(1))
      (4(300(1)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200010(8)))
      (35aa(7))
      (7c12(1))
      (b94b)
      (3(307))
      (d6(1(1c1)))
      (7c5f(3))
      (66(8200000))
      (105f(8300018))
      (9987)
      (1(30d))
      (d6(1(1c4)))
      (7c5f(3))
      (66(8200000))
      (105f(830001c))
      (9987)
      (d6(1(1c5)))
      (d6(1(1c6)))
      (7c5f(7))
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(1c8)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(31b))
      (b508)
      (1(317))
      (d6(1(1c9)))
      (7c5f(3))
      (66(8200000))
      (105f(8300016))
      (9987)
      (d6(1(1ca)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(329))
      (b508)
      (1(325))
      (d6(1(1cb)))
      (7c5f(2))
      (66(8200000))
      (105f(8300016))
      (9987)
      (d6(1(1cd)))
      (336c(8200002(9)))
      (1(3c2))
      (3212(4200011(2200002)))
      (2(339))
      (3212(4200012(2200002)))
      (2(339))
      (3212(4200013(2200002)))
      (2(339))
      (3212(4200014(2200002)))
      (3(3c2))
      (d6(1(1d1)))
      (330b(830001f(3)))
      (3(383))
      (d6(1(1d2)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200011(8)))
      (35aa(7))
      (7c12(1))
      (3(34e))
      (d6(1(1d3)))
      (7c5f(3))
      (66(8200000))
      (105f(8300021))
      (9987)
      (d6(1(1d4)))
      (7c5f(3))
      (66(8200000))
      (105f(8300018))
      (9987)
      (1(37d))
      (d6(1(1d5)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200012(8)))
      (35aa(7))
      (7c12(1))
      (3(360))
      (d6(1(1d6)))
      (7c5f(3))
      (66(8200000))
      (105f(8300022))
      (9987)
      (d6(1(1d7)))
      (7c5f(3))
      (66(8200000))
      (105f(8300018))
      (9987)
      (1(37d))
      (d6(1(1d8)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200013(8)))
      (35aa(7))
      (7c12(1))
      (3(372))
      (d6(1(1d9)))
      (7c5f(3))
      (66(8200000))
      (105f(8300021))
      (9987)
      (d6(1(1da)))
      (7c5f(3))
      (66(8200000))
      (105f(830001c))
      (9987)
      (1(37d))
      (d6(1(1dc)))
      (7c5f(3))
      (66(8200000))
      (105f(8300022))
      (9987)
      (d6(1(1dd)))
      (7c5f(3))
      (66(8200000))
      (105f(830001c))
      (9987)
      (d6(1(1de)))
      (d6(1(1df)))
      (7c5f(7))
      (66(8200000))
      (105f(830001d))
      (9987)
      (1(3a3))
      (d6(1(1e1)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200011(8)))
      (35aa(7))
      (7c12(1))
      (4(390(1)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200012(8)))
      (35aa(7))
      (7c12(1))
      (b94b)
      (2(398))
      (7c5f(2))
      (3369(3200001(18)))
      (35a9(1(18)))
      (3369(3200002(19)))
      (35a9(1(19)))
      (b98b)
      (b787)
      (d6(1(1e5)))
      (7c5f(3))
      (66(8200000))
      (105f(8300021))
      (9987)
      (d6(1(1e6)))
      (7c5f(6))
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(1e7)))
      (d6(1(1e9)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(3ac))
      (b508)
      (1(3a8))
      (d6(1(1ea)))
      (7c5f(3))
      (66(8200000))
      (105f(8300020))
      (9987)
      (d6(1(1eb)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(3ba))
      (b508)
      (1(3b6))
      (d6(1(1ec)))
      (7c5f(2))
      (66(8200000))
      (105f(8300020))
      (9987)
      (d6(1(1ee)))
      (336c(8200002(1)))
      (1(3c2))
      (d6(1(1f2)))
      (1(451))
      (330b(2200000(9)))
      (3(41d))
      (d6(1(1fa)))
      (7c5f(2))
      (66(8200000))
      (105f(8300022))
      (9987)
      (d6(1(1fb)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(420000f(8)))
      (35aa(7))
      (7c12(1))
      (4(3d8(1)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200010(8)))
      (35aa(7))
      (7c12(1))
      (b94b)
      (3(3df))
      (d6(1(1fd)))
      (7c5f(2))
      (66(8200000))
      (105f(8300018))
      (9987)
      (1(3e5))
      (d6(1(200)))
      (7c5f(2))
      (66(8200000))
      (105f(830001c))
      (9987)
      (d6(1(201)))
      (d6(1(203)))
      (7c5f)
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(206)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(420000f(8)))
      (35aa(7))
      (7c12(1))
      (4(3f7(1)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(420000d(8)))
      (35aa(7))
      (7c12(1))
      (b94b)
      (3(403))
      (d6(1(207)))
      (7c5f(2))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(208)))
      (7c5f(3))
      (66(8200000))
      (105f(8300002))
      (9987)
      (1(41a))
      (d6(1(20a)))
      (7c5f(3))
      (66(8200000))
      (105f(8300025))
      (9987)
      (d6(1(20b)))
      (7c5f(3))
      (7c5f(2))
      (66(8200000))
      (b931)
      (105f(8300023))
      (9987)
      (d6(1(20c)))
      (7c5f(3))
      (66(8200000))
      (105f(8300019))
      (9987)
      (d6(1(20d)))
      (7c5f(3))
      (66(8200000))
      (105f(8300003))
      (9987)
      (d6(1(20e)))
      (d6(1(210)))
      (336c(8200002(a)))
      (1(451))
      (d6(1(217)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(420000f(8)))
      (35aa(7))
      (7c12(1))
      (4(42a(1)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(420000d(8)))
      (35aa(7))
      (7c12(1))
      (b94b)
      (3(44f))
      (d6(1(218)))
      (7c5f(3))
      (66(8200000))
      (105f(830001a))
      (9987)
      (d6(1(219)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(439))
      (b508)
      (1(435))
      (d6(1(21b)))
      (7c5f(3))
      (66(8200000))
      (105f(8300026))
      (9987)
      (d6(1(21c)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(447))
      (b508)
      (1(443))
      (d6(1(21d)))
      (7c5f(2))
      (66(8200000))
      (105f(8300026))
      (9987)
      (d6(1(21e)))
      (336c(8200003(1)))
      (d6(1(21f)))
      (d6(1(221)))
      (336c(8200002(1)))
      (d6(1(223)))
      (d6(1(224)))
      (1(4))
    )
    (
      (3329(8200005(1)))
      (b907)
    )
    (
      (3329(8200005(1)))
      (b907)
    )
    (
      (3329(8200005(1)))
      (b907)
    )
    (
      (3329(8200005(1)))
      (b907)
    )
    (
      (3329(8200005(1)))
      (b907)
    )
    (
      (3329(8200005(1)))
      (b907)
    )
    (
      (3329(8200005(1)))
      (b907)
    )
    (
      (3329(8200005(1)))
      (b907)
    )
  )
)
141_____
52
RTL
5
39
std
.
.
1
1
18
reg_file_32_rrw
0
18
13 ~ ~ 0 0
17
0
1
30
depth
0
30
13 ~ ~ 1 0
18
5
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
0
1
5
~std_logic_vector{{depth-1}~downto~0}~
512
5
13 ~ ~ 2 0
19
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
13 ~ ~ 1 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{depth-1}~downto~0~
520
5
13 ~ ~ 3 0
19
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
13 ~ ~ 1 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
805371389 0
0
1
10
"-"
8
10
13 ~ ~ 4 0
0
-1
54
0
2
0
0
0
0
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
1
10
"-"
8
10
13 ~ ~ 7 0
0
-1
54
0
2
0
0
0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
10
"-"
104
10
13 ~ ~ 10 0
0
-1
54
0
2
0
0
0
0
1
15 STD STANDARD 75 4
1
1
10
"-"
8
10
13 ~ ~ 13 0
0
-1
55
0
2
0
0
0
0
1
15 STD STANDARD 102 0
0
15 STD STANDARD 76 5
1
10
"-"
8
10
13 ~ ~ 16 0
0
-1
55
0
2
0
0
0
0
1
15 STD STANDARD 76 5
1
1
10
"-"
8
10
13 ~ ~ 19 0
0
-1
56
0
2
0
0
0
0
1
15 STD STANDARD 86 7
0
15 STD STANDARD 77 6
1
10
"-"
8
10
13 ~ ~ 22 0
0
-1
56
0
2
0
0
0
0
1
15 STD STANDARD 77 6
1
1
29
a1
0
29
13 ~ ~ 25 0
19
39
67
0
1
13 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
1
29
q1
0
29
13 ~ ~ 26 0
20
40
68
1
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
1
29
en1
0
29
13 ~ ~ 27 0
21
41
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{depth-1}~downto~0}~2
512
5
13 ~ ~ 28 1
22
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
13 ~ ~ 1 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{depth-1}~downto~0~1
520
5
13 ~ ~ 29 0
22
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
13 ~ ~ 1 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
805371389 0
0
1
29
a2
0
29
13 ~ ~ 30 0
22
42
67
0
1
13 ~ ~ 28 1
0
15 ieee std_logic_1164 5 3
0
1
29
q2
0
29
13 ~ ~ 31 0
23
43
68
1
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
1
29
en2
0
29
13 ~ ~ 32 0
24
44
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{depth-1}~downto~0}~4
512
5
13 ~ ~ 33 2
25
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
13 ~ ~ 1 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{depth-1}~downto~0~3
520
5
13 ~ ~ 34 0
25
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
13 ~ ~ 1 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 34 0
805371389 0
0
1
29
a3
0
29
13 ~ ~ 35 0
25
45
67
0
1
13 ~ ~ 33 2
0
15 ieee std_logic_1164 5 3
0
1
29
d3
0
29
13 ~ ~ 36 0
26
46
67
0
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
1
29
en3
0
29
13 ~ ~ 37 0
27
47
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
9
1
18
mux2
0
18
13 ~ ~ 38 0
29
1
1
30
width
0
30
13 ~ ~ 39 0
30
5
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
0
1
5
~std_logic_vector{{width-1}~downto~0}~~1
512
5
13 ~ ~ 40 3
31
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 39 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{width-1}~downto~0~
520
5
13 ~ ~ 41 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 39 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
805371389 0
0
1
29
i0
0
29
13 ~ ~ 42 0
31
39
67
0
1
13 ~ ~ 40 3
0
15 ieee std_logic_1164 5 3
0
1
29
i1
0
29
13 ~ ~ 43 0
31
40
67
0
1
13 ~ ~ 40 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{width-1}~downto~0}~6
512
5
13 ~ ~ 44 4
32
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 39 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 45 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{width-1}~downto~0~5
520
5
13 ~ ~ 45 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 39 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 45 0
805371389 0
0
1
29
y
0
29
13 ~ ~ 46 0
32
41
68
0
1
13 ~ ~ 44 4
0
15 ieee std_logic_1164 5 3
0
1
29
sel
0
29
13 ~ ~ 47 0
33
42
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
4
1
18
PC_reg
0
18
13 ~ ~ 48 0
35
3
1
29
d
0
29
13 ~ ~ 49 0
36
39
67
0
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
1
29
q
0
29
13 ~ ~ 50 0
37
40
68
1
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
1
29
latch_en
0
29
13 ~ ~ 51 0
38
41
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
out_en
0
29
13 ~ ~ 52 0
39
42
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
0
29
13 ~ ~ 53 0
40
43
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
5
1
18
ALU_32
0
18
13 ~ ~ 54 0
42
4
1
29
operand1
0
29
13 ~ ~ 55 0
43
39
67
0
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
1
29
operand2
0
29
13 ~ ~ 56 0
44
40
67
0
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
1
29
result
0
29
13 ~ ~ 57 0
45
41
68
1
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
1
29
cond_code
0
29
13 ~ ~ 58 0
46
42
68
0
1
15 project3 dp32_types 4 1
0
15 ieee std_logic_1164 5 3
0
1
29
command
0
29
13 ~ ~ 59 0
47
43
67
0
1
15 project3 alu_32_types 0 0
1
0
0
0
5
1
18
cond_code_comparator
0
18
13 ~ ~ 60 0
49
5
1
29
cc
0
29
13 ~ ~ 61 0
50
39
67
0
1
15 project3 dp32_types 4 1
0
15 ieee std_logic_1164 5 3
0
1
29
cm
0
29
13 ~ ~ 62 0
51
40
67
0
1
15 project3 dp32_types 6 2
0
15 ieee std_logic_1164 5 3
0
1
29
result
0
29
13 ~ ~ 63 0
52
41
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
buffer_32
0
18
13 ~ ~ 64 0
54
6
1
29
a
0
29
13 ~ ~ 65 0
55
39
67
0
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
1
29
b
0
29
13 ~ ~ 66 0
56
40
68
1
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
1
29
en
0
29
13 ~ ~ 67 0
57
41
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
latch
0
18
13 ~ ~ 68 0
59
2
1
30
width
0
30
13 ~ ~ 69 0
60
5
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
0
1
5
~std_logic_vector{{width-1}~downto~0}~8
512
5
13 ~ ~ 70 5
61
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 69 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{width-1}~downto~0~7
520
5
13 ~ ~ 71 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 69 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
805371389 0
0
1
29
d
0
29
13 ~ ~ 72 0
61
39
67
0
1
13 ~ ~ 70 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{width-1}~downto~0}~10
512
5
13 ~ ~ 73 6
62
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 69 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{width-1}~downto~0~9
520
5
13 ~ ~ 74 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 69 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
805371389 0
0
1
29
q
0
29
13 ~ ~ 75 0
62
40
68
0
1
13 ~ ~ 73 6
0
15 ieee std_logic_1164 5 3
0
1
29
en
0
29
13 ~ ~ 76 0
63
41
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
1
18
latch_buffer_32
0
18
13 ~ ~ 77 0
66
7
1
29
d
0
29
13 ~ ~ 78 0
67
39
67
0
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
1
29
q
0
29
13 ~ ~ 79 0
68
40
68
1
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
1
29
latch_en
0
29
13 ~ ~ 80 0
69
41
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
out_en
0
29
13 ~ ~ 81 0
70
42
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
4
1
18
signext_8_32
0
18
13 ~ ~ 82 0
72
8
1
29
a
0
29
13 ~ ~ 83 0
73
39
67
0
1
15 project3 dp32_types 10 4
0
15 ieee std_logic_1164 5 3
0
1
29
b
0
29
13 ~ ~ 84 0
74
40
68
1
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
1
29
en
0
29
13 ~ ~ 85 0
75
41
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
3
op1_bus
0
3
13 ~ ~ 86 0
77
9
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
3
op2_bus
0
3
13 ~ ~ 87 1
78
10
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
3
r_bus
0
3
13 ~ ~ 88 2
79
11
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
3
ALU_CC
0
3
13 ~ ~ 89 3
80
12
1
15 project3 dp32_types 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
3
cc
0
3
13 ~ ~ 90 4
81
13
1
15 project3 dp32_types 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
3
current_instr
0
3
13 ~ ~ 91 5
82
14
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
7
instr_a1
0
7
13 ~ ~ 92 6
83
15
3
1
15 project3 dp32_types 10 4
0
15 ieee std_logic_1164 5 3
1
0
0
1
1
1
0
0
0
0
1
current_instr
0
0
0
1
3
13 ~ ~ 91 5
1
0
1
0
1
0
1
0
0
1
145
147
1
15
0
0
0
0
0
0
0
1
145
147
1
8
0
0
0
0
0
0
0
0
0
0
0
1
7
instr_a2
0
7
13 ~ ~ 93 7
84
16
3
1
15 project3 dp32_types 10 4
0
15 ieee std_logic_1164 5 3
1
0
0
1
1
1
0
0
0
0
1
current_instr
0
0
0
1
3
13 ~ ~ 91 5
1
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
0
0
0
0
0
0
0
0
0
0
0
0
1
7
instr_a3
0
7
13 ~ ~ 94 8
85
17
3
1
15 project3 dp32_types 10 4
0
15 ieee std_logic_1164 5 3
1
0
0
1
1
1
0
0
0
0
1
current_instr
0
0
0
1
3
13 ~ ~ 91 5
1
0
1
0
1
0
1
0
0
1
145
147
1
23
0
0
0
0
0
0
0
1
145
147
1
16
0
0
0
0
0
0
0
0
0
0
0
1
7
instr_op
0
7
13 ~ ~ 95 9
86
18
3
1
15 project3 dp32_types 10 4
0
15 ieee std_logic_1164 5 3
1
0
0
1
1
1
0
0
0
0
1
current_instr
0
0
0
1
3
13 ~ ~ 91 5
1
0
1
0
1
0
1
0
0
1
145
147
1
31
0
0
0
0
0
0
0
1
145
147
1
24
0
0
0
0
0
0
0
0
0
0
0
1
7
instr_cm
0
7
13 ~ ~ 96 10
87
19
3
1
15 project3 dp32_types 6 2
0
15 ieee std_logic_1164 5 3
1
0
0
1
1
1
0
0
0
0
1
current_instr
0
0
0
1
3
13 ~ ~ 91 5
1
0
1
0
1
0
1
0
0
1
145
147
1
19
0
0
0
0
0
0
0
1
145
147
1
16
0
0
0
0
0
0
0
0
0
0
0
1
3
reg_a2
0
3
13 ~ ~ 97 11
88
20
1
15 project3 dp32_types 10 4
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
4
1
1
0
7.
0
1
1
0
0.
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 project3 dp32_types 9 0
0
0
0
1
3
reg_result
0
3
13 ~ ~ 98 12
89
21
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
addr_latch_en
0
3
13 ~ ~ 99 13
90
22
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
disp_latch_en
0
3
13 ~ ~ 100 14
91
23
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
disp_out_en
0
3
13 ~ ~ 101 15
92
24
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
d2_en
0
3
13 ~ ~ 102 16
93
25
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
dr_en
0
3
13 ~ ~ 103 17
94
26
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
instr_latch_en
0
3
13 ~ ~ 104 18
95
27
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
immed_signext_en
0
3
13 ~ ~ 105 19
96
28
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
ALU_op
0
3
13 ~ ~ 106 20
97
29
1
15 project3 alu_32_types 0 0
1
0
0
1
3
CC_latch_en
0
3
13 ~ ~ 107 21
98
30
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
CC_comp_result
0
3
13 ~ ~ 108 22
99
31
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
PC_latch_en
0
3
13 ~ ~ 109 23
100
32
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
PC_out_en
0
3
13 ~ ~ 110 24
101
33
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
reg_port1_en
0
3
13 ~ ~ 111 25
102
34
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
reg_port2_en
0
3
13 ~ ~ 112 26
103
35
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
reg_port3_en
0
3
13 ~ ~ 113 27
104
36
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
reg_port2_mux_sel
0
3
13 ~ ~ 114 28
105
37
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
reg_res_latch_en
0
3
13 ~ ~ 115 29
106
38
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
1
13
1
39
39
39
~
0
39
13 ~ ~ 117 0
108
0
1
reg_file
1
114
1
reg_file_32_rrw
0
1
18
13 ~ ~ 0 0
0
1
1
11
1
1
0
0
0
0
1
depth
0
0
0
1
30
13 ~ ~ 1 0
1
0
1
1
1
1
145
147
1
8
0
0
0
0
0
0
1
9
11
1
1
0
0
0
0
1
a1
0
0
0
1
29
13 ~ ~ 25 0
1
0
1
1
1
1
139
0
0
0
0
1
instr_a1
0
0
0
1
7
13 ~ ~ 92 6
1
0
0
0
0
11
1
1
0
0
0
0
1
q1
0
0
0
1
29
13 ~ ~ 26 0
1
0
1
1
1
1
139
0
0
0
0
1
op1_bus
0
0
0
1
3
13 ~ ~ 86 0
1
0
0
0
0
11
1
1
0
0
0
0
1
en1
0
0
0
1
29
13 ~ ~ 27 0
1
0
1
1
1
1
139
0
0
0
0
1
reg_port1_en
0
0
0
1
3
13 ~ ~ 111 25
1
0
0
0
0
11
1
1
0
0
0
0
1
a2
0
0
0
1
29
13 ~ ~ 30 0
1
0
1
1
1
1
139
0
0
0
0
1
reg_a2
0
0
0
1
3
13 ~ ~ 97 11
1
0
0
0
0
11
1
1
0
0
0
0
1
q2
0
0
0
1
29
13 ~ ~ 31 0
1
0
1
1
1
1
139
0
0
0
0
1
op2_bus
0
0
0
1
3
13 ~ ~ 87 1
1
0
0
0
0
11
1
1
0
0
0
0
1
en2
0
0
0
1
29
13 ~ ~ 32 0
1
0
1
1
1
1
139
0
0
0
0
1
reg_port2_en
0
0
0
1
3
13 ~ ~ 112 26
1
0
0
0
0
11
1
1
0
0
0
0
1
a3
0
0
0
1
29
13 ~ ~ 35 0
1
0
1
1
1
1
139
0
0
0
0
1
instr_a3
0
0
0
1
7
13 ~ ~ 94 8
1
0
0
0
0
11
1
1
0
0
0
0
1
d3
0
0
0
1
29
13 ~ ~ 36 0
1
0
1
1
1
1
139
0
0
0
0
1
reg_result
0
0
0
1
3
13 ~ ~ 98 12
1
0
0
0
0
11
1
1
0
0
0
0
1
en3
0
0
0
1
29
13 ~ ~ 37 0
1
0
1
1
1
1
139
0
0
0
0
1
reg_port3_en
0
0
0
1
3
13 ~ ~ 113 27
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 119 0
113
1
1
reg_port2_mux
1
114
1
mux2
0
1
18
13 ~ ~ 38 0
0
1
1
11
1
1
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 39 0
1
0
1
1
1
1
145
147
1
8
0
0
0
0
0
0
1
4
11
1
1
0
0
0
0
1
i0
0
0
0
1
29
13 ~ ~ 42 0
1
0
1
1
1
1
139
0
0
0
0
1
instr_a2
0
0
0
1
7
13 ~ ~ 93 7
1
0
0
0
0
11
1
1
0
0
0
0
1
i1
0
0
0
1
29
13 ~ ~ 43 0
1
0
1
1
1
1
139
0
0
0
0
1
instr_a3
0
0
0
1
7
13 ~ ~ 94 8
1
0
0
0
0
11
1
1
0
0
0
0
1
y
0
0
0
1
29
13 ~ ~ 46 0
1
0
1
1
1
1
139
0
0
0
0
1
reg_a2
0
0
0
1
3
13 ~ ~ 97 11
1
0
0
0
0
11
1
1
0
0
0
0
1
sel
0
0
0
1
29
13 ~ ~ 47 0
1
0
1
1
1
1
139
0
0
0
0
1
reg_port2_mux_sel
0
0
0
1
3
13 ~ ~ 114 28
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 121 0
118
2
1
reg_res_latch
1
114
1
latch
0
1
18
13 ~ ~ 68 0
0
1
1
11
1
1
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 69 0
1
0
1
1
1
1
145
147
1
32
0
0
0
0
0
0
1
3
11
1
1
0
0
0
0
1
d
0
0
0
1
29
13 ~ ~ 72 0
1
0
1
1
1
1
139
0
0
0
0
1
r_bus
0
0
0
1
3
13 ~ ~ 88 2
1
0
0
0
0
11
1
1
0
0
0
0
1
q
0
0
0
1
29
13 ~ ~ 75 0
1
0
1
1
1
1
139
0
0
0
0
1
reg_result
0
0
0
1
3
13 ~ ~ 98 12
1
0
0
0
0
11
1
1
0
0
0
0
1
en
0
0
0
1
29
13 ~ ~ 76 0
1
0
1
1
1
1
139
0
0
0
0
1
reg_res_latch_en
0
0
0
1
3
13 ~ ~ 115 29
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 123 0
121
3
1
PC
1
114
1
PC_reg
0
1
18
13 ~ ~ 48 0
0
0
1
5
11
1
1
0
0
0
0
1
d
0
0
0
1
29
13 ~ ~ 49 0
1
0
1
1
1
1
139
0
0
0
0
1
r_bus
0
0
0
1
3
13 ~ ~ 88 2
1
0
0
0
0
11
1
1
0
0
0
0
1
q
0
0
0
1
29
13 ~ ~ 50 0
1
0
1
1
1
1
139
0
0
0
0
1
op1_bus
0
0
0
1
3
13 ~ ~ 86 0
1
0
0
0
0
11
1
1
0
0
0
0
1
latch_en
0
0
0
1
29
13 ~ ~ 51 0
1
0
1
1
1
1
139
0
0
0
0
1
PC_latch_en
0
0
0
1
3
13 ~ ~ 109 23
1
0
0
0
0
11
1
1
0
0
0
0
1
out_en
0
0
0
1
29
13 ~ ~ 52 0
1
0
1
1
1
1
139
0
0
0
0
1
PC_out_en
0
0
0
1
3
13 ~ ~ 110 24
1
0
0
0
0
11
1
1
0
0
0
0
1
reset
0
0
0
1
29
13 ~ ~ 53 0
1
0
1
1
1
1
139
0
0
0
0
1
reset
0
0
0
1
29
12 project3 dp32 9 8
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 125 0
125
4
1
ALU
1
114
1
ALU_32
0
1
18
13 ~ ~ 54 0
0
0
1
5
11
1
1
0
0
0
0
1
operand1
0
0
0
1
29
13 ~ ~ 55 0
1
0
1
1
1
1
139
0
0
0
0
1
op1_bus
0
0
0
1
3
13 ~ ~ 86 0
1
0
0
0
0
11
1
1
0
0
0
0
1
operand2
0
0
0
1
29
13 ~ ~ 56 0
1
0
1
1
1
1
139
0
0
0
0
1
op2_bus
0
0
0
1
3
13 ~ ~ 87 1
1
0
0
0
0
11
1
1
0
0
0
0
1
result
0
0
0
1
29
13 ~ ~ 57 0
1
0
1
1
1
1
139
0
0
0
0
1
r_bus
0
0
0
1
3
13 ~ ~ 88 2
1
0
0
0
0
11
1
1
0
0
0
0
1
cond_code
0
0
0
1
29
13 ~ ~ 58 0
1
0
1
1
1
1
139
0
0
0
0
1
ALU_CC
0
0
0
1
3
13 ~ ~ 89 3
1
0
0
0
0
11
1
1
0
0
0
0
1
command
0
0
0
1
29
13 ~ ~ 59 0
1
0
1
1
1
1
139
0
0
0
0
1
ALU_op
0
0
0
1
3
13 ~ ~ 106 20
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 127 0
129
5
1
CC_reg
1
114
1
latch
0
1
18
13 ~ ~ 68 0
0
1
1
11
1
1
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 69 0
1
0
1
1
1
1
145
147
1
3
0
0
0
0
0
0
1
3
11
1
1
0
0
0
0
1
d
0
0
0
1
29
13 ~ ~ 72 0
1
0
1
1
1
1
139
0
0
0
0
1
ALU_CC
0
0
0
1
3
13 ~ ~ 89 3
1
0
0
0
0
11
1
1
0
0
0
0
1
q
0
0
0
1
29
13 ~ ~ 75 0
1
0
1
1
1
1
139
0
0
0
0
1
cc
0
0
0
1
3
13 ~ ~ 90 4
1
0
0
0
0
11
1
1
0
0
0
0
1
en
0
0
0
1
29
13 ~ ~ 76 0
1
0
1
1
1
1
139
0
0
0
0
1
CC_latch_en
0
0
0
1
3
13 ~ ~ 107 21
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 129 0
132
6
1
CC_comp
1
114
1
cond_code_comparator
0
1
18
13 ~ ~ 60 0
0
0
1
3
11
1
1
0
0
0
0
1
cc
0
0
0
1
29
13 ~ ~ 61 0
1
0
1
1
1
1
139
0
0
0
0
1
cc
0
0
0
1
3
13 ~ ~ 90 4
1
0
0
0
0
11
1
1
0
0
0
0
1
cm
0
0
0
1
29
13 ~ ~ 62 0
1
0
1
1
1
1
139
0
0
0
0
1
instr_cm
0
0
0
1
7
13 ~ ~ 96 10
1
0
0
0
0
11
1
1
0
0
0
0
1
result
0
0
0
1
29
13 ~ ~ 63 0
1
0
1
1
1
1
139
0
0
0
0
1
CC_comp_result
0
0
0
1
3
13 ~ ~ 108 22
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 131 0
134
7
1
dr_buffer
1
114
1
buffer_32
0
1
18
13 ~ ~ 64 0
0
0
1
3
11
1
1
0
0
0
0
1
a
0
0
0
1
29
13 ~ ~ 65 0
1
0
1
1
1
1
139
0
0
0
0
1
d_bus
0
0
0
1
29
12 project3 dp32 1 0
1
0
0
0
0
11
1
1
0
0
0
0
1
b
0
0
0
1
29
13 ~ ~ 66 0
1
0
1
1
1
1
139
0
0
0
0
1
r_bus
0
0
0
1
3
13 ~ ~ 88 2
1
0
0
0
0
11
1
1
0
0
0
0
1
en
0
0
0
1
29
13 ~ ~ 67 0
1
0
1
1
1
1
139
0
0
0
0
1
dr_en
0
0
0
1
3
13 ~ ~ 103 17
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 133 0
136
8
1
d2_buffer
1
114
1
buffer_32
0
1
18
13 ~ ~ 64 0
0
0
1
3
11
1
1
0
0
0
0
1
a
0
0
0
1
29
13 ~ ~ 65 0
1
0
1
1
1
1
139
0
0
0
0
1
op2_bus
0
0
0
1
3
13 ~ ~ 87 1
1
0
0
0
0
11
1
1
0
0
0
0
1
b
0
0
0
1
29
13 ~ ~ 66 0
1
0
1
1
1
1
139
0
0
0
0
1
d_bus
0
0
0
1
29
12 project3 dp32 1 0
1
0
0
0
0
11
1
1
0
0
0
0
1
en
0
0
0
1
29
13 ~ ~ 67 0
1
0
1
1
1
1
139
0
0
0
0
1
d2_en
0
0
0
1
3
13 ~ ~ 102 16
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 135 0
139
9
1
disp_latch
1
114
1
latch_buffer_32
0
1
18
13 ~ ~ 77 0
0
0
1
4
11
1
1
0
0
0
0
1
d
0
0
0
1
29
13 ~ ~ 78 0
1
0
1
1
1
1
139
0
0
0
0
1
d_bus
0
0
0
1
29
12 project3 dp32 1 0
1
0
0
0
0
11
1
1
0
0
0
0
1
q
0
0
0
1
29
13 ~ ~ 79 0
1
0
1
1
1
1
139
0
0
0
0
1
op2_bus
0
0
0
1
3
13 ~ ~ 87 1
1
0
0
0
0
11
1
1
0
0
0
0
1
latch_en
0
0
0
1
29
13 ~ ~ 80 0
1
0
1
1
1
1
139
0
0
0
0
1
disp_latch_en
0
0
0
1
3
13 ~ ~ 100 14
1
0
0
0
0
11
1
1
0
0
0
0
1
out_en
0
0
0
1
29
13 ~ ~ 81 0
1
0
1
1
1
1
139
0
0
0
0
1
disp_out_en
0
0
0
1
3
13 ~ ~ 101 15
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 137 0
143
10
1
addr_latch
1
114
1
latch
0
1
18
13 ~ ~ 68 0
0
1
1
11
1
1
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 69 0
1
0
1
1
1
1
145
147
1
32
0
0
0
0
0
0
1
3
11
1
1
0
0
0
0
1
d
0
0
0
1
29
13 ~ ~ 72 0
1
0
1
1
1
1
139
0
0
0
0
1
r_bus
0
0
0
1
3
13 ~ ~ 88 2
1
0
0
0
0
11
1
1
0
0
0
0
1
q
0
0
0
1
29
13 ~ ~ 75 0
1
0
1
1
1
1
139
0
0
0
0
1
a_bus
0
0
0
1
29
12 project3 dp32 2 1
1
0
0
0
0
11
1
1
0
0
0
0
1
en
0
0
0
1
29
13 ~ ~ 76 0
1
0
1
1
1
1
139
0
0
0
0
1
addr_latch_en
0
0
0
1
3
13 ~ ~ 99 13
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 139 0
147
11
1
instr_latch
1
114
1
latch
0
1
18
13 ~ ~ 68 0
0
1
1
11
1
1
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 69 0
1
0
1
1
1
1
145
147
1
32
0
0
0
0
0
0
1
3
11
1
1
0
0
0
0
1
d
0
0
0
1
29
13 ~ ~ 72 0
1
0
1
1
1
1
139
0
0
0
0
1
r_bus
0
0
0
1
3
13 ~ ~ 88 2
1
0
0
0
0
11
1
1
0
0
0
0
1
q
0
0
0
1
29
13 ~ ~ 75 0
1
0
1
1
1
1
139
0
0
0
0
1
current_instr
0
0
0
1
3
13 ~ ~ 91 5
1
0
0
0
0
11
1
1
0
0
0
0
1
en
0
0
0
1
29
13 ~ ~ 76 0
1
0
1
1
1
1
139
0
0
0
0
1
instr_latch_en
0
0
0
1
3
13 ~ ~ 104 18
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 141 0
151
12
1
immed_signext
1
114
1
signext_8_32
0
1
18
13 ~ ~ 82 0
0
0
1
3
11
1
1
0
0
0
0
1
a
0
0
0
1
29
13 ~ ~ 83 0
1
0
1
1
1
1
139
0
0
0
0
1
instr_a2
0
0
0
1
7
13 ~ ~ 93 7
1
0
0
0
0
11
1
1
0
0
0
0
1
b
0
0
0
1
29
13 ~ ~ 84 0
1
0
1
1
1
1
139
0
0
0
0
1
op2_bus
0
0
0
1
3
13 ~ ~ 87 1
1
0
0
0
0
11
1
1
0
0
0
0
1
en
0
0
0
1
29
13 ~ ~ 85 0
1
0
1
1
1
1
139
0
0
0
0
1
immed_signext_en
0
0
0
1
3
13 ~ ~ 105 19
1
0
0
0
0
0
1
0
01000071 I dp32_test 5 ".\src\DP32_TEST.VHD" 55 191 1
 structure 4012 4773 0 0
12
0
12
00000004
1
.\src\DP32_TEST.VHD
0
0 0 0 0 0 0
0
#VLB_VERSION 52
#INFO
dp32_test
E 1552227817.784
0
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
#SPECIFICATION 
#END
(unit (dp32_test 0 4 (structure 1 6 ))
  (version v11)
  (time 1616691338.957 2021.03.25 20:55:38)
  (source (\.\\src\\DP32_TEST.VHD\(\Z:\\lab24\\project\\src\\DP32_TEST.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (signal (internal d_bus ~extproject3.dp32_types.bus_bit_32 1 26 (architecture (bus ))))
    (signal (internal a_bus ~extproject3.dp32_types.bit_32 1 27 (architecture (uni ))))
    (signal (internal read ~extieee.std_logic_1164.std_logic 1 28 (architecture (uni ))))
    (signal (internal write ~extieee.std_logic_1164.std_logic 1 28 (architecture (uni ))))
    (signal (internal fetch ~extieee.std_logic_1164.std_logic 1 29 (architecture (uni ))))
    (signal (internal ready ~extieee.std_logic_1164.std_logic 1 30 (architecture (uni ))))
    (signal (internal phi1 ~extieee.std_logic_1164.std_logic 1 31 (architecture (uni ))))
    (signal (internal phi2 ~extieee.std_logic_1164.std_logic 1 31 (architecture (uni ))))
    (signal (internal reset ~extieee.std_logic_1164.std_logic 1 32 (architecture (uni ))))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extproject3.dp32_types.bus_bit_32 (project3 dp32_types bus_bit_32)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.bit_32 (project3 dp32_types bit_32)))
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (component
    (clock_gen
      (object
        (port (internal phi1 ~extieee.std_logic_1164.std_logic 1 8 (entity (out ))))
        (port (internal phi2 ~extieee.std_logic_1164.std_logic 1 8 (entity (out ))))
        (port (internal reset ~extieee.std_logic_1164.std_logic 1 9 (entity (out ))))
      )
    )
    (dp32
      (object
        (port (internal d_bus ~extproject3.dp32_types.bus_bit_32 1 12 (entity (inout ))))
        (port (internal a_bus ~extproject3.dp32_types.bit_32 1 13 (entity (out ))))
        (port (internal read ~extieee.std_logic_1164.std_logic 1 14 (entity (out ))))
        (port (internal write ~extieee.std_logic_1164.std_logic 1 14 (entity (out ))))
        (port (internal fetch ~extieee.std_logic_1164.std_logic 1 15 (entity (out ))))
        (port (internal ready ~extieee.std_logic_1164.std_logic 1 16 (entity (in ))))
        (port (internal phi1 ~extieee.std_logic_1164.std_logic 1 17 (entity (in ))))
        (port (internal phi2 ~extieee.std_logic_1164.std_logic 1 17 (entity (in ))))
        (port (internal reset ~extieee.std_logic_1164.std_logic 1 18 (entity (in ))))
      )
    )
    (memory
      (object
        (port (internal d_bus ~extproject3.dp32_types.bus_bit_32 1 21 (entity (inout ))))
        (port (internal a_bus ~extproject3.dp32_types.bit_32 1 22 (entity (in ))))
        (port (internal read ~extieee.std_logic_1164.std_logic 1 23 (entity (in ))))
        (port (internal write ~extieee.std_logic_1164.std_logic 1 23 (entity (in ))))
        (port (internal ready ~extieee.std_logic_1164.std_logic 1 24 (entity (out ))))
      )
    )
  )
  (instantiation cg 1 35 (component clock_gen)
    (port
      ((phi1)(phi1))
      ((phi2)(phi2))
      ((reset)(reset))
    )
    (use (entity project3 clock_gen)
    )
  )
  (instantiation proc 1 37 (component dp32)
    (port
      ((d_bus)(d_bus))
      ((a_bus)(a_bus))
      ((read)(read))
      ((write)(write))
      ((fetch)(fetch))
      ((ready)(ready))
      ((phi1)(phi1))
      ((phi2)(phi2))
      ((reset)(reset))
    )
    (use (entity project3 dp32)
    )
  )
  (instantiation mem 1 42 (component memory)
    (port
      ((d_bus)(d_bus))
      ((a_bus)(a_bus))
      ((read)(read))
      ((write)(write))
      ((ready)(ready))
    )
    (use (entity project3 memory)
    )
  )
)
34______
52
structure
0
9
std
.
.
1
1
18
clock_gen
0
18
13 ~ ~ 0 0
7
0
1
29
phi1
0
29
13 ~ ~ 1 0
8
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
phi2
0
29
13 ~ ~ 2 0
8
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
0
29
13 ~ ~ 3 0
9
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
dp32
0
18
13 ~ ~ 4 0
11
1
1
29
d_bus
0
29
13 ~ ~ 5 0
12
9
69
1
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
1
29
a_bus
0
29
13 ~ ~ 6 0
13
10
68
0
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
1
29
read
0
29
13 ~ ~ 7 0
14
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
write
0
29
13 ~ ~ 8 0
14
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
fetch
0
29
13 ~ ~ 9 0
15
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ready
0
29
13 ~ ~ 10 0
16
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
phi1
0
29
13 ~ ~ 11 0
17
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
phi2
0
29
13 ~ ~ 12 0
17
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
0
29
13 ~ ~ 13 0
18
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
9
1
18
memory
0
18
13 ~ ~ 14 0
20
2
1
29
d_bus
0
29
13 ~ ~ 15 0
21
9
69
1
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
1
29
a_bus
0
29
13 ~ ~ 16 0
22
10
67
0
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
1
29
read
0
29
13 ~ ~ 17 0
23
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
write
0
29
13 ~ ~ 18 0
23
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ready
0
29
13 ~ ~ 19 0
24
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
5
1
3
d_bus
0
3
13 ~ ~ 20 0
26
0
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
94
1
3
a_bus
0
3
13 ~ ~ 21 1
27
1
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
read
0
3
13 ~ ~ 22 2
28
2
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
write
0
3
13 ~ ~ 23 3
28
3
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
fetch
0
3
13 ~ ~ 24 4
29
4
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
ready
0
3
13 ~ ~ 25 5
30
5
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
phi1
0
3
13 ~ ~ 26 6
31
6
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
phi2
0
3
13 ~ ~ 27 7
31
7
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
reset
0
3
13 ~ ~ 28 8
32
8
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
1
3
1
39
39
39
~
0
39
13 ~ ~ 30 0
35
0
1
cg
1
114
1
clock_gen
0
1
18
13 ~ ~ 0 0
0
0
1
3
11
1
1
0
0
0
0
1
phi1
0
0
0
1
29
13 ~ ~ 1 0
1
0
1
1
1
1
139
0
0
0
0
1
phi1
0
0
0
1
3
13 ~ ~ 26 6
1
0
0
0
0
11
1
1
0
0
0
0
1
phi2
0
0
0
1
29
13 ~ ~ 2 0
1
0
1
1
1
1
139
0
0
0
0
1
phi2
0
0
0
1
3
13 ~ ~ 27 7
1
0
0
0
0
11
1
1
0
0
0
0
1
reset
0
0
0
1
29
13 ~ ~ 3 0
1
0
1
1
1
1
139
0
0
0
0
1
reset
0
0
0
1
3
13 ~ ~ 28 8
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 32 0
37
1
1
proc
1
114
1
dp32
0
1
18
13 ~ ~ 4 0
0
0
1
9
11
1
1
0
0
0
0
1
d_bus
0
0
0
1
29
13 ~ ~ 5 0
1
0
1
1
1
1
139
0
0
0
0
1
d_bus
0
0
0
1
3
13 ~ ~ 20 0
1
0
0
0
0
11
1
1
0
0
0
0
1
a_bus
0
0
0
1
29
13 ~ ~ 6 0
1
0
1
1
1
1
139
0
0
0
0
1
a_bus
0
0
0
1
3
13 ~ ~ 21 1
1
0
0
0
0
11
1
1
0
0
0
0
1
read
0
0
0
1
29
13 ~ ~ 7 0
1
0
1
1
1
1
139
0
0
0
0
1
read
0
0
0
1
3
13 ~ ~ 22 2
1
0
0
0
0
11
1
1
0
0
0
0
1
write
0
0
0
1
29
13 ~ ~ 8 0
1
0
1
1
1
1
139
0
0
0
0
1
write
0
0
0
1
3
13 ~ ~ 23 3
1
0
0
0
0
11
1
1
0
0
0
0
1
fetch
0
0
0
1
29
13 ~ ~ 9 0
1
0
1
1
1
1
139
0
0
0
0
1
fetch
0
0
0
1
3
13 ~ ~ 24 4
1
0
0
0
0
11
1
1
0
0
0
0
1
ready
0
0
0
1
29
13 ~ ~ 10 0
1
0
1
1
1
1
139
0
0
0
0
1
ready
0
0
0
1
3
13 ~ ~ 25 5
1
0
0
0
0
11
1
1
0
0
0
0
1
phi1
0
0
0
1
29
13 ~ ~ 11 0
1
0
1
1
1
1
139
0
0
0
0
1
phi1
0
0
0
1
3
13 ~ ~ 26 6
1
0
0
0
0
11
1
1
0
0
0
0
1
phi2
0
0
0
1
29
13 ~ ~ 12 0
1
0
1
1
1
1
139
0
0
0
0
1
phi2
0
0
0
1
3
13 ~ ~ 27 7
1
0
0
0
0
11
1
1
0
0
0
0
1
reset
0
0
0
1
29
13 ~ ~ 13 0
1
0
1
1
1
1
139
0
0
0
0
1
reset
0
0
0
1
3
13 ~ ~ 28 8
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 34 0
42
2
1
mem
1
114
1
memory
0
1
18
13 ~ ~ 14 0
0
0
1
5
11
1
1
0
0
0
0
1
d_bus
0
0
0
1
29
13 ~ ~ 15 0
1
0
1
1
1
1
139
0
0
0
0
1
d_bus
0
0
0
1
3
13 ~ ~ 20 0
1
0
0
0
0
11
1
1
0
0
0
0
1
a_bus
0
0
0
1
29
13 ~ ~ 16 0
1
0
1
1
1
1
139
0
0
0
0
1
a_bus
0
0
0
1
3
13 ~ ~ 21 1
1
0
0
0
0
11
1
1
0
0
0
0
1
read
0
0
0
1
29
13 ~ ~ 17 0
1
0
1
1
1
1
139
0
0
0
0
1
read
0
0
0
1
3
13 ~ ~ 22 2
1
0
0
0
0
11
1
1
0
0
0
0
1
write
0
0
0
1
29
13 ~ ~ 18 0
1
0
1
1
1
1
139
0
0
0
0
1
write
0
0
0
1
3
13 ~ ~ 23 3
1
0
0
0
0
11
1
1
0
0
0
0
1
ready
0
0
0
1
29
13 ~ ~ 19 0
1
0
1
1
1
1
139
0
0
0
0
1
ready
0
0
0
1
3
13 ~ ~ 25 5
1
0
0
0
0
0
1
0
01000071 I dp32_behaviour_test 7 "Z:\lab24\project\src\DP32_TEST.VHD" 0 0 1105
(configuration (dp32_behaviour_test 0 47 (dp32_test))
  (version v11)
  (time 1616691339.050 2021.03.25 20:55:39)
  (source (\Z:\\lab24\\project\\src\\DP32_TEST.VHD\))
  (use (std(standard)))
  (architecture structure
    (instantiation cg
      (entity project3 clock_gen behaviour
        (generic
          ((Tpw)((d 8000)))
          ((Tps)((d 2000)))
        )
        (port
          ((phi1)(phi1))
          ((phi2)(phi2))
          ((reset)(reset))
        )
      )
    )
    (instantiation proc
      (entity project3 dp32 behaviour
        (port
          ((d_bus)(d_bus))
          ((a_bus)(a_bus))
          ((read)(read))
          ((write)(write))
          ((fetch)(fetch))
          ((ready)(ready))
          ((phi1)(phi1))
          ((phi2)(phi2))
          ((reset)(reset))
        )
      )
    )
    (instantiation mem
      (entity project3 memory behaviour
        (port
          ((d_bus)(d_bus))
          ((a_bus)(a_bus))
          ((read)(read))
          ((write)(write))
          ((ready)(ready))
        )
      )
    )
  )
)
01000068 I dp32_rtl_test 7 "Z:\lab24\project\src\RTL_TEST_CFG.VHD" 0 0 4351
(configuration (dp32_rtl_test 0 2 (dp32_test))
  (version v11)
  (time 1616691339.175 2021.03.25 20:55:39)
  (source (\Z:\\lab24\\project\\src\\RTL_TEST_CFG.VHD\))
  (use (std(standard)))
  (architecture structure
    (instantiation cg
      (entity project3 clock_gen behaviour
        (generic
          ((Tpw)((d 8000)))
          ((Tps)((d 2000)))
        )
        (port
          ((phi1)(phi1))
          ((phi2)(phi2))
          ((reset)(reset))
        )
      )
    )
    (instantiation proc
      (entity project3 dp32 rtl
        (port
          ((d_bus)(d_bus))
          ((a_bus)(a_bus))
          ((read)(read))
          ((write)(write))
          ((fetch)(fetch))
          ((ready)(ready))
          ((phi1)(phi1))
          ((phi2)(phi2))
          ((reset)(reset))
        )
      )
      (architecture rtl
        (instantiation reg_file
          (entity project3 reg_file_32_rrw behaviour
            (port
              ((a1)(a1))
              ((q1)(q1))
              ((en1)(en1))
              ((a2)(a2))
              ((q2)(q2))
              ((en2)(en2))
              ((a3)(a3))
              ((d3)(d3))
              ((en3)(en3))
            )
          )
        )
        (instantiation reg_port2_mux
          (entity project3 mux2 behaviour
            (port
              ((i0)(i0))
              ((i1)(i1))
              ((y)(y))
              ((sel)(sel))
            )
          )
        )
        (instantiation reg_res_latch
          (entity project3 latch behaviour
            (port
              ((d)(d))
              ((q)(q))
              ((en)(en))
            )
          )
        )
        (instantiation PC
          (entity project3 PC_reg behaviour
            (port
              ((d)(d))
              ((q)(q))
              ((latch_en)(latch_en))
              ((out_en)(out_en))
              ((reset)(reset))
            )
          )
        )
        (instantiation ALU
          (entity project3 ALU_32 behaviour
            (port
              ((operand1)(operand1))
              ((operand2)(operand2))
              ((result)(result))
              ((cond_code)(cond_code))
              ((command)(command))
            )
          )
        )
        (instantiation CC_reg
          (entity project3 latch behaviour
            (port
              ((d)(d))
              ((q)(q))
              ((en)(en))
            )
          )
        )
        (instantiation CC_comp
          (entity project3 cond_code_comparator behaviour
            (port
              ((cc)(cc))
              ((cm)(cm))
              ((result)(result))
            )
          )
        )
        (instantiation dr_buffer
          (entity project3 buffer_32 behaviour
            (port
              ((a)(a))
              ((b)(b))
              ((en)(en))
            )
          )
        )
        (instantiation d2_buffer
          (entity project3 buffer_32 behaviour
            (port
              ((a)(a))
              ((b)(b))
              ((en)(en))
            )
          )
        )
        (instantiation disp_latch
          (entity project3 latch_buffer_32 behaviour
            (port
              ((d)(d))
              ((q)(q))
              ((latch_en)(latch_en))
              ((out_en)(out_en))
            )
          )
        )
        (instantiation addr_latch
          (entity project3 latch behaviour
            (port
              ((d)(d))
              ((q)(q))
              ((en)(en))
            )
          )
        )
        (instantiation instr_latch
          (entity project3 latch behaviour
            (port
              ((d)(d))
              ((q)(q))
              ((en)(en))
            )
          )
        )
        (instantiation immed_signext
          (entity project3 signext_8_32 behaviour
            (port
              ((a)(a))
              ((b)(b))
              ((en)(en))
            )
          )
        )
      )
    )
    (instantiation mem
      (entity project3 memory behaviour
        (port
          ((d_bus)(d_bus))
          ((a_bus)(a_bus))
          ((read)(read))
          ((write)(write))
          ((ready)(ready))
        )
      )
    )
  )
)
01000065 V dp32_types 6 "Z:\lab24\project\src\ALU_32.VHD" 4494 1340 9851
15
0
15
00000010
1
.\src\ALU_32.VHD
0
0 0 0 0 0 0
1
1
1
0
1
15 ~ ~ 0 0
0
0
1
15 STD STANDARD 77 6
1
1
1
145
147
0
0
1
1
ns
1
1
0
0
0
0
1
5
520
5
15 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
31.
0
1
1
0
0.
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 1 0
805371389 0
0
0
1
5
0
5
15 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
4
1
1
0
31.
0
1
1
0
0.
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
2.
0
1
1
0
0.
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 3 0
805371389 0
0
0
1
5
0
5
15 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
4
1
1
0
2.
0
1
1
0
0.
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 5 0
805371389 0
0
0
1
5
0
5
15 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
4
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
31.
0
1
1
0
0.
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 7 0
805371389 0
0
0
1
5
0
5
15 ~ ~ 8 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
4
1
1
0
31.
0
1
1
0
0.
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
7.
0
1
1
0
0.
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 9 0
805371389 0
0
0
1
5
0
5
15 ~ ~ 10 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
4
1
1
0
7.
0
1
1
0
0.
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
4
0
4
15 ~ ~ 11 5
5
5
1
5
0
1
1
1
1
1
1
0
0.
0
1
1
0
1.
0
0
0
0
1
15 STD STANDARD 0 0
0
1
15 ieee std_logic_1164 4 2
11
65024 0
0
0
1
4
0
4
15 ~ ~ 12 6
6
5
1
5
0
1
1
2
3 -2147483648 2147483647
0
1
15 ~ ~ 2 0
10
3584 0
0
0
1
1
0
1
15 ~ ~ 13 1
1
1
1
15 ~ ~ 11 5
1
0
0
1
1
0
1
15 ~ ~ 14 2
2
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"00"
0
0
0
1
1
0
1
15 ~ ~ 15 3
3
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"01"
0
0
0
1
1
0
1
15 ~ ~ 16 4
4
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"02"
0
0
0
1
1
0
1
15 ~ ~ 17 5
5
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"03"
0
0
0
1
1
0
1
15 ~ ~ 18 6
6
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"10"
0
0
0
1
1
0
1
15 ~ ~ 19 7
7
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"11"
0
0
0
1
1
0
1
15 ~ ~ 20 8
8
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"12"
0
0
0
1
1
0
1
15 ~ ~ 21 9
9
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"13"
0
0
0
1
1
0
1
15 ~ ~ 22 10
10
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"04"
0
0
0
1
1
0
1
15 ~ ~ 23 11
11
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"05"
0
0
0
1
1
0
1
15 ~ ~ 24 12
12
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"06"
0
0
0
1
1
0
1
15 ~ ~ 25 13
13
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"07"
0
0
0
1
1
0
1
15 ~ ~ 26 14
14
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"20"
0
0
0
1
1
0
1
15 ~ ~ 27 15
15
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"21"
0
0
0
1
1
0
1
15 ~ ~ 28 16
16
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"30"
0
0
0
1
1
0
1
15 ~ ~ 29 17
17
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"31"
0
0
0
1
1
0
1
15 ~ ~ 30 18
18
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"40"
0
0
0
1
1
0
1
15 ~ ~ 31 19
19
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"50"
0
0
0
1
1
0
1
15 ~ ~ 32 20
20
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"41"
0
0
0
1
1
0
1
15 ~ ~ 33 21
21
0
1
15 ~ ~ 10 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"51"
0
0
0
1
10
0
10
15 ~ ~ 34 0
0
0
0
1
0
0
35
0
1
15 STD STANDARD 75 4
1
1
1
24
0
24
15 ~ ~ 35 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
0
1
10
0
10
15 ~ ~ 36 1
1
0
0
1
0
0
37
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
24
0
24
15 ~ ~ 37 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
0
1
9
0
9
15 ~ ~ 38 2
2
0
0
2
0
0
40
0
1
1
24
0
24
15 ~ ~ 39 0
0
1
15 STD STANDARD 75 4
1
0
0
1
25
0
25
15 ~ ~ 40 0
0
68
1
15 ieee std_logic_1164 5 3
1
0
0
0
0
#VLB_VERSION 52
#INFO
dp32_types
P 1552227492.315
41
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
unit_delay 0 1 56 1 . 11
~NATURAL~range~31~downto~0~ 1 5 139 1 . 14
bit_32 2 5 308 1 . 14
~NATURAL~range~2~downto~0~ 3 5 512 1 . 15
CC_bits 4 5 679 1 . 15
~NATURAL~range~3~downto~0~ 5 5 881 1 . 16
cm_bits 6 5 1048 1 . 16
~NATURAL~range~31~downto~0~1 7 5 1250 1 . 17
bus_bit_32 8 5 1419 1 . 17
~NATURAL~range~7~downto~0~ 9 5 1623 1 . 18
bit_8 10 5 1790 1 . 18
bool_to_bit_table 11 4 1993 1 . 20
bit_32_array 12 4 2127 1 . 21
bool_to_bit 13 1 2217 1 . 23
op_add 14 1 2261 1 . 24
op_sub 15 1 2350 1 . 25
op_mul 16 1 2439 1 . 26
op_div 17 1 2528 1 . 27
op_addq 18 1 2617 1 . 28
op_subq 19 1 2706 1 . 29
op_mulq 20 1 2795 1 . 30
op_divq 21 1 2884 1 . 31
op_land 22 1 2973 1 . 32
op_lor 23 1 3064 1 . 33
op_lxor 24 1 3155 1 . 34
op_lmask 25 1 3246 1 . 35
op_ld 26 1 3337 1 . 36
op_st 27 1 3428 1 . 37
op_ldq 28 1 3519 1 . 38
op_stq 29 1 3610 1 . 39
op_br 30 1 3701 1 . 40
op_brq 31 1 3792 1 . 41
op_bi 32 1 3883 1 . 42
op_biq 33 1 3974 1 . 43
bits_to_int 34 10 4066 1 . 52 1937 1 52 65
bits 35 24 4132 0 . 52
bits_to_natural 36 10 4193 1 . 54 2070 1 54 69
bits 37 24 4280 0 . 54
int_to_bits 38 9 4340 1 . 56 2167 1 56 68
int 39 24 4380 0 . 56
bits 40 25 4433 0 . 56
#SPECIFICATION 
#END
(unit (dp32_types 0 10 (dp32_types 1 62 ))
  (version v11)
  (time 1616691444.421 2021.03.25 20:57:24)
  (source (\.\\src\\ALU_32.VHD\(\Z:\\lab24\\project\\src\\ALU_32.VHD\)))
  (use (std(standard))(ieee(std_logic_1164)))
  (object
    (constant (internal unit_delay ~extSTD.STANDARD.TIME 0 11 (architecture -1 ((d 1000)))))
    (type (internal bit_32 0 14 (array ~extieee.std_logic_1164.std_logic ((downto (i 31)(i 0))))))
    (type (internal CC_bits 0 15 (array ~extieee.std_logic_1164.std_logic ((downto (i 2)(i 0))))))
    (type (internal cm_bits 0 16 (array ~extieee.std_logic_1164.std_logic ((downto (i 3)(i 0))))))
    (type (internal bus_bit_32 0 17 (array ~extieee.std_logic_1164.std_logic ((downto (i 31)(i 0))))))
    (type (internal bit_8 0 18 (array ~extieee.std_logic_1164.std_logic ((downto (i 7)(i 0))))))
    (type (internal bool_to_bit_table 0 20 (array ~extieee.std_logic_1164.std_logic ((to (i 0)(i 1))))))
    (type (internal bit_32_array 0 21 (array bit_32 ((uto (i -2147483648)(i 2147483647))))))
    (constant (internal bool_to_bit bool_to_bit_table 0 23 (architecture -1 ((0(i 2))(1(i 3))))))
    (constant (internal op_add bit_8 0 24 (architecture -1 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))
    (constant (internal op_sub bit_8 0 25 (architecture -1 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))))))
    (constant (internal op_mul bit_8 0 26 (architecture -1 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))))))
    (constant (internal op_div bit_8 0 27 (architecture -1 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))))))
    (constant (internal op_addq bit_8 0 28 (architecture -1 (((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))))))
    (constant (internal op_subq bit_8 0 29 (architecture -1 (((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))))))
    (constant (internal op_mulq bit_8 0 30 (architecture -1 (((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))
    (constant (internal op_divq bit_8 0 31 (architecture -1 (((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))))))
    (constant (internal op_land bit_8 0 32 (architecture -1 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))))))
    (constant (internal op_lor bit_8 0 33 (architecture -1 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))))))
    (constant (internal op_lxor bit_8 0 34 (architecture -1 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))))))
    (constant (internal op_lmask bit_8 0 35 (architecture -1 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))))))
    (constant (internal op_ld bit_8 0 36 (architecture -1 (((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))))))
    (constant (internal op_st bit_8 0 37 (architecture -1 (((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))))))
    (constant (internal op_ldq bit_8 0 38 (architecture -1 (((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))))))
    (constant (internal op_stq bit_8 0 39 (architecture -1 (((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))))))
    (constant (internal op_br bit_8 0 40 (architecture -1 (((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))
    (constant (internal op_brq bit_8 0 41 (architecture -1 (((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))))))
    (constant (internal op_bi bit_8 0 42 (architecture -1 (((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))))))
    (constant (internal op_biq bit_8 0 43 (architecture -1 (((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))))))
    (constant (internal bool_to_bit bool_to_bit_table 1 63 (architecture -1 ((0(i 2))(1(i 3))))))
    (type (internal ~std_logic_vector{31~downto~0}~ 1 135 (array ~extieee.std_logic_1164.std_logic ((downto (i 31)(i 0))))))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extSTD.STANDARD.INTEGER (STD STANDARD INTEGER)))
    (type (external ~extSTD.STANDARD.NATURAL (STD STANDARD NATURAL)))
    (subprogram
      (internal bits_to_int 0 0 52 (architecture (function )))
      (internal bits_to_natural 1 0 54 (architecture (function )))
      (internal int_to_bits 2 0 56 (architecture (procedure )))
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (model
    (
      (2b83(1))
      (2c83(2200006(1)))
      (2c83(2400005(5)))
      (2c83(2200004(1)))
      (2c83(2200003(1)))
      (2c83(2200002(1)))
      (2c83(2200001(1)))
      (2c83(2400000(5)))
      (296c(1a00000(4400003)))
      (b9ac)
      (7c5f(1))
      (7c5f(1))
      (545f(1a00000))
      (337c(2400000(5)))
      (795f(2400000))
      (3284(1200000(4400001)))
      (d6(1(44)))
      (336c(2200001))
      (d6(1(45)))
      (336c(2200002))
      (d6(1(47)))
      (b5f(1a00000))
      (3f5f(1a00000))
      (7c5f(1))
      (3393(1a00000))
      (b95f)
      (7c0b(3))
      (3(28))
      (d6(1(48)))
      (b5f(1a00000))
      (5d5f(1a00000))
      (b969)
      (5a5f(1a00000(1)))
      (14b7)
      (595f(2400000(1)))
      (b9d0)
      (b5f(1200000))
      (5d5f(1a00000))
      (b97c)
      (1(33))
      (d6(1(4a)))
      (b5f(1a00000))
      (5d5f(1a00000))
      (b969)
      (5a5f(1a00000(1)))
      (595f(2400000(1)))
      (b9d0)
      (b5f(1200000))
      (5d5f(1a00000))
      (b97c)
      (d6(1(4b)))
      (4e5f(1a00000))
      (6c(2200003))
      (425f(1a00000))
      (6c(2200004))
      (3f5f(1a00000))
      (7c5f(1))
      (7c5f(1))
      (545f(1a00000))
      (337c(2400005(5)))
      (6c(2200006))
      (5f(2200003))
      (320c(2200004(2200006)))
      (2(59))
      (3247(2200004(2200003)))
      (d6(1(4c)))
      (320b(2200004(2200006)))
      (2(59))
      (d6(1(4d)))
      (b5f(1200000))
      (5f(2200006))
      (7c5f(1))
      (3392(2400000))
      (b95f)
      (7c0b(2))
      (3(4f))
      (d6(1(4e)))
      (336c(2200002))
      (1(52))
      (d6(1(50)))
      (336c(2200002(1)))
      (d6(1(51)))
      (d6(1(53)))
      (332e(2200001(2)))
      (26(2200002))
      (6c(2200001))
      (3247(2200006(2200003)))
      (d6(1(54)))
      (1(41))
      (d6(1(55)))
      (b5f(1a00000))
      (3f5f(1a00000))
      (7c5f(1))
      (3393(1a00000))
      (b95f)
      (7c0b(3))
      (3(66))
      (d6(1(56)))
      (3c(2200001))
      (7c29(1))
      (6c(2200001))
      (d6(1(57)))
      (d6(1(58)))
      (5f(2200001))
      (b907)
    )
    (
      (2c83(2200005(1)))
      (2c83(2400004(5)))
      (2c83(2200003(1)))
      (2c83(2200002(1)))
      (2c83(2200001(1)))
      (2c83(2200000(1)))
      (296c(1a00000(4400003)))
      (b9ac)
      (d6(1(77)))
      (336c(2200000))
      (d6(1(78)))
      (336c(2200001))
      (4e5f(1a00000))
      (6c(2200002))
      (425f(1a00000))
      (6c(2200003))
      (3f5f(1a00000))
      (7c5f(1))
      (7c5f(1))
      (545f(1a00000))
      (337c(2400004(5)))
      (6c(2200005))
      (5f(2200002))
      (320c(2200003(2200005)))
      (2(33))
      (3247(2200003(2200002)))
      (d6(1(7a)))
      (320b(2200003(2200005)))
      (2(33))
      (d6(1(7b)))
      (b5f(1a00000))
      (5f(2200005))
      (7c5f(1))
      (3393(1a00000))
      (b95f)
      (7c0b(2))
      (3(28))
      (d6(1(7c)))
      (336c(2200001))
      (1(2b))
      (d6(1(7e)))
      (336c(2200001(1)))
      (d6(1(7f)))
      (d6(1(81)))
      (332e(2200000(2)))
      (26(2200001))
      (22cc(0(7fffffff)))
      (6c(2200000))
      (3247(2200005(2200002)))
      (d6(1(82)))
      (1(1a))
      (d6(1(83)))
      (5f(2200000))
      (b907)
    )
    (
      (2c83(2200006(1)))
      (2c83(2400005(5)))
      (2c83(2200004(1)))
      (2c83(2200003(1)))
      (2d83(2200002(4400004)))
      (2d83(2200001(8400007)))
      (296c(1a00000(4400003)))
      (286c(2200000(1)))
      (b9ac)
      (d6(1(8a)))
      (331e(2200000))
      (3(11))
      (d6(1(8b)))
      (3326(2200000(1)))
      (b93c)
      (6c(2200002))
      (1(15))
      (d6(1(8d)))
      (5f(2200000))
      (6c(2200002))
      (d6(1(8e)))
      (515f(1a00000))
      (6c(2200003))
      (3f5f(1a00000))
      (6c(2200004))
      (425f(1a00000))
      (7c5f(1))
      (7c5f(1))
      (575f(1a00000))
      (337c(2400005(5)))
      (6c(2200006))
      (5f(2200003))
      (320c(2200004(2200006)))
      (2(40))
      (3247(2200004(2200003)))
      (d6(1(8f)))
      (320b(2200004(2200006)))
      (2(40))
      (d6(1(90)))
      (5f(2200002))
      (7c3a(2))
      (7c0b)
      (3(33))
      (d6(1(91)))
      (7c5f(2))
      (b5f(2200001))
      (5f(2200006))
      (24cd(1f))
      (7ca0(1f))
      (b96c)
      (1(3b))
      (d6(1(93)))
      (7c5f(3))
      (b5f(2200001))
      (5f(2200006))
      (24cd(1f))
      (7ca0(1f))
      (b96c)
      (d6(1(94)))
      (d6(1(95)))
      (334a(2200002(2)))
      (3247(2200006(2200003)))
      (d6(1(96)))
      (1(23))
      (d6(1(97)))
      (331e(2200000))
      (3(51))
      (d6(1(98)))
      (3369(2200001(20)))
      (35aa(1f))
      (14b7)
      (24ce(1f))
      (337c(2200001(20)))
      (d6(1(99)))
      (7c5f(3))
      (b5f(2200001))
      (3f5f(1a00000))
      (24cd(1f))
      (7ca0(1f))
      (b96c)
      (d6(1(9a)))
      (d6(1(9b)))
      (3369(2200001(20)))
      (5a5f(1a00000(1)))
      (24d0(1f))
      (b5f(1a00000))
      (5d5f(1a00000))
      (b97c)
      (d6(1(9c)))
      (1369(1a00000))
      (b907)
    )
  )
)
01000066 V ALU_32 5 ".\src\ALU_32.VHD" 559 342 1
 behaviour 10318 658 0 0
12
0
12
00000180
1
.\src\ALU_32.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
29
0
29
12 ~ ~ 1 0
0
67
0
1
15 ~ dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 2 1
1
67
0
1
15 ~ dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 3 2
2
68
1
1
15 ~ dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 4 3
3
68
0
1
15 ~ dp32_types 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 5 4
4
67
0
1
15 ~ alu_32_types 0 0
1
0
0
0
#VLB_VERSION 52
#INFO
ALU_32
E 1552227813.393
6
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
Tpd 0 30 57 1 . 181
operand1 1 29 172 1 . 182
operand2 2 29 255 1 . 183
result 3 29 338 1 . 184
cond_code 4 29 421 1 . 185
command 5 29 504 1 . 186
#SPECIFICATION 
#END
(unit (ALU_32 0 180 (behaviour 0 192 ))
  (version v11)
  (time 1616691444.633 2021.03.25 20:57:24)
  (source (\.\\src\\ALU_32.VHD\(\Z:\\lab24\\project\\src\\ALU_32.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 181 \1.0 ns\ (architecture -1 ((d 1000)))))
    (port (internal operand1 ~extproject3.dp32_types.bit_32 0 182 (architecture (in ))))
    (port (internal operand2 ~extproject3.dp32_types.bit_32 0 183 (architecture (in ))))
    (port (internal result ~extproject3.dp32_types.bus_bit_32 0 184 (architecture (out ))))
    (port (internal cond_code ~extproject3.dp32_types.CC_bits 0 185 (architecture (out ))))
    (port (internal command ~extproject3.alu_32_types.ALU_command 0 186 (architecture (in ))))
    (signal (alias cc_V ~extieee.std_logic_1164.std_logic 1 193 (architecture (3(0(1))))))
    (signal (alias cc_N ~extieee.std_logic_1164.std_logic 1 194 (architecture (3(1(1))))))
    (signal (alias cc_Z ~extieee.std_logic_1164.std_logic 1 195 (architecture (3(2(1))))))
    (variable (internal a ~extSTD.STANDARD.INTEGER 1 199 (process 0 )))
    (variable (internal b ~extSTD.STANDARD.INTEGER 1 199 (process 0 )))
    (variable (internal temp_result ~extproject3.dp32_types.bit_32 1 200 (process 0 ((others(i 2))))))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extproject3.dp32_types.bit_32 (project3 dp32_types bit_32)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.bus_bit_32 (project3 dp32_types bus_bit_32)))
    (type (external ~extproject3.dp32_types.CC_bits (project3 dp32_types CC_bits)))
    (type (external ~extproject3.alu_32_types.ALU_command (project3 alu_32_types ALU_command)))
    (type (external ~extSTD.STANDARD.INTEGER (STD STANDARD INTEGER)))
    (type (external ~extproject3.dp32_types.bool_to_bit_table (project3 dp32_types bool_to_bit_table)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (variable (external bool_to_bit(project3 dp32_types 1)))
    (process
      (ALU_function(architecture 0 1 198 (process (target(7)(6)(5)(2))(sensitivity(4)(1)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
      (external bits_to_int (project3 dp32_types 0))
      (external int_to_bits (project3 dp32_types 2))
    )
  )
  (static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (model
    (
      (2c83(2200001(1)))
      (2c83(2200000(1)))
      (b9ac)
      (d6(1(ca)))
      (5f(8300004))
      (6c(2200000))
      (330b(2200000(7)))
      (2(e))
      (330b(2200000(8)))
      (2(e))
      (330b(2200000(9)))
      (2(e))
      (330b(2200000(a)))
      (3(19))
      (d6(1(cc)))
      (3369(8300000(20)))
      (35aa(1f))
      (a(4000001))
      (6c(8200001))
      (d6(1(cd)))
      (3369(8300001(20)))
      (35aa(1f))
      (a(4000001))
      (6c(8200002))
      (1(23))
      (330b(2200000(6)))
      (3(23))
      (d6(1(cf)))
      (3369(8300000(20)))
      (35aa(1f))
      (a(4000001))
      (6c(8200001))
      (d6(1(d0)))
      (336c(8200002(1)))
      (1(23))
      (d6(1(d3)))
      (d6(1(d4)))
      (5f(8300004))
      (6c(2200001))
      (330b(2200001))
      (3(2a))
      (1(14d))
      (330b(2200001(1)))
      (3(30))
      (d6(1(d8)))
      (3369(8300000(20)))
      (337c(8200003(20)))
      (1(14d))
      (330b(2200001(2)))
      (3(3b))
      (d6(1(da)))
      (3369(8300000(20)))
      (35aa(1f))
      (3369(8300001(20)))
      (35aa(1f))
      (8b7)
      (24ce(1f))
      (337c(8200003(20)))
      (1(14d))
      (330b(2200001(3)))
      (3(46))
      (d6(1(dc)))
      (3369(8300000(20)))
      (35aa(1f))
      (3369(8300001(20)))
      (35aa(1f))
      (cb7)
      (24ce(1f))
      (337c(8200003(20)))
      (1(14d))
      (330b(2200001(4)))
      (3(51))
      (d6(1(de)))
      (3369(8300000(20)))
      (35aa(1f))
      (3369(8300001(20)))
      (35aa(1f))
      (10b7)
      (24ce(1f))
      (337c(8200003(20)))
      (1(14d))
      (330b(2200001(5)))
      (3(5d))
      (d6(1(e0)))
      (3369(8300000(20)))
      (35aa(1f))
      (3369(8300001(20)))
      (35aa(1f))
      (14b7)
      (8b7)
      (24ce(1f))
      (337c(8200003(20)))
      (1(14d))
      (330b(2200001(7)))
      (2(61))
      (330b(2200001(6)))
      (3(9c))
      (d6(1(e2)))
      (3316(8200002))
      (5(68))
      (5f(8200001))
      (3429(7fffffff(8200002)))
      (b916)
      (b94f)
      (3(78))
      (d6(1(e3)))
      (3326(8200001(80000000)))
      (26(8200002))
      (7c29(7fffffff))
      (7c29(1))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(e4)))
      (7c5f(3))
      (66(8200000))
      (105f(8300005))
      (9987)
      (1(9b))
      (d6(1(e5)))
      (331e(8200002))
      (5(7f))
      (5f(8200001))
      (3429(80000000(8200002)))
      (b91e)
      (b94f)
      (3(8f))
      (d6(1(e6)))
      (3326(8200001(7fffffff)))
      (26(8200002))
      (7c29(80000000))
      (7c26(1))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(e7)))
      (7c5f(3))
      (66(8200000))
      (105f(8300005))
      (9987)
      (1(9b))
      (d6(1(e9)))
      (3226(8200001(8200002)))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(ea)))
      (7c5f(2))
      (66(8200000))
      (105f(8300005))
      (9987)
      (d6(1(eb)))
      (1(14d))
      (330b(2200001(8)))
      (3(d9))
      (d6(1(ed)))
      (331e(8200002))
      (5(a5))
      (5f(8200001))
      (3326(8200002(7fffffff)))
      (b916)
      (b94f)
      (3(b5))
      (d6(1(ee)))
      (3326(8200001(80000000)))
      (29(8200002))
      (7c29(7fffffff))
      (7c29(1))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(ef)))
      (7c5f(3))
      (66(8200000))
      (105f(8300005))
      (9987)
      (1(d8))
      (d6(1(f0)))
      (3316(8200002))
      (5(bc))
      (5f(8200001))
      (3326(8200002(80000000)))
      (b91e)
      (b94f)
      (3(cc))
      (d6(1(f1)))
      (3326(8200001(7fffffff)))
      (29(8200002))
      (7c29(80000000))
      (7c26(1))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(f2)))
      (7c5f(3))
      (66(8200000))
      (105f(8300005))
      (9987)
      (1(d8))
      (d6(1(f4)))
      (3229(8200001(8200002)))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(f5)))
      (7c5f(2))
      (66(8200000))
      (105f(8300005))
      (9987)
      (d6(1(f6)))
      (1(14d))
      (330b(2200001(9)))
      (3(127))
      (d6(1(f8)))
      (3316(8200001))
      (5(e0))
      (3316(8200002))
      (b94f)
      (4(e6(1)))
      (331e(8200001))
      (5(e5))
      (331e(8200002))
      (b94f)
      (b94b)
      (5(ed))
      (41(8200001))
      (7c5f(7fffffff))
      (41(8200002))
      (b934)
      (b916)
      (b94f)
      (3(fa))
      (d6(1(fb)))
      (7c5f(7fffffff))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(fc)))
      (7c5f(3))
      (66(8200000))
      (105f(8300005))
      (9987)
      (1(126))
      (d6(1(fd)))
      (3316(8200001))
      (5(ff))
      (331e(8200002))
      (b94f)
      (4(105(1)))
      (331e(8200001))
      (5(104))
      (3316(8200002))
      (b94f)
      (b94b)
      (5(10d))
      (41(8200001))
      (b93c)
      (7c5f(80000000))
      (41(8200002))
      (b934)
      (b91e)
      (b94f)
      (3(11a))
      (d6(1(100)))
      (7c5f(80000000))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(101)))
      (7c5f(3))
      (66(8200000))
      (105f(8300005))
      (9987)
      (1(126))
      (d6(1(103)))
      (322e(8200001(8200002)))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(104)))
      (7c5f(2))
      (66(8200000))
      (105f(8300005))
      (9987)
      (d6(1(105)))
      (1(14d))
      (d6(1(107)))
      (330b(8200002))
      (3(141))
      (d6(1(108)))
      (3317(8200001))
      (3(134))
      (d6(1(109)))
      (7c5f(7fffffff))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (1(13b))
      (d6(1(10b)))
      (7c5f(80000000))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(10c)))
      (d6(1(10d)))
      (7c5f(3))
      (66(8200000))
      (105f(8300005))
      (9987)
      (1(14d))
      (d6(1(10f)))
      (3234(8200001(8200002)))
      (3369(8200003(20)))
      (35aa(1f))
      (9(4000002))
      (337c(8200003(20)))
      (d6(1(110)))
      (7c5f(2))
      (66(8200000))
      (105f(8300005))
      (9987)
      (d6(1(111)))
      (d6(1(112)))
      (d6(1(113)))
      (330d(8300004))
      (3(158))
      (d6(1(114)))
      (3369(8200003(20)))
      (66(8200000))
      (105f(8300002))
      (7c5f(20))
      (9787)
      (1(15e))
      (d6(1(116)))
      (66(8200000))
      (105f(8300002))
      (7c5f(20))
      (8b87)
      (d6(1(117)))
      (d6(1(119)))
      (b5f(4200001))
      (3369(8200003(20)))
      (35aa(1f))
      (3369(3200000(20)))
      (35a9(0(1f)))
      (7c12(1))
      (22cd(0(1)))
      (b995)
      (66(8200000))
      (105f(8300007))
      (9987)
      (d6(1(11a)))
      (b5f(4200001))
      (330b(8200003(3)))
      (22cd(0(1)))
      (b995)
      (66(8200000))
      (105f(8300006))
      (9987)
      (d6(1(125)))
      (af08)
      (1(3))
    )
  )
)
2_______
52
behaviour
4
8
std
.
.
1
1
7
cc_V
0
7
13 ~ ~ 0 0
193
5
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cond_code
0
0
0
1
29
12 project3 ALU_32 4 3
1
0
1
1
142
1
145
147
1
2
0
0
0
0
0
0
0
0
0
0
0
0
1
7
cc_N
0
7
13 ~ ~ 1 1
194
6
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cond_code
0
0
0
1
29
12 project3 ALU_32 4 3
1
0
1
1
142
1
145
147
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
7
cc_Z
0
7
13 ~ ~ 2 2
195
7
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cond_code
0
0
0
1
29
12 project3 ALU_32 4 3
1
0
1
1
142
1
145
147
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
01000081 V cond_code_comparator 5 ".\src\CC_COMP.VHD" 426 282 1
 behaviour 2627 1521 0 0
12
0
12
00000004
1
.\src\CC_COMP.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
29
0
29
12 ~ ~ 1 0
0
67
0
1
15 ~ dp32_types 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 2 1
1
67
0
1
15 ~ dp32_types 6 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 3 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
cond_code_comparator
E 1552227814.378
4
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
Tpd 0 30 58 1 . 5
cc 1 29 173 1 . 6
cm 2 29 256 1 . 7
result 3 29 339 1 . 8
#SPECIFICATION 
#END
(unit (cond_code_comparator 0 4 (behaviour 1 10 ))
  (version v11)
  (time 1616691444.739 2021.03.25 20:57:24)
  (source (\.\\src\\CC_COMP.VHD\(\Z:\\lab24\\project\\src\\CC_COMP.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 5 \1.0 ns\ (architecture -1 ((d 1000)))))
    (port (internal cc ~extproject3.dp32_types.CC_bits 0 6 (architecture (in ))))
    (port (internal cm ~extproject3.dp32_types.cm_bits 0 7 (architecture (in ))))
    (port (internal result ~extieee.std_logic_1164.std_logic 0 8 (architecture (out ))))
    (signal (alias cc_V ~extieee.std_logic_1164.std_logic 1 11 (architecture (0(0(1))))))
    (signal (alias cc_N ~extieee.std_logic_1164.std_logic 1 12 (architecture (0(1(1))))))
    (signal (alias cc_Z ~extieee.std_logic_1164.std_logic 1 13 (architecture (0(2(1))))))
    (signal (alias cm_i ~extieee.std_logic_1164.std_logic 1 14 (architecture (1(0(1))))))
    (signal (alias cm_V ~extieee.std_logic_1164.std_logic 1 15 (architecture (1(1(1))))))
    (signal (alias cm_N ~extieee.std_logic_1164.std_logic 1 16 (architecture (1(2(1))))))
    (signal (alias cm_Z ~extieee.std_logic_1164.std_logic 1 17 (architecture (1(3(1))))))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extproject3.dp32_types.CC_bits (project3 dp32_types CC_bits)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.cm_bits (project3 dp32_types cm_bits)))
    (type (external ~extproject3.dp32_types.bool_to_bit_table (project3 dp32_types bool_to_bit_table)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (variable (external bool_to_bit(project3 dp32_types 1)))
    (process
      (line__19(architecture 0 1 19 (assignment (target(2))(sensitivity(9)(8)(7)(6)(5)(4)(3)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (model
    (
      (d6(1(13)))
      (b5f(4200001))
      (5f(8300007))
      (5f(8300003))
      (1b7)
      (5f(8300008))
      (5f(8300004))
      (1b7)
      (3b7)
      (5f(8300009))
      (5f(8300005))
      (1b7)
      (3b7)
      (b(8300006))
      (22cd(0(1)))
      (b995)
      (66(8200000))
      (105f(8300002))
      (9987)
      (af08)
      (1)
    )
  )
)
6_______
52
behaviour
1
10
std
.
.
1
1
7
cc_V
0
7
13 ~ ~ 0 0
11
3
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cc
0
0
0
1
29
12 project3 cond_code_comparator 1 0
1
0
1
1
142
1
145
147
1
2
0
0
0
0
0
0
0
0
0
0
0
0
1
7
cc_N
0
7
13 ~ ~ 1 1
12
4
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cc
0
0
0
1
29
12 project3 cond_code_comparator 1 0
1
0
1
1
142
1
145
147
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
7
cc_Z
0
7
13 ~ ~ 2 2
13
5
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cc
0
0
0
1
29
12 project3 cond_code_comparator 1 0
1
0
1
1
142
1
145
147
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
7
cm_i
0
7
13 ~ ~ 3 3
14
6
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cm
0
0
0
1
29
12 project3 cond_code_comparator 2 1
1
0
1
1
142
1
145
147
1
3
0
0
0
0
0
0
0
0
0
0
0
0
1
7
cm_V
0
7
13 ~ ~ 4 4
15
7
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cm
0
0
0
1
29
12 project3 cond_code_comparator 2 1
1
0
1
1
142
1
145
147
1
2
0
0
0
0
0
0
0
0
0
0
0
0
1
7
cm_N
0
7
13 ~ ~ 5 5
16
8
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cm
0
0
0
1
29
12 project3 cond_code_comparator 2 1
1
0
1
1
142
1
145
147
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
7
cm_Z
0
7
13 ~ ~ 6 6
17
9
29
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
0
1
1
1
0
0
0
0
1
cm
0
0
0
1
29
12 project3 cond_code_comparator 2 1
1
0
1
1
142
1
145
147
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
01000069 V buffer_32 5 ".\src\BUFFER32.VHD" 427 265 1
 behaviour 1778 41 0 0
12
0
12
00000004
1
.\src\BUFFER32.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
29
0
29
12 ~ ~ 1 0
0
67
0
1
15 ~ dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 2 1
1
68
1
1
15 ~ dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 3 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
buffer_32
E 1552227814.534
4
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
Tpd 0 30 59 1 . 5
a 1 29 174 1 . 6
b 2 29 257 1 . 7
en 3 29 340 1 . 8
#SPECIFICATION 
#END
(unit (buffer_32 0 4 (behaviour 0 10 ))
  (version v11)
  (time 1616691444.860 2021.03.25 20:57:24)
  (source (\.\\src\\BUFFER32.VHD\(\Z:\\lab24\\project\\src\\BUFFER32.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 5 \1.0 ns\ (architecture -1 ((d 1000)))))
    (port (internal a ~extproject3.dp32_types.bit_32 0 6 (architecture (in ))))
    (port (internal b ~extproject3.dp32_types.bus_bit_32 0 7 (architecture (out ))))
    (port (internal en ~extieee.std_logic_1164.std_logic 0 8 (architecture (in ))))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extproject3.dp32_types.bit_32 (project3 dp32_types bit_32)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.bus_bit_32 (project3 dp32_types bus_bit_32)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (process
      (b_diver(architecture 0 1 12 (process (target(1))(sensitivity(2)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (model
    (
      (d6(1(e)))
      (330b(8300002(3)))
      (3(a))
      (d6(1(f)))
      (3369(8300000(20)))
      (66(8200000))
      (105f(8300001))
      (7c5f(20))
      (9787)
      (1(10))
      (d6(1(11)))
      (66(8200000))
      (105f(8300001))
      (7c5f(20))
      (8b87)
      (d6(1(12)))
      (d6(1(13)))
      (af08)
      (1)
    )
  )
)
0_______
52
behaviour
1
3
std
.
.
0
0
01000063 V latch 5 ".\src\LATCH.VHD" 1801 580 1
 behaviour 2216 41 0 0
12
0
12
00000004
1
.\src\LATCH.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
0
0
1
30
0
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
5
512
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
805371389 0
0
0
1
10
104
10
12 ~ ~ 10 0
0
54
0
2
0
0
0
0
1
15 STD STANDARD 75 4
1
1
1
24
8
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
8
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
0
29
12 ~ ~ 25 0
0
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
512
5
12 ~ ~ 26 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
805371389 0
0
0
1
29
0
29
12 ~ ~ 28 1
1
68
0
1
12 ~ ~ 26 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 29 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
latch
E 1552227814.690
30
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
width 0 30 56 1 . 5
Tpd 1 30 129 1 . 6
~std_logic_vector{{width-1}~downto~0}~ 2 5 243 1 . 7
~NATURAL~range~{width-1}~downto~0~ 3 5 546 1 . 7
"-" 10 10 813 0 . 0
~ANONYMOUS 11 24 881 0 . 0
~ANONYMOUS 12 24 934 0 . 0
d 25 29 989 1 . 7
~std_logic_vector{{width-1}~downto~0}~2 26 5 1063 1 . 8
~NATURAL~range~{width-1}~downto~0~1 27 5 1368 1 . 8
q 28 29 1637 1 . 8
en 29 29 1713 1 . 9
#SPECIFICATION 
#END
(unit (latch 0 4 (behaviour 1 11 ))
  (version v11)
  (time 1616691444.967 2021.03.25 20:57:24)
  (source (\.\\src\\LATCH.VHD\(\Z:\\lab24\\project\\src\\LATCH.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal width ~extSTD.STANDARD.POSITIVE 0 5 (architecture -1 )))
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 6 \1.0 ns\ (architecture -1 ((d 1000)))))
    (type (internal ~std_logic_vector{{width-1}~downto~0}~ 0 7 (array ~extieee.std_logic_1164.std_logic ((downto (c 1 )(i 0))))))
    (port (internal d ~std_logic_vector{{width-1}~downto~0}~ 0 7 (architecture (in ))))
    (type (internal ~std_logic_vector{{width-1}~downto~0}~2 0 8 (array ~extieee.std_logic_1164.std_logic ((downto (c 2 )(i 0))))))
    (port (internal q ~std_logic_vector{{width-1}~downto~0}~2 0 8 (architecture (out ))))
    (port (internal en ~extieee.std_logic_1164.std_logic 0 9 (architecture (in ))))
    (type (external ~extSTD.STANDARD.POSITIVE (STD STANDARD POSITIVE)))
    (type (external ~extSTD.STANDARD.INTEGER (STD STANDARD INTEGER)))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (process
      (line__13(architecture 0 1 13 (process (target(1))(sensitivity(2)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (model
    (
      (d6(1(f)))
      (330b(8300002(3)))
      (3(f))
      (d6(1(10)))
      (b5f(8300000))
      (32ab(8400000(1200000)))
      (b969)
      (595f(8400000(1)))
      (595f(8400001(1)))
      (b9d0)
      (66(8200001))
      (105f(8300001))
      (32ab(8400001(1300000)))
      (9787)
      (d6(1(11)))
      (d6(1(12)))
      (af08)
      (1)
    )
    (
      (3329(8200000(1)))
      (b907)
    )
    (
      (3329(8200000(1)))
      (b907)
    )
  )
)
0_______
52
behaviour
2
3
std
.
.
0
0
01000070 V clock_gen 5 ".\src\CLK_GEN.VHD" 491 294 1
 behaviour 2202 2238 0 0
12
0
12
00000004
1
.\src\CLK_GEN.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 77 6
1
1
1
145
147
0
0
1
1
ns
1
8
0
0
0
0
1
30
0
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 77 6
1
1
1
145
147
0
0
1
1
ns
1
2
0
0
0
0
1
29
0
29
12 ~ ~ 2 0
0
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
clock_gen
E 1552227814.846
5
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
Tpw 0 30 58 1 . 5
Tps 1 30 141 1 . 6
phi1 2 29 224 1 . 7
phi2 3 29 314 1 . 7
reset 4 29 404 1 . 8
#SPECIFICATION 
#END
(unit (clock_gen 0 4 (behaviour 1 10 ))
  (version v11)
  (time 1616691445.058 2021.03.25 20:57:25)
  (source (\.\\src\\CLK_GEN.VHD\(\Z:\\lab24\\project\\src\\CLK_GEN.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal Tpw ~extSTD.STANDARD.TIME 0 5 \8.0 ns\ (architecture -1 ((d 8000)))))
    (generic (internal Tps ~extSTD.STANDARD.TIME 0 6 \2.0 ns\ (architecture -1 ((d 2000)))))
    (port (internal phi1 ~extieee.std_logic_1164.std_logic 0 7 (architecture (out ))))
    (port (internal phi2 ~extieee.std_logic_1164.std_logic 0 7 (architecture (out ))))
    (port (internal reset ~extieee.std_logic_1164.std_logic 0 8 (architecture (out ))))
    (constant (internal clock_period ~extSTD.STANDARD.TIME 1 11 (architecture -1 (code 2))))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (process
      (reset_driver(architecture 0 1 13 (assignment (target(2)))))
      (clock_driver(architecture 1 1 15 (process (wait_for)(target(1)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (model
    (
      (d6(1(d)))
      (7c5f(2))
      (7c5f(2))
      (66(8200002))
      (b931)
      (66(8200000))
      (b928)
      (7c5f(3))
      (2f66)
      (105f(8300002))
      (7c5f(2))
      (ab87)
      (af08)
    )
    (
      (d6(1(11)))
      (7c5f(2))
      (66(8200000))
      (7c5f(3))
      (2f66)
      (105f(8300000))
      (7c5f(2))
      (ab87)
      (d6(1(12)))
      (7c5f(2))
      (66(8200000))
      (66(8200001))
      (b928)
      (66(8200000))
      (b928)
      (7c5f(3))
      (66(8200000))
      (66(8200001))
      (b928)
      (105f(8300001))
      (7c5f(2))
      (ab87)
      (d6(1(13)))
      (66(8200002))
      (b008)
      (d6(1(14)))
      (1)
    )
    (
      (d6(1(b)))
      (7c5f(2))
      (66(8200000))
      (66(8200001))
      (b928)
      (b931)
      (b907)
    )
  )
)
66______
52
behaviour
3
3
std
.
.
1
1
10
"*"
8
10
13 ~ ~ 0 0
0
-1
67
0
2
0
0
0
0
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
1
10
"*"
8
10
13 ~ ~ 3 0
0
-1
67
0
2
0
0
0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
10
"*"
8
10
13 ~ ~ 6 0
0
-1
67
0
2
0
0
0
0
1
15 STD STANDARD 75 4
1
1
10
"*"
8
10
13 ~ ~ 9 0
0
-1
68
0
2
0
0
0
0
1
15 STD STANDARD 102 0
0
15 STD STANDARD 76 5
1
10
"*"
8
10
13 ~ ~ 12 0
0
-1
68
0
2
0
0
0
0
1
15 STD STANDARD 76 5
1
1
10
"*"
8
10
13 ~ ~ 15 0
0
-1
85
0
2
0
0
0
0
1
15 STD STANDARD 76 5
1
1
10
"*"
8
10
13 ~ ~ 18 0
0
-1
86
0
2
0
0
0
0
1
15 STD STANDARD 76 5
1
1
10
"*"
8
10
13 ~ ~ 21 0
0
-1
69
0
2
0
0
0
0
1
15 STD STANDARD 86 7
0
15 STD STANDARD 77 6
1
10
"*"
8
10
13 ~ ~ 24 0
0
-1
70
0
2
0
0
0
0
1
15 STD STANDARD 86 7
0
15 STD STANDARD 77 6
1
10
"*"
8
10
13 ~ ~ 27 0
0
-1
71
0
2
0
0
0
0
1
15 STD STANDARD 86 7
0
15 STD STANDARD 77 6
1
10
"*"
8
10
13 ~ ~ 30 0
0
-1
72
0
2
0
0
0
0
1
15 STD STANDARD 86 7
0
15 STD STANDARD 77 6
1
10
"*"
8
10
13 ~ ~ 33 0
0
-1
69
0
2
0
0
0
0
1
15 STD STANDARD 77 6
1
1
10
"*"
8
10
13 ~ ~ 36 0
0
-1
70
0
2
0
0
0
0
1
15 STD STANDARD 77 6
1
1
10
"*"
104
10
13 ~ ~ 39 0
0
-1
71
0
2
0
0
0
0
1
15 STD STANDARD 77 6
1
1
10
"*"
8
10
13 ~ ~ 42 0
0
-1
72
0
2
0
0
0
0
1
15 STD STANDARD 77 6
1
1
10
"+"
8
10
13 ~ ~ 45 0
0
-1
51
0
2
0
0
0
0
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
1
10
"+"
8
10
13 ~ ~ 48 0
0
-1
51
0
2
0
0
0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
10
"+"
8
10
13 ~ ~ 51 0
0
-1
51
0
2
0
0
0
0
1
15 STD STANDARD 75 4
1
1
10
"+"
8
10
13 ~ ~ 54 0
0
-1
52
0
2
0
0
0
0
1
15 STD STANDARD 102 0
0
15 STD STANDARD 76 5
1
10
"+"
8
10
13 ~ ~ 57 0
0
-1
52
0
2
0
0
0
0
1
15 STD STANDARD 76 5
1
1
10
"+"
8
10
13 ~ ~ 60 0
0
-1
53
0
2
0
0
0
0
1
15 STD STANDARD 86 7
0
15 STD STANDARD 77 6
1
10
"+"
104
10
13 ~ ~ 63 0
0
-1
53
0
2
0
0
0
0
1
15 STD STANDARD 77 6
1
1
1
clock_period
5120
1
13 ~ ~ 66 0
11
2
0
1
15 STD STANDARD 77 6
1
1
0
1
1
165
0
1
0
1
1
168
0
2
169
0
8
145
147
1
2
0
0
0
0
1
13 ~ ~ 39 0
169
0
0
142
0
1
1
165
0
1
0
1
2
168
128
1
169
0
0
139
0
0
0
0
1
Tpw
0
0
0
1
30
12 project3 clock_gen 0 0
1
0
0
0
1
13 ~ ~ 63 0
168
0
1
169
0
0
139
0
0
0
0
1
Tps
0
0
0
1
30
12 project3 clock_gen 1 1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
01000064 I memory 5 ".\src\MEMORY.VHD" 605 317 1
 behaviour 6395 41 0 0
12
0
12
00000004
1
.\src\MEMORY.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
29
0
29
12 ~ ~ 1 0
0
69
1
1
15 ~ dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 2 1
1
67
0
1
15 ~ dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 3 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 4 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 5 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
memory
E 1552227815.003
6
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
Tpd 0 30 57 1 . 5
d_bus 1 29 172 1 . 6
a_bus 2 29 255 1 . 7
read 3 29 338 1 . 8
write 4 29 428 1 . 9
ready 5 29 518 1 . 10
#SPECIFICATION 
#END
(unit (memory 0 4 (behaviour 1 12 ))
  (version v11)
  (time 1616691445.148 2021.03.25 20:57:25)
  (source (\.\\src\\MEMORY.VHD\(\Z:\\lab24\\project\\src\\MEMORY.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 5 \1.0 ns\ (architecture -1 ((d 1000)))))
    (port (internal d_bus ~extproject3.dp32_types.bus_bit_32 0 6 (architecture (inout ))))
    (port (internal a_bus ~extproject3.dp32_types.bit_32 0 7 (architecture (in ))))
    (port (internal read ~extieee.std_logic_1164.std_logic 0 8 (architecture (in ))))
    (port (internal write ~extieee.std_logic_1164.std_logic 0 9 (architecture (in ))))
    (port (internal ready ~extieee.std_logic_1164.std_logic 0 10 (architecture (out ))))
    (constant (internal low_address ~extSTD.STANDARD.INTEGER 1 15 (process 0 ((i 0)))))
    (constant (internal high_address ~extSTD.STANDARD.INTEGER 1 16 (process 0 ((i 65535)))))
    (type (internal ~INTEGER~range~low_address~to~high_address~ 1 18 (scalar (to (i 0)(i 65535)))))
    (type (internal memory_array 1 17 (array ~extproject3.dp32_types.bit_32 ((to (i 0)(i 65535))))))
    (variable (internal address ~extSTD.STANDARD.INTEGER 1 19 (process 0 ((i 0)))))
    (variable (internal mem memory_array 1 20 (process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
    (signal (delayed d_bus'DELAYED ~extproject3.dp32_types.bus_bit_32 1 0 (0)(code 1)))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extproject3.dp32_types.bus_bit_32 (project3 dp32_types bus_bit_32)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.bit_32 (project3 dp32_types bit_32)))
    (type (external ~extSTD.STANDARD.INTEGER (STD STANDARD INTEGER)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (process
      (line__14(architecture 0 1 14 (process (target(4)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
      (external bits_to_int (project3 dp32_types 0))
    )
  )
  (model
    (
      (d6(1(23)))
      (7c5f(2))
      (66(8200000))
      (b931)
      (105f(8300000))
      (7c5f(20))
      (8b87)
      (d6(1(24)))
      (7c5f(2))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(28)))
      (105f(8300003))
      (7c5f(1))
      (105f(8300002))
      (7c5f(1))
      (7c5f(2))
      (b108)
      (330b(8300002(3)))
      (4(17(1)))
      (330b(8300003(3)))
      (b94b)
      (2(1a))
      (b508)
      (1(13))
      (d6(1(2c)))
      (3369(8300001(20)))
      (35aa(1f))
      (a(4000001))
      (6c(8200003))
      (d6(1(2d)))
      (3217(8200003(8200001)))
      (5(24))
      (321f(8200003(8200002)))
      (b94f)
      (3(5a))
      (d6(1(2f)))
      (330b(8300003(3)))
      (3(3e))
      (d6(1(30)))
      (7c5f(3))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(31)))
      (105f(8300003))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300003(2)))
      (2(36))
      (b508)
      (1(32))
      (d6(1(32)))
      (3369(8300005(20)))
      (b5f(8200004))
      (5f(8200003))
      (22cd(0(ffff)))
      (7ca3(20))
      (7f7c(20))
      (1(59))
      (d6(1(34)))
      (b5f(8200004))
      (5f(8200003))
      (22cd(0(ffff)))
      (7ca3(20))
      (7f69(20))
      (7c5f(2))
      (66(8200000))
      (b931)
      (105f(8300000))
      (7c5f(20))
      (9787)
      (d6(1(35)))
      (7c5f(3))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(36)))
      (105f(8300002))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300002(2)))
      (2(58))
      (b508)
      (1(54))
      (d6(1(37)))
      (d6(1(38)))
      (d6(1(39)))
      (1)
    )
    (
      (66(8200000))
      (b907)
    )
  )
)
0_______
52
behaviour
5
6
std
.
.
0
0
01000064 V PC_reg 5 ".\src\PC_REG.VHD" 605 314 1
 behaviour 3102 41 0 0
12
0
12
00000004
1
.\src\PC_REG.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
29
0
29
12 ~ ~ 1 0
0
67
0
1
15 ~ dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 2 1
1
68
1
1
15 ~ dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 3 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 4 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 5 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
PC_reg
E 1552227815.331
6
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
Tpd 0 30 57 1 . 5
d 1 29 172 1 . 6
q 2 29 255 1 . 7
latch_en 3 29 338 1 . 8
out_en 4 29 428 1 . 9
reset 5 29 518 1 . 10
#SPECIFICATION 
#END
(unit (PC_reg 0 4 (behaviour 1 12 ))
  (version v11)
  (time 1616691445.255 2021.03.25 20:57:25)
  (source (\.\\src\\PC_REG.VHD\(\Z:\\lab24\\project\\src\\PC_REG.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 5 \1.0 ns\ (architecture -1 ((d 1000)))))
    (port (internal d ~extproject3.dp32_types.bit_32 0 6 (architecture (in ))))
    (port (internal q ~extproject3.dp32_types.bus_bit_32 0 7 (architecture (out ))))
    (port (internal latch_en ~extieee.std_logic_1164.std_logic 0 8 (architecture (in ))))
    (port (internal out_en ~extieee.std_logic_1164.std_logic 0 9 (architecture (in ))))
    (port (internal reset ~extieee.std_logic_1164.std_logic 0 10 (architecture (in ))))
    (variable (internal master_PC ~extproject3.dp32_types.bit_32 1 15 (process 0 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))
    (variable (internal slave_PC ~extproject3.dp32_types.bit_32 1 16 (process 0 (((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extproject3.dp32_types.bit_32 (project3 dp32_types bit_32)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.bus_bit_32 (project3 dp32_types bus_bit_32)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (process
      (line__14(architecture 0 1 14 (process (target(1))(sensitivity(4)(3)(2)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (model
    (
      (d6(1(12)))
      (330b(8300004(3)))
      (3(9))
      (d6(1(13)))
      (3369(3200000(20)))
      (35a9(0(1f)))
      (24ce(1f))
      (337c(8200002(20)))
      (1(14))
      (d6(1(14)))
      (330b(8300002(3)))
      (3(10))
      (d6(1(15)))
      (3369(8300000(20)))
      (337c(8200001(20)))
      (1(14))
      (d6(1(17)))
      (3369(8200001(20)))
      (337c(8200002(20)))
      (d6(1(18)))
      (d6(1(19)))
      (330b(8300003(3)))
      (3(1e))
      (d6(1(1a)))
      (3369(8200002(20)))
      (66(8200000))
      (105f(8300001))
      (7c5f(20))
      (9787)
      (1(24))
      (d6(1(1c)))
      (66(8200000))
      (105f(8300001))
      (7c5f(20))
      (8b87)
      (d6(1(1d)))
      (d6(1(1e)))
      (af08)
      (1)
    )
  )
)
0_______
52
behaviour
3
5
std
.
.
0
0
01000061 V mux2 5 ".\src\MUX2.VHD" 1875 602 1
 behaviour 2816 41 0 0
12
0
12
00000004
1
.\src\MUX2.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
0
0
1
30
0
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
5
512
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
805371389 0
0
0
1
10
104
10
12 ~ ~ 10 0
0
54
0
2
0
0
0
0
1
15 STD STANDARD 75 4
1
1
1
24
8
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
8
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
0
29
12 ~ ~ 25 0
0
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 26 1
1
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
512
5
12 ~ ~ 27 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
805371389 0
0
0
1
29
0
29
12 ~ ~ 29 2
2
68
0
1
12 ~ ~ 27 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 30 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
mux2
E 1552227815.471
31
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
width 0 30 55 1 . 5
Tpd 1 30 128 1 . 6
~std_logic_vector{{width-1}~downto~0}~ 2 5 242 1 . 7
~NATURAL~range~{width-1}~downto~0~ 3 5 545 1 . 7
"-" 10 10 812 0 . 0
~ANONYMOUS 11 24 880 0 . 0
~ANONYMOUS 12 24 933 0 . 0
i0 25 29 988 1 . 7
i1 26 29 1063 1 . 7
~std_logic_vector{{width-1}~downto~0}~2 27 5 1137 1 . 8
~NATURAL~range~{width-1}~downto~0~1 28 5 1442 1 . 8
y 29 29 1711 1 . 8
sel 30 29 1787 1 . 9
#SPECIFICATION 
#END
(unit (mux2 0 4 (behaviour 1 11 ))
  (version v11)
  (time 1616691445.361 2021.03.25 20:57:25)
  (source (\.\\src\\MUX2.VHD\(\Z:\\lab24\\project\\src\\MUX2.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal width ~extSTD.STANDARD.POSITIVE 0 5 (architecture -1 )))
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 6 \1.0 ns\ (architecture -1 ((d 1000)))))
    (type (internal ~std_logic_vector{{width-1}~downto~0}~ 0 7 (array ~extieee.std_logic_1164.std_logic ((downto (c 1 )(i 0))))))
    (port (internal i0 ~std_logic_vector{{width-1}~downto~0}~ 0 7 (architecture (in ))))
    (port (internal i1 ~std_logic_vector{{width-1}~downto~0}~ 0 7 (architecture (in ))))
    (type (internal ~std_logic_vector{{width-1}~downto~0}~2 0 8 (array ~extieee.std_logic_1164.std_logic ((downto (c 2 )(i 0))))))
    (port (internal y ~std_logic_vector{{width-1}~downto~0}~2 0 8 (architecture (out ))))
    (port (internal sel ~extieee.std_logic_1164.std_logic 0 9 (architecture (in ))))
    (type (external ~extSTD.STANDARD.POSITIVE (STD STANDARD POSITIVE)))
    (type (external ~extSTD.STANDARD.INTEGER (STD STANDARD INTEGER)))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (process
      (line__13(architecture 0 1 13 (assignment (target(2))(sensitivity(3)(1)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (model
    (
      (2c83(2200000(1)))
      (b9ac)
      (d6(1(d)))
      (5f(8300003))
      (6c(2200000))
      (330b(2200000(2)))
      (3(12))
      (b5f(8300000))
      (32ab(8400000(1200000)))
      (b969)
      (595f(8400000(1)))
      (595f(8400001(1)))
      (b9d0)
      (66(8200001))
      (105f(8300002))
      (32ab(8400001(1300000)))
      (9787)
      (1(28))
      (330b(2200000(3)))
      (3(1f))
      (b5f(8300001))
      (32ab(8400000(1200000)))
      (b969)
      (595f(8400000(1)))
      (595f(8400001(1)))
      (b9d0)
      (66(8200001))
      (105f(8300002))
      (32ab(8400001(1300000)))
      (9787)
      (1(28))
      (7c5f(4))
      (3329(8200000(1)))
      (7c5f)
      (7ca4(1))
      (7c7f(1))
      (66(8200001))
      (105f(8300002))
      (32ab(8400001(1300000)))
      (9787)
      (af08)
      (1(2))
    )
    (
      (3329(8200000(1)))
      (b907)
    )
    (
      (3329(8200000(1)))
      (b907)
    )
  )
)
0_______
52
behaviour
2
4
std
.
.
0
0
01000071 V signext_8_32 5 ".\src\SIGNEXT.VHD" 427 268 1
 behaviour 2401 41 0 0
12
0
12
00000004
1
.\src\SIGNEXT.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
29
0
29
12 ~ ~ 1 0
0
67
0
1
15 ~ dp32_types 10 4
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 2 1
1
68
1
1
15 ~ dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 3 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
signext_8_32
E 1552227815.706
4
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
Tpd 0 30 58 1 . 5
a 1 29 173 1 . 6
b 2 29 257 1 . 7
en 3 29 340 1 . 8
#SPECIFICATION 
#END
(unit (signext_8_32 0 4 (behaviour 1 10 ))
  (version v11)
  (time 1616691445.452 2021.03.25 20:57:25)
  (source (\.\\src\\SIGNEXT.VHD\(\Z:\\lab24\\project\\src\\SIGNEXT.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 5 \1.0 ns\ (architecture -1 ((d 1000)))))
    (port (internal a ~extproject3.dp32_types.bit_8 0 6 (architecture (in ))))
    (port (internal b ~extproject3.dp32_types.bus_bit_32 0 7 (architecture (out ))))
    (port (internal en ~extieee.std_logic_1164.std_logic 0 8 (architecture (in ))))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extproject3.dp32_types.bit_8 (project3 dp32_types bit_8)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.bus_bit_32 (project3 dp32_types bus_bit_32)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (process
      (b_driver(architecture 0 1 12 (process (target(1))(sensitivity(2)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (model
    (
      (d6(1(e)))
      (330b(8300002(3)))
      (3(22))
      (d6(1(f)))
      (3369(8300000(8)))
      (66(8200000))
      (105f(8300001))
      (35aa(7))
      (33a8(4400005))
      (9787)
      (d6(1(10)))
      (330b(8300000(3)))
      (3(17))
      (d6(1(11)))
      (3369(3200000(18)))
      (35a9(0(17)))
      (24ce(1f(8)))
      (66(8200000))
      (105f(8300001))
      (35aa(1f(8)))
      (33a8(4400005))
      (9787)
      (1(21))
      (d6(1(13)))
      (3369(3200001(18)))
      (35a9(0(17)))
      (24ce(1f(8)))
      (66(8200000))
      (105f(8300001))
      (35aa(1f(8)))
      (33a8(4400005))
      (9787)
      (d6(1(14)))
      (1(28))
      (d6(1(16)))
      (66(8200000))
      (105f(8300001))
      (7c5f(20))
      (8b87)
      (d6(1(17)))
      (d6(1(18)))
      (af08)
      (1)
    )
  )
)
0_______
52
behaviour
1
3
std
.
.
0
0
01000076 V reg_file_32_rrw 5 ".\src\REG_FILE.VHD" 3002 864 1
 behaviour 4905 41 0 0
12
0
12
00000004
1
.\src\REG_FILE.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
0
0
1
30
0
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
30
0
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
5
512
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 11 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 11 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
805371389 0
0
0
1
10
104
10
12 ~ ~ 11 0
0
54
0
2
0
0
0
0
1
15 STD STANDARD 75 4
1
1
1
24
8
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
8
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
0
29
12 ~ ~ 26 0
0
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 27 1
1
68
1
1
15 ~ dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 28 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
512
5
12 ~ ~ 29 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 11 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 11 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
805371389 0
0
0
1
29
0
29
12 ~ ~ 31 3
3
67
0
1
12 ~ ~ 29 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 32 4
4
68
1
1
15 ~ dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 33 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
512
5
12 ~ ~ 34 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 11 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
12 ~ ~ 0 0
1
0
0
0
1
12 ~ ~ 11 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
805371389 0
0
0
1
29
0
29
12 ~ ~ 36 6
6
67
0
1
12 ~ ~ 34 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 37 7
7
67
0
1
15 ~ dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 38 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
reg_file_32_rrw
E 1552227815.862
39
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
depth 0 30 59 1 . 5
Tpd 1 30 132 1 . 6
Tac 2 30 247 1 . 7
~std_logic_vector{{depth-1}~downto~0}~ 3 5 361 1 . 8
~NATURAL~range~{depth-1}~downto~0~ 4 5 664 1 . 8
"-" 11 10 931 0 . 0
~ANONYMOUS 12 24 999 0 . 0
~ANONYMOUS 13 24 1052 0 . 0
a1 26 29 1107 1 . 8
q1 27 29 1182 1 . 9
en1 28 29 1266 1 . 10
~std_logic_vector{{depth-1}~downto~0}~2 29 5 1356 1 . 11
~NATURAL~range~{depth-1}~downto~0~1 30 5 1661 1 . 11
a2 31 29 1930 1 . 11
q2 32 29 2006 1 . 12
en2 33 29 2090 1 . 13
~std_logic_vector{{depth-1}~downto~0}~4 34 5 2180 1 . 14
~NATURAL~range~{depth-1}~downto~0~3 35 5 2485 1 . 14
a3 36 29 2754 1 . 14
d3 37 29 2830 1 . 15
en3 38 29 2914 1 . 16
#SPECIFICATION 
#END
(unit (reg_file_32_rrw 0 4 (behaviour 1 18 ))
  (version v11)
  (time 1616691445.558 2021.03.25 20:57:25)
  (source (\.\\src\\REG_FILE.VHD\(\Z:\\lab24\\project\\src\\REG_FILE.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal depth ~extSTD.STANDARD.POSITIVE 0 5 (architecture -1 )))
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 6 \1.0 ns\ (architecture -1 ((d 1000)))))
    (generic (internal Tac ~extSTD.STANDARD.TIME 0 7 \1.0 ns\ (architecture -1 ((d 1000)))))
    (type (internal ~std_logic_vector{{depth-1}~downto~0}~ 0 8 (array ~extieee.std_logic_1164.std_logic ((downto (c 1 )(i 0))))))
    (port (internal a1 ~std_logic_vector{{depth-1}~downto~0}~ 0 8 (architecture (in ))))
    (port (internal q1 ~extproject3.dp32_types.bus_bit_32 0 9 (architecture (out ))))
    (port (internal en1 ~extieee.std_logic_1164.std_logic 0 10 (architecture (in ))))
    (type (internal ~std_logic_vector{{depth-1}~downto~0}~2 0 11 (array ~extieee.std_logic_1164.std_logic ((downto (c 2 )(i 0))))))
    (port (internal a2 ~std_logic_vector{{depth-1}~downto~0}~2 0 11 (architecture (in ))))
    (port (internal q2 ~extproject3.dp32_types.bus_bit_32 0 12 (architecture (out ))))
    (port (internal en2 ~extieee.std_logic_1164.std_logic 0 13 (architecture (in ))))
    (type (internal ~std_logic_vector{{depth-1}~downto~0}~4 0 14 (array ~extieee.std_logic_1164.std_logic ((downto (c 3 )(i 0))))))
    (port (internal a3 ~std_logic_vector{{depth-1}~downto~0}~4 0 14 (architecture (in ))))
    (port (internal d3 ~extproject3.dp32_types.bit_32 0 15 (architecture (in ))))
    (port (internal en3 ~extieee.std_logic_1164.std_logic 0 16 (architecture (in ))))
    (type (internal reg_addr 1 21 (scalar (to (i 0)(c 4)))))
    (type (internal register_array 1 22 (array ~extproject3.dp32_types.bit_32 ((to (i 0)(c 5))))))
    (variable (internal registers register_array 1 24 (process 0 (code 6))))
    (type (external ~extSTD.STANDARD.POSITIVE (STD STANDARD POSITIVE)))
    (type (external ~extSTD.STANDARD.INTEGER (STD STANDARD INTEGER)))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.bus_bit_32 (project3 dp32_types bus_bit_32)))
    (type (external ~extproject3.dp32_types.bit_32 (project3 dp32_types bit_32)))
    (type (external ~extSTD.STANDARD.NATURAL (STD STANDARD NATURAL)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (process
      (reg_file(architecture 0 1 20 (process (target(4)(1))(sensitivity(8)(7)(6)(5)(3)(2)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
      (external bits_to_natural (project3 dp32_types 1))
    )
  )
  (static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (model
    (
      (d6(1(1b)))
      (330b(8300008(3)))
      (3(f))
      (d6(1(1c)))
      (3369(8300007(20)))
      (b5f(8200003))
      (b5f(8300006))
      (32ab(8400002(1200000)))
      (b969)
      (595f(8400002(1)))
      (a(4000001))
      (7c5f(20))
      (3392(8400004))
      (7f7c(20))
      (d6(1(1d)))
      (d6(1(1e)))
      (330b(8300002(3)))
      (3(21))
      (d6(1(1f)))
      (b5f(8200003))
      (b5f(8300000))
      (32ab(8400000(1200000)))
      (b969)
      (595f(8400000(1)))
      (a(4000001))
      (7c5f(20))
      (3392(8400004))
      (7f69(20))
      (66(8200002))
      (105f(8300001))
      (7c5f(20))
      (9787)
      (1(27))
      (d6(1(21)))
      (66(8200001))
      (105f(8300001))
      (7c5f(20))
      (8b87)
      (d6(1(22)))
      (d6(1(23)))
      (330b(8300005(3)))
      (3(39))
      (d6(1(24)))
      (b5f(8200003))
      (b5f(8300003))
      (32ab(8400001(1200000)))
      (b969)
      (595f(8400001(1)))
      (a(4000001))
      (7c5f(20))
      (3392(8400004))
      (7f69(20))
      (66(8200002))
      (105f(8300004))
      (7c5f(20))
      (9787)
      (1(3f))
      (d6(1(26)))
      (66(8200001))
      (105f(8300004))
      (7c5f(20))
      (8b87)
      (d6(1(27)))
      (d6(1(28)))
      (af08)
      (1)
    )
    (
      (3329(8200000(1)))
      (b907)
    )
    (
      (3329(8200000(1)))
      (b907)
    )
    (
      (3329(8200000(1)))
      (b907)
    )
    (
      (3329(8200000(1)))
      (b907)
    )
    (
      (3329(8200000(1)))
      (b907)
    )
    (
      (d6(1(18)))
      (3369(3200000(20)))
      (7c5f)
      (3329(8200000(1)))
      (7ca5(1))
      (7c7f(20))
      (b907)
    )
  )
)
0_______
52
behaviour
4
9
std
.
.
0
0
01000075 V latch_buffer_32 5 ".\src\LTCH_BUF.VHD" 517 300 1
 behaviour 2142 41 0 0
12
0
12
00000004
1
.\src\LTCH_BUF.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
29
0
29
12 ~ ~ 1 0
0
67
0
1
15 ~ dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 2 1
1
68
1
1
15 ~ dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 3 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 4 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
latch_buffer_32
E 1552227816.018
5
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
Tpd 0 30 59 1 . 5
d 1 29 174 1 . 6
q 2 29 257 1 . 7
latch_en 3 29 340 1 . 8
out_en 4 29 430 1 . 9
#SPECIFICATION 
#END
(unit (latch_buffer_32 0 4 (behaviour 1 11 ))
  (version v11)
  (time 1616691445.634 2021.03.25 20:57:25)
  (source (\.\\src\\LTCH_BUF.VHD\(\Z:\\lab24\\project\\src\\LTCH_BUF.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 5 \1.0 ns\ (architecture -1 ((d 1000)))))
    (port (internal d ~extproject3.dp32_types.bit_32 0 6 (architecture (in ))))
    (port (internal q ~extproject3.dp32_types.bus_bit_32 0 7 (architecture (out ))))
    (port (internal latch_en ~extieee.std_logic_1164.std_logic 0 8 (architecture (in ))))
    (port (internal out_en ~extieee.std_logic_1164.std_logic 0 9 (architecture (in ))))
    (variable (internal latched_value ~extproject3.dp32_types.bit_32 1 14 (process 0 ((others(i 4))))))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extproject3.dp32_types.bit_32 (project3 dp32_types bit_32)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.bus_bit_32 (project3 dp32_types bus_bit_32)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (process
      (line__13(architecture 0 1 13 (process (target(1))(sensitivity(3)(2)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (model
    (
      (d6(1(10)))
      (330b(8300002(3)))
      (3(7))
      (d6(1(11)))
      (3369(8300000(20)))
      (337c(8200001(20)))
      (d6(1(12)))
      (d6(1(13)))
      (330b(8300003(3)))
      (3(11))
      (d6(1(14)))
      (3369(8200001(20)))
      (66(8200000))
      (105f(8300001))
      (7c5f(20))
      (9787)
      (1(17))
      (d6(1(16)))
      (66(8200000))
      (105f(8300001))
      (7c5f(20))
      (8b87)
      (d6(1(17)))
      (d6(1(18)))
      (af08)
      (1)
    )
  )
)
0_______
52
behaviour
2
4
std
.
.
0
0
01000062 V dp32 5 ".\src\DP32_RTL.VHD" 967 406 1
 RTL 38772 20858 0 0
12
0
12
00000004
1
.\src\DP32_RTL.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
29
0
29
12 ~ ~ 1 0
0
69
1
1
15 ~ dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 2 1
1
68
0
1
15 ~ dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 3 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 4 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 5 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 6 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 7 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 8 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 9 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
dp32
E 1552227816.331
10
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
Tpd 0 30 59 1 . 5
d_bus 1 29 174 1 . 6
a_bus 2 29 257 1 . 7
read 3 29 340 1 . 8
write 4 29 430 1 . 9
fetch 5 29 520 1 . 10
ready 6 29 610 1 . 11
phi1 7 29 700 1 . 12
phi2 8 29 790 1 . 13
reset 9 29 880 1 . 14
#SPECIFICATION 
#END
(unit (dp32 0 4 (RTL 1 16 ))
  (version v11)
  (time 1616691446.088 2021.03.25 20:57:26)
  (source (\.\\src\\DP32_RTL.VHD\(\Z:\\lab24\\project\\src\\DP32_RTL.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 5 \1.0 ns\ (architecture -1 ((d 1000)))))
    (port (internal d_bus ~extproject3.dp32_types.bus_bit_32 0 6 (architecture (inout ))))
    (port (internal a_bus ~extproject3.dp32_types.bit_32 0 7 (architecture (out ))))
    (port (internal read ~extieee.std_logic_1164.std_logic 0 8 (architecture (out ))))
    (port (internal write ~extieee.std_logic_1164.std_logic 0 9 (architecture (out ))))
    (port (internal fetch ~extieee.std_logic_1164.std_logic 0 10 (architecture (out ))))
    (port (internal ready ~extieee.std_logic_1164.std_logic 0 11 (architecture (in ))))
    (port (internal phi1 ~extieee.std_logic_1164.std_logic 0 12 (architecture (in ))))
    (port (internal phi2 ~extieee.std_logic_1164.std_logic 0 13 (architecture (in ))))
    (port (internal reset ~extieee.std_logic_1164.std_logic 0 14 (architecture (in ))))
    (signal (internal op1_bus ~extproject3.dp32_types.bus_bit_32 1 77 (architecture (uni ))))
    (signal (internal op2_bus ~extproject3.dp32_types.bus_bit_32 1 78 (architecture (uni ))))
    (signal (internal r_bus ~extproject3.dp32_types.bus_bit_32 1 79 (architecture (uni ))))
    (signal (internal ALU_CC ~extproject3.dp32_types.CC_bits 1 80 (architecture (uni ))))
    (signal (internal cc ~extproject3.dp32_types.CC_bits 1 81 (architecture (uni ))))
    (signal (internal current_instr ~extproject3.dp32_types.bit_32 1 82 (architecture (uni ))))
    (signal (alias instr_a1 ~extproject3.dp32_types.bit_8 1 83 (architecture (14(16(8))))))
    (signal (alias instr_a2 ~extproject3.dp32_types.bit_8 1 84 (architecture (14(24(8))))))
    (signal (alias instr_a3 ~extproject3.dp32_types.bit_8 1 85 (architecture (14(8(8))))))
    (signal (alias instr_op ~extproject3.dp32_types.bit_8 1 86 (architecture (14(0(8))))))
    (signal (alias instr_cm ~extproject3.dp32_types.cm_bits 1 87 (architecture (14(12(4))))))
    (signal (internal reg_a2 ~extproject3.dp32_types.bit_8 1 88 (architecture (uni ((others(i 2)))))))
    (signal (internal reg_result ~extproject3.dp32_types.bit_32 1 89 (architecture (uni ))))
    (signal (internal addr_latch_en ~extieee.std_logic_1164.std_logic 1 90 (architecture (uni ))))
    (signal (internal disp_latch_en ~extieee.std_logic_1164.std_logic 1 91 (architecture (uni ))))
    (signal (internal disp_out_en ~extieee.std_logic_1164.std_logic 1 92 (architecture (uni ))))
    (signal (internal d2_en ~extieee.std_logic_1164.std_logic 1 93 (architecture (uni ))))
    (signal (internal dr_en ~extieee.std_logic_1164.std_logic 1 94 (architecture (uni ))))
    (signal (internal instr_latch_en ~extieee.std_logic_1164.std_logic 1 95 (architecture (uni ))))
    (signal (internal immed_signext_en ~extieee.std_logic_1164.std_logic 1 96 (architecture (uni ))))
    (signal (internal ALU_op ~extproject3.alu_32_types.ALU_command 1 97 (architecture (uni ))))
    (signal (internal CC_latch_en ~extieee.std_logic_1164.std_logic 1 98 (architecture (uni ))))
    (signal (internal CC_comp_result ~extieee.std_logic_1164.std_logic 1 99 (architecture (uni ))))
    (signal (internal PC_latch_en ~extieee.std_logic_1164.std_logic 1 100 (architecture (uni ))))
    (signal (internal PC_out_en ~extieee.std_logic_1164.std_logic 1 101 (architecture (uni ))))
    (signal (internal reg_port1_en ~extieee.std_logic_1164.std_logic 1 102 (architecture (uni ))))
    (signal (internal reg_port2_en ~extieee.std_logic_1164.std_logic 1 103 (architecture (uni ))))
    (signal (internal reg_port3_en ~extieee.std_logic_1164.std_logic 1 104 (architecture (uni ))))
    (signal (internal reg_port2_mux_sel ~extieee.std_logic_1164.std_logic 1 105 (architecture (uni ))))
    (signal (internal reg_res_latch_en ~extieee.std_logic_1164.std_logic 1 106 (architecture (uni ))))
    (type (internal controller_state 1 156 (enum resetting fetch_0 fetch_1 fetch_2 decode disp_fetch_0 disp_fetch_1 disp_fetch_2 execute_0 execute_1 execute_2 (to (i 0)(i 10)))))
    (variable (internal state controller_state 1 160 (process 0 )))
    (variable (internal next_state controller_state 1 160 (process 0 )))
    (variable (internal write_back_pending ~extSTD.STANDARD.BOOLEAN 1 161 (process 0 )))
    (type (internal ~NATURAL~range~0~to~255~ 1 163 (scalar (to (i 0)(i 255)))))
    (type (internal ALU_op_select_table 1 162 (array ~extproject3.alu_32_types.ALU_command ((to (i 0)(i 255))))))
    (constant (internal ALU_op_select ALU_op_select_table 1 164 (process 0 ((0(i 7))(1(i 8))(2(i 9))(3(i 10))(16(i 7))(17(i 8))(18(i 9))(19(i 10))(4(i 2))(5(i 3))(6(i 4))(7(i 5))(others(i 0))))))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extproject3.dp32_types.bus_bit_32 (project3 dp32_types bus_bit_32)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.bit_32 (project3 dp32_types bit_32)))
    (type (external ~extSTD.STANDARD.POSITIVE (STD STANDARD POSITIVE)))
    (type (external ~extSTD.STANDARD.INTEGER (STD STANDARD INTEGER)))
    (type (external ~extproject3.dp32_types.CC_bits (project3 dp32_types CC_bits)))
    (type (external ~extproject3.alu_32_types.ALU_command (project3 alu_32_types ALU_command)))
    (type (external ~extproject3.dp32_types.cm_bits (project3 dp32_types cm_bits)))
    (type (external ~extproject3.dp32_types.bit_8 (project3 dp32_types bit_8)))
    (type (external ~extSTD.STANDARD.BOOLEAN (STD STANDARD BOOLEAN)))
    (type (external ~extSTD.STANDARD.NATURAL (STD STANDARD NATURAL)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (variable (external op_add(project3 dp32_types 2)))
    (variable (external op_sub(project3 dp32_types 3)))
    (variable (external op_mul(project3 dp32_types 4)))
    (variable (external op_div(project3 dp32_types 5)))
    (variable (external op_addq(project3 dp32_types 6)))
    (variable (external op_subq(project3 dp32_types 7)))
    (variable (external op_mulq(project3 dp32_types 8)))
    (variable (external op_divq(project3 dp32_types 9)))
    (variable (external op_land(project3 dp32_types 10)))
    (variable (external op_lor(project3 dp32_types 11)))
    (variable (external op_lxor(project3 dp32_types 12)))
    (variable (external op_lmask(project3 dp32_types 13)))
    (variable (external op_ldq(project3 dp32_types 16)))
    (variable (external op_stq(project3 dp32_types 17)))
    (variable (external op_ld(project3 dp32_types 14)))
    (variable (external op_st(project3 dp32_types 15)))
    (variable (external op_br(project3 dp32_types 18)))
    (variable (external op_bi(project3 dp32_types 20)))
    (variable (external op_brq(project3 dp32_types 19)))
    (variable (external op_biq(project3 dp32_types 21)))
    (process
      (state_machine(architecture 0 1 155 (process (target(38)(37)(36)(35)(34)(33)(32)(30)(29)(28)(27)(26)(25)(24)(23)(22)(4)(3)(2)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
      (external bits_to_int (project3 dp32_types 0))
    )
  )
  (component
    (reg_file_32_rrw
      (object
        (generic (internal depth ~extSTD.STANDARD.POSITIVE 1 18 (entity -1 )))
        (type (internal ~std_logic_vector{{depth-1}~downto~0}~ 1 19 (array ~extieee.std_logic_1164.std_logic ((downto (c 1 )(i 0))))))
        (port (internal a1 ~std_logic_vector{{depth-1}~downto~0}~ 1 19 (entity (in ))))
        (port (internal q1 ~extproject3.dp32_types.bus_bit_32 1 20 (entity (out ))))
        (port (internal en1 ~extieee.std_logic_1164.std_logic 1 21 (entity (in ))))
        (type (internal ~std_logic_vector{{depth-1}~downto~0}~2 1 22 (array ~extieee.std_logic_1164.std_logic ((downto (c 2 )(i 0))))))
        (port (internal a2 ~std_logic_vector{{depth-1}~downto~0}~2 1 22 (entity (in ))))
        (port (internal q2 ~extproject3.dp32_types.bus_bit_32 1 23 (entity (out ))))
        (port (internal en2 ~extieee.std_logic_1164.std_logic 1 24 (entity (in ))))
        (type (internal ~std_logic_vector{{depth-1}~downto~0}~4 1 25 (array ~extieee.std_logic_1164.std_logic ((downto (c 3 )(i 0))))))
        (port (internal a3 ~std_logic_vector{{depth-1}~downto~0}~4 1 25 (entity (in ))))
        (port (internal d3 ~extproject3.dp32_types.bit_32 1 26 (entity (in ))))
        (port (internal en3 ~extieee.std_logic_1164.std_logic 1 27 (entity (in ))))
      )
    )
    (mux2
      (object
        (generic (internal width ~extSTD.STANDARD.POSITIVE 1 30 (entity -1 )))
        (type (internal ~std_logic_vector{{width-1}~downto~0}~ 1 31 (array ~extieee.std_logic_1164.std_logic ((downto (c 4 )(i 0))))))
        (port (internal i0 ~std_logic_vector{{width-1}~downto~0}~ 1 31 (entity (in ))))
        (type (internal ~std_logic_vector{{width-1}~downto~0}~~1 1 31 (array ~extieee.std_logic_1164.std_logic ((downto (c 5 )(i 0))))))
        (port (internal i1 ~std_logic_vector{{width-1}~downto~0}~~1 1 31 (entity (in ))))
        (type (internal ~std_logic_vector{{width-1}~downto~0}~6 1 32 (array ~extieee.std_logic_1164.std_logic ((downto (c 6 )(i 0))))))
        (port (internal y ~std_logic_vector{{width-1}~downto~0}~6 1 32 (entity (out ))))
        (port (internal sel ~extieee.std_logic_1164.std_logic 1 33 (entity (in ))))
      )
    )
    (latch
      (object
        (generic (internal width ~extSTD.STANDARD.POSITIVE 1 60 (entity -1 )))
        (type (internal ~std_logic_vector{{width-1}~downto~0}~8 1 61 (array ~extieee.std_logic_1164.std_logic ((downto (c 7 )(i 0))))))
        (port (internal d ~std_logic_vector{{width-1}~downto~0}~8 1 61 (entity (in ))))
        (type (internal ~std_logic_vector{{width-1}~downto~0}~10 1 62 (array ~extieee.std_logic_1164.std_logic ((downto (c 8 )(i 0))))))
        (port (internal q ~std_logic_vector{{width-1}~downto~0}~10 1 62 (entity (out ))))
        (port (internal en ~extieee.std_logic_1164.std_logic 1 63 (entity (in ))))
      )
    )
    (PC_reg
      (object
        (port (internal d ~extproject3.dp32_types.bit_32 1 36 (entity (in ))))
        (port (internal q ~extproject3.dp32_types.bus_bit_32 1 37 (entity (out ))))
        (port (internal latch_en ~extieee.std_logic_1164.std_logic 1 38 (entity (in ))))
        (port (internal out_en ~extieee.std_logic_1164.std_logic 1 39 (entity (in ))))
        (port (internal reset ~extieee.std_logic_1164.std_logic 1 40 (entity (in ))))
      )
    )
    (ALU_32
      (object
        (port (internal operand1 ~extproject3.dp32_types.bit_32 1 43 (entity (in ))))
        (port (internal operand2 ~extproject3.dp32_types.bit_32 1 44 (entity (in ))))
        (port (internal result ~extproject3.dp32_types.bus_bit_32 1 45 (entity (out ))))
        (port (internal cond_code ~extproject3.dp32_types.CC_bits 1 46 (entity (out ))))
        (port (internal command ~extproject3.alu_32_types.ALU_command 1 47 (entity (in ))))
      )
    )
    (cond_code_comparator
      (object
        (port (internal cc ~extproject3.dp32_types.CC_bits 1 50 (entity (in ))))
        (port (internal cm ~extproject3.dp32_types.cm_bits 1 51 (entity (in ))))
        (port (internal result ~extieee.std_logic_1164.std_logic 1 52 (entity (out ))))
      )
    )
    (buffer_32
      (object
        (port (internal a ~extproject3.dp32_types.bit_32 1 55 (entity (in ))))
        (port (internal b ~extproject3.dp32_types.bus_bit_32 1 56 (entity (out ))))
        (port (internal en ~extieee.std_logic_1164.std_logic 1 57 (entity (in ))))
      )
    )
    (latch_buffer_32
      (object
        (port (internal d ~extproject3.dp32_types.bit_32 1 67 (entity (in ))))
        (port (internal q ~extproject3.dp32_types.bus_bit_32 1 68 (entity (out ))))
        (port (internal latch_en ~extieee.std_logic_1164.std_logic 1 69 (entity (in ))))
        (port (internal out_en ~extieee.std_logic_1164.std_logic 1 70 (entity (in ))))
      )
    )
    (signext_8_32
      (object
        (port (internal a ~extproject3.dp32_types.bit_8 1 73 (entity (in ))))
        (port (internal b ~extproject3.dp32_types.bus_bit_32 1 74 (entity (out ))))
        (port (internal en ~extieee.std_logic_1164.std_logic 1 75 (entity (in ))))
      )
    )
  )
  (instantiation reg_file 1 108 (component reg_file_32_rrw)
    (generic
      ((depth)((i 8)))
    )
    (port
      ((a1)(instr_a1))
      ((q1)(op1_bus))
      ((en1)(reg_port1_en))
      ((a2)(reg_a2))
      ((q2)(op2_bus))
      ((en2)(reg_port2_en))
      ((a3)(instr_a3))
      ((d3)(reg_result))
      ((en3)(reg_port3_en))
    )
    (use (entity project3 reg_file_32_rrw)
      (port
        ((a1)(a1))
        ((q1)(q1))
        ((en1)(en1))
        ((a2)(a2))
        ((q2)(q2))
        ((en2)(en2))
        ((a3)(a3))
        ((d3)(d3))
        ((en3)(en3))
      )
    )
  )
  (instantiation reg_port2_mux 1 113 (component mux2)
    (generic
      ((width)((i 8)))
    )
    (port
      ((i0)(instr_a2))
      ((i1)(instr_a3))
      ((y)(reg_a2))
      ((sel)(reg_port2_mux_sel))
    )
    (use (entity project3 mux2)
      (port
        ((i0)(i0))
        ((i1)(i1))
        ((y)(y))
        ((sel)(sel))
      )
    )
  )
  (instantiation reg_res_latch 1 118 (component latch)
    (generic
      ((width)((i 32)))
    )
    (port
      ((d)(r_bus))
      ((q)(reg_result))
      ((en)(reg_res_latch_en))
    )
    (use (entity project3 latch)
      (port
        ((d)(d))
        ((q)(q))
        ((en)(en))
      )
    )
  )
  (instantiation PC 1 121 (component PC_reg)
    (port
      ((d)(r_bus))
      ((q)(op1_bus))
      ((latch_en)(PC_latch_en))
      ((out_en)(PC_out_en))
      ((reset)(reset))
    )
    (use (entity project3 PC_reg)
    )
  )
  (instantiation ALU 1 125 (component ALU_32)
    (port
      ((operand1)(op1_bus))
      ((operand2)(op2_bus))
      ((result)(r_bus))
      ((cond_code)(ALU_CC))
      ((command)(ALU_op))
    )
    (use (entity project3 ALU_32)
    )
  )
  (instantiation CC_reg 1 129 (component latch)
    (generic
      ((width)((i 3)))
    )
    (port
      ((d)(ALU_CC))
      ((q)(cc))
      ((en)(CC_latch_en))
    )
    (use (entity project3 latch)
      (port
        ((d)(d))
        ((q)(q))
        ((en)(en))
      )
    )
  )
  (instantiation CC_comp 1 132 (component cond_code_comparator)
    (port
      ((cc)(cc))
      ((cm)(instr_cm))
      ((result)(CC_comp_result))
    )
    (use (entity project3 cond_code_comparator)
    )
  )
  (instantiation dr_buffer 1 134 (component buffer_32)
    (port
      ((a)(d_bus))
      ((b)(r_bus))
      ((en)(dr_en))
    )
    (use (entity project3 buffer_32)
    )
  )
  (instantiation d2_buffer 1 136 (component buffer_32)
    (port
      ((a)(op2_bus))
      ((b)(d_bus))
      ((en)(d2_en))
    )
    (use (entity project3 buffer_32)
    )
  )
  (instantiation disp_latch 1 139 (component latch_buffer_32)
    (port
      ((d)(d_bus))
      ((q)(op2_bus))
      ((latch_en)(disp_latch_en))
      ((out_en)(disp_out_en))
    )
    (use (entity project3 latch_buffer_32)
    )
  )
  (instantiation addr_latch 1 143 (component latch)
    (generic
      ((width)((i 32)))
    )
    (port
      ((d)(r_bus))
      ((q)(a_bus))
      ((en)(addr_latch_en))
    )
    (use (entity project3 latch)
      (port
        ((d)(d))
        ((q)(q))
        ((en)(en))
      )
    )
  )
  (instantiation instr_latch 1 147 (component latch)
    (generic
      ((width)((i 32)))
    )
    (port
      ((d)(r_bus))
      ((q)(current_instr))
      ((en)(instr_latch_en))
    )
    (use (entity project3 latch)
      (port
        ((d)(d))
        ((q)(q))
        ((en)(en))
      )
    )
  )
  (instantiation immed_signext 1 151 (component signext_8_32)
    (port
      ((a)(instr_a2))
      ((b)(op2_bus))
      ((en)(immed_signext_en))
    )
    (use (entity project3 signext_8_32)
    )
  )
  (static
    (105 108 108 101 103 97 108 32 105 110 115 116 114 117 99 116 105 111 110 )
    (114 101 97 99 104 101 100 32 115 116 97 116 101 32 101 120 101 99 117 116 101 95 48 32 )
    (119 104 101 110 32 98 114 113 32 111 114 32 98 105 113 32 110 111 116 32 116 97 107 101 110 )
  )
  (model
    (
      (2c83(2200002(8)))
      (2c83(2200001(8)))
      (2c83(2200000(1)))
      (b9ac)
      (d6(1(b7)))
      (105f(8300006))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300006(3)))
      (2(d))
      (b508)
      (1(9))
      (d6(1(bb)))
      (330b(8300008(3)))
      (3(74))
      (d6(1(bc)))
      (336c(8200001))
      (d6(1(c0)))
      (7c5f(2))
      (66(8200000))
      (105f(8300002))
      (9987)
      (d6(1(c1)))
      (7c5f(2))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(c2)))
      (7c5f(2))
      (66(8200000))
      (105f(8300003))
      (9987)
      (d6(1(c6)))
      (7c5f(2))
      (66(8200000))
      (105f(8300016))
      (9987)
      (d6(1(c7)))
      (7c5f(2))
      (66(8200000))
      (105f(8300017))
      (9987)
      (d6(1(c8)))
      (7c5f(2))
      (66(8200000))
      (105f(8300018))
      (9987)
      (d6(1(c9)))
      (7c5f(2))
      (66(8200000))
      (105f(8300019))
      (9987)
      (d6(1(ca)))
      (7c5f(2))
      (66(8200000))
      (105f(830001a))
      (9987)
      (d6(1(cb)))
      (7c5f(2))
      (66(8200000))
      (105f(830001b))
      (9987)
      (d6(1(cc)))
      (7c5f(2))
      (66(8200000))
      (105f(830001c))
      (9987)
      (d6(1(cd)))
      (7c5f)
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(ce)))
      (7c5f(2))
      (66(8200000))
      (105f(830001e))
      (9987)
      (d6(1(cf)))
      (7c5f(2))
      (66(8200000))
      (105f(8300020))
      (9987)
      (d6(1(d0)))
      (7c5f(2))
      (66(8200000))
      (105f(8300021))
      (9987)
      (d6(1(d1)))
      (7c5f(2))
      (66(8200000))
      (105f(8300022))
      (9987)
      (d6(1(d2)))
      (7c5f(2))
      (66(8200000))
      (105f(8300023))
      (9987)
      (d6(1(d3)))
      (7c5f(2))
      (66(8200000))
      (105f(8300024))
      (9987)
      (d6(1(d4)))
      (7c5f(2))
      (66(8200000))
      (105f(8300025))
      (9987)
      (d6(1(d5)))
      (7c5f(2))
      (66(8200000))
      (105f(8300026))
      (9987)
      (d6(1(d9)))
      (336c(8200003))
      (1(78))
      (d6(1(dc)))
      (5f(8200002))
      (6c(8200001))
      (d6(1(dd)))
      (d6(1(e2)))
      (5f(8200001))
      (6c(2200000))
      (330b(2200000))
      (3(90))
      (d6(1(e7)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(86))
      (b508)
      (1(82))
      (d6(1(e8)))
      (330b(8300008(2)))
      (3(8c))
      (d6(1(e9)))
      (336c(8200002(1)))
      (1(8f))
      (d6(1(eb)))
      (336c(8200002))
      (d6(1(ec)))
      (1(451))
      (330b(2200000(1)))
      (3(f1))
      (d6(1(f2)))
      (7c5f(2))
      (66(8200000))
      (105f(8300022))
      (9987)
      (d6(1(f3)))
      (7c5f(2))
      (66(8200000))
      (105f(8300025))
      (9987)
      (d6(1(f4)))
      (7c5f(2))
      (66(8200000))
      (105f(8300023))
      (9987)
      (d6(1(f5)))
      (7c5f(2))
      (66(8200000))
      (105f(830001c))
      (9987)
      (d6(1(f6)))
      (7c5f(2))
      (66(8200000))
      (105f(8300018))
      (9987)
      (d6(1(f7)))
      (7c5f(2))
      (66(8200000))
      (105f(830001a))
      (9987)
      (d6(1(f8)))
      (7c5f(2))
      (66(8200000))
      (105f(8300002))
      (9987)
      (d6(1(f9)))
      (7c5f(2))
      (66(8200000))
      (105f(8300003))
      (9987)
      (d6(1(fa)))
      (7c5f(2))
      (66(8200000))
      (105f(8300019))
      (9987)
      (d6(1(fe)))
      (5f(8200003))
      (3(c8))
      (d6(1(ff)))
      (7c5f(3))
      (66(8200000))
      (105f(8300024))
      (9987)
      (d6(1(100)))
      (d6(1(104)))
      (7c5f(3))
      (66(8200000))
      (105f(8300021))
      (9987)
      (d6(1(105)))
      (7c5f(1))
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(107)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(db))
      (b508)
      (1(d7))
      (d6(1(108)))
      (7c5f(3))
      (66(8200000))
      (105f(8300016))
      (9987)
      (d6(1(109)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(e9))
      (b508)
      (1(e5))
      (d6(1(10a)))
      (7c5f(2))
      (66(8200000))
      (105f(8300016))
      (9987)
      (d6(1(10c)))
      (336c(8200002(2)))
      (1(451))
      (330b(2200000(2)))
      (3(12c))
      (d6(1(113)))
      (5f(8200003))
      (3(fe))
      (d6(1(114)))
      (7c5f(2))
      (66(8200000))
      (105f(8300024))
      (9987)
      (d6(1(115)))
      (336c(8200003))
      (d6(1(116)))
      (d6(1(11a)))
      (7c5f(6))
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(11b)))
      (7c5f(3))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(11c)))
      (7c5f(3))
      (66(8200000))
      (105f(8300002))
      (9987)
      (d6(1(11e)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(116))
      (b508)
      (1(112))
      (d6(1(11f)))
      (7c5f(3))
      (66(8200000))
      (105f(8300020))
      (9987)
      (d6(1(120)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(124))
      (b508)
      (1(120))
      (d6(1(121)))
      (7c5f(2))
      (66(8200000))
      (105f(8300020))
      (9987)
      (d6(1(123)))
      (336c(8200002(3)))
      (1(451))
      (330b(2200000(3)))
      (3(163))
      (d6(1(129)))
      (7c5f(2))
      (66(8200000))
      (105f(8300021))
      (9987)
      (d6(1(12a)))
      (7c5f)
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(12e)))
      (7c5f(3))
      (66(8200000))
      (105f(830001a))
      (9987)
      (d6(1(130)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(146))
      (b508)
      (1(142))
      (d6(1(131)))
      (7c5f(3))
      (66(8200000))
      (105f(830001b))
      (9987)
      (d6(1(132)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(154))
      (b508)
      (1(150))
      (d6(1(133)))
      (7c5f(2))
      (66(8200000))
      (105f(830001b))
      (9987)
      (d6(1(135)))
      (330b(8300005(3)))
      (3(15f))
      (d6(1(136)))
      (336c(8200002(4)))
      (1(162))
      (d6(1(138)))
      (336c(8200002(3)))
      (d6(1(139)))
      (1(451))
      (330b(2200000(4)))
      (3(1cb))
      (d6(1(13f)))
      (7c5f(2))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(140)))
      (7c5f(2))
      (66(8200000))
      (105f(8300002))
      (9987)
      (d6(1(141)))
      (7c5f(2))
      (66(8200000))
      (105f(830001a))
      (9987)
      (d6(1(145)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(17d))
      (b508)
      (1(179))
      (d6(1(149)))
      (3369(8300012(8)))
      (337c(2200001(8)))
      (3212(4200001(2200001)))
      (2(19c))
      (3212(4200002(2200001)))
      (2(19c))
      (3212(4200003(2200001)))
      (2(19c))
      (3212(4200004(2200001)))
      (2(19c))
      (3212(4200005(2200001)))
      (2(19c))
      (3212(4200006(2200001)))
      (2(19c))
      (3212(4200007(2200001)))
      (2(19c))
      (3212(4200008(2200001)))
      (2(19c))
      (3212(4200009(2200001)))
      (2(19c))
      (3212(420000a(2200001)))
      (2(19c))
      (3212(420000b(2200001)))
      (2(19c))
      (3212(420000c(2200001)))
      (2(19c))
      (3212(420000d(2200001)))
      (2(19c))
      (3212(420000e(2200001)))
      (3(19f))
      (d6(1(14e)))
      (336c(8200002(8)))
      (1(1c9))
      (3212(420000f(2200001)))
      (2(1a3))
      (3212(4200010(2200001)))
      (3(1a6))
      (d6(1(150)))
      (336c(8200002(5)))
      (1(1c9))
      (3212(4200011(2200001)))
      (2(1aa))
      (3212(4200012(2200001)))
      (3(1b4))
      (d6(1(152)))
      (330b(830001f(3)))
      (3(1b0))
      (d6(1(153)))
      (336c(8200002(5)))
      (1(1b3))
      (d6(1(155)))
      (336c(8200002(8)))
      (d6(1(157)))
      (1(1c9))
      (3212(4200013(2200001)))
      (2(1b8))
      (3212(4200014(2200001)))
      (3(1c2))
      (d6(1(159)))
      (330b(830001f(3)))
      (3(1be))
      (d6(1(15a)))
      (336c(8200002(8)))
      (1(1c1))
      (d6(1(15d)))
      (336c(8200002(1)))
      (d6(1(15e)))
      (1(1c9))
      (d6(1(160)))
      (7c5f(1))
      (3369(3200000(13)))
      (35a9(1(13)))
      (b787)
      (d6(1(161)))
      (336c(8200002(1)))
      (d6(1(162)))
      (1(451))
      (330b(2200000(5)))
      (3(1f6))
      (d6(1(169)))
      (7c5f(3))
      (66(8200000))
      (105f(8300021))
      (9987)
      (d6(1(16a)))
      (7c5f(1))
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(16c)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(1e0))
      (b508)
      (1(1dc))
      (d6(1(16d)))
      (7c5f(3))
      (66(8200000))
      (105f(8300016))
      (9987)
      (d6(1(16e)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(1ee))
      (b508)
      (1(1ea))
      (d6(1(16f)))
      (7c5f(2))
      (66(8200000))
      (105f(8300016))
      (9987)
      (d6(1(171)))
      (336c(8200002(6)))
      (1(451))
      (330b(2200000(6)))
      (3(226))
      (d6(1(177)))
      (7c5f(6))
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(178)))
      (7c5f(3))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(179)))
      (7c5f(3))
      (66(8200000))
      (105f(8300002))
      (9987)
      (d6(1(17b)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(210))
      (b508)
      (1(20c))
      (d6(1(17c)))
      (7c5f(3))
      (66(8200000))
      (105f(8300020))
      (9987)
      (d6(1(17d)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(21e))
      (b508)
      (1(21a))
      (d6(1(17e)))
      (7c5f(2))
      (66(8200000))
      (105f(8300020))
      (9987)
      (d6(1(180)))
      (336c(8200002(7)))
      (1(451))
      (330b(2200000(7)))
      (3(258))
      (d6(1(186)))
      (7c5f(2))
      (66(8200000))
      (105f(8300021))
      (9987)
      (d6(1(187)))
      (7c5f)
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(18b)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(23b))
      (b508)
      (1(237))
      (d6(1(18c)))
      (7c5f(3))
      (66(8200000))
      (105f(8300017))
      (9987)
      (d6(1(18d)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(249))
      (b508)
      (1(245))
      (d6(1(18e)))
      (7c5f(2))
      (66(8200000))
      (105f(8300017))
      (9987)
      (d6(1(190)))
      (330b(8300005(3)))
      (3(254))
      (d6(1(191)))
      (336c(8200002(8)))
      (1(257))
      (d6(1(193)))
      (336c(8200002(7)))
      (d6(1(194)))
      (1(451))
      (330b(2200000(8)))
      (3(3c4))
      (d6(1(19a)))
      (7c5f(2))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(19b)))
      (7c5f(2))
      (66(8200000))
      (105f(8300002))
      (9987)
      (d6(1(19d)))
      (3369(8300012(8)))
      (337c(2200002(8)))
      (3212(4200001(2200002)))
      (2(27f))
      (3212(4200002(2200002)))
      (2(27f))
      (3212(4200003(2200002)))
      (2(27f))
      (3212(4200004(2200002)))
      (2(27f))
      (3212(4200005(2200002)))
      (2(27f))
      (3212(4200006(2200002)))
      (2(27f))
      (3212(4200007(2200002)))
      (2(27f))
      (3212(4200008(2200002)))
      (2(27f))
      (3212(4200009(2200002)))
      (2(27f))
      (3212(420000a(2200002)))
      (2(27f))
      (3212(420000b(2200002)))
      (2(27f))
      (3212(420000c(2200002)))
      (3(2e6))
      (d6(1(1a2)))
      (7c5f(3))
      (66(8200000))
      (105f(8300022))
      (9987)
      (d6(1(1a3)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200005(8)))
      (35aa(7))
      (7c12(1))
      (4(291(1)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200006(8)))
      (35aa(7))
      (7c12(1))
      (b94b)
      (4(298(1)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200007(8)))
      (35aa(7))
      (7c12(1))
      (b94b)
      (4(29f(1)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200008(8)))
      (35aa(7))
      (7c12(1))
      (b94b)
      (3(2a6))
      (d6(1(1a6)))
      (7c5f(3))
      (66(8200000))
      (105f(830001c))
      (9987)
      (1(2b1))
      (d6(1(1a9)))
      (7c5f(2))
      (66(8200000))
      (105f(8300025))
      (9987)
      (d6(1(1ab)))
      (7c5f(3))
      (66(8200000))
      (105f(8300023))
      (9987)
      (d6(1(1ac)))
      (d6(1(1ae)))
      (b5f(8200004))
      (3369(8300012(8)))
      (35aa(7))
      (a(4000001))
      (22cd(0(ff)))
      (b995)
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(1b0)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(2c4))
      (b508)
      (1(2c0))
      (d6(1(1b2)))
      (7c5f(3))
      (66(8200000))
      (105f(830001e))
      (9987)
      (d6(1(1b4)))
      (7c5f(3))
      (66(8200000))
      (105f(8300026))
      (9987)
      (d6(1(1b5)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(2d7))
      (b508)
      (1(2d3))
      (d6(1(1b6)))
      (7c5f(2))
      (66(8200000))
      (105f(830001e))
      (9987)
      (d6(1(1b7)))
      (7c5f(2))
      (66(8200000))
      (105f(8300026))
      (9987)
      (d6(1(1b9)))
      (336c(8200002(1)))
      (d6(1(1ba)))
      (336c(8200003(1)))
      (1(3c2))
      (3212(420000f(2200002)))
      (2(2ee))
      (3212(4200010(2200002)))
      (2(2ee))
      (3212(420000d(2200002)))
      (2(2ee))
      (3212(420000e(2200002)))
      (3(331))
      (d6(1(1be)))
      (7c5f(3))
      (66(8200000))
      (105f(8300022))
      (9987)
      (d6(1(1bf)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(420000f(8)))
      (35aa(7))
      (7c12(1))
      (4(300(1)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200010(8)))
      (35aa(7))
      (7c12(1))
      (b94b)
      (3(307))
      (d6(1(1c1)))
      (7c5f(3))
      (66(8200000))
      (105f(8300018))
      (9987)
      (1(30d))
      (d6(1(1c4)))
      (7c5f(3))
      (66(8200000))
      (105f(830001c))
      (9987)
      (d6(1(1c5)))
      (d6(1(1c6)))
      (7c5f(7))
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(1c8)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(31b))
      (b508)
      (1(317))
      (d6(1(1c9)))
      (7c5f(3))
      (66(8200000))
      (105f(8300016))
      (9987)
      (d6(1(1ca)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(329))
      (b508)
      (1(325))
      (d6(1(1cb)))
      (7c5f(2))
      (66(8200000))
      (105f(8300016))
      (9987)
      (d6(1(1cd)))
      (336c(8200002(9)))
      (1(3c2))
      (3212(4200011(2200002)))
      (2(339))
      (3212(4200012(2200002)))
      (2(339))
      (3212(4200013(2200002)))
      (2(339))
      (3212(4200014(2200002)))
      (3(3c2))
      (d6(1(1d1)))
      (330b(830001f(3)))
      (3(383))
      (d6(1(1d2)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200011(8)))
      (35aa(7))
      (7c12(1))
      (3(34e))
      (d6(1(1d3)))
      (7c5f(3))
      (66(8200000))
      (105f(8300021))
      (9987)
      (d6(1(1d4)))
      (7c5f(3))
      (66(8200000))
      (105f(8300018))
      (9987)
      (1(37d))
      (d6(1(1d5)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200012(8)))
      (35aa(7))
      (7c12(1))
      (3(360))
      (d6(1(1d6)))
      (7c5f(3))
      (66(8200000))
      (105f(8300022))
      (9987)
      (d6(1(1d7)))
      (7c5f(3))
      (66(8200000))
      (105f(8300018))
      (9987)
      (1(37d))
      (d6(1(1d8)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200013(8)))
      (35aa(7))
      (7c12(1))
      (3(372))
      (d6(1(1d9)))
      (7c5f(3))
      (66(8200000))
      (105f(8300021))
      (9987)
      (d6(1(1da)))
      (7c5f(3))
      (66(8200000))
      (105f(830001c))
      (9987)
      (1(37d))
      (d6(1(1dc)))
      (7c5f(3))
      (66(8200000))
      (105f(8300022))
      (9987)
      (d6(1(1dd)))
      (7c5f(3))
      (66(8200000))
      (105f(830001c))
      (9987)
      (d6(1(1de)))
      (d6(1(1df)))
      (7c5f(7))
      (66(8200000))
      (105f(830001d))
      (9987)
      (1(3a3))
      (d6(1(1e1)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200011(8)))
      (35aa(7))
      (7c12(1))
      (4(390(1)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200012(8)))
      (35aa(7))
      (7c12(1))
      (b94b)
      (2(398))
      (7c5f(2))
      (3369(3200001(18)))
      (35a9(1(18)))
      (3369(3200002(19)))
      (35a9(1(19)))
      (b98b)
      (b787)
      (d6(1(1e5)))
      (7c5f(3))
      (66(8200000))
      (105f(8300021))
      (9987)
      (d6(1(1e6)))
      (7c5f(6))
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(1e7)))
      (d6(1(1e9)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(3ac))
      (b508)
      (1(3a8))
      (d6(1(1ea)))
      (7c5f(3))
      (66(8200000))
      (105f(8300020))
      (9987)
      (d6(1(1eb)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(3ba))
      (b508)
      (1(3b6))
      (d6(1(1ec)))
      (7c5f(2))
      (66(8200000))
      (105f(8300020))
      (9987)
      (d6(1(1ee)))
      (336c(8200002(1)))
      (1(3c2))
      (d6(1(1f2)))
      (1(451))
      (330b(2200000(9)))
      (3(41d))
      (d6(1(1fa)))
      (7c5f(2))
      (66(8200000))
      (105f(8300022))
      (9987)
      (d6(1(1fb)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(420000f(8)))
      (35aa(7))
      (7c12(1))
      (4(3d8(1)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(4200010(8)))
      (35aa(7))
      (7c12(1))
      (b94b)
      (3(3df))
      (d6(1(1fd)))
      (7c5f(2))
      (66(8200000))
      (105f(8300018))
      (9987)
      (1(3e5))
      (d6(1(200)))
      (7c5f(2))
      (66(8200000))
      (105f(830001c))
      (9987)
      (d6(1(201)))
      (d6(1(203)))
      (7c5f)
      (66(8200000))
      (105f(830001d))
      (9987)
      (d6(1(206)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(420000f(8)))
      (35aa(7))
      (7c12(1))
      (4(3f7(1)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(420000d(8)))
      (35aa(7))
      (7c12(1))
      (b94b)
      (3(403))
      (d6(1(207)))
      (7c5f(2))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(208)))
      (7c5f(3))
      (66(8200000))
      (105f(8300002))
      (9987)
      (1(41a))
      (d6(1(20a)))
      (7c5f(3))
      (66(8200000))
      (105f(8300025))
      (9987)
      (d6(1(20b)))
      (7c5f(3))
      (7c5f(2))
      (66(8200000))
      (b931)
      (105f(8300023))
      (9987)
      (d6(1(20c)))
      (7c5f(3))
      (66(8200000))
      (105f(8300019))
      (9987)
      (d6(1(20d)))
      (7c5f(3))
      (66(8200000))
      (105f(8300003))
      (9987)
      (d6(1(20e)))
      (d6(1(210)))
      (336c(8200002(a)))
      (1(451))
      (d6(1(217)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(420000f(8)))
      (35aa(7))
      (7c12(1))
      (4(42a(1)))
      (3369(8300012(8)))
      (35aa(7))
      (3369(420000d(8)))
      (35aa(7))
      (7c12(1))
      (b94b)
      (3(44f))
      (d6(1(218)))
      (7c5f(3))
      (66(8200000))
      (105f(830001a))
      (9987)
      (d6(1(219)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(3)))
      (2(439))
      (b508)
      (1(435))
      (d6(1(21b)))
      (7c5f(3))
      (66(8200000))
      (105f(8300026))
      (9987)
      (d6(1(21c)))
      (105f(8300007))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300007(2)))
      (2(447))
      (b508)
      (1(443))
      (d6(1(21d)))
      (7c5f(2))
      (66(8200000))
      (105f(8300026))
      (9987)
      (d6(1(21e)))
      (336c(8200003(1)))
      (d6(1(21f)))
      (d6(1(221)))
      (336c(8200002(1)))
      (d6(1(223)))
      (d6(1(224)))
      (1(4))
    )
    (
      (3329(8200005(1)))
      (b907)
    )
    (
      (3329(8200005(1)))
      (b907)
    )
    (
      (3329(8200005(1)))
      (b907)
    )
    (
      (3329(8200005(1)))
      (b907)
    )
    (
      (3329(8200005(1)))
      (b907)
    )
    (
      (3329(8200005(1)))
      (b907)
    )
    (
      (3329(8200005(1)))
      (b907)
    )
    (
      (3329(8200005(1)))
      (b907)
    )
  )
)
141_____
52
RTL
5
39
std
.
.
1
1
18
reg_file_32_rrw
0
18
13 ~ ~ 0 0
17
0
1
30
depth
0
30
13 ~ ~ 1 0
18
5
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
0
1
5
~std_logic_vector{{depth-1}~downto~0}~
512
5
13 ~ ~ 2 0
19
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
13 ~ ~ 1 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{depth-1}~downto~0~
520
5
13 ~ ~ 3 0
19
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
13 ~ ~ 1 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
805371389 0
0
1
10
"-"
8
10
13 ~ ~ 4 0
0
-1
54
0
2
0
0
0
0
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
1
10
"-"
8
10
13 ~ ~ 7 0
0
-1
54
0
2
0
0
0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
10
"-"
104
10
13 ~ ~ 10 0
0
-1
54
0
2
0
0
0
0
1
15 STD STANDARD 75 4
1
1
10
"-"
8
10
13 ~ ~ 13 0
0
-1
55
0
2
0
0
0
0
1
15 STD STANDARD 102 0
0
15 STD STANDARD 76 5
1
10
"-"
8
10
13 ~ ~ 16 0
0
-1
55
0
2
0
0
0
0
1
15 STD STANDARD 76 5
1
1
10
"-"
8
10
13 ~ ~ 19 0
0
-1
56
0
2
0
0
0
0
1
15 STD STANDARD 86 7
0
15 STD STANDARD 77 6
1
10
"-"
8
10
13 ~ ~ 22 0
0
-1
56
0
2
0
0
0
0
1
15 STD STANDARD 77 6
1
1
29
a1
0
29
13 ~ ~ 25 0
19
39
67
0
1
13 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
1
29
q1
0
29
13 ~ ~ 26 0
20
40
68
1
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
1
29
en1
0
29
13 ~ ~ 27 0
21
41
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{depth-1}~downto~0}~2
512
5
13 ~ ~ 28 1
22
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
13 ~ ~ 1 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{depth-1}~downto~0~1
520
5
13 ~ ~ 29 0
22
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
13 ~ ~ 1 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
805371389 0
0
1
29
a2
0
29
13 ~ ~ 30 0
22
42
67
0
1
13 ~ ~ 28 1
0
15 ieee std_logic_1164 5 3
0
1
29
q2
0
29
13 ~ ~ 31 0
23
43
68
1
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
1
29
en2
0
29
13 ~ ~ 32 0
24
44
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{depth-1}~downto~0}~4
512
5
13 ~ ~ 33 2
25
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
13 ~ ~ 1 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{depth-1}~downto~0~3
520
5
13 ~ ~ 34 0
25
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
depth
0
0
0
1
30
13 ~ ~ 1 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 34 0
805371389 0
0
1
29
a3
0
29
13 ~ ~ 35 0
25
45
67
0
1
13 ~ ~ 33 2
0
15 ieee std_logic_1164 5 3
0
1
29
d3
0
29
13 ~ ~ 36 0
26
46
67
0
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
1
29
en3
0
29
13 ~ ~ 37 0
27
47
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
9
1
18
mux2
0
18
13 ~ ~ 38 0
29
1
1
30
width
0
30
13 ~ ~ 39 0
30
5
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
0
1
5
~std_logic_vector{{width-1}~downto~0}~~1
512
5
13 ~ ~ 40 3
31
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 39 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{width-1}~downto~0~
520
5
13 ~ ~ 41 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 39 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
805371389 0
0
1
29
i0
0
29
13 ~ ~ 42 0
31
39
67
0
1
13 ~ ~ 40 3
0
15 ieee std_logic_1164 5 3
0
1
29
i1
0
29
13 ~ ~ 43 0
31
40
67
0
1
13 ~ ~ 40 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{width-1}~downto~0}~6
512
5
13 ~ ~ 44 4
32
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 39 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 45 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{width-1}~downto~0~5
520
5
13 ~ ~ 45 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 39 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 45 0
805371389 0
0
1
29
y
0
29
13 ~ ~ 46 0
32
41
68
0
1
13 ~ ~ 44 4
0
15 ieee std_logic_1164 5 3
0
1
29
sel
0
29
13 ~ ~ 47 0
33
42
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
4
1
18
PC_reg
0
18
13 ~ ~ 48 0
35
3
1
29
d
0
29
13 ~ ~ 49 0
36
39
67
0
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
1
29
q
0
29
13 ~ ~ 50 0
37
40
68
1
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
1
29
latch_en
0
29
13 ~ ~ 51 0
38
41
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
out_en
0
29
13 ~ ~ 52 0
39
42
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
0
29
13 ~ ~ 53 0
40
43
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
5
1
18
ALU_32
0
18
13 ~ ~ 54 0
42
4
1
29
operand1
0
29
13 ~ ~ 55 0
43
39
67
0
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
1
29
operand2
0
29
13 ~ ~ 56 0
44
40
67
0
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
1
29
result
0
29
13 ~ ~ 57 0
45
41
68
1
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
1
29
cond_code
0
29
13 ~ ~ 58 0
46
42
68
0
1
15 project3 dp32_types 4 1
0
15 ieee std_logic_1164 5 3
0
1
29
command
0
29
13 ~ ~ 59 0
47
43
67
0
1
15 project3 alu_32_types 0 0
1
0
0
0
5
1
18
cond_code_comparator
0
18
13 ~ ~ 60 0
49
5
1
29
cc
0
29
13 ~ ~ 61 0
50
39
67
0
1
15 project3 dp32_types 4 1
0
15 ieee std_logic_1164 5 3
0
1
29
cm
0
29
13 ~ ~ 62 0
51
40
67
0
1
15 project3 dp32_types 6 2
0
15 ieee std_logic_1164 5 3
0
1
29
result
0
29
13 ~ ~ 63 0
52
41
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
buffer_32
0
18
13 ~ ~ 64 0
54
6
1
29
a
0
29
13 ~ ~ 65 0
55
39
67
0
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
1
29
b
0
29
13 ~ ~ 66 0
56
40
68
1
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
1
29
en
0
29
13 ~ ~ 67 0
57
41
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
latch
0
18
13 ~ ~ 68 0
59
2
1
30
width
0
30
13 ~ ~ 69 0
60
5
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
0
1
5
~std_logic_vector{{width-1}~downto~0}~8
512
5
13 ~ ~ 70 5
61
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 69 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{width-1}~downto~0~7
520
5
13 ~ ~ 71 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 69 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
805371389 0
0
1
29
d
0
29
13 ~ ~ 72 0
61
39
67
0
1
13 ~ ~ 70 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{width-1}~downto~0}~10
512
5
13 ~ ~ 73 6
62
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 69 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{width-1}~downto~0~9
520
5
13 ~ ~ 74 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0.
0
1
0
1
2
168
256
1
169
0
0
139
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 69 0
1
0
0
0
1
13 ~ ~ 10 0
168
0
1
169
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
805371389 0
0
1
29
q
0
29
13 ~ ~ 75 0
62
40
68
0
1
13 ~ ~ 73 6
0
15 ieee std_logic_1164 5 3
0
1
29
en
0
29
13 ~ ~ 76 0
63
41
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
1
18
latch_buffer_32
0
18
13 ~ ~ 77 0
66
7
1
29
d
0
29
13 ~ ~ 78 0
67
39
67
0
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
1
29
q
0
29
13 ~ ~ 79 0
68
40
68
1
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
1
29
latch_en
0
29
13 ~ ~ 80 0
69
41
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
out_en
0
29
13 ~ ~ 81 0
70
42
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
4
1
18
signext_8_32
0
18
13 ~ ~ 82 0
72
8
1
29
a
0
29
13 ~ ~ 83 0
73
39
67
0
1
15 project3 dp32_types 10 4
0
15 ieee std_logic_1164 5 3
0
1
29
b
0
29
13 ~ ~ 84 0
74
40
68
1
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
1
29
en
0
29
13 ~ ~ 85 0
75
41
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
3
op1_bus
0
3
13 ~ ~ 86 0
77
9
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
3
op2_bus
0
3
13 ~ ~ 87 1
78
10
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
3
r_bus
0
3
13 ~ ~ 88 2
79
11
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
3
ALU_CC
0
3
13 ~ ~ 89 3
80
12
1
15 project3 dp32_types 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
3
cc
0
3
13 ~ ~ 90 4
81
13
1
15 project3 dp32_types 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
3
current_instr
0
3
13 ~ ~ 91 5
82
14
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
7
instr_a1
0
7
13 ~ ~ 92 6
83
15
3
1
15 project3 dp32_types 10 4
0
15 ieee std_logic_1164 5 3
1
0
0
1
1
1
0
0
0
0
1
current_instr
0
0
0
1
3
13 ~ ~ 91 5
1
0
1
0
1
0
1
0
0
1
145
147
1
15
0
0
0
0
0
0
0
1
145
147
1
8
0
0
0
0
0
0
0
0
0
0
0
1
7
instr_a2
0
7
13 ~ ~ 93 7
84
16
3
1
15 project3 dp32_types 10 4
0
15 ieee std_logic_1164 5 3
1
0
0
1
1
1
0
0
0
0
1
current_instr
0
0
0
1
3
13 ~ ~ 91 5
1
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
0
0
0
0
0
0
0
0
0
0
0
0
1
7
instr_a3
0
7
13 ~ ~ 94 8
85
17
3
1
15 project3 dp32_types 10 4
0
15 ieee std_logic_1164 5 3
1
0
0
1
1
1
0
0
0
0
1
current_instr
0
0
0
1
3
13 ~ ~ 91 5
1
0
1
0
1
0
1
0
0
1
145
147
1
23
0
0
0
0
0
0
0
1
145
147
1
16
0
0
0
0
0
0
0
0
0
0
0
1
7
instr_op
0
7
13 ~ ~ 95 9
86
18
3
1
15 project3 dp32_types 10 4
0
15 ieee std_logic_1164 5 3
1
0
0
1
1
1
0
0
0
0
1
current_instr
0
0
0
1
3
13 ~ ~ 91 5
1
0
1
0
1
0
1
0
0
1
145
147
1
31
0
0
0
0
0
0
0
1
145
147
1
24
0
0
0
0
0
0
0
0
0
0
0
1
7
instr_cm
0
7
13 ~ ~ 96 10
87
19
3
1
15 project3 dp32_types 6 2
0
15 ieee std_logic_1164 5 3
1
0
0
1
1
1
0
0
0
0
1
current_instr
0
0
0
1
3
13 ~ ~ 91 5
1
0
1
0
1
0
1
0
0
1
145
147
1
19
0
0
0
0
0
0
0
1
145
147
1
16
0
0
0
0
0
0
0
0
0
0
0
1
3
reg_a2
0
3
13 ~ ~ 97 11
88
20
1
15 project3 dp32_types 10 4
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
4
1
1
0
7.
0
1
1
0
0.
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 project3 dp32_types 9 0
0
0
0
1
3
reg_result
0
3
13 ~ ~ 98 12
89
21
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
addr_latch_en
0
3
13 ~ ~ 99 13
90
22
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
disp_latch_en
0
3
13 ~ ~ 100 14
91
23
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
disp_out_en
0
3
13 ~ ~ 101 15
92
24
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
d2_en
0
3
13 ~ ~ 102 16
93
25
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
dr_en
0
3
13 ~ ~ 103 17
94
26
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
instr_latch_en
0
3
13 ~ ~ 104 18
95
27
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
immed_signext_en
0
3
13 ~ ~ 105 19
96
28
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
ALU_op
0
3
13 ~ ~ 106 20
97
29
1
15 project3 alu_32_types 0 0
1
0
0
1
3
CC_latch_en
0
3
13 ~ ~ 107 21
98
30
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
CC_comp_result
0
3
13 ~ ~ 108 22
99
31
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
PC_latch_en
0
3
13 ~ ~ 109 23
100
32
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
PC_out_en
0
3
13 ~ ~ 110 24
101
33
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
reg_port1_en
0
3
13 ~ ~ 111 25
102
34
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
reg_port2_en
0
3
13 ~ ~ 112 26
103
35
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
reg_port3_en
0
3
13 ~ ~ 113 27
104
36
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
reg_port2_mux_sel
0
3
13 ~ ~ 114 28
105
37
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
reg_res_latch_en
0
3
13 ~ ~ 115 29
106
38
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
1
13
1
39
39
39
~
0
39
13 ~ ~ 117 0
108
0
1
reg_file
1
114
1
reg_file_32_rrw
0
1
18
13 ~ ~ 0 0
0
1
1
11
1
1
0
0
0
0
1
depth
0
0
0
1
30
13 ~ ~ 1 0
1
0
1
1
1
1
145
147
1
8
0
0
0
0
0
0
1
9
11
1
1
0
0
0
0
1
a1
0
0
0
1
29
13 ~ ~ 25 0
1
0
1
1
1
1
139
0
0
0
0
1
instr_a1
0
0
0
1
7
13 ~ ~ 92 6
1
0
0
0
0
11
1
1
0
0
0
0
1
q1
0
0
0
1
29
13 ~ ~ 26 0
1
0
1
1
1
1
139
0
0
0
0
1
op1_bus
0
0
0
1
3
13 ~ ~ 86 0
1
0
0
0
0
11
1
1
0
0
0
0
1
en1
0
0
0
1
29
13 ~ ~ 27 0
1
0
1
1
1
1
139
0
0
0
0
1
reg_port1_en
0
0
0
1
3
13 ~ ~ 111 25
1
0
0
0
0
11
1
1
0
0
0
0
1
a2
0
0
0
1
29
13 ~ ~ 30 0
1
0
1
1
1
1
139
0
0
0
0
1
reg_a2
0
0
0
1
3
13 ~ ~ 97 11
1
0
0
0
0
11
1
1
0
0
0
0
1
q2
0
0
0
1
29
13 ~ ~ 31 0
1
0
1
1
1
1
139
0
0
0
0
1
op2_bus
0
0
0
1
3
13 ~ ~ 87 1
1
0
0
0
0
11
1
1
0
0
0
0
1
en2
0
0
0
1
29
13 ~ ~ 32 0
1
0
1
1
1
1
139
0
0
0
0
1
reg_port2_en
0
0
0
1
3
13 ~ ~ 112 26
1
0
0
0
0
11
1
1
0
0
0
0
1
a3
0
0
0
1
29
13 ~ ~ 35 0
1
0
1
1
1
1
139
0
0
0
0
1
instr_a3
0
0
0
1
7
13 ~ ~ 94 8
1
0
0
0
0
11
1
1
0
0
0
0
1
d3
0
0
0
1
29
13 ~ ~ 36 0
1
0
1
1
1
1
139
0
0
0
0
1
reg_result
0
0
0
1
3
13 ~ ~ 98 12
1
0
0
0
0
11
1
1
0
0
0
0
1
en3
0
0
0
1
29
13 ~ ~ 37 0
1
0
1
1
1
1
139
0
0
0
0
1
reg_port3_en
0
0
0
1
3
13 ~ ~ 113 27
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 119 0
113
1
1
reg_port2_mux
1
114
1
mux2
0
1
18
13 ~ ~ 38 0
0
1
1
11
1
1
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 39 0
1
0
1
1
1
1
145
147
1
8
0
0
0
0
0
0
1
4
11
1
1
0
0
0
0
1
i0
0
0
0
1
29
13 ~ ~ 42 0
1
0
1
1
1
1
139
0
0
0
0
1
instr_a2
0
0
0
1
7
13 ~ ~ 93 7
1
0
0
0
0
11
1
1
0
0
0
0
1
i1
0
0
0
1
29
13 ~ ~ 43 0
1
0
1
1
1
1
139
0
0
0
0
1
instr_a3
0
0
0
1
7
13 ~ ~ 94 8
1
0
0
0
0
11
1
1
0
0
0
0
1
y
0
0
0
1
29
13 ~ ~ 46 0
1
0
1
1
1
1
139
0
0
0
0
1
reg_a2
0
0
0
1
3
13 ~ ~ 97 11
1
0
0
0
0
11
1
1
0
0
0
0
1
sel
0
0
0
1
29
13 ~ ~ 47 0
1
0
1
1
1
1
139
0
0
0
0
1
reg_port2_mux_sel
0
0
0
1
3
13 ~ ~ 114 28
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 121 0
118
2
1
reg_res_latch
1
114
1
latch
0
1
18
13 ~ ~ 68 0
0
1
1
11
1
1
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 69 0
1
0
1
1
1
1
145
147
1
32
0
0
0
0
0
0
1
3
11
1
1
0
0
0
0
1
d
0
0
0
1
29
13 ~ ~ 72 0
1
0
1
1
1
1
139
0
0
0
0
1
r_bus
0
0
0
1
3
13 ~ ~ 88 2
1
0
0
0
0
11
1
1
0
0
0
0
1
q
0
0
0
1
29
13 ~ ~ 75 0
1
0
1
1
1
1
139
0
0
0
0
1
reg_result
0
0
0
1
3
13 ~ ~ 98 12
1
0
0
0
0
11
1
1
0
0
0
0
1
en
0
0
0
1
29
13 ~ ~ 76 0
1
0
1
1
1
1
139
0
0
0
0
1
reg_res_latch_en
0
0
0
1
3
13 ~ ~ 115 29
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 123 0
121
3
1
PC
1
114
1
PC_reg
0
1
18
13 ~ ~ 48 0
0
0
1
5
11
1
1
0
0
0
0
1
d
0
0
0
1
29
13 ~ ~ 49 0
1
0
1
1
1
1
139
0
0
0
0
1
r_bus
0
0
0
1
3
13 ~ ~ 88 2
1
0
0
0
0
11
1
1
0
0
0
0
1
q
0
0
0
1
29
13 ~ ~ 50 0
1
0
1
1
1
1
139
0
0
0
0
1
op1_bus
0
0
0
1
3
13 ~ ~ 86 0
1
0
0
0
0
11
1
1
0
0
0
0
1
latch_en
0
0
0
1
29
13 ~ ~ 51 0
1
0
1
1
1
1
139
0
0
0
0
1
PC_latch_en
0
0
0
1
3
13 ~ ~ 109 23
1
0
0
0
0
11
1
1
0
0
0
0
1
out_en
0
0
0
1
29
13 ~ ~ 52 0
1
0
1
1
1
1
139
0
0
0
0
1
PC_out_en
0
0
0
1
3
13 ~ ~ 110 24
1
0
0
0
0
11
1
1
0
0
0
0
1
reset
0
0
0
1
29
13 ~ ~ 53 0
1
0
1
1
1
1
139
0
0
0
0
1
reset
0
0
0
1
29
12 project3 dp32 9 8
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 125 0
125
4
1
ALU
1
114
1
ALU_32
0
1
18
13 ~ ~ 54 0
0
0
1
5
11
1
1
0
0
0
0
1
operand1
0
0
0
1
29
13 ~ ~ 55 0
1
0
1
1
1
1
139
0
0
0
0
1
op1_bus
0
0
0
1
3
13 ~ ~ 86 0
1
0
0
0
0
11
1
1
0
0
0
0
1
operand2
0
0
0
1
29
13 ~ ~ 56 0
1
0
1
1
1
1
139
0
0
0
0
1
op2_bus
0
0
0
1
3
13 ~ ~ 87 1
1
0
0
0
0
11
1
1
0
0
0
0
1
result
0
0
0
1
29
13 ~ ~ 57 0
1
0
1
1
1
1
139
0
0
0
0
1
r_bus
0
0
0
1
3
13 ~ ~ 88 2
1
0
0
0
0
11
1
1
0
0
0
0
1
cond_code
0
0
0
1
29
13 ~ ~ 58 0
1
0
1
1
1
1
139
0
0
0
0
1
ALU_CC
0
0
0
1
3
13 ~ ~ 89 3
1
0
0
0
0
11
1
1
0
0
0
0
1
command
0
0
0
1
29
13 ~ ~ 59 0
1
0
1
1
1
1
139
0
0
0
0
1
ALU_op
0
0
0
1
3
13 ~ ~ 106 20
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 127 0
129
5
1
CC_reg
1
114
1
latch
0
1
18
13 ~ ~ 68 0
0
1
1
11
1
1
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 69 0
1
0
1
1
1
1
145
147
1
3
0
0
0
0
0
0
1
3
11
1
1
0
0
0
0
1
d
0
0
0
1
29
13 ~ ~ 72 0
1
0
1
1
1
1
139
0
0
0
0
1
ALU_CC
0
0
0
1
3
13 ~ ~ 89 3
1
0
0
0
0
11
1
1
0
0
0
0
1
q
0
0
0
1
29
13 ~ ~ 75 0
1
0
1
1
1
1
139
0
0
0
0
1
cc
0
0
0
1
3
13 ~ ~ 90 4
1
0
0
0
0
11
1
1
0
0
0
0
1
en
0
0
0
1
29
13 ~ ~ 76 0
1
0
1
1
1
1
139
0
0
0
0
1
CC_latch_en
0
0
0
1
3
13 ~ ~ 107 21
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 129 0
132
6
1
CC_comp
1
114
1
cond_code_comparator
0
1
18
13 ~ ~ 60 0
0
0
1
3
11
1
1
0
0
0
0
1
cc
0
0
0
1
29
13 ~ ~ 61 0
1
0
1
1
1
1
139
0
0
0
0
1
cc
0
0
0
1
3
13 ~ ~ 90 4
1
0
0
0
0
11
1
1
0
0
0
0
1
cm
0
0
0
1
29
13 ~ ~ 62 0
1
0
1
1
1
1
139
0
0
0
0
1
instr_cm
0
0
0
1
7
13 ~ ~ 96 10
1
0
0
0
0
11
1
1
0
0
0
0
1
result
0
0
0
1
29
13 ~ ~ 63 0
1
0
1
1
1
1
139
0
0
0
0
1
CC_comp_result
0
0
0
1
3
13 ~ ~ 108 22
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 131 0
134
7
1
dr_buffer
1
114
1
buffer_32
0
1
18
13 ~ ~ 64 0
0
0
1
3
11
1
1
0
0
0
0
1
a
0
0
0
1
29
13 ~ ~ 65 0
1
0
1
1
1
1
139
0
0
0
0
1
d_bus
0
0
0
1
29
12 project3 dp32 1 0
1
0
0
0
0
11
1
1
0
0
0
0
1
b
0
0
0
1
29
13 ~ ~ 66 0
1
0
1
1
1
1
139
0
0
0
0
1
r_bus
0
0
0
1
3
13 ~ ~ 88 2
1
0
0
0
0
11
1
1
0
0
0
0
1
en
0
0
0
1
29
13 ~ ~ 67 0
1
0
1
1
1
1
139
0
0
0
0
1
dr_en
0
0
0
1
3
13 ~ ~ 103 17
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 133 0
136
8
1
d2_buffer
1
114
1
buffer_32
0
1
18
13 ~ ~ 64 0
0
0
1
3
11
1
1
0
0
0
0
1
a
0
0
0
1
29
13 ~ ~ 65 0
1
0
1
1
1
1
139
0
0
0
0
1
op2_bus
0
0
0
1
3
13 ~ ~ 87 1
1
0
0
0
0
11
1
1
0
0
0
0
1
b
0
0
0
1
29
13 ~ ~ 66 0
1
0
1
1
1
1
139
0
0
0
0
1
d_bus
0
0
0
1
29
12 project3 dp32 1 0
1
0
0
0
0
11
1
1
0
0
0
0
1
en
0
0
0
1
29
13 ~ ~ 67 0
1
0
1
1
1
1
139
0
0
0
0
1
d2_en
0
0
0
1
3
13 ~ ~ 102 16
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 135 0
139
9
1
disp_latch
1
114
1
latch_buffer_32
0
1
18
13 ~ ~ 77 0
0
0
1
4
11
1
1
0
0
0
0
1
d
0
0
0
1
29
13 ~ ~ 78 0
1
0
1
1
1
1
139
0
0
0
0
1
d_bus
0
0
0
1
29
12 project3 dp32 1 0
1
0
0
0
0
11
1
1
0
0
0
0
1
q
0
0
0
1
29
13 ~ ~ 79 0
1
0
1
1
1
1
139
0
0
0
0
1
op2_bus
0
0
0
1
3
13 ~ ~ 87 1
1
0
0
0
0
11
1
1
0
0
0
0
1
latch_en
0
0
0
1
29
13 ~ ~ 80 0
1
0
1
1
1
1
139
0
0
0
0
1
disp_latch_en
0
0
0
1
3
13 ~ ~ 100 14
1
0
0
0
0
11
1
1
0
0
0
0
1
out_en
0
0
0
1
29
13 ~ ~ 81 0
1
0
1
1
1
1
139
0
0
0
0
1
disp_out_en
0
0
0
1
3
13 ~ ~ 101 15
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 137 0
143
10
1
addr_latch
1
114
1
latch
0
1
18
13 ~ ~ 68 0
0
1
1
11
1
1
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 69 0
1
0
1
1
1
1
145
147
1
32
0
0
0
0
0
0
1
3
11
1
1
0
0
0
0
1
d
0
0
0
1
29
13 ~ ~ 72 0
1
0
1
1
1
1
139
0
0
0
0
1
r_bus
0
0
0
1
3
13 ~ ~ 88 2
1
0
0
0
0
11
1
1
0
0
0
0
1
q
0
0
0
1
29
13 ~ ~ 75 0
1
0
1
1
1
1
139
0
0
0
0
1
a_bus
0
0
0
1
29
12 project3 dp32 2 1
1
0
0
0
0
11
1
1
0
0
0
0
1
en
0
0
0
1
29
13 ~ ~ 76 0
1
0
1
1
1
1
139
0
0
0
0
1
addr_latch_en
0
0
0
1
3
13 ~ ~ 99 13
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 139 0
147
11
1
instr_latch
1
114
1
latch
0
1
18
13 ~ ~ 68 0
0
1
1
11
1
1
0
0
0
0
1
width
0
0
0
1
30
13 ~ ~ 69 0
1
0
1
1
1
1
145
147
1
32
0
0
0
0
0
0
1
3
11
1
1
0
0
0
0
1
d
0
0
0
1
29
13 ~ ~ 72 0
1
0
1
1
1
1
139
0
0
0
0
1
r_bus
0
0
0
1
3
13 ~ ~ 88 2
1
0
0
0
0
11
1
1
0
0
0
0
1
q
0
0
0
1
29
13 ~ ~ 75 0
1
0
1
1
1
1
139
0
0
0
0
1
current_instr
0
0
0
1
3
13 ~ ~ 91 5
1
0
0
0
0
11
1
1
0
0
0
0
1
en
0
0
0
1
29
13 ~ ~ 76 0
1
0
1
1
1
1
139
0
0
0
0
1
instr_latch_en
0
0
0
1
3
13 ~ ~ 104 18
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 141 0
151
12
1
immed_signext
1
114
1
signext_8_32
0
1
18
13 ~ ~ 82 0
0
0
1
3
11
1
1
0
0
0
0
1
a
0
0
0
1
29
13 ~ ~ 83 0
1
0
1
1
1
1
139
0
0
0
0
1
instr_a2
0
0
0
1
7
13 ~ ~ 93 7
1
0
0
0
0
11
1
1
0
0
0
0
1
b
0
0
0
1
29
13 ~ ~ 84 0
1
0
1
1
1
1
139
0
0
0
0
1
op2_bus
0
0
0
1
3
13 ~ ~ 87 1
1
0
0
0
0
11
1
1
0
0
0
0
1
en
0
0
0
1
29
13 ~ ~ 85 0
1
0
1
1
1
1
139
0
0
0
0
1
immed_signext_en
0
0
0
1
3
13 ~ ~ 105 19
1
0
0
0
0
0
1
0
01000071 V dp32_test 5 ".\src\DP32_TEST.VHD" 55 191 1
 structure 4012 4773 0 0
12
0
12
00000004
1
.\src\DP32_TEST.VHD
0
0 0 0 0 0 0
0
#VLB_VERSION 52
#INFO
dp32_test
E 1552227817.784
0
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
#SPECIFICATION 
#END
(unit (dp32_test 0 4 (structure 1 6 ))
  (version v11)
  (time 1616691446.240 2021.03.25 20:57:26)
  (source (\.\\src\\DP32_TEST.VHD\(\Z:\\lab24\\project\\src\\DP32_TEST.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (signal (internal d_bus ~extproject3.dp32_types.bus_bit_32 1 26 (architecture (bus ))))
    (signal (internal a_bus ~extproject3.dp32_types.bit_32 1 27 (architecture (uni ))))
    (signal (internal read ~extieee.std_logic_1164.std_logic 1 28 (architecture (uni ))))
    (signal (internal write ~extieee.std_logic_1164.std_logic 1 28 (architecture (uni ))))
    (signal (internal fetch ~extieee.std_logic_1164.std_logic 1 29 (architecture (uni ))))
    (signal (internal ready ~extieee.std_logic_1164.std_logic 1 30 (architecture (uni ))))
    (signal (internal phi1 ~extieee.std_logic_1164.std_logic 1 31 (architecture (uni ))))
    (signal (internal phi2 ~extieee.std_logic_1164.std_logic 1 31 (architecture (uni ))))
    (signal (internal reset ~extieee.std_logic_1164.std_logic 1 32 (architecture (uni ))))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extproject3.dp32_types.bus_bit_32 (project3 dp32_types bus_bit_32)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.bit_32 (project3 dp32_types bit_32)))
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (component
    (clock_gen
      (object
        (port (internal phi1 ~extieee.std_logic_1164.std_logic 1 8 (entity (out ))))
        (port (internal phi2 ~extieee.std_logic_1164.std_logic 1 8 (entity (out ))))
        (port (internal reset ~extieee.std_logic_1164.std_logic 1 9 (entity (out ))))
      )
    )
    (dp32
      (object
        (port (internal d_bus ~extproject3.dp32_types.bus_bit_32 1 12 (entity (inout ))))
        (port (internal a_bus ~extproject3.dp32_types.bit_32 1 13 (entity (out ))))
        (port (internal read ~extieee.std_logic_1164.std_logic 1 14 (entity (out ))))
        (port (internal write ~extieee.std_logic_1164.std_logic 1 14 (entity (out ))))
        (port (internal fetch ~extieee.std_logic_1164.std_logic 1 15 (entity (out ))))
        (port (internal ready ~extieee.std_logic_1164.std_logic 1 16 (entity (in ))))
        (port (internal phi1 ~extieee.std_logic_1164.std_logic 1 17 (entity (in ))))
        (port (internal phi2 ~extieee.std_logic_1164.std_logic 1 17 (entity (in ))))
        (port (internal reset ~extieee.std_logic_1164.std_logic 1 18 (entity (in ))))
      )
    )
    (memory
      (object
        (port (internal d_bus ~extproject3.dp32_types.bus_bit_32 1 21 (entity (inout ))))
        (port (internal a_bus ~extproject3.dp32_types.bit_32 1 22 (entity (in ))))
        (port (internal read ~extieee.std_logic_1164.std_logic 1 23 (entity (in ))))
        (port (internal write ~extieee.std_logic_1164.std_logic 1 23 (entity (in ))))
        (port (internal ready ~extieee.std_logic_1164.std_logic 1 24 (entity (out ))))
      )
    )
  )
  (instantiation cg 1 35 (component clock_gen)
    (port
      ((phi1)(phi1))
      ((phi2)(phi2))
      ((reset)(reset))
    )
    (use (entity project3 clock_gen)
    )
  )
  (instantiation proc 1 37 (component dp32)
    (port
      ((d_bus)(d_bus))
      ((a_bus)(a_bus))
      ((read)(read))
      ((write)(write))
      ((fetch)(fetch))
      ((ready)(ready))
      ((phi1)(phi1))
      ((phi2)(phi2))
      ((reset)(reset))
    )
    (use (entity project3 dp32)
    )
  )
  (instantiation mem 1 42 (component memory)
    (port
      ((d_bus)(d_bus))
      ((a_bus)(a_bus))
      ((read)(read))
      ((write)(write))
      ((ready)(ready))
    )
    (use (entity project3 memory)
    )
  )
)
34______
52
structure
0
9
std
.
.
1
1
18
clock_gen
0
18
13 ~ ~ 0 0
7
0
1
29
phi1
0
29
13 ~ ~ 1 0
8
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
phi2
0
29
13 ~ ~ 2 0
8
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
0
29
13 ~ ~ 3 0
9
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
dp32
0
18
13 ~ ~ 4 0
11
1
1
29
d_bus
0
29
13 ~ ~ 5 0
12
9
69
1
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
1
29
a_bus
0
29
13 ~ ~ 6 0
13
10
68
0
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
1
29
read
0
29
13 ~ ~ 7 0
14
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
write
0
29
13 ~ ~ 8 0
14
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
fetch
0
29
13 ~ ~ 9 0
15
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ready
0
29
13 ~ ~ 10 0
16
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
phi1
0
29
13 ~ ~ 11 0
17
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
phi2
0
29
13 ~ ~ 12 0
17
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
0
29
13 ~ ~ 13 0
18
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
9
1
18
memory
0
18
13 ~ ~ 14 0
20
2
1
29
d_bus
0
29
13 ~ ~ 15 0
21
9
69
1
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
1
29
a_bus
0
29
13 ~ ~ 16 0
22
10
67
0
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
1
29
read
0
29
13 ~ ~ 17 0
23
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
write
0
29
13 ~ ~ 18 0
23
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ready
0
29
13 ~ ~ 19 0
24
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
5
1
3
d_bus
0
3
13 ~ ~ 20 0
26
0
1
15 project3 dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
94
1
3
a_bus
0
3
13 ~ ~ 21 1
27
1
1
15 project3 dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
read
0
3
13 ~ ~ 22 2
28
2
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
write
0
3
13 ~ ~ 23 3
28
3
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
fetch
0
3
13 ~ ~ 24 4
29
4
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
ready
0
3
13 ~ ~ 25 5
30
5
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
phi1
0
3
13 ~ ~ 26 6
31
6
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
phi2
0
3
13 ~ ~ 27 7
31
7
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
3
reset
0
3
13 ~ ~ 28 8
32
8
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
1
3
1
39
39
39
~
0
39
13 ~ ~ 30 0
35
0
1
cg
1
114
1
clock_gen
0
1
18
13 ~ ~ 0 0
0
0
1
3
11
1
1
0
0
0
0
1
phi1
0
0
0
1
29
13 ~ ~ 1 0
1
0
1
1
1
1
139
0
0
0
0
1
phi1
0
0
0
1
3
13 ~ ~ 26 6
1
0
0
0
0
11
1
1
0
0
0
0
1
phi2
0
0
0
1
29
13 ~ ~ 2 0
1
0
1
1
1
1
139
0
0
0
0
1
phi2
0
0
0
1
3
13 ~ ~ 27 7
1
0
0
0
0
11
1
1
0
0
0
0
1
reset
0
0
0
1
29
13 ~ ~ 3 0
1
0
1
1
1
1
139
0
0
0
0
1
reset
0
0
0
1
3
13 ~ ~ 28 8
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 32 0
37
1
1
proc
1
114
1
dp32
0
1
18
13 ~ ~ 4 0
0
0
1
9
11
1
1
0
0
0
0
1
d_bus
0
0
0
1
29
13 ~ ~ 5 0
1
0
1
1
1
1
139
0
0
0
0
1
d_bus
0
0
0
1
3
13 ~ ~ 20 0
1
0
0
0
0
11
1
1
0
0
0
0
1
a_bus
0
0
0
1
29
13 ~ ~ 6 0
1
0
1
1
1
1
139
0
0
0
0
1
a_bus
0
0
0
1
3
13 ~ ~ 21 1
1
0
0
0
0
11
1
1
0
0
0
0
1
read
0
0
0
1
29
13 ~ ~ 7 0
1
0
1
1
1
1
139
0
0
0
0
1
read
0
0
0
1
3
13 ~ ~ 22 2
1
0
0
0
0
11
1
1
0
0
0
0
1
write
0
0
0
1
29
13 ~ ~ 8 0
1
0
1
1
1
1
139
0
0
0
0
1
write
0
0
0
1
3
13 ~ ~ 23 3
1
0
0
0
0
11
1
1
0
0
0
0
1
fetch
0
0
0
1
29
13 ~ ~ 9 0
1
0
1
1
1
1
139
0
0
0
0
1
fetch
0
0
0
1
3
13 ~ ~ 24 4
1
0
0
0
0
11
1
1
0
0
0
0
1
ready
0
0
0
1
29
13 ~ ~ 10 0
1
0
1
1
1
1
139
0
0
0
0
1
ready
0
0
0
1
3
13 ~ ~ 25 5
1
0
0
0
0
11
1
1
0
0
0
0
1
phi1
0
0
0
1
29
13 ~ ~ 11 0
1
0
1
1
1
1
139
0
0
0
0
1
phi1
0
0
0
1
3
13 ~ ~ 26 6
1
0
0
0
0
11
1
1
0
0
0
0
1
phi2
0
0
0
1
29
13 ~ ~ 12 0
1
0
1
1
1
1
139
0
0
0
0
1
phi2
0
0
0
1
3
13 ~ ~ 27 7
1
0
0
0
0
11
1
1
0
0
0
0
1
reset
0
0
0
1
29
13 ~ ~ 13 0
1
0
1
1
1
1
139
0
0
0
0
1
reset
0
0
0
1
3
13 ~ ~ 28 8
1
0
0
0
0
0
1
1
39
39
39
~
0
39
13 ~ ~ 34 0
42
2
1
mem
1
114
1
memory
0
1
18
13 ~ ~ 14 0
0
0
1
5
11
1
1
0
0
0
0
1
d_bus
0
0
0
1
29
13 ~ ~ 15 0
1
0
1
1
1
1
139
0
0
0
0
1
d_bus
0
0
0
1
3
13 ~ ~ 20 0
1
0
0
0
0
11
1
1
0
0
0
0
1
a_bus
0
0
0
1
29
13 ~ ~ 16 0
1
0
1
1
1
1
139
0
0
0
0
1
a_bus
0
0
0
1
3
13 ~ ~ 21 1
1
0
0
0
0
11
1
1
0
0
0
0
1
read
0
0
0
1
29
13 ~ ~ 17 0
1
0
1
1
1
1
139
0
0
0
0
1
read
0
0
0
1
3
13 ~ ~ 22 2
1
0
0
0
0
11
1
1
0
0
0
0
1
write
0
0
0
1
29
13 ~ ~ 18 0
1
0
1
1
1
1
139
0
0
0
0
1
write
0
0
0
1
3
13 ~ ~ 23 3
1
0
0
0
0
11
1
1
0
0
0
0
1
ready
0
0
0
1
29
13 ~ ~ 19 0
1
0
1
1
1
1
139
0
0
0
0
1
ready
0
0
0
1
3
13 ~ ~ 25 5
1
0
0
0
0
0
1
0
01000071 V dp32_behaviour_test 7 "Z:\lab24\project\src\DP32_TEST.VHD" 0 0 1105
(configuration (dp32_behaviour_test 0 47 (dp32_test))
  (version v11)
  (time 1616691446.331 2021.03.25 20:57:26)
  (source (\Z:\\lab24\\project\\src\\DP32_TEST.VHD\))
  (use (std(standard)))
  (architecture structure
    (instantiation cg
      (entity project3 clock_gen behaviour
        (generic
          ((Tpw)((d 8000)))
          ((Tps)((d 2000)))
        )
        (port
          ((phi1)(phi1))
          ((phi2)(phi2))
          ((reset)(reset))
        )
      )
    )
    (instantiation proc
      (entity project3 dp32 behaviour
        (port
          ((d_bus)(d_bus))
          ((a_bus)(a_bus))
          ((read)(read))
          ((write)(write))
          ((fetch)(fetch))
          ((ready)(ready))
          ((phi1)(phi1))
          ((phi2)(phi2))
          ((reset)(reset))
        )
      )
    )
    (instantiation mem
      (entity project3 memory behaviour
        (port
          ((d_bus)(d_bus))
          ((a_bus)(a_bus))
          ((read)(read))
          ((write)(write))
          ((ready)(ready))
        )
      )
    )
  )
)
01000068 V dp32_rtl_test 7 "Z:\lab24\project\src\RTL_TEST_CFG.VHD" 0 0 4351
(configuration (dp32_rtl_test 0 2 (dp32_test))
  (version v11)
  (time 1616691446.452 2021.03.25 20:57:26)
  (source (\Z:\\lab24\\project\\src\\RTL_TEST_CFG.VHD\))
  (use (std(standard)))
  (architecture structure
    (instantiation cg
      (entity project3 clock_gen behaviour
        (generic
          ((Tpw)((d 8000)))
          ((Tps)((d 2000)))
        )
        (port
          ((phi1)(phi1))
          ((phi2)(phi2))
          ((reset)(reset))
        )
      )
    )
    (instantiation proc
      (entity project3 dp32 rtl
        (port
          ((d_bus)(d_bus))
          ((a_bus)(a_bus))
          ((read)(read))
          ((write)(write))
          ((fetch)(fetch))
          ((ready)(ready))
          ((phi1)(phi1))
          ((phi2)(phi2))
          ((reset)(reset))
        )
      )
      (architecture rtl
        (instantiation reg_file
          (entity project3 reg_file_32_rrw behaviour
            (port
              ((a1)(a1))
              ((q1)(q1))
              ((en1)(en1))
              ((a2)(a2))
              ((q2)(q2))
              ((en2)(en2))
              ((a3)(a3))
              ((d3)(d3))
              ((en3)(en3))
            )
          )
        )
        (instantiation reg_port2_mux
          (entity project3 mux2 behaviour
            (port
              ((i0)(i0))
              ((i1)(i1))
              ((y)(y))
              ((sel)(sel))
            )
          )
        )
        (instantiation reg_res_latch
          (entity project3 latch behaviour
            (port
              ((d)(d))
              ((q)(q))
              ((en)(en))
            )
          )
        )
        (instantiation PC
          (entity project3 PC_reg behaviour
            (port
              ((d)(d))
              ((q)(q))
              ((latch_en)(latch_en))
              ((out_en)(out_en))
              ((reset)(reset))
            )
          )
        )
        (instantiation ALU
          (entity project3 ALU_32 behaviour
            (port
              ((operand1)(operand1))
              ((operand2)(operand2))
              ((result)(result))
              ((cond_code)(cond_code))
              ((command)(command))
            )
          )
        )
        (instantiation CC_reg
          (entity project3 latch behaviour
            (port
              ((d)(d))
              ((q)(q))
              ((en)(en))
            )
          )
        )
        (instantiation CC_comp
          (entity project3 cond_code_comparator behaviour
            (port
              ((cc)(cc))
              ((cm)(cm))
              ((result)(result))
            )
          )
        )
        (instantiation dr_buffer
          (entity project3 buffer_32 behaviour
            (port
              ((a)(a))
              ((b)(b))
              ((en)(en))
            )
          )
        )
        (instantiation d2_buffer
          (entity project3 buffer_32 behaviour
            (port
              ((a)(a))
              ((b)(b))
              ((en)(en))
            )
          )
        )
        (instantiation disp_latch
          (entity project3 latch_buffer_32 behaviour
            (port
              ((d)(d))
              ((q)(q))
              ((latch_en)(latch_en))
              ((out_en)(out_en))
            )
          )
        )
        (instantiation addr_latch
          (entity project3 latch behaviour
            (port
              ((d)(d))
              ((q)(q))
              ((en)(en))
            )
          )
        )
        (instantiation instr_latch
          (entity project3 latch behaviour
            (port
              ((d)(d))
              ((q)(q))
              ((en)(en))
            )
          )
        )
        (instantiation immed_signext
          (entity project3 signext_8_32 behaviour
            (port
              ((a)(a))
              ((b)(b))
              ((en)(en))
            )
          )
        )
      )
    )
    (instantiation mem
      (entity project3 memory behaviour
        (port
          ((d_bus)(d_bus))
          ((a_bus)(a_bus))
          ((read)(read))
          ((write)(write))
          ((ready)(ready))
        )
      )
    )
  )
)
01000065 V memory 5 ".\src\MEMORY.VHD" 605 317 1
 behaviour 13853 41 0 0
12
0
12
00000004
1
.\src\MEMORY.VHD
0
0 0 0 0 0 0
1
1
30
0
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 77 6
1
1
1
139
0
0
0
0
1
unit_delay
0
0
0
1
1
15 ~ dp32_types 0 0
1
0
0
0
1
29
0
29
12 ~ ~ 1 0
0
69
1
1
15 ~ dp32_types 8 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 2 1
1
67
0
1
15 ~ dp32_types 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 3 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 4 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 5 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
memory
E 1552227815.003
6
#ACCESS
~
project3
alu_32_types all .
dp32_types all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
Tpd 0 30 57 1 . 5
d_bus 1 29 172 1 . 6
a_bus 2 29 255 1 . 7
read 3 29 338 1 . 8
write 4 29 428 1 . 9
ready 5 29 518 1 . 10
#SPECIFICATION 
#END
(unit (memory 0 4 (behaviour 1 12 ))
  (version v11)
  (time 1616691663.114 2021.03.25 21:01:03)
  (source (\.\\src\\MEMORY.VHD\(\Z:\\lab24\\project\\src\\MEMORY.VHD\)))
  (use (std(standard))(project3(alu_32_types))(project3(dp32_types))(ieee(std_logic_1164)))
  (object
    (generic (internal Tpd ~extSTD.STANDARD.TIME 0 5 \1.0 ns\ (architecture -1 ((d 1000)))))
    (port (internal d_bus ~extproject3.dp32_types.bus_bit_32 0 6 (architecture (inout ))))
    (port (internal a_bus ~extproject3.dp32_types.bit_32 0 7 (architecture (in ))))
    (port (internal read ~extieee.std_logic_1164.std_logic 0 8 (architecture (in ))))
    (port (internal write ~extieee.std_logic_1164.std_logic 0 9 (architecture (in ))))
    (port (internal ready ~extieee.std_logic_1164.std_logic 0 10 (architecture (out ))))
    (constant (internal low_address ~extSTD.STANDARD.INTEGER 1 15 (process 0 ((i 0)))))
    (constant (internal high_address ~extSTD.STANDARD.INTEGER 1 16 (process 0 ((i 65535)))))
    (type (internal ~INTEGER~range~low_address~to~high_address~ 1 18 (scalar (to (i 0)(i 65535)))))
    (type (internal memory_array 1 17 (array ~extproject3.dp32_types.bit_32 ((to (i 0)(i 65535))))))
    (variable (internal address ~extSTD.STANDARD.INTEGER 1 19 (process 0 ((i 0)))))
    (variable (internal mem memory_array 1 20 (process 0 ((((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
    (signal (delayed d_bus'DELAYED ~extproject3.dp32_types.bus_bit_32 1 0 (0)(code 1)))
    (type (external ~extSTD.STANDARD.TIME (STD STANDARD TIME)))
    (type (external ~extproject3.dp32_types.bus_bit_32 (project3 dp32_types bus_bit_32)))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (type (external ~extproject3.dp32_types.bit_32 (project3 dp32_types bit_32)))
    (type (external ~extSTD.STANDARD.INTEGER (STD STANDARD INTEGER)))
    (variable (external unit_delay(project3 dp32_types 0)))
    (process
      (line__14(architecture 0 1 14 (process (target(4)(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
      (external bits_to_int (project3 dp32_types 0))
    )
  )
  (model
    (
      (d6(1(44)))
      (7c5f(2))
      (66(8200000))
      (b931)
      (105f(8300000))
      (7c5f(20))
      (8b87)
      (d6(1(45)))
      (7c5f(2))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(49)))
      (105f(8300003))
      (7c5f(1))
      (105f(8300002))
      (7c5f(1))
      (7c5f(2))
      (b108)
      (330b(8300002(3)))
      (4(17(1)))
      (330b(8300003(3)))
      (b94b)
      (2(1a))
      (b508)
      (1(13))
      (d6(1(4d)))
      (3369(8300001(20)))
      (35aa(1f))
      (a(4000001))
      (6c(8200003))
      (d6(1(4e)))
      (3217(8200003(8200001)))
      (5(24))
      (321f(8200003(8200002)))
      (b94f)
      (3(5a))
      (d6(1(50)))
      (330b(8300003(3)))
      (3(3e))
      (d6(1(51)))
      (7c5f(3))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(52)))
      (105f(8300003))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300003(2)))
      (2(36))
      (b508)
      (1(32))
      (d6(1(53)))
      (3369(8300005(20)))
      (b5f(8200004))
      (5f(8200003))
      (22cd(0(ffff)))
      (7ca3(20))
      (7f7c(20))
      (1(59))
      (d6(1(55)))
      (b5f(8200004))
      (5f(8200003))
      (22cd(0(ffff)))
      (7ca3(20))
      (7f69(20))
      (7c5f(2))
      (66(8200000))
      (b931)
      (105f(8300000))
      (7c5f(20))
      (9787)
      (d6(1(56)))
      (7c5f(3))
      (66(8200000))
      (105f(8300004))
      (9987)
      (d6(1(57)))
      (105f(8300002))
      (7c5f(1))
      (7c5f(1))
      (b108)
      (330b(8300002(2)))
      (2(58))
      (b508)
      (1(54))
      (d6(1(58)))
      (d6(1(59)))
      (d6(1(5a)))
      (1)
    )
    (
      (66(8200000))
      (b907)
    )
  )
)
0_______
52
behaviour
5
6
std
.
.
0
0
