@inproceedings{Dean20201.1Design,
    title = {{1.1 The Deep Learning Revolution and Its Implications for Computer Architecture and Chip Design}},
    year = {2020},
    booktitle = {2020 IEEE International Solid- State Circuits Conference - (ISSCC)},
    author = {Dean, Jeffrey},
    month = {2},
    pages = {8--14},
    publisher = {IEEE},
    url = {https://ieeexplore.ieee.org/document/9063049/},
    isbn = {978-1-7281-3205-1},
    doi = {10.1109/ISSCC19947.2020.9063049}
}

@inproceedings{Dean20201.1Designb,
    title = {{1.1 The Deep Learning Revolution and Its Implications for Computer Architecture and Chip Design}},
    year = {2020},
    booktitle = {2020 IEEE International Solid- State Circuits Conference - (ISSCC)},
    author = {Dean, Jeffrey},
    month = {6},
    pages = {8--14},
    publisher = {IEEE},
    url = {https://ieeexplore.ieee.org/document/9063049/},
    isbn = {978-1-7281-3205-1},
    doi = {10.1109/ISSCC19947.2020.9063049}
}

@inproceedings{Patterson201850Set,
    title = {{50 Years of computer architecture: From the mainframe CPU to the domain-specific tpu and the open RISC-V instruction set}},
    year = {2018},
    booktitle = {2018 IEEE International Solid - State Circuits Conference - (ISSCC)},
    author = {Patterson, David},
    month = {2},
    pages = {27--31},
    volume = {61},
    publisher = {IEEE},
    url = {http://ieeexplore.ieee.org/document/8310168/},
    isbn = {978-1-5090-4940-0},
    doi = {10.1109/ISSCC.2018.8310168},
    issn = {01936530}
}

@inproceedings{Patterson201850Setb,
    title = {{50 Years of computer architecture: From the mainframe CPU to the domain-specific tpu and the open RISC-V instruction set}},
    year = {2018},
    booktitle = {2018 IEEE International Solid - State Circuits Conference - (ISSCC)},
    author = {Patterson, David},
    month = {6},
    pages = {27--31},
    publisher = {IEEE},
    url = {http://ieeexplore.ieee.org/document/8310168/},
    isbn = {978-1-5090-4940-0},
    doi = {10.1109/ISSCC.2018.8310168}
}

@article{Jouppi2018ANetworks,
    title = {{A domain-specific architecture for deep neural networks}},
    year = {2018},
    journal = {Communications of the ACM},
    author = {Jouppi, Norman P. and Young, Cliff and Patil, Nishant and Patterson, David},
    number = {9},
    month = {8},
    pages = {50--59},
    volume = {61},
    url = {https://dl.acm.org/doi/10.1145/3154484},
    doi = {10.1145/3154484},
    issn = {0001-0782}
}

@article{Kalamkar2019ATraining,
    title = {{A study of BFLOAT16 for deep learning training}},
    year = {2019},
    journal = {arXiv},
    author = {Kalamkar, Dhiraj and Mudigere, Dheevatsa and Mellempudi, Naveen and Das, Dipankar and Banerjee, Kunal and Avancha, Sasikanth and Vooturi, Dharma Teja and Jammalamadaka, Nataraj and Huang, Jianyu and Yuen, Hector and Yang, Jiyan and Park, Jongsoo and Heinecke, Alexander and Georganas, Evangelos and Srinivasan, Sudarshan and Kundu, Abhisek and Smelyanskiy, Misha and Kaul, Bharat and Dubey, Pradeep},
    pages = {1--10},
    issn = {23318422},
    arxivId = {1905.12322}
}

@article{Kalamkar2019ATrainingb,
    title = {{A Study of BFLOAT16 for Deep Learning Training}},
    year = {2019},
    author = {Kalamkar, Dhiraj and Mudigere, Dheevatsa and Mellempudi, Naveen and Das, Dipankar and Banerjee, Kunal and Avancha, Sasikanth and Vooturi, Dharma Teja and Jammalamadaka, Nataraj and Huang, Jianyu and Yuen, Hector and Yang, Jiyan and Park, Jongsoo and Heinecke, Alexander and Georganas, Evangelos and Srinivasan, Sudarshan and Kundu, Abhisek and Smelyanskiy, Misha and Kaul, Bharat and Dubey, Pradeep},
    month = {6},
    url = {http://arxiv.org/abs/1905.12322}
}

@article{Shahid2020ANetworks,
    title = {{A Survey Comparing Specialized Hardware and Evolution in TPUs for Neural Networks}},
    year = {2020},
    journal = {Proceedings - 2020 23rd IEEE International Multi-Topic Conference, INMIC 2020},
    author = {Shahid, Amna and Mushtaq, Malaika},
    pages = {1--6},
    isbn = {9781728198934},
    doi = {10.1109/INMIC50486.2020.9318136},
    keywords = {Deep Learning, GPU, Neural Networks, TPU}
}

@inproceedings{Shahid2020ANetworksb,
    title = {{A Survey Comparing Specialized Hardware and Evolution in TPUs for Neural Networks}},
    year = {2020},
    booktitle = {Proceedings - 2020 23rd IEEE International Multi-Topic Conference, INMIC 2020},
    author = {Shahid, Amna and Mushtaq, Malaika},
    month = {6},
    publisher = {Institute of Electrical and Electronics Engineers Inc.},
    isbn = {9781728198934},
    doi = {10.1109/INMIC50486.2020.9318136},
    keywords = {Deep Learning, GPU, Neural Networks, TPU}
}

@article{Jangamreddy2019ALearning,
    title = {{A Survey on Specialised Hardware for Machine Learning}},
    year = {2019},
    author = {Jangamreddy, N},
    number = {July},
    pages = {1--11},
    url = {https://www.researchgate.net/profile/Nikhil_Reddy7/publication/334647302_A_Survey_on_Specialised_Hardware_for_Machine_Learning/links/5d3842b3299bf1995b457c8d/A-Survey-on-Specialised-Hardware-for-Machine-Learning.pdf}
}

@article{Hamilton2020AcceleratingEra,
    title = {{Accelerating Scientific Computing in the Post-Moore's Era}},
    year = {2020},
    journal = {ACM Transactions on Parallel Computing},
    author = {Hamilton, Kathleen E. and Schuman, Catherine D. and Young, Steven R. and Bennink, Ryan S. and Imam, Neena and Humble, Travis S.},
    number = {1},
    pages = {1--31},
    volume = {7},
    doi = {10.1145/3380940},
    issn = {23294957},
    keywords = {Graph algorithms, constraint satisfaction problems, machine learning, neuromorphic computing, optical Ising machines, quantum computing}
}

@article{Hamilton2020AcceleratingErab,
    title = {{Accelerating Scientific Computing in the Post-Moore's Era}},
    year = {2020},
    journal = {ACM Transactions on Parallel Computing},
    author = {Hamilton, Kathleen E and Schuman, Catherine D and Young, Steven R and Bennink, Ryan S and Imam, Neena and Humble, Travis S},
    number = {1},
    month = {6},
    volume = {7},
    publisher = {Association for Computing Machinery},
    doi = {10.1145/3380940},
    issn = {23294957},
    keywords = {Graph algorithms, constraint satisfaction problems, machine learning, neuromorphic computing, optical Ising machines, quantum computing}
}

@article{Milojicic2020AcceleratorsComputing,
    title = {{Accelerators for Artificial Intelligence and High-Performance Computing}},
    year = {2020},
    journal = {Computer},
    author = {Milojicic, Dejan},
    number = {2},
    month = {2},
    pages = {14--22},
    volume = {53},
    publisher = {IEEE},
    url = {https://ieeexplore.ieee.org/document/8996100/},
    doi = {10.1109/MC.2019.2954056},
    issn = {0018-9162}
}

@article{Milojicic2020AcceleratorsComputingb,
    title = {{Accelerators for Artificial Intelligence and High-Performance Computing}},
    year = {2020},
    journal = {Computer},
    author = {Milojicic, Dejan},
    number = {2},
    month = {6},
    pages = {14--22},
    volume = {53},
    publisher = {Institute of Electrical and Electronics Engineers (IEEE)},
    doi = {10.1109/mc.2019.2954056},
    issn = {0018-9162}
}

@article{Balfour2008AnSystems,
    title = {{An Energy-Efficient Processor Architecture for Embedded Systems}},
    year = {2008},
    journal = {IEEE Computer Architecture Letters},
    author = {Balfour, J and Dally, W J and Black-Schaffer, D and Parikh, V and Park, JongSoo},
    number = {1},
    month = {6},
    pages = {29--32},
    volume = {7},
    url = {http://ieeexplore.ieee.org/document/4484578/},
    doi = {10.1109/L-CA.2008.1},
    issn = {1556-6056}
}

@misc{KazSatoCliffYoungDavidPatterson2017AnBlog,
    title = {{An in-depth look at Google’s first Tensor Processing Unit (TPU) | Google Cloud Blog}},
    year = {2017},
    booktitle = {Google Cloud},
    author = {{Kaz Sato; Cliff Young; David Patterson}},
    pages = {1--15},
    url = {https://cloud.google.com/blog/products/gcp/an-in-depth-look-at-googles-first-tensor-processing-unit-tpu}
}

@misc{Sato2017AnBlog,
    title = {{An in-depth look at Google’s first Tensor Processing Unit (TPU) | Google Cloud Blog}},
    year = {2017},
    booktitle = {Google Cloud Blog},
    author = {Sato, Kaz and Young, Cliff and Patterson, David}
}

@misc{Cong2004Application-SpecificArchitectures,
    title = {{Application-Specific Instruction Generation for Configurable Processor Architectures}},
    year = {2004},
    author = {Cong, Jason and Fan, Yiping and Han, Guoling and Zhang, Zhiru},
    keywords = {Categories {\&} Subject Descriptors B72 [Hardware]: INTEGRATED CIRCUITS − Design Aids General Terms Algorithms, Design, Experimentation Keywords ASIP, Performance, binate covering, compilation, configurable processor, technology mapping}
}

@article{Kochura2020BatchPhases,
    title = {{Batch Size Influence on Performance of Graphic and Tensor Processing Units During Training and Inference Phases}},
    year = {2020},
    journal = {Advances in Intelligent Systems and Computing},
    author = {Kochura, Yuriy and Gordienko, Yuri and Taran, Vlad and Gordienko, Nikita and Rokovyi, Alexandr and Alienin, Oleg and Stirenko, Sergii},
    pages = {658--668},
    volume = {938},
    isbn = {9783030166205},
    doi = {10.1007/978-3-030-16621-2{\_}61},
    issn = {21945365},
    keywords = {Accuracy, Deep learning, Fashion-MNIST, GPU, Inference time, Loss, MNIST, Performance, TPUv2, Tensor processing unit}
}

@misc{Kochura2020BatchPhasesb,
    title = {{Batch Size Influence on Performance of Graphic and Tensor Processing Units During Training and Inference Phases}},
    year = {2020},
    author = {Kochura, Yuriy and Gordienko, Yuri and Taran, Vlad and Gordienko, Nikita and Rokovyi, Alexandr and Alienin, Oleg and Stirenko, Sergii},
    pages = {658--668},
    url = {http://link.springer.com/10.1007/978-3-030-16621-2_61},
    doi = {10.1007/978-3-030-16621-2{\_}61},
    keywords = {Accuracy, Deep Learning, Fashion-MNIST, GPU, Inference Time, Loss, MNIST, Perfor-mance, TPUv2, Tensor Processing Unit}
}

@misc{Wang2019BFloat16:TPUs,
    title = {{BFloat16: The secret to high performance on Cloud TPUs}},
    year = {2019},
    booktitle = {Google Cloud Blog},
    author = {Wang, Shibo},
    url = {https://cloud.google.com/blog/products/ai-machine-learning/bfloat16-the-secret-to-high-performance-on-cloud-tpus}
}

@article{Wang2019BFloat16:Blog,
    title = {{BFloat16: The secret to high performance on Cloud TPUs | Google Cloud Blog}},
    year = {2019},
    author = {Wang, Shibo and Kanwar, Pankaj},
    number = {c},
    pages = {1--6},
    url = {https://cloud.google.com/blog/products/ai-machine-learning/bfloat16-the-secret-to-high-performance-on-cloud-tpus}
}

@article{Monroe2018ChipsIntelligence,
    title = {{Chips for artificial intelligence}},
    year = {2018},
    journal = {Communications of the ACM},
    author = {Monroe, Don},
    number = {4},
    month = {3},
    pages = {15--17},
    volume = {61},
    url = {https://dl.acm.org/doi/10.1145/3185523},
    doi = {10.1145/3185523},
    issn = {0001-0782}
}

@article{Monroe2018ChipsIntelligenceb,
    title = {{Chips for artificial intelligence}},
    year = {2018},
    journal = {Communications of the ACM},
    author = {Monroe, Don},
    number = {4},
    month = {6},
    pages = {15--17},
    volume = {61},
    publisher = {Association for Computing Machinery (ACM)},
    doi = {10.1145/3185523},
    issn = {0001-0782}
}

@article{Smith1982DecoupledArchitectures,
    title = {{Decoupled access/execute computer architectures}},
    year = {1982},
    journal = {ACM SIGARCH Computer Architecture News},
    author = {Smith, James E},
    number = {3},
    month = {6},
    pages = {112--119},
    volume = {10},
    url = {https://dl.acm.org/doi/10.1145/1067649.801719},
    doi = {10.1145/1067649.801719},
    issn = {0163-5964}
}

@article{Polson2018DeepAspects,
    title = {{Deep Learning: Computational Aspects}},
    year = {2018},
    author = {Polson, Nicholas and Sokolov, Vadim},
    month = {6},
    url = {http://arxiv.org/abs/1808.08618}
}

@article{Wang2019DeepHardware,
    title = {{Deep Neural Network Approximation for Custom Hardware}},
    year = {2019},
    journal = {ACM Computing Surveys},
    author = {Wang, Erwei and Davis, James J. and Zhao, Ruizhe and Ng, Ho-Cheung and Niu, Xinyu and Luk, Wayne and Cheung, Peter Y. K. and Constantinides, George A.},
    number = {2},
    month = {5},
    pages = {1--39},
    volume = {52},
    url = {https://dl.acm.org/doi/10.1145/3309551},
    doi = {10.1145/3309551},
    issn = {0360-0300},
    arxivId = {1901.06955},
    keywords = {ASICs, Approximation methods, Convolutional neural networks, FPGAS, Recurrent neural networks}
}

@article{Wang2019DeepGoing,
    title = {{Deep neural network approximation for custom hardware: Where We've Been, Where We're going}},
    year = {2019},
    journal = {ACM Computing Surveys},
    author = {Wang, Erwei and Davis, James J and Zhao, Ruizhe and Ng, Ho Cheung and Niu, Xinyu and Luk, Wayne and Cheung, Peter Y K and Constantinides, George A},
    number = {2},
    month = {6},
    volume = {52},
    publisher = {Association for Computing Machinery},
    doi = {10.1145/3309551},
    issn = {15577341},
    keywords = {ASICs, Approximation methods, Convolutional neural networks, FPGAS, Recurrent neural networks}
}

@article{Bellec2017DeepNetworks,
    title = {{Deep rewiring: Training very sparse deep networks}},
    year = {2017},
    journal = {arXiv},
    author = {Bellec, Guillaume and Kappel, David and Maass, Wolfgang and Legenstein, Robert},
    pages = {1--24},
    issn = {23318422},
    arxivId = {1711.05136}
}

@article{Bellec2017DeepNetworksb,
    title = {{Deep Rewiring: Training very sparse deep networks}},
    year = {2017},
    author = {Bellec, Guillaume and Kappel, David and Maass, Wolfgang and Legenstein, Robert},
    month = {6},
    url = {http://arxiv.org/abs/1711.05136}
}

@misc{Ramacher1991DesignNeurocomputer,
    title = {{Design of a 1st Generation Neurocomputer}},
    year = {1991},
    booktitle = {VLSI Design of Neural Networks},
    author = {Ramacher, U and Beichter, J and Raab, W and Anlauf, J and Br{\"{u}}ls, N and Hachmann, U and Wesseling, M},
    pages = {271--310},
    publisher = {Springer US},
    url = {http://link.springer.com/10.1007/978-1-4615-3994-0_14},
    doi = {10.1007/978-1-4615-3994-0{\_}14}
}

@incollection{Rueckert2020DigitalAccelerators,
    title = {{Digital Neural Network Accelerators}},
    year = {2020},
    author = {Rueckert, Ulrich},
    pages = {181--202},
    url = {http://link.springer.com/10.1007/978-3-030-18338-7_12},
    isbn = {9783030183387},
    doi = {10.1007/978-3-030-18338-7{\_}12}
}

@misc{Rueckert2020DigitalAcceleratorsb,
    title = {{Digital Neural Network Accelerators}},
    year = {2020},
    author = {Rueckert, Ulrich},
    pages = {181--202},
    url = {http://link.springer.com/10.1007/978-3-030-18338-7_12},
    doi = {10.1007/978-3-030-18338-7{\_}12}
}

@inproceedings{Han2016EIE:Network,
    title = {{EIE: Efficient Inference Engine on Compressed Deep Neural Network}},
    year = {2016},
    booktitle = {Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016},
    author = {Han, Song and Liu, Xingyu and Mao, Huizi and Pu, Jing and Pedram, Ardavan and Horowitz, Mark A and Dally, William J},
    month = {6},
    pages = {243--254},
    publisher = {Institute of Electrical and Electronics Engineers Inc.},
    isbn = {9781467389471},
    doi = {10.1109/ISCA.2016.30},
    keywords = {ASIC, Algorithm-Hardware co-Design, Deep Learning, Hardware Acceleration, Model Compression}
}

@inproceedings{Chen2016Eyeriss:Networks,
    title = {{Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks}},
    year = {2016},
    booktitle = {Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016},
    author = {Chen, Yu Hsin and Emer, Joel and Sze, Vivienne},
    month = {6},
    pages = {367--379},
    publisher = {Institute of Electrical and Electronics Engineers Inc.},
    isbn = {9781467389471},
    doi = {10.1109/ISCA.2016.40},
    keywords = {Convolutional Neural Networks, Dataflow, Energy Efficiency, Spatial Architecture}
}

@article{You2019FastTPUs,
    title = {{Fast Deep Neural Network Training on Distributed Systems and Cloud TPUs}},
    year = {2019},
    journal = {IEEE Transactions on Parallel and Distributed Systems},
    author = {You, Yang and Zhang, Zhao and Hsieh, Cho Jui and Demmel, James and Keutzer, Kurt},
    number = {11},
    pages = {2449--2462},
    volume = {30},
    doi = {10.1109/TPDS.2019.2913833},
    issn = {15582183},
    keywords = {Fast algorithm, deep learning, parallel {\&} distributed processing}
}

@article{You2019FastTPUsb,
    title = {{Fast Deep Neural Network Training on Distributed Systems and Cloud TPUs}},
    year = {2019},
    journal = {IEEE Transactions on Parallel and Distributed Systems},
    author = {You, Yang and Zhang, Zhao and Hsieh, Cho Jui and Demmel, James and Keutzer, Kurt},
    number = {11},
    month = {6},
    pages = {2449--2462},
    volume = {30},
    publisher = {IEEE Computer Society},
    doi = {10.1109/TPDS.2019.2913833},
    issn = {15582183},
    keywords = {Fast algorithm, deep learning, parallel {\&} distributed processing}
}

@article{Milovanovic2010Forty-threeMultiplication,
    title = {{Forty-three ways of systolic matrix multiplication}},
    year = {2010},
    journal = {International Journal of Computer Mathematics},
    author = {Milovanovi{\'{c}}, I. Ž. and Bekakos, M P and Tselepis, I N and Milovanovi{\'{c}}, E. I.},
    number = {6},
    month = {5},
    pages = {1264--1276},
    volume = {87},
    url = {http://www.tandfonline.com/doi/abs/10.1080/00207160802275944},
    doi = {10.1080/00207160802275944},
    issn = {0020-7160}
}

@article{Norrie2020GoogleTeam,
    title = {{Google ’ s Training Chips Revealed : Thanks to the Team}},
    year = {2020},
    journal = {Hot Chips},
    author = {Norrie, Thomas and Patil, Nishant and Yoon, Doe Hyun and Kurian, George and Li, Sheng and Laudon, James and Young, Cliff and Jouppi, Norman P and Patterson, David}
}

@article{Navarro2021GPUReductions,
    title = {{GPU Tensor Cores for Fast Arithmetic Reductions}},
    year = {2021},
    journal = {IEEE Transactions on Parallel and Distributed Systems},
    author = {Navarro, Cristobal A. and Carrasco, Roberto and Barrientos, Ricardo J. and Riquelme, Javier A. and Vega, Raimundo},
    number = {1},
    month = {1},
    pages = {72--84},
    volume = {32},
    url = {https://ieeexplore.ieee.org/document/9147055/},
    doi = {10.1109/TPDS.2020.3011893},
    issn = {1045-9219},
    arxivId = {2001.05585},
    keywords = {Arithmetic reduction, GPU computing, matrix multiply accumulate, parallel reduction, tensor cores}
}

@article{Navarro2020GPUReductions,
    title = {{GPU Tensor Cores for fast Arithmetic Reductions}},
    year = {2020},
    author = {Navarro, Cristóbal A and Carrasco, Roberto and Barrientos, Ricardo J and Riquelme, Javier A and Vega, Raimundo},
    month = {6},
    url = {http://arxiv.org/abs/2001.05585}
}

@article{Jawandhiya2018HardwareLearning,
    title = {{Hardware Design for Machine Learning}},
    year = {2018},
    journal = {International Journal of Artificial Intelligence and Applications},
    author = {Jawandhiya, Pooja},
    number = {1},
    pages = {63--84},
    volume = {9}
}

@article{Chao2019HotChipsInfrastructure,
    title = {{HotChips 2019 Tutorial Cloud TPU: Codesigning Architecture and Infrastructure}},
    year = {2019},
    author = {Chao, Clifford and Saeta, Brennan}
}

@article{Jouppi2017In-DatacenterUnit,
    title = {{In-Datacenter Performance Analysis of a Tensor Processing Unit}},
    year = {2017},
    journal = {ACM SIGARCH Computer Architecture News},
    author = {Jouppi, Norman P. and Young, Cliff and Patil, Nishant and Patterson, David and Agrawal, Gaurav and Bajwa, Raminder and Bates, Sarah and Bhatia, Suresh and Boden, Nan and Borchers, Al and Boyle, Rick and Cantin, Pierre-luc and Chao, Clifford and Clark, Chris and Coriell, Jeremy and Daley, Mike and Dau, Matt and Dean, Jeffrey and Gelb, Ben and Ghaemmaghami, Tara Vazir and Gottipati, Rajendra and Gulland, William and Hagmann, Robert and Ho, C. Richard and Hogberg, Doug and Hu, John and Hundt, Robert and Hurt, Dan and Ibarz, Julian and Jaffey, Aaron and Jaworski, Alek and Kaplan, Alexander and Khaitan, Harshit and Killebrew, Daniel and Koch, Andy and Kumar, Naveen and Lacy, Steve and Laudon, James and Law, James and Le, Diemthu and Leary, Chris and Liu, Zhuyuan and Lucke, Kyle and Lundin, Alan and MacKean, Gordon and Maggiore, Adriana and Mahony, Maire and Miller, Kieran and Nagarajan, Rahul and Narayanaswami, Ravi and Ni, Ray and Nix, Kathy and Norrie, Thomas and Omernick, Mark and Penukonda, Narayana and Phelps, Andy and Ross, Jonathan and Ross, Matt and Salek, Amir and Samadiani, Emad and Severn, Chris and Sizikov, Gregory and Snelham, Matthew and Souter, Jed and Steinberg, Dan and Swing, Andy and Tan, Mercedes and Thorson, Gregory and Tian, Bo and Toma, Horia and Tuttle, Erick and Vasudevan, Vijay and Walter, Richard and Wang, Walter and Wilcox, Eric and Yoon, Doe Hyun},
    number = {2},
    month = {9},
    pages = {1--12},
    volume = {45},
    url = {https://dl.acm.org/doi/10.1145/3140659.3080246},
    isbn = {9781450348928},
    doi = {10.1145/3140659.3080246},
    issn = {0163-5964},
    keywords = {Accelerator, CNN, DNN, Domain-specific architecture, LSTM, MLP, Neural network, RNN}
}

@inproceedings{Jouppi2017In-datacenterUnitb,
    title = {{In-datacenter performance analysis of a tensor processing unit}},
    year = {2017},
    booktitle = {Proceedings - International Symposium on Computer Architecture},
    author = {Jouppi, Norman P and Young, Cliff and Patil, Nishant and Patterson, David and Agrawal, Gaurav and Bajwa, Raminder and Bates, Sarah and Bhatia, Suresh and Boden, Nan and Borchers, Al and Boyle, Rick and Cantin, Pierre Luc and Chao, Clifford and Clark, Chris and Coriell, Jeremy and Daley, Mike and Dau, Matt and Dean, Jeffrey and Gelb, Ben and Ghaemmaghami, Tara Vazir and Gottipati, Rajendra and Gulland, William and Hagmann, Robert and Ho, C Richard and Hogberg, Doug and Hu, John and Hundt, Robert and Hurt, Dan and Ibarz, Julian and Jaffey, Aaron and Jaworski, Alek and Kaplan, Alexander and Khaitan, Harshit and Killebrew, Daniel and Koch, Andy and Kumar, Naveen and Lacy, Steve and Laudon, James and Law, James and Le, Diemthu and Leary, Chris and Liu, Zhuyuan and Lucke, Kyle and Lundin, Alan and MacKean, Gordon and Maggiore, Adriana and Mahony, Maire and Miller, Kieran and Nagarajan, Rahul and Narayanaswami, Ravi and Ni, Ray and Nix, Kathy and Norrie, Thomas and Omernick, Mark and Penukonda, Narayana and Phelps, Andy and Ross, Jonathan and Ross, Matt and Salek, Amir and Samadiani, Emad and Severn, Chris and Sizikov, Gregory and Snelham, Matthew and Souter, Jed and Steinberg, Dan and Swing, Andy and Tan, Mercedes and Thorson, Gregory and Tian, Bo and Toma, Horia and Tuttle, Erick and Vasudevan, Vijay and Walter, Richard and Wang, Walter and Wilcox, Eric and Yoon, Doe Hyun},
    month = {6},
    pages = {1--12},
    volume = {Part F128643},
    publisher = {Institute of Electrical and Electronics Engineers Inc.},
    isbn = {9781450348928},
    doi = {10.1145/3079856.3080246},
    issn = {10636897},
    keywords = {Accelerator, CNN, DNN, Deep learning, Domain-specific architecture, GPU, LSTM, MLP, Neural network, RNN, TPU, TensorFlow}
}

@inproceedings{Shafiee2016ISAAC:Crossbars,
    title = {{ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars}},
    year = {2016},
    booktitle = {Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016},
    author = {Shafiee, Ali and Nag, Anirban and Muralimanohar, Naveen and Balasubramonian, Rajeev and Strachan, John Paul and Hu, Miao and Williams, R Stanley and Srikumar, Vivek},
    month = {6},
    pages = {14--26},
    publisher = {Institute of Electrical and Electronics Engineers Inc.},
    isbn = {9781467389471},
    doi = {10.1109/ISCA.2016.12},
    keywords = {CNN, DNN, accelerator, analog, memristor, neural}
}

@book{Sigarch.2013ISCAIsrael,
    title = {{ISCA 2013 : proceedings of the 40th annual International Symposium on Computer Architecture : June 23-27, 2013, Tel-Aviv, Israel}},
    year = {2013},
    author = {{Sigarch.} and Society., IEEE Computer},
    pages = {686},
    publisher = {ACM},
    isbn = {9781450320795}
}

@article{Lu2020Large-ScaleTPUs,
    title = {{Large-Scale Discrete Fourier Transform on TPUs}},
    year = {2020},
    journal = {arXiv},
    author = {Lu, Tianjian and Chen, Yi-Fan and Hechtman, Blake and Wang, Tao and Anderson, John},
    number = {1},
    month = {2},
    pages = {1--10},
    url = {http://arxiv.org/abs/2002.03260},
    issn = {23318422},
    arxivId = {2002.03260},
    keywords = {Discrete Fourier transform, Hardware accelerator, Parallel computing, Tensor processing unit, TensorFlow}
}

@article{Lu2020Large-ScaleTPUsb,
    title = {{Large-Scale Discrete Fourier Transform on TPUs}},
    year = {2020},
    author = {Lu, Tianjian and Chen, Yi-Fan and Hechtman, Blake and Wang, Tao and Anderson, John},
    month = {6},
    url = {http://arxiv.org/abs/2002.03260}
}

@misc{Harris2005Mapping2,
    title = {{Mapping Computational Concepts to GPUs Chapter 31 Excerpted from GPU Gems 2}},
    year = {2005},
    author = {Harris, Mark},
    isbn = {0-321-33559-7}
}

@article{Jouppi2018MotivationUnit,
    title = {{Motivation for and Evaluation of the First Tensor Processing Unit}},
    year = {2018},
    journal = {IEEE Micro},
    author = {Jouppi, Norman and Young, Cliff and Patil, Nishant and Patterson, David},
    number = {3},
    pages = {10--19},
    volume = {38},
    doi = {10.1109/MM.2018.032271057},
    issn = {02721732},
    keywords = {GPU, deep neural network, hardware, machine learning, microprocessor, tensor processing unit}
}

@article{Jouppi2018MotivationUnitb,
    title = {{Motivation for and Evaluation of the First Tensor Processing Unit}},
    year = {2018},
    journal = {IEEE Micro},
    author = {Jouppi, Norman and Young, Cliff and Patil, Nishant and Patterson, David},
    number = {3},
    month = {6},
    pages = {10--19},
    volume = {38},
    url = {https://ieeexplore.ieee.org/document/8358031/},
    doi = {10.1109/MM.2018.032271057},
    issn = {0272-1732}
}

@inproceedings{Zhang2015OptimizingNetworks,
    title = {{Optimizing FPGA-based accelerator design for deep convolutional neural networks}},
    year = {2015},
    booktitle = {FPGA 2015 - 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
    author = {Zhang, Chen and Li, Peng and Sun, Guangyu and Guan, Yijin and Xiao, Bingjun and Cong, Jason},
    month = {6},
    pages = {161--170},
    publisher = {Association for Computing Machinery, Inc},
    isbn = {9781450333153},
    doi = {10.1145/2684746.2689060},
    keywords = {Acceleration, Convolutional neural network, FPGA, Rooine model}
}

@inproceedings{Chi2016PRIME:Memory,
    title = {{PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory}},
    year = {2016},
    booktitle = {Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016},
    author = {Chi, Ping and Li, Shuangchen and Xu, Cong and Zhang, Tao and Zhao, Jishen and Liu, Yongpan and Wang, Yu and Xie, Yuan},
    month = {6},
    pages = {27--39},
    publisher = {Institute of Electrical and Electronics Engineers Inc.},
    isbn = {9781467389471},
    doi = {10.1109/ISCA.2016.13},
    keywords = {neural network, processing in memory, resistive random access memory}
}

@misc{PyTorch2020PyTorchXLA,
    title = {{PyTorch XLA}},
    year = {2020},
    booktitle = {GitHub},
    author = {{PyTorch}},
    url = {https://github.com/pytorch/xla}
}

@article{Zhang2019RecentAcceleration,
    title = {{Recent advances in convolutional neural network acceleration}},
    year = {2019},
    journal = {Neurocomputing},
    author = {Zhang, Qianru and Zhang, Meng and Chen, Tinghuan and Sun, Zhifei and Ma, Yuzhe and Yu, Bei},
    month = {1},
    pages = {37--51},
    volume = {323},
    url = {https://linkinghub.elsevier.com/retrieve/pii/S0925231218311007},
    doi = {10.1016/j.neucom.2018.09.038},
    issn = {09252312},
    arxivId = {1807.08596},
    keywords = {Algorithm optimization, Convolutional neural network, Hardware acceleration, Model compression}
}

@article{Zhang2018RecentAcceleration,
    title = {{Recent Advances in Convolutional Neural Network Acceleration}},
    year = {2018},
    author = {Zhang, Qianru and Zhang, Meng and Chen, Tinghuan and Sun, Zhifei and Ma, Yuzhe and Yu, Bei},
    month = {6},
    url = {http://arxiv.org/abs/1807.08596}
}

@article{Williams2009Roofline:Architectures,
    title = {{Roofline: An insightful visual performance model for multicore architectures}},
    year = {2009},
    journal = {Communications of the ACM},
    author = {Williams, Samuel and Waterman, Andrew and Patterson, David},
    number = {4},
    pages = {65--76},
    volume = {52},
    doi = {10.1145/1498765.1498785},
    issn = {00010782}
}

@article{Williams2009Roofline:Architecturesb,
    title = {{Roofline: An insightful visual performance model for multicore architectures}},
    year = {2009},
    journal = {Communications of the ACM},
    author = {Williams, Samuel and Waterman, Andrew and Patterson, David},
    number = {4},
    month = {6},
    pages = {65--76},
    volume = {52},
    doi = {10.1145/1498765.1498785},
    issn = {00010782}
}

@book{forComputingMachinery2007SC07Nevada,
    title = {{SC07 : November 10-16, 2007, Reno-Sparks Convention Center, Reno, Nevada}},
    year = {2007},
    author = {for Computing Machinery, Association and Society, IEEE Computer and {Sigarch} and of Electrical, Institute and Engineers, Electronics},
    publisher = {IEEE},
    isbn = {9781595937643}
}

@article{Kumar2019ScalePods,
    title = {{Scale MLPerf-0.6 models on Google TPU-v3 Pods}},
    year = {2019},
    journal = {arXiv},
    author = {Kumar, Sameer and Bitorff, Victor and Chen, Dehao and Chou, Chiachen and Hechtman, Blake and Lee, HyoukJoong and Kumar, Naveen and Mattson, Peter and Wang, Shibo and Wang, Tao and Xu, Yuanzhong and Zhou, Zongwei},
    month = {9},
    pages = {1--8},
    url = {http://arxiv.org/abs/1909.09756},
    issn = {23318422},
    arxivId = {1909.09756}
}

@article{Kumar2019ScalePodsb,
    title = {{Scale MLPerf-0.6 models on Google TPU-v3 Pods}},
    year = {2019},
    author = {Kumar, Sameer and Bitorff, Victor and Chen, Dehao and Chou, Chiachen and Hechtman, Blake and Lee, HyoukJoong and Kumar, Naveen and Mattson, Peter and Wang, Shibo and Wang, Tao and Xu, Yuanzhong and Zhou, Zongwei},
    month = {6},
    url = {http://arxiv.org/abs/1909.09756}
}

@misc{Teich2018TearingCoprocessor,
    title = {{Tearing Apart Google ’ s TPU 3 . 0 AI Coprocessor}},
    year = {2018},
    booktitle = {Next Platform},
    author = {Teich, Paul},
    pages = {1--16},
    url = {https://www.nextplatform.com/2018/05/10/tearing-apart-googles-tpu-3-0-ai-coprocessor/}
}

@misc{Teich2018TearingCoprocessor/tearing-apart-googles-tpu-3-0-ai-coprocessor,
    title = {{Tearing Apart Google's TPU 3.0 AI Coprocessor/tearing-apart-googles-tpu-3-0-ai-coprocessor}},
    year = {2018},
    author = {Teich, Paul}
}

@inproceedings{Krashinsky1999TheArchitecture,
    title = {{The vector-thread architecture}},
    year = {1999},
    booktitle = {Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.},
    author = {Krashinsky, R and Batten, C and Hampton, M and Gerding, S and Pharris, B and Casper, J and Asanovic, K},
    pages = {52--63},
    publisher = {IEEE},
    url = {http://ieeexplore.ieee.org/document/1310763/},
    isbn = {0-7695-2143-6},
    doi = {10.1109/ISCA.2004.1310763}
}

@misc{Fisher1984TheCode,
    title = {{The VLIW Machine: A Multiprocessor for Compiling Scientific Code}},
    year = {1984},
    author = {Fisher, Joseph A}
}

@article{Courbariaux2014TrainingMultiplications,
    title = {{Training deep neural networks with low precision multiplications}},
    year = {2014},
    journal = {3rd International Conference on Learning Representations, ICLR 2015 - Workshop Track Proceedings},
    author = {Courbariaux, Matthieu and Bengio, Yoshua and David, Jean-Pierre},
    number = {Section 5},
    month = {12},
    pages = {1--10},
    url = {http://arxiv.org/abs/1412.7024},
    arxivId = {1412.7024}
}

@article{Courbariaux2014TrainingMultiplicationsb,
    title = {{Training deep neural networks with low precision multiplications}},
    year = {2014},
    author = {Courbariaux, Matthieu and Bengio, Yoshua and David, Jean-Pierre},
    month = {6},
    url = {http://arxiv.org/abs/1412.7024}
}

@article{Hameed2010UnderstandingChips,
    title = {{Understanding sources of inefficiency in general-purpose chips}},
    year = {2010},
    journal = {ACM SIGARCH Computer Architecture News},
    author = {Hameed, Rehan and Qadeer, Wajahat and Wachs, Megan and Azizi, Omid and Solomatnikov, Alex and Lee, Benjamin C and Richardson, Stephen and Kozyrakis, Christos and Horowitz, Mark},
    number = {3},
    month = {6},
    pages = {37--47},
    volume = {38},
    url = {https://dl.acm.org/doi/10.1145/1816038.1815968},
    doi = {10.1145/1816038.1815968},
    issn = {0163-5964}
}

@article{Kung1982WhyArchitectures,
    title = {{Why systolic architectures?}},
    year = {1982},
    journal = {Computer},
    author = {{Kung}},
    number = {1},
    month = {6},
    pages = {37--46},
    volume = {15},
    url = {http://ieeexplore.ieee.org/document/1653825/},
    doi = {10.1109/MC.1982.1653825},
    issn = {0018-9162}
}