5333
~E 1 "c:/My_Designs/POCP/POCP-2/src/AND2.vhd" 4 AND2
~A 1 "c:/My_Designs/POCP/POCP-3/src/prim/AND2.vhd" 10 AND2
~E 1 "c:/My_Designs/POCP/POCP-2/src/AND3.vhd" 4 AND3
~A 1 "c:/My_Designs/POCP/POCP-3/src/prim/AND3.vhd" 10 AND3
~E 1 "c:/My_Designs/POCP/POCP-3/src/BiStableLatch.vhd" 4 BiStableLatch
~A 1 "c:/My_Designs/POCP/POCP-3/src/BiStableLatch.vhd" 10 behavior
~A 1 "c:/My_Designs/POCP/POCP-3/src/BiStableLatch.vhd" 10 structual
~C 1 "C:/My_Designs/POCP/POCP-7/src/TestBenches/max_finder_T.vhd" 48 config
~C 1 "C:/My_Designs/POCP/POCP-6/src/TB/FIFO_T.vhd" 73 config_l
~E 1 "C:/My_Designs/POCP/POCP-7/src/CTRL1.vhd" 5 CTRL1
~A 1 "C:/My_Designs/POCP/POCP-7/src/CTRL1.vhd" 30 Beh
~E 1 "c:/My_Designs/POCP/POCP-4/src/DEL.vhd" 4 DEL
~A 1 "c:/My_Designs/POCP/POCP-4/src/DEL.vhd" 11 behavior
~A 1 "c:/My_Designs/POCP/POCP-3/src/DEL.vhd" 12 del
~A 1 "c:/My_Designs/POCP/POCP-3/src/DEL.vhd" 12 structual
~E 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/del_TB.vhd" 6 del_tb
~A 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/del_TB.vhd" 9 TB_ARCHITECTURE
~E 1 "c:/My_Designs/POCP/POCP-3/src/DELAR.vhd" 4 DELAR
~A 1 "c:/My_Designs/POCP/POCP-3/src/DELAR.vhd" 12 behavior
~E 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/delar_TB.vhd" 6 delar_tb
~A 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/delar_TB.vhd" 9 TB_ARCHITECTURE
~E 1 "c:/My_Designs/POCP/POCP-3/src/DELAS.vhd" 4 DELAS
~A 1 "c:/My_Designs/POCP/POCP-3/src/DELAS.vhd" 12 behavior
~E 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/delas_TB.vhd" 6 delas_tb
~A 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/delas_TB.vhd" 9 TB_ARCHITECTURE
~E 1 "c:/My_Designs/POCP/POCP-4/src/DET.vhd" 4 DET
~A 1 "c:/My_Designs/POCP/POCP-4/src/DET.vhd" 12 behavior
~E 1 "c:/My_Designs/POCP/POCP-4/src/DETAR.vhd" 4 DETAR
~A 1 "c:/My_Designs/POCP/POCP-4/src/DETAR.vhd" 13 behavior
~E 1 "c:/My_Designs/POCP/POCP-3/src/DL.vhd" 5 DL
~A 1 "c:/My_Designs/POCP/POCP-3/src/DL.vhd" 28 behavior
~A 1 "c:/My_Designs/POCP/POCP-3/src/DL.vhd" 11 DL
~A 1 "c:/My_Designs/POCP/POCP-3/src/DL.vhd" 11 structual
~E 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/dl_TB.vhd" 6 dl_tb
~A 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/dl_TB.vhd" 9 TB_ARCHITECTURE
~E 1 "C:/My_Designs/POCP/POCP-7/src/DPATH.vhd" 6 DPATH
~A 1 "C:/My_Designs/POCP/POCP-7/src/DPATH.vhd" 21 Beh
~E 1 "c:/My_Designs/POCP/POCP-3/src/DT.vhd" 4 DT
~A 1 "c:/My_Designs/POCP/POCP-3/src/DT.vhd" 11 behavior
~E 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/dt_TB.vhd" 6 dt_tb
~A 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/dt_TB.vhd" 9 TB_ARCHITECTURE
~E 1 "c:/My_Designs/POCP/POCP-4/src/DETAR.vhd" 4 DTAR
~A 1 "c:/My_Designs/POCP/POCP-4/src/DETAR.vhd" 13 behavior
~E 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/dtar_TB.vhd" 6 dtar_tb
~A 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/dtar_TB.vhd" 9 TB_ARCHITECTURE
~E 1 "c:/My_Designs/POCP/POCP-3/src/DTAS.vhd" 4 DTAS
~A 1 "c:/My_Designs/POCP/POCP-3/src/DTAS.vhd" 12 behavior
~E 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/dtas_TB.vhd" 6 dtas_tb
~A 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/dtas_TB.vhd" 9 TB_ARCHITECTURE
~E 1 "c:/My_Designs/POCP/POCP-6/src/FIFO.vhd" 6 FIFO
~A 1 "C:/My_Designs/POCP/POCP-6/src/FIFO.vhd" 25 Beh
~E 1 "c:/My_Designs/POCP/POCP-6/src/TB/FIFO_T.vhd" 6 FIFO_T
~A 1 "C:/My_Designs/POCP/POCP-6/src/TB/FIFO_T.vhd" 9 Beh
~E 1 "c:/My_Designs/POCP/POCP-4/src/JC.vhd" 4 JC
~A 1 "c:/My_Designs/POCP/POCP-4/src/JC.vhd" 15 beh
~A 1 "c:/My_Designs/POCP/POCP-4/src/JC.vhd" 15 behavior
~E 1 "c:/My_Designs/POCP/POCP-4/src/TestBench/jc_TB.vhd" 6 jc_tb
~A 1 "c:/My_Designs/POCP/POCP-4/src/TestBench/jc_TB.vhd" 12 TB_ARCHITECTURE
~E 1 "c:/My_Designs/POCP/POCP-4/src/TestBench/JS_test.vhd" 4 JS_TEST
~A 1 "c:/My_Designs/POCP/POCP-4/src/TestBench/JS_test.vhd" 7 Beh
~E 1 "c:/My_Designs/POCP/POCP-4/src/LFSR_In.vhd" 4 LFSR_In
~A 1 "c:/My_Designs/POCP/POCP-4/src/LFSR_In.vhd" 15 beh
~A 1 "c:/My_Designs/POCP/POCP-4/src/LFSR_In.vhd" 15 behavior
~E 1 "c:/My_Designs/POCP/POCP-4/src/TestBench/LFSR_In_t.vhd" 4 LFSR_IN_T
~A 1 "c:/My_Designs/POCP/POCP-4/src/TestBench/LFSR_In_t.vhd" 7 Beh
~E 1 "c:/My_Designs/POCP/POCP-4/src/LFSR_Out.vhd" 4 LFSR_Out
~A 1 "c:/My_Designs/POCP/POCP-4/src/LFSR_Out.vhd" 15 Beh
~A 1 "c:/My_Designs/POCP/POCP-4/src/LFSR_Out.vhd" 15 behavior
~E 1 "c:/My_Designs/POCP/POCP-4/src/TestBench/LFSR_out_t.vhd" 4 LFSR_Out_T
~A 1 "c:/My_Designs/POCP/POCP-4/src/TestBench/LFSR_out_t.vhd" 7 Beh
~E 1 "c:/My_Designs/POCP/POCP-6/src/LIFO.vhd" 6 LIFO
~A 1 "c:/My_Designs/POCP/POCP-6/src/LIFO.vhd" 25 Beh
~E 1 "c:/My_Designs/POCP/POCP-6/src/TB/LIFO_T.vhd" 6 LIFO_T
~A 1 "c:/My_Designs/POCP/POCP-6/src/TB/LIFO_T.vhd" 9 Beh
~E 1 "C:/My_Designs/POCP/POCP-7/src/Testbenches/max_finder_t.vhd" 5 max_finder_t
~A 1 "C:/My_Designs/POCP/POCP-7/src/TestBenches/max_finder_T.vhd" 8 Beh
~E 1 "C:/My_Designs/POCP/POCP-7/src/Max/MaxFinder.vhd" 5 MaxFinder
~A 1 "C:/My_Designs/POCP/POCP-7/src/Max/MaxFinder.vhd" 12 Beh
~E 1 "C:/My_Designs/POCP/POCP-7/src/MRAM.vhd" 5 MRAM
~A 1 "C:/My_Designs/POCP/POCP-7/src/MRAM.vhd" 14 Beh_Max
~A 1 "C:/My_Designs/POCP/POCP-7/src/MRAM.vhd" 51 Beh_Zer
~E 1 "C:/My_Designs/POCP/POCP-7/src/MROM.vhd" 13 MROM
~A 1 "C:/My_Designs/POCP/POCP-7/src/MROM.vhd" 21 Beh_Max
~A 1 "C:/My_Designs/POCP/POCP-7/src/MROM.vhd" 64 Beh_Zer
~E 1 "E:/Project/VHDL/POCP/POCP-1/src/source/MUX.vhd" 3 mux
~A 1 "E:/Project/VHDL/POCP/POCP-1/src/source/MUX.vhd" 9 beh
~E 1 "c:/My_Designs/POCP/POCP-2/src/MUX2.vhd" 4 MUX2
~A 1 "E:/Project/VHDL/POCP/POCP-2/src/MUX2.vhd" 10 mux2
~E 1 "c:/My_Designs/POCP/POCP-2/src/MUX4-2.vhd" 4 MUX4_2
~A 1 "E:/Project/VHDL/POCP/POCP-2/src/MUX4-2.vhd" 10 MUX4_2
~E 1 "E:/Project/VHDL/POCP/POCP-1/src/source/MUX4BY2.vhd" 3 MUX4BY2
~A 1 "E:/Project/VHDL/POCP/POCP-1/src/source/MUX4BY2.vhd" 10 MUX4BY2
~E 1 "E:/Project/VHDL/POCP/POCP-1/src/source/MUX_2.vhd" 4 mux_2
~A 1 "E:/Project/VHDL/POCP/POCP-1/src/source/MUX_2.vhd" 10 mux_2
~E 1 "c:/My_Designs/POCP/POCP-2/src/prim/NAND3.vhd" 4 NAND3
~A 1 "c:/My_Designs/POCP/POCP-3/src/prim/NAND3.vhd" 10 NAND3
~E 1 "c:/My_Designs/POCP/POCP-3/src/prim/OR2.vhd" 4 NOR2
~A 1 "c:/My_Designs/POCP/POCP-3/src/prim/NOR2.vhd" 10 NOR2
~E 1 "c:/My_Designs/POCP/POCP-2/src/NOT.vhd" 4 NOT1
~A 1 "c:/My_Designs/POCP/POCP-3/src/prim/NOT.vhd" 10 NOT1
~E 1 "E:/Project/VHDL/POCP/POCP-2/src/TestBeanch.vhd" 1 ODD_PARITY_TB
~E 1 "c:/My_Designs/POCP/POCP-2/src/OR2.vhd" 4 OR2
~A 1 "c:/My_Designs/POCP/POCP-3/src/prim/OR2.vhd" 10 OR2
~E 1 "c:/My_Designs/POCP/POCP-2/src/OR3.vhd" 4 OR3
~A 1 "c:/My_Designs/POCP/POCP-3/src/prim/OR3.vhd" 10 OR3
~E 1 "E:/Project/VHDL/POCP/POCP-1/src/source/OR4.vhd" 4 OR4
~A 1 "E:/Project/VHDL/POCP/POCP-1/src/source/OR4.vhd" 10 OR4
~E 1 "c:/My_Designs/POCP/POCP-6/src/RAM.vhd" 6 RAM
~A 1 "C:/My_Designs/POCP/POCP-6/src/RAM.vhd" 25 Beh
~E 1 "c:/My_Designs/POCP/POCP-6/src/RAM_Ham.vhd" 6 RAM_Ham
~A 1 "C:/My_Designs/POCP/POCP-6/src/RAM_Ham.vhd" 20 Beh
~E 1 "c:/My_Designs/POCP/POCP-6/src/TB/RAM_Ham_T.vhd" 4 RAM_HAM_T
~A 1 "C:/My_Designs/POCP/POCP-6/src/TB/RAM_Ham_T.vhd" 7 Beh
~E 1 "c:/My_Designs/POCP/POCP-6/src/TB/RAM_T.vhd" 4 RAM_T
~A 1 "C:/My_Designs/POCP/POCP-6/src/TB/RAM_T.vhd" 7 Beh
~E 1 "c:/My_Designs/POCP/POCP-6/src/RegFile.vhd" 6 RegFile
~A 1 "C:/My_Designs/POCP/POCP-6/src/RegFile.vhd" 19 Beh
~E 1 "c:/My_Designs/POCP/POCP-6/src/TB/RegFile_T.vhd" 4 RegFile_T
~A 1 "C:/My_Designs/POCP/POCP-6/src/TB/RegFile_T.vhd" 7 Beh
~E 1 "c:/My_Designs/POCP/POCP-6/src/RegN.vhd" 4 REGn
~A 1 "C:/My_Designs/POCP/POCP-6/src/RegN.vhd" 16 Beh
~A 1 "c:/My_Designs/POCP/POCP-4/src/REGn.vhd" 12 behavior
~A 1 "c:/My_Designs/POCP/POCP-4/src/REGn.vhd" 25 structual
~E 1 "c:/My_Designs/POCP/POCP-3/src/prim/REP.vhd" 4 REP
~A 1 "c:/My_Designs/POCP/POCP-3/src/prim/REP.vhd" 10 REP
~E 1 "c:/My_Designs/POCP/POCP-3/src/RSL.vhd" 4 RSL
~A 1 "c:/My_Designs/POCP/POCP-3/src/RSL.vhd" 31 behavior
~A 1 "c:/My_Designs/POCP/POCP-3/src/RSL.vhd" 12 structual
~E 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/rsl_TB.vhd" 6 rsl_tb
~A 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/rsl_TB.vhd" 9 TB_ARCHITECTURE
~E 1 "c:/My_Designs/POCP/POCP-4/src/Signature.vhd" 4 Signature
~A 1 "c:/My_Designs/POCP/POCP-4/src/Signature.vhd" 14 behavior
~E 1 "c:/My_Designs/POCP/POCP-4/src/TestBench/signature_t.vhd" 4 signature_T
~A 1 "c:/My_Designs/POCP/POCP-4/src/TestBench/signature_t.vhd" 7 Beh
~E 1 "c:/My_Designs/POCP/POCP-4/src/SREGn.vhd" 3 SREGn
~A 1 "c:/My_Designs/POCP/POCP-4/src/SREGn.vhd" 14 behavior
~A 1 "c:/My_Designs/POCP/POCP-4/src/SREGn.vhd" 31 structual
~E 1 "c:/My_Designs/POCP/POCP-4/src/SyncREGn.vhd" 3 SyncREGn
~A 1 "c:/My_Designs/POCP/POCP-4/src/SyncREGn.vhd" 13 behavior
~A 1 "c:/My_Designs/POCP/POCP-4/src/SyncREGn.vhd" 28 structual
~E 1 "c:/My_Designs/POCP/POCP-4/src/TestBench/syncregn_TB.vhd" 6 syncregn_tb
~A 1 "c:/My_Designs/POCP/POCP-4/src/TestBench/syncregn_TB.vhd" 12 TB_ARCHITECTURE
~E 1 "c:/My_Designs/POCP/POCP-5/compile/Task1.vhd" 26 Task1
~A 1 "c:/My_Designs/POCP/POCP-5/src/FinSM1.vhd" 14 Beh
~C 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task1_tb1.vhd" 152 task1_cfg_tb1
~C 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task1_tb2.vhd" 280 task1_cfg_tb2
~C 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task1_tb3.vhd" 241 task1_cfg_tb3
~E 1 "c:/My_Designs/POCP/POCP-5/src/Task1_TB/Task1_tb1.vhd" 11 Task1_ent_tb1
~A 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task1_tb1.vhd" 14 Task1_arch_tb1
~E 1 "c:/My_Designs/POCP/POCP-5/src/Task1_TB/Task1_tb2.vhd" 11 Task1_ent_tb2
~A 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task1_tb2.vhd" 14 Task1_arch_tb2
~E 1 "c:/My_Designs/POCP/POCP-5/src/Task1_TB/Task1_tb3.vhd" 11 Task1_ent_tb3
~A 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task1_tb3.vhd" 14 Task1_arch_tb3
~E 1 "c:/My_Designs/POCP/POCP-5/compile/Task2.vhd" 26 Task2
~A 1 "c:/My_Designs/POCP/POCP-5/src/FinSM2.vhd" 14 Beh
~C 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task2_tb1.vhd" 141 task2_cfg_tb1
~C 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task2_tb2.vhd" 201 task2_cfg_tb2
~C 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task2_tb3.vhd" 257 task2_cfg_tb3
~E 1 "c:/My_Designs/POCP/POCP-5/src/Task2_TB/Task2_tb1.vhd" 11 Task2_ent_tb1
~A 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task2_tb1.vhd" 14 Task2_arch_tb1
~E 1 "c:/My_Designs/POCP/POCP-5/src/Task2_TB/Task2_tb2.vhd" 12 Task2_ent_tb2
~A 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task2_tb2.vhd" 15 Task2_arch_tb2
~E 1 "c:/My_Designs/POCP/POCP-5/src/Task2_TB/Task2_tb3.vhd" 11 Task2_ent_tb3
~A 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task2_tb3.vhd" 14 Task2_arch_tb3
~E 1 "c:/My_Designs/POCP/POCP-5/compile/Task3.vhd" 26 Task3
~A 1 "c:/My_Designs/POCP/POCP-5/src/FinSM3.vhd" 14 Beh
~C 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task3_tb1.vhd" 161 task3_cfg_tb1
~C 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task3_tb2.vhd" 233 task3_cfg_tb2
~C 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task3_tb3.vhd" 277 task3_cfg_tb3
~E 1 "c:/My_Designs/POCP/POCP-5/src/Task3_TB/Task3_tb1.vhd" 31 Task3_ent_tb1
~A 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task3_tb1.vhd" 34 Task3_arch_tb1
~E 1 "c:/My_Designs/POCP/POCP-5/src/Task3_TB/Task3_tb2.vhd" 31 Task3_ent_tb2
~A 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task3_tb2.vhd" 34 Task3_arch_tb2
~E 1 "c:/My_Designs/POCP/POCP-5/src/Task3_TB/Task3_tb3.vhd" 31 Task3_ent_tb3
~A 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task3_tb3.vhd" 34 Task3_arch_tb3
~E 1 "c:/My_Designs/POCP/POCP-5/compile/Task4.vhd" 26 Task4
~A 1 "c:/My_Designs/POCP/POCP-5/src/FinSM4.vhd" 14 Beh
~C 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task4_tb1.vhd" 160 task4_cfg_tb1
~C 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task4_tb2.vhd" 265 task4_cfg_tb2
~C 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task4_tb3.vhd" 273 task4_cfg_tb3
~E 1 "c:/My_Designs/POCP/POCP-5/src/Task4_TB/Task4_tb1.vhd" 31 Task4_ent_tb1
~A 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task4_tb1.vhd" 34 Task4_arch_tb1
~E 1 "c:/My_Designs/POCP/POCP-5/src/Task4_TB/Task4_tb2.vhd" 31 Task4_ent_tb2
~A 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task4_tb2.vhd" 34 Task4_arch_tb2
~E 1 "c:/My_Designs/POCP/POCP-5/src/Task4_TB/Task4_tb3.vhd" 31 Task4_ent_tb3
~A 1 "c:/My_Designs/POCP/POCP-5/src/TB/Task4_tb3.vhd" 34 Task4_arch_tb3
~C 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/del_TB.vhd" 69 testbench_for_del
~C 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/delar_TB.vhd" 70 testbench_for_delar
~C 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/delas_TB.vhd" 79 testbench_for_delas
~C 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/dl_TB.vhd" 57 testbench_for_dl
~C 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/dt_TB.vhd" 64 testbench_for_dt
~C 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/dtar_TB.vhd" 71 testbench_for_dtar
~C 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/dtas_TB.vhd" 77 testbench_for_dtas
~C 1 "c:/My_Designs/POCP/POCP-4/src/TestBench/jc_TB.vhd" 55 testbench_for_jc
~C 1 "c:/My_Designs/POCP/POCP-4/src/TestBench/JS_test.vhd" 54 testbench_for_js
~C 1 "c:/My_Designs/POCP/POCP-4/src/TestBench/LFSR_In_t.vhd" 54 testbench_for_lfsr_in
~C 1 "c:/My_Designs/POCP/POCP-4/src/TestBench/LFSR_out_t.vhd" 54 testbench_for_lfsr_out
~C 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/rsl_TB.vhd" 69 testbench_for_rsl
~C 1 "c:/My_Designs/POCP/POCP-4/src/TestBench/signature_t.vhd" 58 testbench_for_signature
~C 1 "c:/My_Designs/POCP/POCP-4/src/TestBench/syncregn_TB.vhd" 67 testbench_for_syncregn
~C 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/tt_TB.vhd" 63 testbench_for_tt
~C 1 "E:/Project/VHDL/POCP/POCP-2/src/TestBench/var5/var5_TB_tim_cfg.vhd" 1 testbench_for_var5
~C 1 "E:/Project/VHDL/POCP/POCP-2/src/TestBench/var7_TB.vhd" 46 testbench_for_var7
~C 1 "E:/Project/VHDL/POCP/POCP-2/src/TestBench/var6/var6_TB_tim_cfg.vhd" 1 timing_for_var6
~C 1 "E:/Project/VHDL/POCP/POCP-2/src/TestBench/var7/var7_TB_tim_cfg.vhd" 1 timing_for_var7
~E 1 "C:/My_Designs/POCP/POCP-7/src/Testbenches/traffic_lights_t.vhd" 5 traffic_lights_T
~A 1 "C:/My_Designs/POCP/POCP-7/src/TestBenches/traffic_lights_T.vhd" 8 Beh
~E 1 "C:/My_Designs/POCP/POCP-7/src/TrafficLights.vhd" 5 TrafficLights
~A 1 "C:/My_Designs/POCP/POCP-7/src/TrafficLights.vhd" 15 Beh
~E 1 "c:/My_Designs/POCP/POCP-3/src/TT.vhd" 4 TT
~A 1 "c:/My_Designs/POCP/POCP-3/src/TT.vhd" 11 behavior
~E 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/tt_TB.vhd" 6 tt_tb
~A 1 "c:/My_Designs/POCP/POCP-3/src/TestBench/tt_TB.vhd" 9 TB_ARCHITECTURE
~E 1 "c:/My_Designs/POCP/POCP-2/src/Var5.vhd" 4 Var5
~A 1 "E:/Project/VHDL/POCP/POCP-2/src/structure/Var5.vhd" 54 behavior
~A 1 "E:/Project/VHDL/POCP/POCP-2/src/structure/Var5.vhd" 10 structual
~A 1 "E:/Project/VHDL/POCP/POCP-2/src/behavior/Var6.vhd" 10 Var5
~E 1 "E:/Project/VHDL/POCP/POCP-2/src/TestBench/var5_TB.vhd" 6 var5_tb
~A 1 "E:/Project/VHDL/POCP/POCP-2/src/TestBench/var5/var5_TB.vhd" 9 TB_ARCHITECTURE
~E 1 "c:/My_Designs/POCP/POCP-2/src/Var6.vhd" 4 Var6
~A 1 "E:/Project/VHDL/POCP/POCP-2/src/structure/Var6.vhd" 53 behavior
~A 1 "E:/Project/VHDL/POCP/POCP-2/src/structure/Var6.vhd" 10 structual
~A 1 "E:/Project/VHDL/POCP/POCP-2/src/behavior/Var5.vhd" 10 Var6
~E 1 "E:/Project/VHDL/POCP/POCP-2/src/TestBench/var6/var6_TB.vhd" 4 var6_tb
~A 1 "E:/Project/VHDL/POCP/POCP-2/src/TestBench/var6/var6_TB.vhd" 7 TB_ARCHITECTURE
~E 1 "c:/My_Designs/POCP/POCP-2/src/Var7.vhd" 4 Var7
~A 1 "E:/Project/VHDL/POCP/POCP-2/src/structure/Var7.vhd" 31 behavior
~A 1 "E:/Project/VHDL/POCP/POCP-2/src/structure/Var7.vhd" 10 structual
~A 1 "E:/Project/VHDL/POCP/POCP-2/src/behavior/Var7.vhd" 10 Var7
~E 1 "E:/Project/VHDL/POCP/POCP-2/src/TestBench/var7_TB.vhd" 6 var7_tb
~A 1 "E:/Project/VHDL/POCP/POCP-2/src/TestBench/var7/var7_TB.vhd" 9 TB_ARCHITECTURE
~E 1 "C:/My_Designs/POCP/POCP-7/src/Testbenches/zero_counter_t.vhd" 5 zero_counter_t
~A 1 "C:/My_Designs/POCP/POCP-7/src/TestBenches/zero_counter_T.vhd" 8 Beh
~E 1 "C:/My_Designs/POCP/POCP-7/src/Zeroes/ZeroCounter.vhd" 5 ZeroCounter
~A 1 "C:/My_Designs/POCP/POCP-7/src/Zeroes/ZeroCounter.vhd" 12 Beh
