

================================================================
== Vivado HLS Report for 'Loop_Xpose_Col_Outer'
================================================================
* Date:           Wed May 26 18:08:29 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dct.prj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.51|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   67|   67|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     91|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     93|
|Register         |        -|      -|      40|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      40|    184|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_169_p2                    |     +    |      0|  0|  13|           4|           1|
    |indvar_flatten_next_fu_110_p2  |     +    |      0|  0|  15|           7|           1|
    |j_fu_116_p2                    |     +    |      0|  0|  13|           4|           1|
    |tmp_2_fu_158_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_4_fu_188_p2                |     +    |      0|  0|  15|           8|           8|
    |exitcond_flatten_fu_104_p2     |   icmp   |      0|  0|   4|           7|           8|
    |tmp_s_fu_122_p2                |   icmp   |      0|  0|   2|           4|           5|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |i_3_i_mid2_fu_128_p3           |  select  |      0|  0|   4|           1|           1|
    |tmp_7_mid2_v_fu_136_p3         |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  91|          47|          42|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_3_i_phi_fu_97_p4       |   9|          2|    4|          8|
    |i_3_i_reg_93             |   9|          2|    4|          8|
    |indvar_flatten_reg_71    |   9|          2|    7|         14|
    |j_1_i_phi_fu_86_p4       |   9|          2|    4|          8|
    |j_1_i_reg_82             |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  93|         20|   27|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                  |  3|   0|    3|          0|
    |ap_done_reg                                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |  1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_199  |  1|   0|    1|          0|
    |ap_reg_pp0_iter1_i_3_i_mid2_reg_208        |  4|   0|    4|          0|
    |ap_reg_pp0_iter1_tmp_7_mid2_v_reg_215      |  4|   0|    4|          0|
    |exitcond_flatten_reg_199                   |  1|   0|    1|          0|
    |i_3_i_mid2_reg_208                         |  4|   0|    4|          0|
    |i_3_i_reg_93                               |  4|   0|    4|          0|
    |indvar_flatten_reg_71                      |  7|   0|    7|          0|
    |j_1_i_reg_82                               |  4|   0|    4|          0|
    |tmp_7_mid2_v_reg_215                       |  4|   0|    4|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      | 40|   0|   40|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Loop_Xpose_Col_Outer | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Loop_Xpose_Col_Outer | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Loop_Xpose_Col_Outer | return value |
|ap_done                | out |    1| ap_ctrl_hs | Loop_Xpose_Col_Outer | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Loop_Xpose_Col_Outer | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Loop_Xpose_Col_Outer | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Loop_Xpose_Col_Outer | return value |
|col_outbuf_i_address0  | out |    6|  ap_memory |     col_outbuf_i     |     array    |
|col_outbuf_i_ce0       | out |    1|  ap_memory |     col_outbuf_i     |     array    |
|col_outbuf_i_q0        |  in |   16|  ap_memory |     col_outbuf_i     |     array    |
|buf_2d_out_address0    | out |    6|  ap_memory |      buf_2d_out      |     array    |
|buf_2d_out_ce0         | out |    1|  ap_memory |      buf_2d_out      |     array    |
|buf_2d_out_we0         | out |    1|  ap_memory |      buf_2d_out      |     array    |
|buf_2d_out_d0          | out |   16|  ap_memory |      buf_2d_out      |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_6 (3)  [1/1] 1.77ns
newFuncRoot:0  br label %0


 <State 2>: 5.17ns
ST_2: indvar_flatten (5)  [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader.i ]

ST_2: j_1_i (6)  [1/1] 0.00ns  loc: dct.c:51->dct.c:87
:1  %j_1_i = phi i4 [ 0, %newFuncRoot ], [ %tmp_7_mid2_v, %.preheader.i ]

ST_2: i_3_i (7)  [1/1] 0.00ns
:2  %i_3_i = phi i4 [ 0, %newFuncRoot ], [ %i, %.preheader.i ]

ST_2: exitcond_flatten (8)  [1/1] 2.91ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next (9)  [1/1] 2.75ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: StgValue_12 (10)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %dct_2d.exit.exitStub, label %.preheader.i

ST_2: j (12)  [1/1] 2.62ns  loc: dct.c:48->dct.c:87
.preheader.i:0  %j = add i4 %j_1_i, 1

ST_2: tmp_s (15)  [1/1] 3.10ns  loc: dct.c:50->dct.c:87
.preheader.i:3  %tmp_s = icmp eq i4 %i_3_i, -8

ST_2: i_3_i_mid2 (16)  [1/1] 2.07ns  loc: dct.c:50->dct.c:87
.preheader.i:4  %i_3_i_mid2 = select i1 %tmp_s, i4 0, i4 %i_3_i

ST_2: tmp_7_mid2_v (17)  [1/1] 2.07ns  loc: dct.c:51->dct.c:87
.preheader.i:5  %tmp_7_mid2_v = select i1 %tmp_s, i4 %j, i4 %j_1_i


 <State 3>: 6.01ns
ST_3: tmp_7_mid2_cast (18)  [1/1] 0.00ns  loc: dct.c:51->dct.c:87
.preheader.i:6  %tmp_7_mid2_cast = zext i4 %tmp_7_mid2_v to i8

ST_3: tmp_1 (25)  [1/1] 0.00ns  loc: dct.c:50->dct.c:87
.preheader.i:13  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3_i_mid2, i3 0)

ST_3: tmp_12_cast (26)  [1/1] 0.00ns  loc: dct.c:51->dct.c:87
.preheader.i:14  %tmp_12_cast = zext i7 %tmp_1 to i8

ST_3: tmp_2 (27)  [1/1] 2.75ns  loc: dct.c:51->dct.c:87
.preheader.i:15  %tmp_2 = add i8 %tmp_7_mid2_cast, %tmp_12_cast

ST_3: tmp_13_cast (28)  [1/1] 0.00ns  loc: dct.c:51->dct.c:87
.preheader.i:16  %tmp_13_cast = zext i8 %tmp_2 to i64

ST_3: col_outbuf_i_addr (29)  [1/1] 0.00ns  loc: dct.c:51->dct.c:87
.preheader.i:17  %col_outbuf_i_addr = getelementptr [64 x i16]* %col_outbuf_i, i64 0, i64 %tmp_13_cast

ST_3: col_outbuf_i_load (33)  [2/2] 3.25ns  loc: dct.c:51->dct.c:87
.preheader.i:21  %col_outbuf_i_load = load i16* %col_outbuf_i_addr, align 2

ST_3: i (36)  [1/1] 2.62ns  loc: dct.c:50->dct.c:87
.preheader.i:24  %i = add i4 %i_3_i_mid2, 1


 <State 4>: 6.51ns
ST_4: StgValue_25 (13)  [1/1] 0.00ns
.preheader.i:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Col_Outer_Loop)

ST_4: empty (14)  [1/1] 0.00ns
.preheader.i:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_4: tmp (19)  [1/1] 0.00ns  loc: dct.c:51->dct.c:87
.preheader.i:7  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_7_mid2_v, i3 0)

ST_4: tmp_10_cast (20)  [1/1] 0.00ns  loc: dct.c:51->dct.c:87
.preheader.i:8  %tmp_10_cast = zext i7 %tmp to i8

ST_4: StgValue_29 (21)  [1/1] 0.00ns  loc: dct.c:51->dct.c:87
.preheader.i:9  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str9) nounwind

ST_4: tmp_3 (22)  [1/1] 0.00ns  loc: dct.c:51->dct.c:87
.preheader.i:10  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str9) nounwind

ST_4: StgValue_31 (23)  [1/1] 0.00ns  loc: dct.c:52->dct.c:87
.preheader.i:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: tmp_5_cast (24)  [1/1] 0.00ns  loc: dct.c:50->dct.c:87
.preheader.i:12  %tmp_5_cast = zext i4 %i_3_i_mid2 to i8

ST_4: tmp_4 (30)  [1/1] 2.75ns  loc: dct.c:51->dct.c:87
.preheader.i:18  %tmp_4 = add i8 %tmp_5_cast, %tmp_10_cast

ST_4: tmp_14_cast (31)  [1/1] 0.00ns  loc: dct.c:51->dct.c:87
.preheader.i:19  %tmp_14_cast = zext i8 %tmp_4 to i64

ST_4: buf_2d_out_addr (32)  [1/1] 0.00ns  loc: dct.c:51->dct.c:87
.preheader.i:20  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %tmp_14_cast

ST_4: col_outbuf_i_load (33)  [1/2] 3.25ns  loc: dct.c:51->dct.c:87
.preheader.i:21  %col_outbuf_i_load = load i16* %col_outbuf_i_addr, align 2

ST_4: StgValue_37 (34)  [1/1] 3.25ns  loc: dct.c:51->dct.c:87
.preheader.i:22  store i16 %col_outbuf_i_load, i16* %buf_2d_out_addr, align 2

ST_4: empty_15 (35)  [1/1] 0.00ns  loc: dct.c:51->dct.c:87
.preheader.i:23  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str9, i32 %tmp_3) nounwind

ST_4: StgValue_39 (37)  [1/1] 0.00ns
.preheader.i:25  br label %0


 <State 5>: 0.00ns
ST_5: StgValue_40 (39)  [1/1] 0.00ns
dct_2d.exit.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_outbuf_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6          (br               ) [ 011110]
indvar_flatten      (phi              ) [ 001000]
j_1_i               (phi              ) [ 001000]
i_3_i               (phi              ) [ 001000]
exitcond_flatten    (icmp             ) [ 001110]
indvar_flatten_next (add              ) [ 011110]
StgValue_12         (br               ) [ 000000]
j                   (add              ) [ 000000]
tmp_s               (icmp             ) [ 000000]
i_3_i_mid2          (select           ) [ 001110]
tmp_7_mid2_v        (select           ) [ 011110]
tmp_7_mid2_cast     (zext             ) [ 000000]
tmp_1               (bitconcatenate   ) [ 000000]
tmp_12_cast         (zext             ) [ 000000]
tmp_2               (add              ) [ 000000]
tmp_13_cast         (zext             ) [ 000000]
col_outbuf_i_addr   (getelementptr    ) [ 001010]
i                   (add              ) [ 011010]
StgValue_25         (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
tmp                 (bitconcatenate   ) [ 000000]
tmp_10_cast         (zext             ) [ 000000]
StgValue_29         (specloopname     ) [ 000000]
tmp_3               (specregionbegin  ) [ 000000]
StgValue_31         (specpipeline     ) [ 000000]
tmp_5_cast          (zext             ) [ 000000]
tmp_4               (add              ) [ 000000]
tmp_14_cast         (zext             ) [ 000000]
buf_2d_out_addr     (getelementptr    ) [ 000000]
col_outbuf_i_load   (load             ) [ 000000]
StgValue_37         (store            ) [ 000000]
empty_15            (specregionend    ) [ 000000]
StgValue_39         (br               ) [ 011110]
StgValue_40         (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_outbuf_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_outbuf_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_2d_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Col_Outer_Loop"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="col_outbuf_i_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="8" slack="0"/>
<pin id="50" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_i_addr/3 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="6" slack="0"/>
<pin id="55" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="56" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_outbuf_i_load/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="buf_2d_out_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="8" slack="0"/>
<pin id="62" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="StgValue_37_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="6" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="0"/>
<pin id="68" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/4 "/>
</bind>
</comp>

<comp id="71" class="1005" name="indvar_flatten_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="7" slack="1"/>
<pin id="73" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="indvar_flatten_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="7" slack="0"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="82" class="1005" name="j_1_i_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="1"/>
<pin id="84" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1_i (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="j_1_i_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1_i/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="i_3_i_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="1"/>
<pin id="95" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3_i (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_3_i_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="4" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3_i/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="exitcond_flatten_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="0" index="1" bw="7" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten_next_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="j_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_s_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_3_i_mid2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_3_i_mid2/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_7_mid2_v_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="4" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7_mid2_v/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_7_mid2_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="1"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_mid2_cast/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="1"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_12_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="7" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_13_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="i_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="2"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_10_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_5_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="2"/>
<pin id="187" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="7" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_14_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/4 "/>
</bind>
</comp>

<comp id="199" class="1005" name="exitcond_flatten_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="203" class="1005" name="indvar_flatten_next_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_3_i_mid2_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="1"/>
<pin id="210" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3_i_mid2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="tmp_7_mid2_v_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_7_mid2_v "/>
</bind>
</comp>

<comp id="222" class="1005" name="col_outbuf_i_addr_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="1"/>
<pin id="224" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_i_addr "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="1"/>
<pin id="229" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="20" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="53" pin="2"/><net_sink comp="65" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="75" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="75" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="86" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="97" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="97" pin="4"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="122" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="116" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="86" pin="4"/><net_sink comp="136" pin=2"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="157"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="144" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="154" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="184"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="181" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="202"><net_src comp="104" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="110" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="211"><net_src comp="128" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="214"><net_src comp="208" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="218"><net_src comp="136" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="225"><net_src comp="46" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="230"><net_src comp="169" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="97" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_2d_out | {4 }
 - Input state : 
	Port: Loop_Xpose_Col_Outer : col_outbuf_i | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_12 : 2
		j : 1
		tmp_s : 1
		i_3_i_mid2 : 2
		tmp_7_mid2_v : 2
	State 3
		tmp_12_cast : 1
		tmp_2 : 2
		tmp_13_cast : 3
		col_outbuf_i_addr : 4
		col_outbuf_i_load : 5
	State 4
		tmp_10_cast : 1
		tmp_4 : 2
		tmp_14_cast : 3
		buf_2d_out_addr : 4
		StgValue_37 : 5
		empty_15 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_110 |    0    |    15   |
|          |          j_fu_116          |    0    |    13   |
|    add   |        tmp_2_fu_158        |    0    |    15   |
|          |          i_fu_169          |    0    |    13   |
|          |        tmp_4_fu_188        |    0    |    15   |
|----------|----------------------------|---------|---------|
|  select  |      i_3_i_mid2_fu_128     |    0    |    4    |
|          |     tmp_7_mid2_v_fu_136    |    0    |    4    |
|----------|----------------------------|---------|---------|
|   icmp   |   exitcond_flatten_fu_104  |    0    |    4    |
|          |        tmp_s_fu_122        |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |   tmp_7_mid2_cast_fu_144   |    0    |    0    |
|          |     tmp_12_cast_fu_154     |    0    |    0    |
|   zext   |     tmp_13_cast_fu_164     |    0    |    0    |
|          |     tmp_10_cast_fu_181     |    0    |    0    |
|          |      tmp_5_cast_fu_185     |    0    |    0    |
|          |     tmp_14_cast_fu_194     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_1_fu_147        |    0    |    0    |
|          |         tmp_fu_174         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    85   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| col_outbuf_i_addr_reg_222 |    6   |
|  exitcond_flatten_reg_199 |    1   |
|     i_3_i_mid2_reg_208    |    4   |
|        i_3_i_reg_93       |    4   |
|         i_reg_227         |    4   |
|indvar_flatten_next_reg_203|    7   |
|   indvar_flatten_reg_71   |    7   |
|        j_1_i_reg_82       |    4   |
|    tmp_7_mid2_v_reg_215   |    4   |
+---------------------------+--------+
|           Total           |   41   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   85   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   41   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   41   |   94   |
+-----------+--------+--------+--------+
