

*** CYCLE 0
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000000
ifid:
	instr	add x0 x0 x0
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:



*** CYCLE 1
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000004
ifid:
	instr	flw f0 (96)x0
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:



*** CYCLE 2
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	flw f2 (100)x0
IQ:
		0  flw f0 (96)x0  READY (0)  READY (96)  NOT ISSUED
CQ:
		0  flw f0 (96)x0  TAG=64  READY   NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  flw f0 (96)x0  NOT COMPLETED



*** CYCLE 3
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	flw f4 (104)x0
IQ:
		1  flw f2 (100)x0  READY (0)  READY (100)  NOT ISSUED
CQ:
		0  flw f0 (96)x0  TAG=64  READY   NOT ISSUED
		1  flw f2 (100)x0  TAG=65  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 64
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  flw f0 (96)x0  NOT COMPLETED
		1  flw f2 (100)x0  NOT COMPLETED



*** CYCLE 4
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	lw x1 (112)x0
IQ:
		2  flw f4 (104)x0  READY (0)  READY (104)  NOT ISSUED
CQ:
		0  flw f0 (96)x0  TAG=64  READY   NOT ISSUED
		1  flw f2 (100)x0  TAG=65  READY   NOT ISSUED
		2  flw f4 (104)x0  TAG=66  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 65
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 64, result = 0x00000060
floating writeback ports:
branch PC update:
ROB:
		0  flw f0 (96)x0  NOT COMPLETED
		1  flw f2 (100)x0  NOT COMPLETED
		2  flw f4 (104)x0  NOT COMPLETED



*** CYCLE 5
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f6 (108)x0
IQ:
		3  lw x1 (112)x0  READY (0)  READY (112)  NOT ISSUED
CQ:
		1  flw f2 (100)x0  TAG=65  READY   NOT ISSUED
		2  flw f4 (104)x0  TAG=66  READY   NOT ISSUED
		3  lw x1 (112)x0  TAG=67  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 66
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 0
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 65, result = 0x00000064
floating writeback ports:
branch PC update:
ROB:
		0  flw f0 (96)x0  NOT COMPLETED
		1  flw f2 (100)x0  NOT COMPLETED
		2  flw f4 (104)x0  NOT COMPLETED
		3  lw x1 (112)x0  NOT COMPLETED



*** CYCLE 6
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f10 (116)x0
IQ:
		4  flw f6 (108)x0  READY (0)  READY (108)  NOT ISSUED
CQ:
		2  flw f4 (104)x0  TAG=66  READY   NOT ISSUED
		3  lw x1 (112)x0  TAG=67  READY   NOT ISSUED
		4  flw f6 (108)x0  TAG=68  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 67
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 1
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 66, result = 0x00000068
floating writeback ports:
		TAG = 0, result = 0x3F800000
branch PC update:
ROB:
		0  flw f0 (96)x0  NOT COMPLETED
		1  flw f2 (100)x0  NOT COMPLETED
		2  flw f4 (104)x0  NOT COMPLETED
		3  lw x1 (112)x0  NOT COMPLETED
		4  flw f6 (108)x0  NOT COMPLETED



*** CYCLE 7
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f8 f6 f2
IQ:
		5  flw f10 (116)x0  READY (0)  READY (116)  NOT ISSUED
CQ:
		3  lw x1 (112)x0  TAG=67  READY   NOT ISSUED
		4  flw f6 (108)x0  TAG=68  READY   NOT ISSUED
		5  flw f10 (116)x0  TAG=69  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 68
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 2
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 67, result = 0x00000070
floating writeback ports:
		TAG = 1, result = 0x40000000
branch PC update:
ROB:
		0  flw f0 (96)x0  COMPLETED
		1  flw f2 (100)x0  NOT COMPLETED
		2  flw f4 (104)x0  NOT COMPLETED
		3  lw x1 (112)x0  NOT COMPLETED
		4  flw f6 (108)x0  NOT COMPLETED
		5  flw f10 (116)x0  NOT COMPLETED



*** CYCLE 8
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	fdiv.s f8 f8 f0
IQ:
		6  fmult.s f8 f6 f2  TAG= 4  READY (1073741824)  NOT ISSUED
CQ:
		4  flw f6 (108)x0  TAG=68  READY   NOT ISSUED
		5  flw f10 (116)x0  TAG=69  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 69
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 3
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 68, result = 0x0000006C
floating writeback ports:
		TAG = 2, result = 0x00000000
branch PC update:
ROB:
		1  flw f2 (100)x0  COMPLETED
		2  flw f4 (104)x0  NOT COMPLETED
		3  lw x1 (112)x0  NOT COMPLETED
		4  flw f6 (108)x0  NOT COMPLETED
		5  flw f10 (116)x0  NOT COMPLETED
		6  fmult.s f8 f6 f2  NOT COMPLETED



*** CYCLE 9
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	fadd.s f8 f8 f6
IQ:
		6  fmult.s f8 f6 f2  TAG= 4  READY (1073741824)  NOT ISSUED
		7  fdiv.s f8 f8 f0  TAG= 6  READY (1065353216)  NOT ISSUED
CQ:
		5  flw f10 (116)x0  TAG=69  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 4
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 69, result = 0x00000074
		TAG = 3, result = 0x00000003
floating writeback ports:
branch PC update:
ROB:
		2  flw f4 (104)x0  COMPLETED
		3  lw x1 (112)x0  NOT COMPLETED
		4  flw f6 (108)x0  NOT COMPLETED
		5  flw f10 (116)x0  NOT COMPLETED
		6  fmult.s f8 f6 f2  NOT COMPLETED
		7  fdiv.s f8 f8 f0  NOT COMPLETED



*** CYCLE 10
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	beq x1 x0 #52
IQ:
		6  fmult.s f8 f6 f2  TAG= 4  READY (1073741824)  NOT ISSUED
		7  fdiv.s f8 f8 f0  TAG= 6  READY (1065353216)  NOT ISSUED
		8  fadd.s f8 f8 f6  TAG= 7  TAG= 4  NOT ISSUED
CQ:
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 4, result = 0xBF800000
branch PC update:
ROB:
		3  lw x1 (112)x0  COMPLETED
		4  flw f6 (108)x0  NOT COMPLETED
		5  flw f10 (116)x0  NOT COMPLETED
		6  fmult.s f8 f6 f2  NOT COMPLETED
		7  fdiv.s f8 f8 f0  NOT COMPLETED
		8  fadd.s f8 f8 f6  NOT COMPLETED



*** CYCLE 11
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
IQ:
		7  fdiv.s f8 f8 f0  TAG= 6  READY (1065353216)  NOT ISSUED
		8  fadd.s f8 f8 f6  TAG= 7  READY (-1082130432)  NOT ISSUED
		9  beq x1 x0 #52  READY (3)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 6
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 5, result = 0x40000000
branch PC update:
ROB:
		4  flw f6 (108)x0  COMPLETED
		5  flw f10 (116)x0  NOT COMPLETED
		6  fmult.s f8 f6 f2  NOT COMPLETED
		7  fdiv.s f8 f8 f0  NOT COMPLETED
		8  fadd.s f8 f8 f6  NOT COMPLETED
		9  beq x1 x0 #52  NOT COMPLETED



*** CYCLE 12
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
IQ:
		7  fdiv.s f8 f8 f0  TAG= 6  READY (1065353216)  NOT ISSUED
		8  fadd.s f8 f8 f6  TAG= 7  READY (-1082130432)  NOT ISSUED
		9  beq x1 x0 #52  READY (3)  READY (0)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 9
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 6
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		5  flw f10 (116)x0  COMPLETED
		6  fmult.s f8 f6 f2  NOT COMPLETED
		7  fdiv.s f8 f8 f0  NOT COMPLETED
		8  fadd.s f8 f8 f6  NOT COMPLETED
		9  beq x1 x0 #52  NOT COMPLETED



*** CYCLE 13
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=0         	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
IQ:
		7  fdiv.s f8 f8 f0  TAG= 6  READY (1065353216)  NOT ISSUED
		8  fadd.s f8 f8 f6  TAG= 7  READY (-1082130432)  NOT ISSUED
		9  beq x1 x0 #52  READY (3)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 6
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 9, outcome = 0, target = 0x00000058
ROB:
		6  fmult.s f8 f6 f2  NOT COMPLETED
		7  fdiv.s f8 f8 f0  NOT COMPLETED
		8  fadd.s f8 f8 f6  NOT COMPLETED
		9  beq x1 x0 #52  NOT COMPLETED



*** CYCLE 14
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=0         	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	fmult.s f12 f8 f8
IQ:
		7  fdiv.s f8 f8 f0  TAG= 6  READY (1065353216)  NOT ISSUED
		8  fadd.s f8 f8 f6  TAG= 7  READY (-1082130432)  NOT ISSUED
		9  beq x1 x0 #52  READY (3)  READY (0)  ISSUED
		10  addi x1 x1 #-1  READY (3)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 6
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		6  fmult.s f8 f6 f2  NOT COMPLETED
		7  fdiv.s f8 f8 f0  NOT COMPLETED
		8  fadd.s f8 f8 f6  NOT COMPLETED
		9  beq x1 x0 #52  COMPLETED
		10  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 15
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=0         	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	fmult.s f12 f12 f0
IQ:
		7  fdiv.s f8 f8 f0  TAG= 6  READY (1065353216)  NOT ISSUED
		8  fadd.s f8 f8 f6  TAG= 7  READY (-1082130432)  NOT ISSUED
		9  beq x1 x0 #52  READY (3)  READY (0)  ISSUED
		10  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		11  fmult.s f12 f8 f8  TAG= 8  TAG= 8  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 10
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 6, result = 0xC0000000
branch PC update:
ROB:
		6  fmult.s f8 f6 f2  NOT COMPLETED
		7  fdiv.s f8 f8 f0  NOT COMPLETED
		8  fadd.s f8 f8 f6  NOT COMPLETED
		9  beq x1 x0 #52  COMPLETED
		10  addi x1 x1 #-1  NOT COMPLETED
		11  fmult.s f12 f8 f8  NOT COMPLETED



*** CYCLE 16
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=0         	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f14 f8 f2
IQ:
		8  fadd.s f8 f8 f6  TAG= 7  READY (-1082130432)  NOT ISSUED
		9  beq x1 x0 #52  READY (3)  READY (0)  ISSUED
		10  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		11  fmult.s f12 f8 f8  TAG= 8  TAG= 8  NOT ISSUED
		12  fmult.s f12 f12 f0  TAG=11  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 7
integer writeback ports:
		TAG = 10, result = 0x00000002
floating writeback ports:
branch PC update:
ROB:
		6  fmult.s f8 f6 f2  COMPLETED
		7  fdiv.s f8 f8 f0  NOT COMPLETED
		8  fadd.s f8 f8 f6  NOT COMPLETED
		9  beq x1 x0 #52  COMPLETED
		10  addi x1 x1 #-1  NOT COMPLETED
		11  fmult.s f12 f8 f8  NOT COMPLETED
		12  fmult.s f12 f12 f0  NOT COMPLETED



*** CYCLE 17
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fadd.s f12 f12 f4
IQ:
		8  fadd.s f8 f8 f6  TAG= 7  READY (-1082130432)  NOT ISSUED
		9  beq x1 x0 #52  READY (3)  READY (0)  ISSUED
		10  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		11  fmult.s f12 f8 f8  TAG= 8  TAG= 8  NOT ISSUED
		12  fmult.s f12 f12 f0  TAG=11  READY (1065353216)  NOT ISSUED
		13  fmult.s f14 f8 f2  TAG= 8  READY (1073741824)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 7
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		7  fdiv.s f8 f8 f0  NOT COMPLETED
		8  fadd.s f8 f8 f6  NOT COMPLETED
		9  beq x1 x0 #52  COMPLETED
		10  addi x1 x1 #-1  COMPLETED
		11  fmult.s f12 f8 f8  NOT COMPLETED
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  NOT COMPLETED



*** CYCLE 18
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f12 f12 f14
IQ:
		8  fadd.s f8 f8 f6  TAG= 7  READY (-1082130432)  NOT ISSUED
		9  beq x1 x0 #52  READY (3)  READY (0)  ISSUED
		10  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		11  fmult.s f12 f8 f8  TAG= 8  TAG= 8  NOT ISSUED
		12  fmult.s f12 f12 f0  TAG=11  READY (1065353216)  NOT ISSUED
		13  fmult.s f14 f8 f2  TAG= 8  READY (1073741824)  NOT ISSUED
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 7
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		7  fdiv.s f8 f8 f0  NOT COMPLETED
		8  fadd.s f8 f8 f6  NOT COMPLETED
		9  beq x1 x0 #52  COMPLETED
		10  addi x1 x1 #-1  COMPLETED
		11  fmult.s f12 f8 f8  NOT COMPLETED
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  NOT COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED



*** CYCLE 19
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	fmult.s f14 f0 f8
IQ:
		8  fadd.s f8 f8 f6  TAG= 7  READY (-1082130432)  NOT ISSUED
		9  beq x1 x0 #52  READY (3)  READY (0)  ISSUED
		10  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		11  fmult.s f12 f8 f8  TAG= 8  TAG= 8  NOT ISSUED
		12  fmult.s f12 f12 f0  TAG=11  READY (1065353216)  NOT ISSUED
		13  fmult.s f14 f8 f2  TAG= 8  READY (1073741824)  NOT ISSUED
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  TAG=13  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 7
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		7  fdiv.s f8 f8 f0  NOT COMPLETED
		8  fadd.s f8 f8 f6  NOT COMPLETED
		9  beq x1 x0 #52  COMPLETED
		10  addi x1 x1 #-1  COMPLETED
		11  fmult.s f12 f8 f8  NOT COMPLETED
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  NOT COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED



*** CYCLE 20
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	fmult.s f14 f10 f14
IQ:
		8  fadd.s f8 f8 f6  TAG= 7  READY (-1082130432)  NOT ISSUED
		9  beq x1 x0 #52  READY (3)  READY (0)  ISSUED
		10  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		11  fmult.s f12 f8 f8  TAG= 8  TAG= 8  NOT ISSUED
		12  fmult.s f12 f12 f0  TAG=11  READY (1065353216)  NOT ISSUED
		13  fmult.s f14 f8 f2  TAG= 8  READY (1073741824)  NOT ISSUED
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  TAG=13  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  TAG= 8  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 7
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		7  fdiv.s f8 f8 f0  NOT COMPLETED
		8  fadd.s f8 f8 f6  NOT COMPLETED
		9  beq x1 x0 #52  COMPLETED
		10  addi x1 x1 #-1  COMPLETED
		11  fmult.s f12 f8 f8  NOT COMPLETED
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  NOT COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  NOT COMPLETED



*** CYCLE 21
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fadd.s f14 f14 f2
IQ:
		8  fadd.s f8 f8 f6  TAG= 7  READY (-1082130432)  NOT ISSUED
		9  beq x1 x0 #52  READY (3)  READY (0)  ISSUED
		10  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		11  fmult.s f12 f8 f8  TAG= 8  TAG= 8  NOT ISSUED
		12  fmult.s f12 f12 f0  TAG=11  READY (1065353216)  NOT ISSUED
		13  fmult.s f14 f8 f2  TAG= 8  READY (1073741824)  NOT ISSUED
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  TAG=13  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  TAG= 8  NOT ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  TAG=16  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 7
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		7  fdiv.s f8 f8 f0  NOT COMPLETED
		8  fadd.s f8 f8 f6  NOT COMPLETED
		9  beq x1 x0 #52  COMPLETED
		10  addi x1 x1 #-1  COMPLETED
		11  fmult.s f12 f8 f8  NOT COMPLETED
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  NOT COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  NOT COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED



*** CYCLE 22
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	fdiv.s f12 f12 f14
IQ:
		8  fadd.s f8 f8 f6  TAG= 7  READY (-1082130432)  NOT ISSUED
		9  beq x1 x0 #52  READY (3)  READY (0)  ISSUED
		10  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		11  fmult.s f12 f8 f8  TAG= 8  TAG= 8  NOT ISSUED
		12  fmult.s f12 f12 f0  TAG=11  READY (1065353216)  NOT ISSUED
		13  fmult.s f14 f8 f2  TAG= 8  READY (1073741824)  NOT ISSUED
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  TAG=13  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  TAG= 8  NOT ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  TAG=16  NOT ISSUED
		18  fadd.s f14 f14 f2  TAG=17  READY (1073741824)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 7
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		7  fdiv.s f8 f8 f0  NOT COMPLETED
		8  fadd.s f8 f8 f6  NOT COMPLETED
		9  beq x1 x0 #52  COMPLETED
		10  addi x1 x1 #-1  COMPLETED
		11  fmult.s f12 f8 f8  NOT COMPLETED
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  NOT COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  NOT COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED



*** CYCLE 23
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
IQ:
		8  fadd.s f8 f8 f6  TAG= 7  READY (-1082130432)  NOT ISSUED
		9  beq x1 x0 #52  READY (3)  READY (0)  ISSUED
		10  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		11  fmult.s f12 f8 f8  TAG= 8  TAG= 8  NOT ISSUED
		12  fmult.s f12 f12 f0  TAG=11  READY (1065353216)  NOT ISSUED
		13  fmult.s f14 f8 f2  TAG= 8  READY (1073741824)  NOT ISSUED
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  TAG=13  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  TAG= 8  NOT ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  TAG=16  NOT ISSUED
		18  fadd.s f14 f14 f2  TAG=17  READY (1073741824)  NOT ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 7
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		7  fdiv.s f8 f8 f0  NOT COMPLETED
		8  fadd.s f8 f8 f6  NOT COMPLETED
		9  beq x1 x0 #52  COMPLETED
		10  addi x1 x1 #-1  COMPLETED
		11  fmult.s f12 f8 f8  NOT COMPLETED
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  NOT COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  NOT COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED



*** CYCLE 24
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000058
ifid:
	instr	jal x0 #-48
IQ:
		8  fadd.s f8 f8 f6  TAG= 7  READY (-1082130432)  NOT ISSUED
		9  beq x1 x0 #52  READY (3)  READY (0)  ISSUED
		10  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		11  fmult.s f12 f8 f8  TAG= 8  TAG= 8  NOT ISSUED
		12  fmult.s f12 f12 f0  TAG=11  READY (1065353216)  NOT ISSUED
		13  fmult.s f14 f8 f2  TAG= 8  READY (1073741824)  NOT ISSUED
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  TAG=13  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  TAG= 8  NOT ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  TAG=16  NOT ISSUED
		18  fadd.s f14 f14 f2  TAG=17  READY (1073741824)  NOT ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  TAG= 8  TAG=19  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 7, result = 0xC0000000
branch PC update:
ROB:
		7  fdiv.s f8 f8 f0  NOT COMPLETED
		8  fadd.s f8 f8 f6  NOT COMPLETED
		9  beq x1 x0 #52  COMPLETED
		10  addi x1 x1 #-1  COMPLETED
		11  fmult.s f12 f8 f8  NOT COMPLETED
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  NOT COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  NOT COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED



*** CYCLE 25
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
IQ:
		11  fmult.s f12 f8 f8  TAG= 8  TAG= 8  NOT ISSUED
		12  fmult.s f12 f12 f0  TAG=11  READY (1065353216)  NOT ISSUED
		13  fmult.s f14 f8 f2  TAG= 8  READY (1073741824)  NOT ISSUED
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  TAG=13  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  TAG= 8  NOT ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  TAG=16  NOT ISSUED
		18  fadd.s f14 f14 f2  TAG=17  READY (1073741824)  NOT ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  TAG= 8  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 8
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		7  fdiv.s f8 f8 f0  COMPLETED
		8  fadd.s f8 f8 f6  NOT COMPLETED
		9  beq x1 x0 #52  COMPLETED
		10  addi x1 x1 #-1  COMPLETED
		11  fmult.s f12 f8 f8  NOT COMPLETED
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  NOT COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  NOT COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  NOT COMPLETED



*** CYCLE 26
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
IQ:
		11  fmult.s f12 f8 f8  TAG= 8  TAG= 8  NOT ISSUED
		12  fmult.s f12 f12 f0  TAG=11  READY (1065353216)  NOT ISSUED
		13  fmult.s f14 f8 f2  TAG= 8  READY (1073741824)  NOT ISSUED
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  TAG=13  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  TAG= 8  NOT ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  TAG=16  NOT ISSUED
		18  fadd.s f14 f14 f2  TAG=17  READY (1073741824)  NOT ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  TAG= 8  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 21
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 8
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		8  fadd.s f8 f8 f6  NOT COMPLETED
		9  beq x1 x0 #52  COMPLETED
		10  addi x1 x1 #-1  COMPLETED
		11  fmult.s f12 f8 f8  NOT COMPLETED
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  NOT COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  NOT COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  NOT COMPLETED



*** CYCLE 27
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
IQ:
		11  fmult.s f12 f8 f8  TAG= 8  TAG= 8  NOT ISSUED
		12  fmult.s f12 f12 f0  TAG=11  READY (1065353216)  NOT ISSUED
		13  fmult.s f14 f8 f2  TAG= 8  READY (1073741824)  NOT ISSUED
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  TAG=13  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  TAG= 8  NOT ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  TAG=16  NOT ISSUED
		18  fadd.s f14 f14 f2  TAG=17  READY (1073741824)  NOT ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  TAG= 8  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 8
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 21, result = 0x00000054
floating writeback ports:
branch PC update:
		TAG = 21, outcome = 84, target = 0x00000024
ROB:
		8  fadd.s f8 f8 f6  NOT COMPLETED
		9  beq x1 x0 #52  COMPLETED
		10  addi x1 x1 #-1  COMPLETED
		11  fmult.s f12 f8 f8  NOT COMPLETED
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  NOT COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  NOT COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  NOT COMPLETED



*** CYCLE 28
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	beq x1 x0 #52
IQ:
		11  fmult.s f12 f8 f8  TAG= 8  TAG= 8  NOT ISSUED
		12  fmult.s f12 f12 f0  TAG=11  READY (1065353216)  NOT ISSUED
		13  fmult.s f14 f8 f2  TAG= 8  READY (1073741824)  NOT ISSUED
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  TAG=13  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  TAG= 8  NOT ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  TAG=16  NOT ISSUED
		18  fadd.s f14 f14 f2  TAG=17  READY (1073741824)  NOT ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  TAG= 8  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 8, result = 0xC0400000
branch PC update:
ROB:
		8  fadd.s f8 f8 f6  NOT COMPLETED
		9  beq x1 x0 #52  COMPLETED
		10  addi x1 x1 #-1  COMPLETED
		11  fmult.s f12 f8 f8  NOT COMPLETED
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  NOT COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  NOT COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED



*** CYCLE 29
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
IQ:
		12  fmult.s f12 f12 f0  TAG=11  READY (1065353216)  NOT ISSUED
		13  fmult.s f14 f8 f2  READY (-1069547520)  READY (1073741824)  NOT ISSUED
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  TAG=13  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  READY (-1069547520)  NOT ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  TAG=16  NOT ISSUED
		18  fadd.s f14 f14 f2  TAG=17  READY (1073741824)  NOT ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 11
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		8  fadd.s f8 f8 f6  COMPLETED
		9  beq x1 x0 #52  COMPLETED
		10  addi x1 x1 #-1  COMPLETED
		11  fmult.s f12 f8 f8  NOT COMPLETED
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  NOT COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  NOT COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  NOT COMPLETED



*** CYCLE 30
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
IQ:
		12  fmult.s f12 f12 f0  TAG=11  READY (1065353216)  NOT ISSUED
		13  fmult.s f14 f8 f2  READY (-1069547520)  READY (1073741824)  ISSUED
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  TAG=13  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  READY (-1069547520)  NOT ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  TAG=16  NOT ISSUED
		18  fadd.s f14 f14 f2  TAG=17  READY (1073741824)  NOT ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 11
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 13
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		9  beq x1 x0 #52  COMPLETED
		10  addi x1 x1 #-1  COMPLETED
		11  fmult.s f12 f8 f8  NOT COMPLETED
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  NOT COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  NOT COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  NOT COMPLETED



*** CYCLE 31
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
IQ:
		12  fmult.s f12 f12 f0  TAG=11  READY (1065353216)  NOT ISSUED
		13  fmult.s f14 f8 f2  READY (-1069547520)  READY (1073741824)  ISSUED
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  TAG=13  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  READY (-1069547520)  ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  TAG=16  NOT ISSUED
		18  fadd.s f14 f14 f2  TAG=17  READY (1073741824)  NOT ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 11
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 13
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 16
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		10  addi x1 x1 #-1  COMPLETED
		11  fmult.s f12 f8 f8  NOT COMPLETED
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  NOT COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  NOT COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  NOT COMPLETED



*** CYCLE 32
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
IQ:
		12  fmult.s f12 f12 f0  TAG=11  READY (1065353216)  NOT ISSUED
		13  fmult.s f14 f8 f2  READY (-1069547520)  READY (1073741824)  ISSUED
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  TAG=13  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  READY (-1069547520)  ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  TAG=16  NOT ISSUED
		18  fadd.s f14 f14 f2  TAG=17  READY (1073741824)  NOT ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 22
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 11
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 13
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 16
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		11  fmult.s f12 f8 f8  NOT COMPLETED
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  NOT COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  NOT COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  NOT COMPLETED



*** CYCLE 33
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
IQ:
		12  fmult.s f12 f12 f0  TAG=11  READY (1065353216)  NOT ISSUED
		13  fmult.s f14 f8 f2  READY (-1069547520)  READY (1073741824)  ISSUED
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  TAG=13  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  READY (-1069547520)  ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  TAG=16  NOT ISSUED
		18  fadd.s f14 f14 f2  TAG=17  READY (1073741824)  NOT ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 13
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 16
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 11, result = 0x41100000
branch PC update:
		TAG = 22, outcome = 0, target = 0x00000058
ROB:
		11  fmult.s f12 f8 f8  NOT COMPLETED
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  NOT COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  NOT COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  NOT COMPLETED



*** CYCLE 34
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	fmult.s f12 f8 f8
IQ:
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  TAG=13  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  READY (-1069547520)  ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  TAG=16  NOT ISSUED
		18  fadd.s f14 f14 f2  TAG=17  READY (1073741824)  NOT ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 16
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 12
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 13, result = 0xC0C00000
branch PC update:
ROB:
		11  fmult.s f12 f8 f8  COMPLETED
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  NOT COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  NOT COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 35
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	fmult.s f12 f12 f0
IQ:
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  READY (-1061158912)  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  READY (-1069547520)  ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  TAG=16  NOT ISSUED
		18  fadd.s f14 f14 f2  TAG=17  READY (1073741824)  NOT ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 23
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 12
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 16, result = 0xC0400000
branch PC update:
ROB:
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  NOT COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  NOT COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED



*** CYCLE 36
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f14 f8 f2
IQ:
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  READY (-1061158912)  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  READY (-1069547520)  ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  READY (-1069547520)  ISSUED
		18  fadd.s f14 f14 f2  TAG=17  READY (1073741824)  NOT ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 12
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 17
DIV fu:
integer writeback ports:
		TAG = 23, result = 0x00000001
floating writeback ports:
branch PC update:
ROB:
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  NOT COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED



*** CYCLE 37
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fadd.s f12 f12 f4
IQ:
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  READY (-1061158912)  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  READY (-1069547520)  ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  READY (-1069547520)  ISSUED
		18  fadd.s f14 f14 f2  TAG=17  READY (1073741824)  NOT ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 12
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 17
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED



*** CYCLE 38
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f12 f12 f14
IQ:
		14  fadd.s f12 f12 f4  TAG=12  READY (0)  NOT ISSUED
		15  fadd.s f12 f12 f14  TAG=14  READY (-1061158912)  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  READY (-1069547520)  ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  READY (-1069547520)  ISSUED
		18  fadd.s f14 f14 f2  TAG=17  READY (1073741824)  NOT ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 17
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 12, result = 0x41100000
branch PC update:
ROB:
		12  fmult.s f12 f12 f0  NOT COMPLETED
		13  fmult.s f14 f8 f2  COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED



*** CYCLE 39
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	fmult.s f14 f0 f8
IQ:
		15  fadd.s f12 f12 f14  TAG=14  READY (-1061158912)  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  READY (-1069547520)  ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  READY (-1069547520)  ISSUED
		18  fadd.s f14 f14 f2  TAG=17  READY (1073741824)  NOT ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 14
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 17
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		12  fmult.s f12 f12 f0  COMPLETED
		13  fmult.s f14 f8 f2  COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED



*** CYCLE 40
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	fmult.s f14 f10 f14
IQ:
		15  fadd.s f12 f12 f14  TAG=14  READY (-1061158912)  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  READY (-1069547520)  ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  READY (-1069547520)  ISSUED
		18  fadd.s f14 f14 f2  TAG=17  READY (1073741824)  NOT ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 14
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 17, result = 0xC0C00000
branch PC update:
ROB:
		13  fmult.s f14 f8 f2  COMPLETED
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  COMPLETED
		17  fmult.s f14 f10 f14  NOT COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED



*** CYCLE 41
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fadd.s f14 f14 f2
IQ:
		15  fadd.s f12 f12 f14  TAG=14  READY (-1061158912)  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  READY (-1069547520)  ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  READY (-1069547520)  ISSUED
		18  fadd.s f14 f14 f2  READY (-1061158912)  READY (1073741824)  ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 14
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 18
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  COMPLETED
		17  fmult.s f14 f10 f14  COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED



*** CYCLE 42
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	fdiv.s f12 f12 f14
IQ:
		15  fadd.s f12 f12 f14  TAG=14  READY (-1061158912)  NOT ISSUED
		16  fmult.s f14 f0 f8  READY (1065353216)  READY (-1069547520)  ISSUED
		17  fmult.s f14 f10 f14  READY (1073741824)  READY (-1069547520)  ISSUED
		18  fadd.s f14 f14 f2  READY (-1061158912)  READY (1073741824)  ISSUED
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 18
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 14, result = 0x41100000
branch PC update:
ROB:
		14  fadd.s f12 f12 f4  NOT COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  COMPLETED
		17  fmult.s f14 f10 f14  COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED



*** CYCLE 43
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
IQ:
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 18
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 15
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		14  fadd.s f12 f12 f4  COMPLETED
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  COMPLETED
		17  fmult.s f14 f10 f14  COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED



*** CYCLE 44
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000058
ifid:
	instr	jal x0 #-48
IQ:
		19  fdiv.s f12 f12 f14  TAG=15  TAG=18  NOT ISSUED
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  TAG=20  TAG=32  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 15
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 18, result = 0xC0800000
branch PC update:
ROB:
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  COMPLETED
		17  fmult.s f14 f10 f14  COMPLETED
		18  fadd.s f14 f14 f2  NOT COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED



*** CYCLE 45
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
IQ:
		19  fdiv.s f12 f12 f14  TAG=15  READY (-1065353216)  NOT ISSUED
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  TAG=20  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 15
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  COMPLETED
		17  fmult.s f14 f10 f14  COMPLETED
		18  fadd.s f14 f14 f2  COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  NOT COMPLETED



*** CYCLE 46
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
IQ:
		19  fdiv.s f12 f12 f14  TAG=15  READY (-1065353216)  NOT ISSUED
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  TAG=20  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 34
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 15, result = 0x40400000
branch PC update:
ROB:
		15  fadd.s f12 f12 f14  NOT COMPLETED
		16  fmult.s f14 f0 f8  COMPLETED
		17  fmult.s f14 f10 f14  COMPLETED
		18  fadd.s f14 f14 f2  COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  NOT COMPLETED



*** CYCLE 47
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
IQ:
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  TAG=20  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 19
integer writeback ports:
		TAG = 34, result = 0x00000054
floating writeback ports:
branch PC update:
		TAG = 34, outcome = 84, target = 0x00000024
ROB:
		15  fadd.s f12 f12 f14  COMPLETED
		16  fmult.s f14 f0 f8  COMPLETED
		17  fmult.s f14 f10 f14  COMPLETED
		18  fadd.s f14 f14 f2  COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  NOT COMPLETED



*** CYCLE 48
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	beq x1 x0 #52
IQ:
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  TAG=20  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 19
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		16  fmult.s f14 f0 f8  COMPLETED
		17  fmult.s f14 f10 f14  COMPLETED
		18  fadd.s f14 f14 f2  COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED



*** CYCLE 49
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-3        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
IQ:
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  TAG=20  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 19
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		17  fmult.s f14 f10 f14  COMPLETED
		18  fadd.s f14 f14 f2  COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  NOT COMPLETED



*** CYCLE 50
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
IQ:
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  TAG=20  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 35
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 19
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		18  fadd.s f14 f14 f2  COMPLETED
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  NOT COMPLETED



*** CYCLE 51
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
IQ:
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  TAG=20  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 19
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 35, outcome = 0, target = 0x00000058
ROB:
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  NOT COMPLETED



*** CYCLE 52
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	fmult.s f12 f8 f8
IQ:
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  TAG=20  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 19
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 53
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	fmult.s f12 f12 f0
IQ:
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  TAG=20  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 36
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 19
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  NOT COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED



*** CYCLE 54
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f14 f8 f2
IQ:
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  TAG=20  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 19
integer writeback ports:
		TAG = 36, result = 0x00000000
floating writeback ports:
branch PC update:
ROB:
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  NOT COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED



*** CYCLE 55
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fadd.s f12 f12 f4
IQ:
		20  fsub.s f8 f8 f12  READY (-1069547520)  TAG=19  NOT ISSUED
		21  jal x0 #-48  READY (0)  READY (0)  ISSUED
		22  beq x1 x0 #52  READY (2)  READY (0)  ISSUED
		23  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  TAG=20  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 19, result = 0xBF400000
branch PC update:
ROB:
		19  fdiv.s f12 f12 f14  NOT COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED



*** CYCLE 56
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f12 f12 f14
IQ:
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  TAG=20  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 20
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		19  fdiv.s f12 f12 f14  COMPLETED
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED



*** CYCLE 57
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	fmult.s f14 f0 f8
IQ:
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  TAG=20  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 20
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED



*** CYCLE 58
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	fmult.s f14 f10 f14
IQ:
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  TAG=20  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 20
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED



*** CYCLE 59
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fadd.s f14 f14 f2
IQ:
		24  fmult.s f12 f8 f8  TAG=20  TAG=20  NOT ISSUED
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  TAG=20  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  TAG=20  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  TAG=20  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 20, result = 0xC0100000
branch PC update:
ROB:
		20  fsub.s f8 f8 f12  NOT COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED



*** CYCLE 60
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	fdiv.s f12 f12 f14
IQ:
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  READY (-1072693248)  READY (1073741824)  NOT ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  READY (-1072693248)  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 24
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		20  fsub.s f8 f8 f12  COMPLETED
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED



*** CYCLE 61
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
IQ:
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  READY (-1072693248)  READY (1073741824)  ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  READY (-1072693248)  NOT ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 24
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 26
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		21  jal x0 #-48  COMPLETED
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED



*** CYCLE 62
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000058
ifid:
	instr	jal x0 #-48
IQ:
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  READY (-1072693248)  READY (1073741824)  ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  READY (-1072693248)  ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 24
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 26
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 29
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		22  beq x1 x0 #52  COMPLETED
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED



*** CYCLE 63
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
IQ:
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  READY (-1072693248)  READY (1073741824)  ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  READY (-1072693248)  ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 24
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 26
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 29
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		23  addi x1 x1 #-1  COMPLETED
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  NOT COMPLETED



*** CYCLE 64
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
IQ:
		25  fmult.s f12 f12 f0  TAG=24  READY (1065353216)  NOT ISSUED
		26  fmult.s f14 f8 f2  READY (-1072693248)  READY (1073741824)  ISSUED
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  READY (-1072693248)  ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 47
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 26
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 29
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 24, result = 0x40A20000
branch PC update:
ROB:
		24  fmult.s f12 f8 f8  NOT COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  NOT COMPLETED



*** CYCLE 65
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
IQ:
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  TAG=26  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  READY (-1072693248)  ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 29
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 25
DIV fu:
integer writeback ports:
		TAG = 47, result = 0x00000054
floating writeback ports:
		TAG = 26, result = 0xC0900000
branch PC update:
		TAG = 47, outcome = 84, target = 0x00000024
ROB:
		24  fmult.s f12 f8 f8  COMPLETED
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  NOT COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  NOT COMPLETED



*** CYCLE 66
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	beq x1 x0 #52
IQ:
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  READY (-1064304640)  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  READY (-1072693248)  ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  TAG=29  NOT ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 25
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 29, result = 0xC0100000
branch PC update:
ROB:
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  NOT COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED



*** CYCLE 67
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
IQ:
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  READY (-1064304640)  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  READY (-1072693248)  ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  READY (-1072693248)  ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 25
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 30
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  NOT COMPLETED



*** CYCLE 68
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
IQ:
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  READY (-1064304640)  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  READY (-1072693248)  ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  READY (-1072693248)  ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 48
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 25
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 30
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  NOT COMPLETED



*** CYCLE 69
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
IQ:
		27  fadd.s f12 f12 f4  TAG=25  READY (0)  NOT ISSUED
		28  fadd.s f12 f12 f14  TAG=27  READY (-1064304640)  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  READY (-1072693248)  ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  READY (-1072693248)  ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 30
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 25, result = 0x40A20000
branch PC update:
		TAG = 48, outcome = 1, target = 0x00000058
ROB:
		25  fmult.s f12 f12 f0  NOT COMPLETED
		26  fmult.s f14 f8 f2  COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  NOT COMPLETED



*** CYCLE 70
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
IQ:
		28  fadd.s f12 f12 f14  TAG=27  READY (-1064304640)  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  READY (-1072693248)  ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  READY (-1072693248)  ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 27
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 30
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		25  fmult.s f12 f12 f0  COMPLETED
		26  fmult.s f14 f8 f2  COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED



*** CYCLE 71
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000060
ifid:
	instr	halt
IQ:
		28  fadd.s f12 f12 f14  TAG=27  READY (-1064304640)  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  READY (-1072693248)  ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  READY (-1072693248)  ISSUED
		31  fadd.s f14 f14 f2  TAG=30  READY (1073741824)  NOT ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  NOT ISSUED
CQ:
		49  fsw f8 (120)x0  TAG=113  TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 27
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 30, result = 0xC0900000
branch PC update:
ROB:
		26  fmult.s f14 f8 f2  COMPLETED
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  COMPLETED
		30  fmult.s f14 f10 f14  NOT COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED



*** CYCLE 72
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		28  fadd.s f12 f12 f14  TAG=27  READY (-1064304640)  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  READY (-1072693248)  ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  READY (-1072693248)  ISSUED
		31  fadd.s f14 f14 f2  READY (-1064304640)  READY (1073741824)  ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  NOT ISSUED
CQ:
		49  fsw f8 (120)x0  TAG=113  TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 27
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 31
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  COMPLETED
		30  fmult.s f14 f10 f14  COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 73
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		28  fadd.s f12 f12 f14  TAG=27  READY (-1064304640)  NOT ISSUED
		29  fmult.s f14 f0 f8  READY (1065353216)  READY (-1072693248)  ISSUED
		30  fmult.s f14 f10 f14  READY (1073741824)  READY (-1072693248)  ISSUED
		31  fadd.s f14 f14 f2  READY (-1064304640)  READY (1073741824)  ISSUED
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  TAG=113  TAG=46  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 113
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 31
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 27, result = 0x40A20000
branch PC update:
ROB:
		27  fadd.s f12 f12 f4  NOT COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  COMPLETED
		30  fmult.s f14 f10 f14  COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 74
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  TAG=113  TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 31
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 28
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 113, result = 0x00000078
floating writeback ports:
branch PC update:
ROB:
		27  fadd.s f12 f12 f4  COMPLETED
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  COMPLETED
		30  fmult.s f14 f10 f14  COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 75
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		32  fdiv.s f12 f12 f14  TAG=28  TAG=31  NOT ISSUED
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 28
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 31, result = 0xC0200000
branch PC update:
ROB:
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  COMPLETED
		30  fmult.s f14 f10 f14  COMPLETED
		31  fadd.s f14 f14 f2  NOT COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 76
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		32  fdiv.s f12 f12 f14  TAG=28  READY (-1071644672)  NOT ISSUED
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 28
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  COMPLETED
		30  fmult.s f14 f10 f14  COMPLETED
		31  fadd.s f14 f14 f2  COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 77
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		32  fdiv.s f12 f12 f14  TAG=28  READY (-1071644672)  NOT ISSUED
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 28, result = 0x3F100000
branch PC update:
ROB:
		28  fadd.s f12 f12 f14  NOT COMPLETED
		29  fmult.s f14 f0 f8  COMPLETED
		30  fmult.s f14 f10 f14  COMPLETED
		31  fadd.s f14 f14 f2  COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 78
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 32
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		28  fadd.s f12 f12 f14  COMPLETED
		29  fmult.s f14 f0 f8  COMPLETED
		30  fmult.s f14 f10 f14  COMPLETED
		31  fadd.s f14 f14 f2  COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 79
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 32
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		29  fmult.s f14 f0 f8  COMPLETED
		30  fmult.s f14 f10 f14  COMPLETED
		31  fadd.s f14 f14 f2  COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 80
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.25     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 32
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		30  fmult.s f14 f10 f14  COMPLETED
		31  fadd.s f14 f14 f2  COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 81
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 32
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  fadd.s f14 f14 f2  COMPLETED
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 82
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 32
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 83
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 32
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 84
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 32
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 85
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 32
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 86
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		33  fsub.s f8 f8 f12  READY (-1072693248)  TAG=32  NOT ISSUED
		34  jal x0 #-48  READY (0)  READY (104)  ISSUED
		35  beq x1 x0 #52  READY (1)  READY (0)  ISSUED
		36  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 32, result = 0xBE666666
branch PC update:
ROB:
		32  fdiv.s f12 f12 f14  NOT COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 87
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 33
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		32  fdiv.s f12 f12 f14  COMPLETED
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 88
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 33
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 89
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 33
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 90
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		37  fmult.s f12 f8 f8  TAG=33  TAG=33  NOT ISSUED
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  TAG=33  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  TAG=33  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  TAG=33  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 33, result = 0xC001999A
branch PC update:
ROB:
		33  fsub.s f8 f8 f12  NOT COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 91
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  READY (-1073636966)  READY (1073741824)  NOT ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  READY (-1073636966)  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 37
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		33  fsub.s f8 f8 f12  COMPLETED
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 92
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  READY (-1073636966)  READY (1073741824)  ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  READY (-1073636966)  NOT ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 37
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 39
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		34  jal x0 #-48  COMPLETED
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 93
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  READY (-1073636966)  READY (1073741824)  ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  READY (-1073636966)  ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 37
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 39
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 42
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		35  beq x1 x0 #52  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 94
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  READY (-1073636966)  READY (1073741824)  ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  READY (-1073636966)  ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 37
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 39
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 42
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		36  addi x1 x1 #-1  COMPLETED
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 95
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		38  fmult.s f12 f12 f0  TAG=37  READY (1065353216)  NOT ISSUED
		39  fmult.s f14 f8 f2  READY (-1073636966)  READY (1073741824)  ISSUED
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  READY (-1073636966)  ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 39
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 42
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 37, result = 0x40833853
branch PC update:
ROB:
		37  fmult.s f12 f8 f8  NOT COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 96
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  TAG=39  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  READY (-1073636966)  ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 42
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 38
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 39, result = 0xC081999A
branch PC update:
ROB:
		37  fmult.s f12 f8 f8  COMPLETED
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  NOT COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 97
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  READY (-1065248358)  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  READY (-1073636966)  ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  TAG=42  NOT ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 38
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 42, result = 0xC001999A
branch PC update:
ROB:
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  NOT COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 98
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  READY (-1065248358)  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  READY (-1073636966)  ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  READY (-1073636966)  ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 38
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 43
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 99
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  READY (-1065248358)  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  READY (-1073636966)  ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  READY (-1073636966)  ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 38
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 43
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 100
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		40  fadd.s f12 f12 f4  TAG=38  READY (0)  NOT ISSUED
		41  fadd.s f12 f12 f14  TAG=40  READY (-1065248358)  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  READY (-1073636966)  ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  READY (-1073636966)  ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 43
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 38, result = 0x40833853
branch PC update:
ROB:
		38  fmult.s f12 f12 f0  NOT COMPLETED
		39  fmult.s f14 f8 f2  COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 101
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		41  fadd.s f12 f12 f14  TAG=40  READY (-1065248358)  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  READY (-1073636966)  ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  READY (-1073636966)  ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 40
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 43
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		38  fmult.s f12 f12 f0  COMPLETED
		39  fmult.s f14 f8 f2  COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 102
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		41  fadd.s f12 f12 f14  TAG=40  READY (-1065248358)  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  READY (-1073636966)  ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  READY (-1073636966)  ISSUED
		44  fadd.s f14 f14 f2  TAG=43  READY (1073741824)  NOT ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 40
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 43, result = 0xC081999A
branch PC update:
ROB:
		39  fmult.s f14 f8 f2  COMPLETED
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  COMPLETED
		43  fmult.s f14 f10 f14  NOT COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 103
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		41  fadd.s f12 f12 f14  TAG=40  READY (-1065248358)  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  READY (-1073636966)  ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  READY (-1073636966)  ISSUED
		44  fadd.s f14 f14 f2  READY (-1065248358)  READY (1073741824)  ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 40
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 44
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  COMPLETED
		43  fmult.s f14 f10 f14  COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 104
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		41  fadd.s f12 f12 f14  TAG=40  READY (-1065248358)  NOT ISSUED
		42  fmult.s f14 f0 f8  READY (1065353216)  READY (-1073636966)  ISSUED
		43  fmult.s f14 f10 f14  READY (1073741824)  READY (-1073636966)  ISSUED
		44  fadd.s f14 f14 f2  READY (-1065248358)  READY (1073741824)  ISSUED
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 44
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 40, result = 0x40833853
branch PC update:
ROB:
		40  fadd.s f12 f12 f4  NOT COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  COMPLETED
		43  fmult.s f14 f10 f14  COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 105
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 44
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 41
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		40  fadd.s f12 f12 f4  COMPLETED
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  COMPLETED
		43  fmult.s f14 f10 f14  COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 106
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		45  fdiv.s f12 f12 f14  TAG=41  TAG=44  NOT ISSUED
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 41
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 44, result = 0xC0033334
branch PC update:
ROB:
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  COMPLETED
		43  fmult.s f14 f10 f14  COMPLETED
		44  fadd.s f14 f14 f2  NOT COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 107
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		45  fdiv.s f12 f12 f14  TAG=41  READY (-1073532108)  NOT ISSUED
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 41
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  COMPLETED
		43  fmult.s f14 f10 f14  COMPLETED
		44  fadd.s f14 f14 f2  COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 108
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		45  fdiv.s f12 f12 f14  TAG=41  READY (-1073532108)  NOT ISSUED
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 41, result = 0x3D4F5C80
branch PC update:
ROB:
		41  fadd.s f12 f12 f14  NOT COMPLETED
		42  fmult.s f14 f0 f8  COMPLETED
		43  fmult.s f14 f10 f14  COMPLETED
		44  fadd.s f14 f14 f2  COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 109
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 45
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		41  fadd.s f12 f12 f14  COMPLETED
		42  fmult.s f14 f0 f8  COMPLETED
		43  fmult.s f14 f10 f14  COMPLETED
		44  fadd.s f14 f14 f2  COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 110
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 45
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		42  fmult.s f14 f0 f8  COMPLETED
		43  fmult.s f14 f10 f14  COMPLETED
		44  fadd.s f14 f14 f2  COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 111
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.025    	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 45
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		43  fmult.s f14 f10 f14  COMPLETED
		44  fadd.s f14 f14 f2  COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 112
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 45
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		44  fadd.s f14 f14 f2  COMPLETED
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 113
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 45
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 114
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 45
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 115
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 45
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 116
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 45
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 117
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
		46  fsub.s f8 f8 f12  READY (-1073636966)  TAG=45  NOT ISSUED
		47  jal x0 #-48  READY (1091567616)  READY (-1061158912)  ISSUED
		48  beq x1 x0 #52  READY (0)  READY (0)  ISSUED
		49  fsw f8 (120)x0  READY (0)  READY (120)  ISSUED
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 45, result = 0xBCCA4DC0
branch PC update:
ROB:
		45  fdiv.s f12 f12 f14  NOT COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 118
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 46
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		45  fdiv.s f12 f12 f14  COMPLETED
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 119
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 46
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 120
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 46
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 121
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
CQ:
		49  fsw f8 (120)x0  READY   TAG=46  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 46, result = 0xC00004FE
branch PC update:
ROB:
		46  fsub.s f8 f8 f12  NOT COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  NOT COMPLETED
		50  halt  COMPLETED



*** CYCLE 122
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		46  fsub.s f8 f8 f12  COMPLETED
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  COMPLETED
		50  halt  COMPLETED



*** CYCLE 123
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.0003   	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		47  jal x0 #-48  COMPLETED
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  COMPLETED
		50  halt  COMPLETED



*** CYCLE 124
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.0003   	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		48  beq x1 x0 #52  COMPLETED
		49  fsw f8 (120)x0  COMPLETED
		50  halt  COMPLETED



*** CYCLE 125
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.0003   	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		49  fsw f8 (120)x0  COMPLETED
		50  halt  COMPLETED



*** CYCLE 126
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 FE 04 00 C0
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.0003   	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
IQ:
CQ:
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 49
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		50  halt  COMPLETED

SIMULATION COMPLETE!
COMMITTED 51 INSTRUCTIONS IN 126 CYCLES
CPI:  2.47
