{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79903,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.000341067,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000968666,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000951994,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000349965,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000951994,
	"finish__timing__setup__tns": -1.18456,
	"finish__timing__setup__ws": -0.281847,
	"finish__clock__skew__setup": 0.557137,
	"finish__clock__skew__hold": 0.895354,
	"finish__timing__drv__max_slew_limit": -1.20081,
	"finish__timing__drv__max_slew": 290,
	"finish__timing__drv__max_cap_limit": -0.698583,
	"finish__timing__drv__max_cap": 83,
	"finish__timing__drv__max_fanout_limit": 10,
	"finish__timing__drv__max_fanout": 307,
	"finish__timing__drv__setup_violation_count": 8,
	"finish__timing__drv__hold_violation_count": 70,
	"finish__power__internal__total": 0.0412144,
	"finish__power__switching__total": 0.0258731,
	"finish__power__leakage__total": 3.52127e-07,
	"finish__power__total": 0.0670878,
	"finish__design__io": 141,
	"finish__design__die__area": 1.02784e+07,
	"finish__design__core__area": 1.01434e+07,
	"finish__design__instance__count": 164293,
	"finish__design__instance__area": 4.89561e+06,
	"finish__design__instance__count__stdcell": 164287,
	"finish__design__instance__area__stdcell": 969138,
	"finish__design__instance__count__macros": 6,
	"finish__design__instance__area__macros": 3.92647e+06,
	"finish__design__instance__utilization": 0.48264,
	"finish__design__instance__utilization__stdcell": 0.155887
}