<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3489" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3489{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_3489{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_3489{left:275px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3489{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_3489{left:152px;bottom:1083px;letter-spacing:0.14px;word-spacing:0.01px;}
#t6_3489{left:70px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_3489{left:70px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#t8_3489{left:816px;bottom:1049px;}
#t9_3489{left:831px;bottom:1042px;letter-spacing:-0.14px;}
#ta_3489{left:70px;bottom:1025px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tb_3489{left:70px;bottom:1001px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tc_3489{left:70px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_3489{left:70px;bottom:961px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_3489{left:70px;bottom:944px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3489{left:70px;bottom:927px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#tg_3489{left:70px;bottom:910px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#th_3489{left:70px;bottom:884px;}
#ti_3489{left:96px;bottom:888px;letter-spacing:-0.16px;word-spacing:-0.77px;}
#tj_3489{left:96px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tk_3489{left:70px;bottom:844px;}
#tl_3489{left:96px;bottom:848px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tm_3489{left:70px;bottom:802px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tn_3489{left:70px;bottom:785px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_3489{left:70px;bottom:768px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_3489{left:70px;bottom:744px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_3489{left:70px;bottom:727px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tr_3489{left:70px;bottom:669px;letter-spacing:0.13px;}
#ts_3489{left:152px;bottom:669px;letter-spacing:0.15px;word-spacing:0.01px;}
#tt_3489{left:70px;bottom:646px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_3489{left:70px;bottom:629px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_3489{left:70px;bottom:606px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tw_3489{left:70px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tx_3489{left:70px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ty_3489{left:70px;bottom:556px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tz_3489{left:70px;bottom:533px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#t10_3489{left:70px;bottom:516px;letter-spacing:-0.16px;word-spacing:-0.88px;}
#t11_3489{left:70px;bottom:499px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t12_3489{left:70px;bottom:483px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_3489{left:70px;bottom:466px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t14_3489{left:70px;bottom:443px;letter-spacing:-0.17px;word-spacing:-1.16px;}
#t15_3489{left:70px;bottom:426px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t16_3489{left:70px;bottom:409px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_3489{left:70px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_3489{left:70px;bottom:376px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t19_3489{left:70px;bottom:359px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#t1a_3489{left:70px;bottom:342px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1b_3489{left:70px;bottom:319px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1c_3489{left:70px;bottom:302px;letter-spacing:-0.15px;word-spacing:-0.49px;}

.s1_3489{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3489{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3489{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3489{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3489{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3489{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3489" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3489Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3489" style="-webkit-user-select: none;"><object width="935" height="1210" data="3489/3489.svg" type="image/svg+xml" id="pdf3489" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3489" class="t s1_3489">Vol. 3A </span><span id="t2_3489" class="t s1_3489">14-11 </span>
<span id="t3_3489" class="t s2_3489">SYSTEM PROGRAMMING FOR INSTRUCTION SET EXTENSIONS AND PROCESSOR EXTENDED STATES </span>
<span id="t4_3489" class="t s3_3489">14.8.1 </span><span id="t5_3489" class="t s3_3489">Intel® Advanced Vector Extensions (Intel® AVX) </span>
<span id="t6_3489" class="t s4_3489">Intel AVX instructions comprises of 256-bit and 128-bit instructions that operates on 256-bit YMM registers. The </span>
<span id="t7_3489" class="t s4_3489">XSAVE feature set allows software to save and restore the state of these registers. See Chapter 13 of the Intel </span>
<span id="t8_3489" class="t s5_3489">® </span>
<span id="t9_3489" class="t s4_3489">64 </span>
<span id="ta_3489" class="t s4_3489">and IA-32 Architectures Software Developer’s Manual, Volume 1. </span>
<span id="tb_3489" class="t s4_3489">For processors that support YMM states, the YMM state exists in all operating modes. However, the available </span>
<span id="tc_3489" class="t s4_3489">instruction interfaces to access YMM states may vary in different modes. </span>
<span id="td_3489" class="t s4_3489">Operating systems must use the XSAVE feature set for YMM state management. The XSAVE feature set also </span>
<span id="te_3489" class="t s4_3489">provides flexible and efficient interface to manage XMM/MXCSR states and x87 FPU states in conjunction with </span>
<span id="tf_3489" class="t s4_3489">newer processor extended states like YMM states. Operating systems may need to be aware of the following when </span>
<span id="tg_3489" class="t s4_3489">supporting AVX. </span>
<span id="th_3489" class="t s6_3489">• </span><span id="ti_3489" class="t s4_3489">Saving/Restoring AVX state in non-compacted format without SSE state will also save/restore MXCSR even </span>
<span id="tj_3489" class="t s4_3489">though MXCSR is not part of AVX state. This does not happen when compacted format is used. </span>
<span id="tk_3489" class="t s6_3489">• </span><span id="tl_3489" class="t s4_3489">Few AVX instructions such as VZEROUPPER/VZEROALL may operate on future expansion of YMM registers. </span>
<span id="tm_3489" class="t s4_3489">An operating system must enable its YMM state management to support AVX and any 256-bit extensions that </span>
<span id="tn_3489" class="t s4_3489">operate on YMM registers. Otherwise, an attempt to execute an instruction in AVX extensions (including an </span>
<span id="to_3489" class="t s4_3489">enhanced 128-bit SIMD instructions using VEX encoding) will cause a #UD exception. </span>
<span id="tp_3489" class="t s4_3489">AVX instructions may generate SIMD floating-point exceptions. An OS must enable SIMD floating-point exception </span>
<span id="tq_3489" class="t s4_3489">support by setting CR4.OSXMMEXCPT[bit 10]=1. </span>
<span id="tr_3489" class="t s3_3489">14.8.2 </span><span id="ts_3489" class="t s3_3489">Intel® Advanced Vector Extensions 512 (Intel® AVX-512) </span>
<span id="tt_3489" class="t s4_3489">Intel AVX-512 instructions are encoded using EVEX prefix. The EVEX encoding scheme can support 512-bit, 256- </span>
<span id="tu_3489" class="t s4_3489">bit and 128-bit instructions that operate on opmask, ZMM, YMM, and XMM registers. </span>
<span id="tv_3489" class="t s4_3489">For processors that support the Intel AVX-512 family of instructions, the extended processor states (ZMM and </span>
<span id="tw_3489" class="t s4_3489">opmask registers) exist in all operating modes. However, the access to these states may vary in different modes. </span>
<span id="tx_3489" class="t s4_3489">The processor's support for instruction extensions that employ EVEX prefix encoding is independent of the </span>
<span id="ty_3489" class="t s4_3489">processor's support for using XSAVE feature set on those states. </span>
<span id="tz_3489" class="t s4_3489">Instructions requiring EVEX prefix encoding are generally supported in 64-bit, 32-bit modes, and 16-bit protected </span>
<span id="t10_3489" class="t s4_3489">mode. They are not supported in Real mode, Virtual-8086 mode or entering into SMM mode. Note that bits MAXVL- </span>
<span id="t11_3489" class="t s4_3489">1:256 (511:256) of ZMM register state are maintained across transitions into and out of these modes. Because the </span>
<span id="t12_3489" class="t s4_3489">XSAVE feature set instruction can operate in all operating modes, it is possible that the processor's ZMM register </span>
<span id="t13_3489" class="t s4_3489">state can be modified by software in any operating mode by executing XRSTOR. </span>
<span id="t14_3489" class="t s4_3489">Operating systems must use the XSAVE/XRSTOR/XSAVEOPT instructions for ZMM and opmask state management. </span>
<span id="t15_3489" class="t s4_3489">An OS must enable its ZMM and opmask state management to support Intel AVX-512 Foundation instructions. </span>
<span id="t16_3489" class="t s4_3489">Otherwise, an attempt to execute an instruction in Intel AVX-512 Foundation instructions (including a scalar 128- </span>
<span id="t17_3489" class="t s4_3489">bit SIMD instructions using EVEX encoding) will cause a #UD exception. An operating system, which enables the </span>
<span id="t18_3489" class="t s4_3489">AVX-512 state to support Intel AVX-512 Foundation instructions, is also sufficient to support the rest of the Intel </span>
<span id="t19_3489" class="t s4_3489">AVX-512 family of instructions. Note that even though ZMM8-ZMM31 are not accessible in 32 bit mode, a 32 bit OS </span>
<span id="t1a_3489" class="t s4_3489">is still required to allocate memory for the entire ZMM state. </span>
<span id="t1b_3489" class="t s4_3489">Intel AVX-512 Foundation instructions may generate SIMD floating-point exceptions. An OS must enable SIMD </span>
<span id="t1c_3489" class="t s4_3489">floating-point exception support by setting CR4.OSXMMEXCPT[bit 10]=1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
