\hypertarget{group__GPIO__PIN__MODES}{}\doxysection{GPIO Pin Modes}
\label{group__GPIO__PIN__MODES}\index{GPIO Pin Modes@{GPIO Pin Modes}}


Possible GPIO pin modes.  


Collaboration diagram for GPIO Pin Modes\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=289pt]{group__GPIO__PIN__MODES}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__GPIO__PIN__MODES_ga995e5bd9af1641f9e20d64803b969ef3}{GPIO\+\_\+\+MODE\+\_\+\+IN}}~0
\item 
\#define \mbox{\hyperlink{group__GPIO__PIN__MODES_ga8b9e26ba32586932cc345bee5fecb180}{GPIO\+\_\+\+MODE\+\_\+\+OUT}}~1
\item 
\#define \mbox{\hyperlink{group__GPIO__PIN__MODES_gab109312d6bcee05263b5aa134ad48725}{GPIO\+\_\+\+MODE\+\_\+\+ALTFN}}~2
\item 
\#define \mbox{\hyperlink{group__GPIO__PIN__MODES_ga7a04f9ab65ad572ad20791a35009220c}{GPIO\+\_\+\+MODE\+\_\+\+ANALOG}}~3
\item 
\#define \mbox{\hyperlink{group__GPIO__PIN__MODES_gaadda8601af0fb9af9a41b3f910199679}{GPIO\+\_\+\+MODE\+\_\+\+IT\+\_\+\+FT}}~4
\item 
\#define \mbox{\hyperlink{group__GPIO__PIN__MODES_gaf97a5b7678a3a575277c11739cc1ce0f}{GPIO\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RT}}~5
\item 
\#define \mbox{\hyperlink{group__GPIO__PIN__MODES_gaa1469670a733f79770703fe65753139d}{GPIO\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RFT}}~6
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Possible GPIO pin modes. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__GPIO__PIN__MODES_gab109312d6bcee05263b5aa134ad48725}\label{group__GPIO__PIN__MODES_gab109312d6bcee05263b5aa134ad48725}} 
\index{GPIO Pin Modes@{GPIO Pin Modes}!GPIO\_MODE\_ALTFN@{GPIO\_MODE\_ALTFN}}
\index{GPIO\_MODE\_ALTFN@{GPIO\_MODE\_ALTFN}!GPIO Pin Modes@{GPIO Pin Modes}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE\_ALTFN}{GPIO\_MODE\_ALTFN}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODE\+\_\+\+ALTFN~2}

GPIO Alternate Function mode. \mbox{\Hypertarget{group__GPIO__PIN__MODES_ga7a04f9ab65ad572ad20791a35009220c}\label{group__GPIO__PIN__MODES_ga7a04f9ab65ad572ad20791a35009220c}} 
\index{GPIO Pin Modes@{GPIO Pin Modes}!GPIO\_MODE\_ANALOG@{GPIO\_MODE\_ANALOG}}
\index{GPIO\_MODE\_ANALOG@{GPIO\_MODE\_ANALOG}!GPIO Pin Modes@{GPIO Pin Modes}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE\_ANALOG}{GPIO\_MODE\_ANALOG}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODE\+\_\+\+ANALOG~3}

GPIO Analog mode. \mbox{\Hypertarget{group__GPIO__PIN__MODES_ga995e5bd9af1641f9e20d64803b969ef3}\label{group__GPIO__PIN__MODES_ga995e5bd9af1641f9e20d64803b969ef3}} 
\index{GPIO Pin Modes@{GPIO Pin Modes}!GPIO\_MODE\_IN@{GPIO\_MODE\_IN}}
\index{GPIO\_MODE\_IN@{GPIO\_MODE\_IN}!GPIO Pin Modes@{GPIO Pin Modes}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE\_IN}{GPIO\_MODE\_IN}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODE\+\_\+\+IN~0}

GPIO Input mode. \mbox{\Hypertarget{group__GPIO__PIN__MODES_gaadda8601af0fb9af9a41b3f910199679}\label{group__GPIO__PIN__MODES_gaadda8601af0fb9af9a41b3f910199679}} 
\index{GPIO Pin Modes@{GPIO Pin Modes}!GPIO\_MODE\_IT\_FT@{GPIO\_MODE\_IT\_FT}}
\index{GPIO\_MODE\_IT\_FT@{GPIO\_MODE\_IT\_FT}!GPIO Pin Modes@{GPIO Pin Modes}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE\_IT\_FT}{GPIO\_MODE\_IT\_FT}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODE\+\_\+\+IT\+\_\+\+FT~4}

GPIO Interrupt Falling-\/\+Edge Trigger mode. \mbox{\Hypertarget{group__GPIO__PIN__MODES_gaa1469670a733f79770703fe65753139d}\label{group__GPIO__PIN__MODES_gaa1469670a733f79770703fe65753139d}} 
\index{GPIO Pin Modes@{GPIO Pin Modes}!GPIO\_MODE\_IT\_RFT@{GPIO\_MODE\_IT\_RFT}}
\index{GPIO\_MODE\_IT\_RFT@{GPIO\_MODE\_IT\_RFT}!GPIO Pin Modes@{GPIO Pin Modes}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE\_IT\_RFT}{GPIO\_MODE\_IT\_RFT}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RFT~6}

GPIO Interrupt Rising-\/\+Falling Edge Trigger mode. \mbox{\Hypertarget{group__GPIO__PIN__MODES_gaf97a5b7678a3a575277c11739cc1ce0f}\label{group__GPIO__PIN__MODES_gaf97a5b7678a3a575277c11739cc1ce0f}} 
\index{GPIO Pin Modes@{GPIO Pin Modes}!GPIO\_MODE\_IT\_RT@{GPIO\_MODE\_IT\_RT}}
\index{GPIO\_MODE\_IT\_RT@{GPIO\_MODE\_IT\_RT}!GPIO Pin Modes@{GPIO Pin Modes}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE\_IT\_RT}{GPIO\_MODE\_IT\_RT}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RT~5}

GPIO Interrupt Rising-\/\+Edge Trigger mode. \mbox{\Hypertarget{group__GPIO__PIN__MODES_ga8b9e26ba32586932cc345bee5fecb180}\label{group__GPIO__PIN__MODES_ga8b9e26ba32586932cc345bee5fecb180}} 
\index{GPIO Pin Modes@{GPIO Pin Modes}!GPIO\_MODE\_OUT@{GPIO\_MODE\_OUT}}
\index{GPIO\_MODE\_OUT@{GPIO\_MODE\_OUT}!GPIO Pin Modes@{GPIO Pin Modes}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE\_OUT}{GPIO\_MODE\_OUT}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODE\+\_\+\+OUT~1}

GPIO Output mode. 