{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727873633625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727873633626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  2 19:53:32 2024 " "Processing started: Wed Oct  2 19:53:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727873633626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727873633626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727873633626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727873633780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727873633781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/test_elevator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/test_elevator.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_elevator " "Found entity 1: test_elevator" {  } { { "../test_elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/test_elevator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727873640136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727873640136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/test_call_floor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/test_call_floor.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_call_floor " "Found entity 1: test_call_floor" {  } { { "../test_call_floor.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/test_call_floor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727873640138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727873640138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/one_hot_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/one_hot_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_hot_decoder " "Found entity 1: one_hot_decoder" {  } { { "../one_hot_decoder.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/one_hot_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727873640140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727873640140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/choose_floor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/choose_floor.v" { { "Info" "ISGN_ENTITY_NAME" "1 choose_floor " "Found entity 1: choose_floor" {  } { { "../choose_floor.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/choose_floor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727873640142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727873640142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/call_floor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/call_floor.v" { { "Info" "ISGN_ENTITY_NAME" "1 call_floor " "Found entity 1: call_floor" {  } { { "../call_floor.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/call_floor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727873640144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727873640144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/test_cus_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/test_cus_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_cus_counter " "Found entity 1: test_cus_counter" {  } { { "../test_cus_counter.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/test_cus_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727873640145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727873640145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/cus_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/cus_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cus_counter " "Found entity 1: cus_counter" {  } { { "../cus_counter.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/cus_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727873640147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727873640147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "../seven_seg_decoder.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727873640150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727873640150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/elevator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/elevator.v" { { "Info" "ISGN_ENTITY_NAME" "1 elevator " "Found entity 1: elevator" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727873640153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727873640153 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../counter.v " "Can't analyze file -- file ../counter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1727873640155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../clock.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/clock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727873640157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727873640157 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "call_fl_out elevator.v(495) " "Verilog HDL Continuous Assignment error at elevator.v(495): object \"call_fl_out\" on left-hand side of assignment must have a net type" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 495 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1727873640162 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727873640233 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct  2 19:54:00 2024 " "Processing ended: Wed Oct  2 19:54:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727873640233 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727873640233 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727873640233 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727873640233 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727873640831 ""}
