# analog_check
- look for the analog port names in .xls Excel file and analog netlist in Verilog file (provided files are simplified versions and the original file is confidential) and compare the diffreneces, output the port names that exist in Excel but not in Verilog and in Verilog but not in Excel
- look for the bit width of the port names in Excel and Verilog files, output the comparison
