{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 20:29:38 2020 " "Info: Processing started: Sun Mar 08 20:29:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zjw_cunchuqi -c zjw_cunchuqi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_cunchuqi -c zjw_cunchuqi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "cik_cdu " "Info: Assuming node \"cik_cdu\" is an undefined clock" {  } { { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 360 272 440 376 "cik_cdu" "" } } } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "cik_cdu" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "cik_cdu memory ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|ram_block1a7~porta_datain_reg0 memory ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|ram_block1a7~porta_memory_reg0 197.01 MHz 5.076 ns Internal " "Info: Clock \"cik_cdu\" has Internal fmax of 197.01 MHz between source memory \"ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|ram_block1a7~porta_datain_reg0\" and destination memory \"ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|ram_block1a7~porta_memory_reg0\" (period= 5.076 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.319 ns + Longest memory memory " "Info: + Longest memory to memory delay is 4.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|ram_block1a7~porta_datain_reg0 1 MEM M4K_X13_Y8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y8; Fanout = 1; MEM Node = 'ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_r6a1.tdf" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/db/altsyncram_r6a1.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.319 ns) 4.319 ns ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|ram_block1a7~porta_memory_reg0 2 MEM M4K_X13_Y8 0 " "Info: 2: + IC(0.000 ns) + CELL(4.319 ns) = 4.319 ns; Loc. = M4K_X13_Y8; Fanout = 0; MEM Node = 'ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0 ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_r6a1.tdf" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/db/altsyncram_r6a1.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.319 ns ( 100.00 % ) " "Info: Total cell delay = 4.319 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0 ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0 {} ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns - Smallest " "Info: - Smallest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cik_cdu destination 2.779 ns + Shortest memory " "Info: + Shortest clock path from clock \"cik_cdu\" to destination memory is 2.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns cik_cdu 1 CLK PIN_17 41 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 41; CLK Node = 'cik_cdu'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cik_cdu } "NODE_NAME" } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 360 272 440 376 "cik_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.708 ns) 2.779 ns ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|ram_block1a7~porta_memory_reg0 2 MEM M4K_X13_Y8 0 " "Info: 2: + IC(0.602 ns) + CELL(0.708 ns) = 2.779 ns; Loc. = M4K_X13_Y8; Fanout = 0; MEM Node = 'ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { cik_cdu ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_r6a1.tdf" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/db/altsyncram_r6a1.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 78.34 % ) " "Info: Total cell delay = 2.177 ns ( 78.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.66 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { cik_cdu ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.779 ns" { cik_cdu {} cik_cdu~out0 {} ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cik_cdu source 2.793 ns - Longest memory " "Info: - Longest clock path from clock \"cik_cdu\" to source memory is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns cik_cdu 1 CLK PIN_17 41 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 41; CLK Node = 'cik_cdu'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cik_cdu } "NODE_NAME" } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 360 272 440 376 "cik_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.722 ns) 2.793 ns ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|ram_block1a7~porta_datain_reg0 2 MEM M4K_X13_Y8 1 " "Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y8; Fanout = 1; MEM Node = 'ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { cik_cdu ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_r6a1.tdf" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/db/altsyncram_r6a1.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.45 % ) " "Info: Total cell delay = 2.191 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.55 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { cik_cdu ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { cik_cdu {} cik_cdu~out0 {} ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { cik_cdu ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.779 ns" { cik_cdu {} cik_cdu~out0 {} ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.708ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { cik_cdu ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { cik_cdu {} cik_cdu~out0 {} ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_r6a1.tdf" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/db/altsyncram_r6a1.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_r6a1.tdf" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/db/altsyncram_r6a1.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0 ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0 {} ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { cik_cdu ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.779 ns" { cik_cdu {} cik_cdu~out0 {} ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.708ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { cik_cdu ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { cik_cdu {} cik_cdu~out0 {} ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ram1:inst\|pc\[7\] pcld cik_cdu 8.595 ns register " "Info: tsu for register \"ram1:inst\|pc\[7\]\" (data pin = \"pcld\", clock pin = \"cik_cdu\") is 8.595 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.340 ns + Longest pin register " "Info: + Longest pin to register delay is 11.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns pcld 1 PIN PIN_11 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 2; PIN Node = 'pcld'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcld } "NODE_NAME" } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 392 272 440 408 "pcld" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.832 ns) + CELL(0.114 ns) 8.415 ns ram1:inst\|seq2~1 2 COMB LC_X21_Y8_N2 3 " "Info: 2: + IC(6.832 ns) + CELL(0.114 ns) = 8.415 ns; Loc. = LC_X21_Y8_N2; Fanout = 3; COMB Node = 'ram1:inst\|seq2~1'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "6.946 ns" { pcld ram1:inst|seq2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.564 ns) 10.089 ns ram1:inst\|pc\[0\]~31 3 COMB LC_X18_Y8_N0 2 " "Info: 3: + IC(1.110 ns) + CELL(0.564 ns) = 10.089 ns; Loc. = LC_X18_Y8_N0; Fanout = 2; COMB Node = 'ram1:inst\|pc\[0\]~31'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { ram1:inst|seq2~1 ram1:inst|pc[0]~31 } "NODE_NAME" } } { "ram1.vhd" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/ram1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 10.167 ns ram1:inst\|pc\[1\]~29 4 COMB LC_X18_Y8_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 10.167 ns; Loc. = LC_X18_Y8_N1; Fanout = 2; COMB Node = 'ram1:inst\|pc\[1\]~29'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { ram1:inst|pc[0]~31 ram1:inst|pc[1]~29 } "NODE_NAME" } } { "ram1.vhd" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/ram1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 10.245 ns ram1:inst\|pc\[2\]~27 5 COMB LC_X18_Y8_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 10.245 ns; Loc. = LC_X18_Y8_N2; Fanout = 2; COMB Node = 'ram1:inst\|pc\[2\]~27'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { ram1:inst|pc[1]~29 ram1:inst|pc[2]~27 } "NODE_NAME" } } { "ram1.vhd" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/ram1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 10.323 ns ram1:inst\|pc\[3\]~25 6 COMB LC_X18_Y8_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.078 ns) = 10.323 ns; Loc. = LC_X18_Y8_N3; Fanout = 2; COMB Node = 'ram1:inst\|pc\[3\]~25'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { ram1:inst|pc[2]~27 ram1:inst|pc[3]~25 } "NODE_NAME" } } { "ram1.vhd" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/ram1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 10.501 ns ram1:inst\|pc\[4\]~23 7 COMB LC_X18_Y8_N4 3 " "Info: 7: + IC(0.000 ns) + CELL(0.178 ns) = 10.501 ns; Loc. = LC_X18_Y8_N4; Fanout = 3; COMB Node = 'ram1:inst\|pc\[4\]~23'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { ram1:inst|pc[3]~25 ram1:inst|pc[4]~23 } "NODE_NAME" } } { "ram1.vhd" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/ram1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 11.340 ns ram1:inst\|pc\[7\] 8 REG LC_X18_Y8_N7 2 " "Info: 8: + IC(0.000 ns) + CELL(0.839 ns) = 11.340 ns; Loc. = LC_X18_Y8_N7; Fanout = 2; REG Node = 'ram1:inst\|pc\[7\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { ram1:inst|pc[4]~23 ram1:inst|pc[7] } "NODE_NAME" } } { "ram1.vhd" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/ram1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.398 ns ( 29.96 % ) " "Info: Total cell delay = 3.398 ns ( 29.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.942 ns ( 70.04 % ) " "Info: Total interconnect delay = 7.942 ns ( 70.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "11.340 ns" { pcld ram1:inst|seq2~1 ram1:inst|pc[0]~31 ram1:inst|pc[1]~29 ram1:inst|pc[2]~27 ram1:inst|pc[3]~25 ram1:inst|pc[4]~23 ram1:inst|pc[7] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "11.340 ns" { pcld {} pcld~out0 {} ram1:inst|seq2~1 {} ram1:inst|pc[0]~31 {} ram1:inst|pc[1]~29 {} ram1:inst|pc[2]~27 {} ram1:inst|pc[3]~25 {} ram1:inst|pc[4]~23 {} ram1:inst|pc[7] {} } { 0.000ns 0.000ns 6.832ns 1.110ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.469ns 0.114ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "ram1.vhd" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/ram1.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cik_cdu destination 2.782 ns - Shortest register " "Info: - Shortest clock path from clock \"cik_cdu\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns cik_cdu 1 CLK PIN_17 41 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 41; CLK Node = 'cik_cdu'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cik_cdu } "NODE_NAME" } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 360 272 440 376 "cik_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns ram1:inst\|pc\[7\] 2 REG LC_X18_Y8_N7 2 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X18_Y8_N7; Fanout = 2; REG Node = 'ram1:inst\|pc\[7\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { cik_cdu ram1:inst|pc[7] } "NODE_NAME" } } { "ram1.vhd" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/ram1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { cik_cdu ram1:inst|pc[7] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { cik_cdu {} cik_cdu~out0 {} ram1:inst|pc[7] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "11.340 ns" { pcld ram1:inst|seq2~1 ram1:inst|pc[0]~31 ram1:inst|pc[1]~29 ram1:inst|pc[2]~27 ram1:inst|pc[3]~25 ram1:inst|pc[4]~23 ram1:inst|pc[7] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "11.340 ns" { pcld {} pcld~out0 {} ram1:inst|seq2~1 {} ram1:inst|pc[0]~31 {} ram1:inst|pc[1]~29 {} ram1:inst|pc[2]~27 {} ram1:inst|pc[3]~25 {} ram1:inst|pc[4]~23 {} ram1:inst|pc[7] {} } { 0.000ns 0.000ns 6.832ns 1.110ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.469ns 0.114ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { cik_cdu ram1:inst|pc[7] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { cik_cdu {} cik_cdu~out0 {} ram1:inst|pc[7] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "cik_cdu d\[6\] ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|ram_block1a7~porta_address_reg0 14.349 ns memory " "Info: tco from clock \"cik_cdu\" to destination pin \"d\[6\]\" through memory \"ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|ram_block1a7~porta_address_reg0\" is 14.349 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cik_cdu source 2.793 ns + Longest memory " "Info: + Longest clock path from clock \"cik_cdu\" to source memory is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns cik_cdu 1 CLK PIN_17 41 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 41; CLK Node = 'cik_cdu'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cik_cdu } "NODE_NAME" } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 360 272 440 376 "cik_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.722 ns) 2.793 ns ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|ram_block1a7~porta_address_reg0 2 MEM M4K_X13_Y8 8 " "Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y8; Fanout = 8; MEM Node = 'ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|ram_block1a7~porta_address_reg0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { cik_cdu ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_r6a1.tdf" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/db/altsyncram_r6a1.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.45 % ) " "Info: Total cell delay = 2.191 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.55 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { cik_cdu ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { cik_cdu {} cik_cdu~out0 {} ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_r6a1.tdf" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/db/altsyncram_r6a1.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.906 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|ram_block1a7~porta_address_reg0 1 MEM M4K_X13_Y8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y8; Fanout = 8; MEM Node = 'ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|ram_block1a7~porta_address_reg0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_r6a1.tdf" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/db/altsyncram_r6a1.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 4.308 ns ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|q_a\[6\] 2 MEM M4K_X13_Y8 1 " "Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X13_Y8; Fanout = 1; MEM Node = 'ram2:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\|q_a\[6\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_r6a1.tdf" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/db/altsyncram_r6a1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.292 ns) 5.820 ns ram1:inst\|d\[6\]~35 3 COMB LC_X16_Y8_N2 1 " "Info: 3: + IC(1.220 ns) + CELL(0.292 ns) = 5.820 ns; Loc. = LC_X16_Y8_N2; Fanout = 1; COMB Node = 'ram1:inst\|d\[6\]~35'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|q_a[6] ram1:inst|d[6]~35 } "NODE_NAME" } } { "ram1.vhd" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/ram1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.962 ns) + CELL(2.124 ns) 10.906 ns d\[6\] 4 PIN PIN_26 0 " "Info: 4: + IC(2.962 ns) + CELL(2.124 ns) = 10.906 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'd\[6\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "5.086 ns" { ram1:inst|d[6]~35 d[6] } "NODE_NAME" } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 200 1112 1288 216 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.724 ns ( 61.65 % ) " "Info: Total cell delay = 6.724 ns ( 61.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.182 ns ( 38.35 % ) " "Info: Total interconnect delay = 4.182 ns ( 38.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "10.906 ns" { ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|q_a[6] ram1:inst|d[6]~35 d[6] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "10.906 ns" { ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 {} ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|q_a[6] {} ram1:inst|d[6]~35 {} d[6] {} } { 0.000ns 0.000ns 1.220ns 2.962ns } { 0.000ns 4.308ns 0.292ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { cik_cdu ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { cik_cdu {} cik_cdu~out0 {} ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "10.906 ns" { ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|q_a[6] ram1:inst|d[6]~35 d[6] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "10.906 ns" { ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 {} ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|q_a[6] {} ram1:inst|d[6]~35 {} d[6] {} } { 0.000ns 0.000ns 1.220ns 2.962ns } { 0.000ns 4.308ns 0.292ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pc_bus d\[6\] 16.319 ns Longest " "Info: Longest tpd from source pin \"pc_bus\" to destination pin \"d\[6\]\" is 16.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns pc_bus 1 PIN PIN_7 26 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_7; Fanout = 26; PIN Node = 'pc_bus'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_bus } "NODE_NAME" } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 440 272 440 456 "pc_bus" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.903 ns) + CELL(0.292 ns) 8.664 ns ram1:inst\|bus_Reg\[6\]~12 2 COMB LC_X18_Y8_N9 2 " "Info: 2: + IC(6.903 ns) + CELL(0.292 ns) = 8.664 ns; Loc. = LC_X18_Y8_N9; Fanout = 2; COMB Node = 'ram1:inst\|bus_Reg\[6\]~12'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "7.195 ns" { pc_bus ram1:inst|bus_Reg[6]~12 } "NODE_NAME" } } { "ram1.vhd" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/ram1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.590 ns) 9.689 ns ram1:inst\|bus_Reg\[6\]~13 3 COMB LC_X18_Y8_N8 2 " "Info: 3: + IC(0.435 ns) + CELL(0.590 ns) = 9.689 ns; Loc. = LC_X18_Y8_N8; Fanout = 2; COMB Node = 'ram1:inst\|bus_Reg\[6\]~13'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { ram1:inst|bus_Reg[6]~12 ram1:inst|bus_Reg[6]~13 } "NODE_NAME" } } { "ram1.vhd" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/ram1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.442 ns) 11.233 ns ram1:inst\|d\[6\]~35 4 COMB LC_X16_Y8_N2 1 " "Info: 4: + IC(1.102 ns) + CELL(0.442 ns) = 11.233 ns; Loc. = LC_X16_Y8_N2; Fanout = 1; COMB Node = 'ram1:inst\|d\[6\]~35'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { ram1:inst|bus_Reg[6]~13 ram1:inst|d[6]~35 } "NODE_NAME" } } { "ram1.vhd" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/ram1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.962 ns) + CELL(2.124 ns) 16.319 ns d\[6\] 5 PIN PIN_26 0 " "Info: 5: + IC(2.962 ns) + CELL(2.124 ns) = 16.319 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'd\[6\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "5.086 ns" { ram1:inst|d[6]~35 d[6] } "NODE_NAME" } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 200 1112 1288 216 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.917 ns ( 30.13 % ) " "Info: Total cell delay = 4.917 ns ( 30.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.402 ns ( 69.87 % ) " "Info: Total interconnect delay = 11.402 ns ( 69.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "16.319 ns" { pc_bus ram1:inst|bus_Reg[6]~12 ram1:inst|bus_Reg[6]~13 ram1:inst|d[6]~35 d[6] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "16.319 ns" { pc_bus {} pc_bus~out0 {} ram1:inst|bus_Reg[6]~12 {} ram1:inst|bus_Reg[6]~13 {} ram1:inst|d[6]~35 {} d[6] {} } { 0.000ns 0.000ns 6.903ns 0.435ns 1.102ns 2.962ns } { 0.000ns 1.469ns 0.292ns 0.590ns 0.442ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ram1:inst\|ar\[0\] inputd\[0\] cik_cdu -1.652 ns register " "Info: th for register \"ram1:inst\|ar\[0\]\" (data pin = \"inputd\[0\]\", clock pin = \"cik_cdu\") is -1.652 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cik_cdu destination 2.782 ns + Longest register " "Info: + Longest clock path from clock \"cik_cdu\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns cik_cdu 1 CLK PIN_17 41 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 41; CLK Node = 'cik_cdu'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cik_cdu } "NODE_NAME" } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 360 272 440 376 "cik_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns ram1:inst\|ar\[0\] 2 REG LC_X19_Y8_N2 1 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X19_Y8_N2; Fanout = 1; REG Node = 'ram1:inst\|ar\[0\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { cik_cdu ram1:inst|ar[0] } "NODE_NAME" } } { "ram1.vhd" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/ram1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { cik_cdu ram1:inst|ar[0] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { cik_cdu {} cik_cdu~out0 {} ram1:inst|ar[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "ram1.vhd" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/ram1.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.449 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns inputd\[0\] 1 PIN PIN_92 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_92; Fanout = 1; PIN Node = 'inputd\[0\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputd[0] } "NODE_NAME" } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 472 272 440 488 "inputd\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(0.292 ns) 3.436 ns ram1:inst\|bus_Reg\[0\]~24 2 COMB LC_X19_Y8_N3 2 " "Info: 2: + IC(1.675 ns) + CELL(0.292 ns) = 3.436 ns; Loc. = LC_X19_Y8_N3; Fanout = 2; COMB Node = 'ram1:inst\|bus_Reg\[0\]~24'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.967 ns" { inputd[0] ram1:inst|bus_Reg[0]~24 } "NODE_NAME" } } { "ram1.vhd" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/ram1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.607 ns) 4.449 ns ram1:inst\|ar\[0\] 3 REG LC_X19_Y8_N2 1 " "Info: 3: + IC(0.406 ns) + CELL(0.607 ns) = 4.449 ns; Loc. = LC_X19_Y8_N2; Fanout = 1; REG Node = 'ram1:inst\|ar\[0\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { ram1:inst|bus_Reg[0]~24 ram1:inst|ar[0] } "NODE_NAME" } } { "ram1.vhd" "" { Text "C:/Users/Administrator/Desktop/´æ´¢Æ÷/zjw_cunchuqi/ram1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.368 ns ( 53.23 % ) " "Info: Total cell delay = 2.368 ns ( 53.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.081 ns ( 46.77 % ) " "Info: Total interconnect delay = 2.081 ns ( 46.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "4.449 ns" { inputd[0] ram1:inst|bus_Reg[0]~24 ram1:inst|ar[0] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "4.449 ns" { inputd[0] {} inputd[0]~out0 {} ram1:inst|bus_Reg[0]~24 {} ram1:inst|ar[0] {} } { 0.000ns 0.000ns 1.675ns 0.406ns } { 0.000ns 1.469ns 0.292ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { cik_cdu ram1:inst|ar[0] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { cik_cdu {} cik_cdu~out0 {} ram1:inst|ar[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "4.449 ns" { inputd[0] ram1:inst|bus_Reg[0]~24 ram1:inst|ar[0] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "4.449 ns" { inputd[0] {} inputd[0]~out0 {} ram1:inst|bus_Reg[0]~24 {} ram1:inst|ar[0] {} } { 0.000ns 0.000ns 1.675ns 0.406ns } { 0.000ns 1.469ns 0.292ns 0.607ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 20:29:38 2020 " "Info: Processing ended: Sun Mar 08 20:29:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
