# non-stencil-loop-benchmarks
Benchmarks used in our FPGA'19 paper

# Sources of Benchmarks
### UNIQUE_KERNEL
+ Ju, Jialin, and Vipin Chaudhary. "Unique sets oriented parallelization of loops with non-uniform dependences." The Computer Journal 40.6 (1997): 322-339.

### DIST_ITR and DIST_ITR_PARAM
+ Liu, Junyi, John Wickerson, and George A. Constantinides. "Loop splitting for efficient pipelining in high-level synthesis." 2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 2016.
+ Liu, Junyi, et al. "Polyhedral-based Dynamic Loop Pipelining for High-Level Synthesis." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37.9 (2018): 1802-1815.

### PLUTO_TEMPLATE
+ Bondhugula, Uday Kumar. Effective automatic parallelization and locality optimization using the polyhedral model. Diss. The Ohio State University, 2008.
+ Darte, Alain, and Frédéric Vivien. "Optimal fine and medium grain parallelism detection in polyhedral reduced dependence graphs." International Journal of Parallel Programming 25.6 (1997): 447-496.
+ Suda, Akihiro, et al. "A Buffering Method for Parallelized Loop with Non-Uniform Dependencies in High-Level Synthesis." International Conference on Algorithms and Architectures for Parallel Processing. Springer, Cham, 2013.
