#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Fri Apr 25 12:15:23 2025
# Process ID         : 19156
# Current directory  : C:/Users/akash/Downloads/final_UART_nexys/final_UART
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent17904 C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.xpr
# Log file           : C:/Users/akash/Downloads/final_UART_nexys/final_UART/vivado.log
# Journal file       : C:/Users/akash/Downloads/final_UART_nexys/final_UART\vivado.jou
# Running On         : BOOK-U3EJ1RPPBB
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 16739 MB
# Swap memory        : 4174 MB
# Total Virtual      : 20914 MB
# Available Virtual  : 9270 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.xpr
INFO: [Project 1-313] Project file moved from 'E:/FPGA/final_UART' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Runs 36-271] Incremental checkpoint part, xc7a35tcpg236-1, does not match run part, xc7a200tsbg484-1.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.srcs/utils_1/imports/synth_1/top_module.dcp with file C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/synth_1/top_module.dcp
launch_runs impl_1 -jobs 11
[Fri Apr 25 12:16:26 2025] Launched synth_1...
Run output will be captured here: C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/synth_1/runme.log
[Fri Apr 25 12:16:26 2025] Launched impl_1...
Run output will be captured here: C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/synth_1

launch_runs impl_1 -jobs 11
[Fri Apr 25 12:31:06 2025] Launched synth_1...
Run output will be captured here: C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/synth_1/runme.log
[Fri Apr 25 12:31:06 2025] Launched impl_1...
Run output will be captured here: C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Fri Apr 25 12:35:34 2025] Launched impl_1...
Run output will be captured here: C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1401.633 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 490 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_module' is not ideal for floorplanning, since the cellview 'convolution_2D' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1504.027 ; gain = 2.754
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2099.625 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2099.625 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.301 . Memory (MB): peak = 2099.625 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2099.625 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2101.598 ; gain = 1.973
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.418 . Memory (MB): peak = 2101.598 ; gain = 1.973
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.418 . Memory (MB): peak = 2101.598 ; gain = 1.973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2101.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2519.078 ; gain = 1219.801
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2.1
  **** Build date : Dec  9 2024 at 14:31:29
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-23:49:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3064.949 ; gain = 14.785
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276B81716B
set_property PROGRAM.FILE {C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/impl_1/top_module.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1435] Device xc7a200t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/impl_1/top_module.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3090.305 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {382.856} \
  CONFIG.CLKOUT1_PHASE_ERROR {307.118} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {16} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {44} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {55} \
] [get_ips clk_wiz_0]
generate_target all [get_files  C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
export_ip_user_files -of_objects [get_files C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 11
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
[Fri Apr 25 12:42:24 2025] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/clk_wiz_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.cache/compile_simlib/modelsim} {questa=C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.cache/compile_simlib/questa} {riviera=C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.cache/compile_simlib/riviera} {activehdl=C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.ip_user_files -ipstatic_source_dir C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\convolution_2D.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\uart_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\convolution_2D.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\uart_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.srcs/utils_1/imports/synth_1/top_module.dcp with file C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/synth_1/top_module.dcp
launch_runs impl_1 -jobs 11
[Fri Apr 25 12:43:08 2025] Launched synth_1...
Run output will be captured here: C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/synth_1/runme.log
[Fri Apr 25 12:43:09 2025] Launched impl_1...
Run output will be captured here: C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\convolution_2D.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\uart_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\convolution_2D.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\uart_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_design
launch_runs impl_1 -jobs 11
[Fri Apr 25 12:45:20 2025] Launched synth_1...
Run output will be captured here: C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/synth_1/runme.log
[Fri Apr 25 12:45:21 2025] Launched impl_1...
Run output will be captured here: C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.723 . Memory (MB): peak = 3090.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 54158 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_module' is not ideal for floorplanning, since the cellview 'convolution_2D' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.648 . Memory (MB): peak = 3090.305 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 3197.473 ; gain = 4.590
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3197.988 ; gain = 0.516
Read PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3403.227 ; gain = 202.445
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3403.227 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3459.957 ; gain = 56.730
Read Physdb Files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3459.957 ; gain = 267.074
Restored from archive | CPU: 9.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3459.957 ; gain = 267.074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3459.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 3636.965 ; gain = 546.660
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\convolution_2D.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\convolution_2D.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\convolution_2D.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\convolution_2D.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\uart_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.srcs/utils_1/imports/synth_1/top_module.dcp with file C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/synth_1/top_module.dcp
launch_runs impl_1 -jobs 11
[Fri Apr 25 14:47:06 2025] Launched synth_1...
Run output will be captured here: C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/synth_1/runme.log
[Fri Apr 25 14:47:06 2025] Launched impl_1...
Run output will be captured here: C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\convolution_2D.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\convolution_2D.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.srcs\sources_1\new\convolution_2D.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.751 . Memory (MB): peak = 5162.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 54158 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_module' is not ideal for floorplanning, since the cellview 'convolution_2D' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.809 . Memory (MB): peak = 5162.160 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.253 . Memory (MB): peak = 5162.160 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 5162.160 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5162.160 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5162.160 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5162.160 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 5162.160 ; gain = 0.000
Restored from archive | CPU: 10.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 5162.160 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 5162.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 5162.160 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:01:16 ; elapsed = 00:00:30 . Memory (MB): peak = 5857.219 ; gain = 695.059
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 25 18:48:58 2025...
