xsim vitis_design_wrapper_sim_wrapper_behav -key {Behavioral:sim_1:Functional:vitis_design_wrapper_sim_wrapper} -tclbatch vitis_design_wrapper_sim_wrapper.tcl -protoinst protoinst_files/bd_57a1.protoinst -protoinst protoinst_files/bd_27ec.protoinst -protoinst protoinst_files/bd_90d1.protoinst -protoinst protoinst_files/bd_28ba.protoinst -protoinst protoinst_files/bd_05a5.protoinst -protoinst protoinst_files/bd_931e.protoinst -protoinst protoinst_files/bd_93ee.protoinst -protoinst protoinst_files/bd_53bf.protoinst -protoinst protoinst_files/bd_920e.protoinst -protoinst protoinst_files/bd_525f.protoinst -protoinst protoinst_files/bd_2163.protoinst -protoinst protoinst_files/vitis_design.protoinst -protoinst protoinst_files/xlnoc.protoinst -log simulate.log -R --protoinst /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/sw/sim/behav_waveform/xsim/dr_behav.protoinst

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun May 18 10:42:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/vitis_design_wrapper_sim_wrapper_behav/xsim_script.tcl
# xsim {vitis_design_wrapper_sim_wrapper_behav} -autoloadwcfg -tclbatch {vitis_design_wrapper_sim_wrapper.tcl} -runall -key {Behavioral:sim_1:Functional:vitis_design_wrapper_sim_wrapper} -protoinst {protoinst_files/bd_57a1.protoinst} -protoinst {protoinst_files/bd_27ec.protoinst} -protoinst {protoinst_files/bd_90d1.protoinst} -protoinst {protoinst_files/bd_28ba.protoinst} -protoinst {protoinst_files/bd_05a5.protoinst} -protoinst {protoinst_files/bd_931e.protoinst} -protoinst {protoinst_files/bd_93ee.protoinst} -protoinst {protoinst_files/bd_53bf.protoinst} -protoinst {protoinst_files/bd_920e.protoinst} -protoinst {protoinst_files/bd_525f.protoinst} -protoinst {protoinst_files/bd_2163.protoinst} -protoinst {protoinst_files/vitis_design.protoinst} -protoinst {protoinst_files/xlnoc.protoinst} -protoinst {/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/sw/sim/behav_waveform/xsim/dr_behav.protoinst}
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).
 WARNING :: AIE PROFILING is deprecated 
[AIESIM_OPTIONS]: aiesim_options file path /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/aiesimulator_output/aiesim_options.txt
[INFO]: Disable Unused Tiles
[INFO]: Xpe File: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/sw/cfg/./aie.xpe
INFO  : Running AIE MTMODEL Simulation with 1 threads
ISS disables unused tiles
Optimized ISS Wrapper (R+W), r2p25
RPC SERVER MESSAGE
RPC SERVER MESSAGE iss rpc_server available on port 5456
RPC SERVER MESSAGE
me[::.vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.ai_engine_0.inst.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Stack range [238464..239487] has been loaded from elf executable for stack memory DM_stack and stack pointer SP
me[::.vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.ai_engine_0.inst.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Stack pointer SP for memory DM_stack has been initialised from elf executable to 238464

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_hub.inst.s_aximm_wr_util. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_hub.inst.s_aximm_wr_util_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon0.inst.rd_mon.rd_skt_0. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon0.inst.rd_mon.rd_skt_0_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon0.inst.wr_mon.wr_skt_0. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon0.inst.wr_mon.wr_skt_0_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon0.inst.mon_saxi_rd_socket_0. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon0.inst.mon_saxi_rd_socket_0_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon0.inst.mon_saxi_wr_socket_0. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon0.inst.mon_saxi_wr_socket_0_0
In file: sc_object_manager.cpp:161

Info: (I804) /IEEE_Std_1666/deprecated: sc_sensitive_neg is deprecated use sc_sensitive << with neg() instead

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon1.inst.rd_mon.rd_skt. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon1.inst.rd_mon.rd_skt_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon2.inst.rd_mon.rd_skt_0. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon2.inst.rd_mon.rd_skt_0_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon2.inst.wr_mon.wr_skt_0. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon2.inst.wr_mon.wr_skt_0_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon2.inst.mon_saxi_rd_socket_0. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon2.inst.mon_saxi_rd_socket_0_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon2.inst.mon_saxi_wr_socket_0. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon2.inst.mon_saxi_wr_socket_0_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon3.inst.rd_mon.rd_skt. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon3.inst.rd_mon.rd_skt_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon4.inst.rd_mon.rd_skt_0. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon4.inst.rd_mon.rd_skt_0_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon4.inst.wr_mon.wr_skt_0. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon4.inst.wr_mon.wr_skt_0_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon4.inst.mon_saxi_rd_socket_0. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon4.inst.mon_saxi_rd_socket_0_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon4.inst.mon_saxi_wr_socket_0. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon4.inst.mon_saxi_wr_socket_0_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon5.inst.rd_mon.rd_skt. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.VitisRegion.System_DPA.dpa_mon5.inst.rd_mon.rd_skt_0
In file: sc_object_manager.cpp:161

Info: DEVICE FILE: /tools/Xilinx/Vitis/2024.1/aietools/data/devices/VC1902.json

Info: AIE SOLUTION FILE: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/sw/cfg/./aie.shim.solution.aiesol

Info: AIE PROFILING TRACE: is enabled
INFO  : ROWS: 8 COLS: 50
Running Dispatch Server on port: 44163
Summary File: AIE_COMPILER_WORKDIR = /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/Work
[INFO]: Disabled Simulator Hang Detect 
Current Directory=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/sw/sim/behav_waveform/xsim

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.rd_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.rd_socket_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.wr_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.wr_socket_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.rd_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.rd_socket_1
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.wr_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.wr_socket_1
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.rd_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.rd_socket_2
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.wr_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.wr_socket_2
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.rd_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.rd_socket_3
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.wr_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.wr_socket_3
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.rd_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.rd_socket_4
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.wr_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.wr_socket_4
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.rd_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.rd_socket_5
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.wr_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.wr_socket_5
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.rd_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.rd_socket_6
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.wr_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.wr_socket_6
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.rd_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.rd_socket_7
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.wr_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.cips_noc.inst.wr_socket_7
In file: sc_object_manager.cpp:161
--------------------------------------------------------------------------------------------------
SLAVE STREAM INFO:  | Port Name         | Port Width        | Stream Type       | Channel Index     
                    | S00_AXIS          | 128               | PL STREAM         | 188, 189          
                    | S01_AXIS          | 128               | PL STREAM         | 184, 185          
--------------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------------------------
MASTER STREAM INFO: | Port Name         | Port Width        | Stream Type       | Channel Index     
                    | M00_AXIS          | 128               | PL STREAM         | 138, 139          
--------------------------------------------------------------------------------------------------
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.noc_ddr4.inst.rd_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.noc_ddr4.inst.rd_socket_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.noc_ddr4.inst.wr_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.noc_ddr4.inst.wr_socket_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.noc_ddr4.inst.rd_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.noc_ddr4.inst.rd_socket_1
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.noc_ddr4.inst.wr_socket. Latter declaration will be renamed to .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.noc_ddr4.inst.wr_socket_1
In file: sc_object_manager.cpp:161
INFO::[ DDR-STORAGE ] Creating initial 2GB DRAM file image:qemu-memory-_mem_0x80000000@0x800000000ULL
INFO::[ DDR-STORAGE ] Creating initial 2GB DRAM file image:qemu-memory-_mem_0x50000000000@0x50000000000ULL
*****************running enhanced NoC-V1 SystemC model*************

Info: (I804) /IEEE_Std_1666/deprecated: sc_sensitive_pos is deprecated use sc_sensitive << with pos() instead

Info: (I804) /IEEE_Std_1666/deprecated: sc_object::get_parent() is deprecated, use get_parent_object() instead
TraceManager type=nothing
TraceManager type=nothing
TraceManager type=nothing
Info: (I702) default timescale unit used for tracing: 1 ps (tutorial.vcd)
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_57a1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_57a1.protoinst for the following reason(s):
There are no instances of module "bd_57a1" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_27ec.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_27ec.protoinst for the following reason(s):
There are no instances of module "bd_27ec" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_90d1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_90d1.protoinst for the following reason(s):
There are no instances of module "bd_90d1" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_28ba.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_28ba.protoinst for the following reason(s):
There are no instances of module "bd_28ba" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_05a5.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_05a5.protoinst for the following reason(s):
There are no instances of module "bd_05a5" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_931e.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_931e.protoinst for the following reason(s):
There are no instances of module "bd_931e" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_93ee.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_93ee.protoinst for the following reason(s):
There are no instances of module "bd_93ee" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_53bf.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_53bf.protoinst for the following reason(s):
There are no instances of module "bd_53bf" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_920e.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_920e.protoinst for the following reason(s):
There are no instances of module "bd_920e" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_525f.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_525f.protoinst for the following reason(s):
There are no instances of module "bd_525f" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_2163.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_2163.protoinst for the following reason(s):
There are no instances of module "bd_2163" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/vitis_design.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//CIPS_0/FPD_AXI_NOC_0
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//CIPS_0/FPD_AXI_NOC_1
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//CIPS_0/FPD_CCI_NOC_0
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//CIPS_0/FPD_CCI_NOC_1
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//CIPS_0/FPD_CCI_NOC_2
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//CIPS_0/FPD_CCI_NOC_3
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//CIPS_0/LPD_AXI_NOC_0
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//CIPS_0/M_AXI_FPD
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//CIPS_0/PMC_NOC_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/M_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/S_AXIMM
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/S_AXIMM
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_ctrl_interconnect/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_ctrl_interconnect/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_ctrl_interconnect/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_ctrl_interconnect/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_ctrl_interconnect/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_ctrl_interconnect/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_ctrl_interconnect/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_ctrl_interconnect/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_ctrl_interconnect/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_hub/S_AXIFIFO
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_hub/S_AXIHUB
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_hub/S_AXIMM
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_hub/TRACE_IN_0
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_hub/TRACE_IN_1
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_hub/TRACE_IN_2
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_hub/TRACE_IN_3
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_hub/TRACE_IN_4
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_hub/TRACE_IN_5
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_hub/TRACE_IN_6
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_hub/TRACE_IN_7
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_hub/TRACE_IN_8
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_mon0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_mon0/TRACE_OUT_0
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_mon0/TRACE_OUT_1
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_mon1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_mon1/TRACE_OUT
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_mon2/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_mon2/TRACE_OUT_0
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_mon2/TRACE_OUT_1
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_mon3/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_mon3/TRACE_OUT
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_mon4/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_mon4/TRACE_OUT_0
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_mon4/TRACE_OUT_1
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_mon5/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/System_DPA/dpa_mon5/TRACE_OUT
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/dwc_ai_engine_0_M00_AXIS/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/dwc_ai_engine_0_M00_AXIS/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/dwc_mm2s_1_s/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/dwc_mm2s_1_s/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/dwc_mm2s_2_s/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/dwc_mm2s_2_s/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/m_axi_gmem
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/m_axi_gmem1
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/m_axi_gmem2
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/mm2s_1/m_axi_gmem
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/mm2s_1/s
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/mm2s_1/s_axi_control
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/mm2s_2/m_axi_gmem
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/mm2s_2/s
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/mm2s_2/s_axi_control
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/s2mm/m_axi_gmem
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/s2mm/s
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/s2mm/s_axi_control
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/s_axi_control
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/s_axi_control1
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//VitisRegion/s_axi_control2
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//ai_engine_0/M00_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//ai_engine_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//ai_engine_0/S00_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//ai_engine_0/S01_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//axi_intc_cascaded_1/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//axi_intc_parent/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//cips_noc/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//cips_noc/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//cips_noc/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//cips_noc/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//cips_noc/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//cips_noc/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//cips_noc/S05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//cips_noc/S06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//cips_noc/S07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//dummy_slave_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//dummy_slave_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//dummy_slave_2/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//dummy_slave_3/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//icn_ctrl_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//icn_ctrl_1/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//icn_ctrl_1/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//icn_ctrl_1/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//icn_ctrl_1/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//icn_ctrl_1/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//icn_ctrl_1/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i//icn_ctrl_1/M07_AXI
INFO: [Common 17-14] Message 'Wavedata 42-564' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/xlnoc.protoinst
INFO: [Wavedata 42-565] Reading protoinst file /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/sw/sim/behav_waveform/xsim/dr_behav.protoinst
Time resolution is 1 ps
WARNING: [Simtcl 6-25] Warning: Both '-runall' and '-tclbatch' were specified. The '-runall' was ignored
source vitis_design_wrapper_sim_wrapper.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
## if { [file exists vitis_params.tcl] } {
##   source vitis_params.tcl
## }
### set VITIS_DYNAMIC_REGION_HW_EMU_PATH vitis_design_wrapper_sim_wrapper/vitis_design_wrapper_i/vitis_design_i
## if { [info exists ::env(USER_PRE_SIM_SCRIPT)] } {
##   if { [catch {source $::env(USER_PRE_SIM_SCRIPT)} msg] } {
##     puts $msg
##   }
## }
## if { [info exists ::env(VITIS_WAVEFORM)] } {
##   if { [file exists $::env(VITIS_WAVEFORM)] == 1} {
##     open_wave_config $::env(VITIS_WAVEFORM)
##   }
## }
## if { [file exists pre_sim_tool_scripts.tcl] } {
##   source pre_sim_tool_scripts.tcl
## }
### if { [file exists preprocess_profile.tcl] } {
###   if { [catch {source -notrace preprocess_profile.tcl} msg] } {
###     puts $msg 
###   }
### }
### if { [info exists ::env(XILINX_SC_HW_EMU)] } {
###   source $::env(XILINX_VITIS)/system_compiler/examples/sc_hw_emu_pre_xsim.tcl
### }
## puts "We are running simulator for infinite time. Added some default signals in the waveform. You can pause simulation and add signals and then resume the simulaion again."
We are running simulator for infinite time. Added some default signals in the waveform. You can pause simulation and add signals and then resume the simulaion again.
## puts ""

## puts "Stopping at breakpoint in simulator also stops the host code execution"
Stopping at breakpoint in simulator also stops the host code execution
## puts ""

## if { [info exists ::env(VITIS_LAUNCH_WAVEFORM_GUI) ] } {
##   run 1ns
## } else {
##   run all
## }
[INFO]: Enabled Stream Switch Port Latency 
MSG :   -1 : me[::.vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.ai_engine_0.inst.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Stack range [238464..239487] has been loaded from elf executable for stack memory DM_stack and stack pointer SP : loadprogram (elf)
MSG :   -1 : me[::.vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.ai_engine_0.inst.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Stack pointer SP for memory DM_stack has been initialised from elf executable to 238464 : loadprogram (elf)
0 s: Close summary file.
connect to ./qemu-rport-_pl@0

Info: (I804) /IEEE_Std_1666/deprecated: the notify() function is deprecated use sc_event::notify()
[INFO]: Enabled Stream Switch Port Latency 
// Interrupt Monitor : interrupt for ap_ready detected @ "299492000"
// Interrupt Monitor : interrupt for ap_done detected @ "299732000"
// Interrupt Monitor : interrupt for ap_ready detected @ "686999000"
// Interrupt Monitor : interrupt for ap_done detected @ "687239000"
// Interrupt Monitor : interrupt for ap_ready detected @ "688340000"
// Interrupt Monitor : interrupt for ap_done detected @ "688580000"

Info: /OSCI/SystemC: Simulation stopped by user.
 requesting profile data for core column=23 ROW=0
WARNING : WRN (-2) : me[::.vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.ai_engine_0.inst.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Execution tracing should be enabled when requesting function details : in function chkapi_function_profiling
WARNING : WRN (-2) : me[::.vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.ai_engine_0.inst.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Execution tracing should be enabled when requesting function details : in function chkapi_function_profiling
1011341200 ps .vitis_design_wrapper_sim_wrapper.vitis_design_wrapper_i.vitis_design_i.ai_engine_0.inst.aie_logical.aie_xtlm.math_engine: end of simulation invoked!

Info: SystemC end_of_simulation Dump: 
--------------------------------------------------------------------------------------------------
Port Name           | Type              | Average Throughput
--------------------------------------------------------------------------------------------------
S00_AXIS            | IN                | 1290.322581 MBps  
S01_AXIS            | IN                | 1290.322581 MBps  
M00_AXIS            | OUT               | 1158.369730 MBps  
--------------------------------------------------------------------------------------------------

JSON file generated successfully!
 DDR_PERF :  chId = 0 rdCasCount = 16 wrCasCount = 16 actCount = 32 preCount = 8 preaCount = 2 refCount = 129 endTime = 550815 startTime = 239326 rd2wrBusTurns = 1 wr2rdBusTurns = 0
 DDR_PERF :  chId = 0 wr_eff = 0.0102732% rd_eff = 0.0102732% total_eff = 0.0205465%
 DDR_PERF :  min numConsecutiveReads 16 avg numConsecutiveReads 16 max numConsecutiveReads 16
INFO::[ DDRC-TXNQ-TRACE ] DDRMC_X1Y0/controller_ch0/transactionQueue qe = 0.002966, overhd = 0.005191
INFO::[ DDRC-TXNQ-TRACE ] DDRMC_X1Y0/controller_ch1/transactionQueue qe = 0.000000, overhd = 0.000000
INFO::[ DDRC-TXNQ-TRACE ] DDRMC_X2Y0/controller_ch0/transactionQueue qe = 0.000000, overhd = 0.000000
INFO::[ DDRC-TXNQ-TRACE ] DDRMC_X2Y0/controller_ch1/transactionQueue qe = 0.000000, overhd = 0.000000
INFO::[ DDRC-TXNQ-TRACE ] DDRMC_X0Y0/controller_ch0/transactionQueue qe = 0.000000, overhd = 0.000000
INFO::[ DDRC-TXNQ-TRACE ] DDRMC_X0Y0/controller_ch1/transactionQueue qe = 0.000000, overhd = 0.000000

$stop called at time : 1011341200 ps
run: Time (s): cpu = 00:00:57 ; elapsed = 00:15:08 . Memory (MB): peak = 6122.664 ; gain = 0.000 ; free physical = 49866 ; free virtual = 196864
## if { [file exists post_sim_tool_scripts.tcl] } {
##   source post_sim_tool_scripts.tcl
## }
### if { [file exists profile.tcl] } {
###   if { [catch {source -notrace profile.tcl } msg] } {
###     puts $msg
###   }
### }
Waiting for protocol analyzers to complete...
Done!
### if { [info exists ::env(XILINX_SC_HW_EMU)] } {
###   source $::env(XILINX_VITIS)/system_compiler/examples/sc_hw_emu_post_xsim.tcl
### }
## if { [info exists ::env(VITIS_LAUNCH_WAVEFORM_BATCH) ] } {
##   if { [info exists ::env(USER_POST_SIM_SCRIPT) ] } {
##     if { [catch {source $::env(USER_POST_SIM_SCRIPT)} msg] } {
##       puts $msg
##     }
##   }
##   quit
## }
INFO: xsimkernel Simulation Memory Usage: 107017644 KB (Peak: 107083180 KB), Simulation CPU Usage: 1108550 ms
INFO: [Common 17-206] Exiting xsim at Sun May 18 10:58:31 2025...
