[[input1, input2, output] header]
[[adder1, adder2, adder3, adder4, adder5, adder6, adder7, adder8] full_adder]

# connect the first input
input1[pin0] -> adder8[a]
input1[pin1] -> adder7[a]
input1[pin2] -> adder6[a]
input1[pin3] -> adder5[a]
input1[pin4] -> adder4[a]
input1[pin5] -> adder3[a]
input1[pin6] -> adder2[a]
input1[pin7] -> adder1[a]

# connect the second input
input2[pin0] -> adder8[b]
input2[pin1] -> adder7[b]
input2[pin2] -> adder6[b]
input2[pin3] -> adder5[b]
input2[pin4] -> adder4[b]
input2[pin5] -> adder3[b]
input2[pin6] -> adder2[b]
input2[pin7] -> adder1[b]

# connect the carry lines of the adders
adder1[cout] -> adder2[cin]
adder2[cout] -> adder3[cin]
adder3[cout] -> adder4[cin]
adder4[cout] -> adder5[cin]
adder5[cout] -> adder6[cin]
adder6[cout] -> adder7[cin]
adder7[cout] -> adder8[cin]

# connect the output lines
adder1[s] -> output[pin7]
adder2[s] -> output[pin6]
adder3[s] -> output[pin5]
adder4[s] -> output[pin4]
adder5[s] -> output[pin3]
adder6[s] -> output[pin2]
adder7[s] -> output[pin1]
adder8[s] -> output[pin0]


<full_adder [a,b,cin] [s,cout]> {
    [[ha1,ha2] half_adder]
    [orer or]

    self[[a,b]] -> ha1[[a,b]]

    ha1[s] -> ha2[a]
    self[cin] -> ha2[b]
    ha2[s] -> self[s]

    ha1[c] -> orer[a]
    ha2[c] -> orer[b]
    orer[o] -> self[cout]
}


<half_adder [a,b] [c,s]> {
    [c1 xor]
    [c2 and]

    c1[o] -> self[s]
    c2[o] -> self[c]

    self[[a,b]] -> c1[[a,b]]
    self[[a,b]] -> c2[[a,b]]
}
