---
title: SVUnit
description: SVUnit is an open-source test framework for ASIC and FPGA developers writing Verilog/SystemVerilog code.
authors:
  - Tudor Timisescu
links:
  gh: tudortimi/svunit
  docs: http://agilesoc.com/open-source-projects/svunit
categories: [
  "Frameworks",
  "Frameworks:Verification"
]
tags: [
  "framework",
  "testing",
  "verification",
  "verilog",
  "systemverilog",
]
active:
  from: 2011
licenses: [
  "Apache-2.0"
]
talk: 68
---

*"SVUnit is an open-source test framework for ASIC and FPGA developers writing Verilog/SystemVerilog code. SVUnit is automated, fast, lightweight and easy to use making it the only SystemVerilog test framework in existence suited to both design and verification engineers that aspire to high quality code and low bug rates."*

<!--more-->

- Written In: System Verilog/Python
- Write Testbenches In: Verilog/System Verilog
