<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>CRCD/EI: Curriculum and Course Modules for Bridging the Verification Gap</AwardTitle>
<AwardEffectiveDate>08/15/2004</AwardEffectiveDate>
<AwardExpirationDate>07/31/2008</AwardExpirationDate>
<AwardTotalIntnAmount>371751.00</AwardTotalIntnAmount>
<AwardAmount>383751</AwardAmount>
<AwardInstrument>
<Value>Continuing Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName> Elliott Francis</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Curriculum and Course Modules for Bridging the Verification Gap&lt;br/&gt; &lt;br/&gt;Michael S. Hsiao (Principal Investigator)&lt;br/&gt;Sandeep K. Shukla (Co-PI)&lt;br/&gt;Dong S. Ha (Co-PI)&lt;br/&gt;Joseph G. Tront (Co-PI)&lt;br/&gt;Department of Electrical and Computer Engineering&lt;br/&gt;Virginia Tech&lt;br/&gt;Blacksburg, VA 24061&lt;br/&gt;hsiao@vt.edu&lt;br/&gt;&lt;br/&gt;Abstract&lt;br/&gt;&lt;br/&gt;The objective of this research is on integrating verification topics to the curricula, for both undergraduate- and graduate-level curricula. At the undergraduate level, verification concepts and strategies will be emphasized where students will acquire the necessary skills to be an effective designer and verification engineer. At the graduate level, the curriculum will emphasize on the theory and implementation that will supply increasingly capable algorithms and methodologies for verifying designs.  In both levels, design for verifiability, hierarchical verification (formal and semi-formal), and coverage-based analysis will be stressed.  Course modules and courseware will be developed and made available via the Internet. The specific tasks for this proposal include the following: (1) re-design the undergraduate design projects such that they become verification-aware and verification-centric, starting from the initial phases of the design; (2) embed verification fundamentals to design courses content and syllabi; (3) introduce an entry-level foundations graduate course that covers mathematical theories and formulations behind today's technology;&lt;br/&gt;(4) continue cutting-edge verification research to advance the knowledge base;  (5) acquire open-source tools and other commercial verification engines through University programs to integrate into the curricula; (6) integrate course modules (lectures and projects) and provide them on the Internet.  The impact of this research project not only includes students with a deeper understanding of the role of verification-centric design style, our research and courseware will also reduce the need for other academic and industrial educators to develop similar material across the many courses.  Finally, with publications via conferences and journals, the knowledge acquired will also be readily available to the research community.&lt;br/&gt;&lt;br/&gt;&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>08/05/2004</MinAmdLetterDate>
<MaxAmdLetterDate>07/22/2005</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0417340</AwardID>
<Investigator>
<FirstName>Joseph</FirstName>
<LastName>Tront</LastName>
<EmailAddress>jgtront@vt.edu</EmailAddress>
<StartDate>08/05/2004</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Dong</FirstName>
<LastName>Ha</LastName>
<EmailAddress>ha@vt.edu</EmailAddress>
<StartDate>08/05/2004</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Michael</FirstName>
<LastName>Hsiao</LastName>
<EmailAddress>hsiao@vt.edu</EmailAddress>
<StartDate>08/05/2004</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Sandeep</FirstName>
<LastName>Shukla</LastName>
<EmailAddress>shukla@vt.edu</EmailAddress>
<StartDate>08/05/2004</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Virginia Polytechnic Institute and State University</Name>
<CityName>BLACKSBURG</CityName>
<ZipCode>240610001</ZipCode>
<PhoneNumber>5402315281</PhoneNumber>
<StreetAddress>Sponsored Programs 0170</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Virginia</StateName>
<StateCode>VA</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>1709</Code>
<Text>CISE EDUCAT RES &amp; CURRIC DEVEL</Text>
</ProgramElement>
<ProgramElement>
<Code>4710</Code>
<Text>DES AUTO FOR MICRO &amp; NANO SYS</Text>
</ProgramElement>
<ProgramElement>
<Code>7352</Code>
<Text>COMPUTING PROCESSES &amp; ARTIFACT</Text>
</ProgramElement>
<ProgramReference>
<Code>9107</Code>
<Text>BIOELECTRONICS AND BIONETWORKS</Text>
</ProgramReference>
<ProgramReference>
<Code>9178</Code>
<Text>UNDERGRADUATE EDUCATION</Text>
</ProgramReference>
<ProgramReference>
<Code>9251</Code>
<Text>REU SUPP-Res Exp for Ugrd Supp</Text>
</ProgramReference>
<ProgramReference>
<Code>BIOT</Code>
<Text>BIOTECHNOLOGY</Text>
</ProgramReference>
<ProgramReference>
<Code>SMET</Code>
<Text>SCIENCE, MATH, ENG &amp; TECH EDUCATION</Text>
</ProgramReference>
</Award>
</rootTag>
