#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x74c190 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x81f770 .scope module, "processor_tb" "processor_tb" 3 5;
 .timescale -9 -12;
L_0x82c610 .functor BUFZ 1, v0x882ad0_0, C4<0>, C4<0>, C4<0>;
L_0x82bcc0 .functor OR 1, v0x8806c0_0, v0x87ebe0_0, C4<0>, C4<0>;
L_0x82b3d0 .functor OR 1, L_0x82bcc0, v0x87f480_0, C4<0>, C4<0>;
L_0x830460 .functor NOT 1, L_0x82b3d0, C4<0>, C4<0>, C4<0>;
L_0x82fb40 .functor OR 1, v0x881b50_0, v0x8806c0_0, C4<0>, C4<0>;
L_0x82e8f0 .functor OR 1, L_0x82fb40, v0x87ebe0_0, C4<0>, C4<0>;
L_0x82e030 .functor OR 1, L_0x82e8f0, v0x87f480_0, C4<0>, C4<0>;
L_0x893a80 .functor NOT 1, L_0x82e030, C4<0>, C4<0>, C4<0>;
L_0x893be0 .functor OR 1, v0x87ebe0_0, v0x87f480_0, C4<0>, C4<0>;
L_0x893c50 .functor NOT 1, L_0x893be0, C4<0>, C4<0>, C4<0>;
L_0x893d20 .functor OR 1, v0x87b950_0, v0x87fd10_0, C4<0>, C4<0>;
L_0x893de0 .functor NOT 1, v0x87f480_0, C4<0>, C4<0>, C4<0>;
L_0x893ec0 .functor OR 1, v0x878220_0, v0x87e5e0_0, C4<0>, C4<0>;
L_0x893f30 .functor OR 1, v0x870940_0, v0x87edc0_0, C4<0>, C4<0>;
v0x87d6d0_0 .var "__dmem_in_d_buffer", 127 0;
v0x87d7d0_0 .var "__dmem_r_a_buffer", 9 0;
v0x87d8b0_0 .var "__dmem_w_a_buffer", 9 0;
v0x87d970_0 .var "__dwrite_or_read", 0 0;
v0x87da30_0 .var "__imem_a_buffer", 9 0;
v0x87db60_0 .var "__iwrite_or_read", 0 0;
v0x87dc20 .array "__mem_data", 0 5, 127 0;
v0x87dce0_0 .net *"_ivl_13", 0 0, L_0x82fb40;  1 drivers
v0x87dda0_0 .net *"_ivl_15", 0 0, L_0x82e8f0;  1 drivers
v0x87de60_0 .net *"_ivl_17", 0 0, L_0x82e030;  1 drivers
v0x87df20_0 .net *"_ivl_25", 0 0, L_0x893be0;  1 drivers
v0x87dfe0_0 .net *"_ivl_7", 0 0, L_0x82bcc0;  1 drivers
v0x87e0a0_0 .net *"_ivl_9", 0 0, L_0x82b3d0;  1 drivers
L_0x7fe6d3ee7138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
RS_0x7fe6d4476288 .resolv tri, L_0x7fe6d3ee7138, L_0x893de0;
v0x87e160_0 .net8 "a_enable", 0 0, RS_0x7fe6d4476288;  2 drivers
v0x87e200_0 .net "a_is_load", 0 0, v0x86f260_0;  1 drivers
v0x87e2a0_0 .net "a_is_store", 0 0, v0x86f9e0_0;  1 drivers
v0x87e370_0 .net "a_jump", 0 0, v0x870170_0;  1 drivers
v0x87e440_0 .var "a_jump_in", 0 0;
v0x87e510_0 .net "a_nop", 0 0, v0x870940_0;  1 drivers
v0x87e5e0_0 .var "a_nop_in", 0 0;
v0x87e680_0 .net "a_pc", 31 0, v0x871130_0;  1 drivers
v0x87e720_0 .net "a_r_d_a", 4 0, v0x8718a0_0;  1 drivers
v0x87e810_0 .net "a_r_d_a_val", 31 0, v0x8720d0_0;  1 drivers
v0x87e8b0_0 .net "a_res", 31 0, v0x8728c0_0;  1 drivers
v0x87e950_0 .var "a_res_in", 31 0;
v0x87ea20_0 .net "a_stld_size", 1 0, v0x8730d0_0;  1 drivers
v0x87eaf0_0 .net "a_w", 0 0, v0x8738c0_0;  1 drivers
v0x87ebe0_0 .var "a_wait", 0 0;
v0x87ec80_0 .var "c_enable", 0 0;
v0x87ed20_0 .net "c_nop", 0 0, v0x8740d0_0;  1 drivers
v0x87edc0_0 .var "c_nop_in", 0 0;
v0x87ee60_0 .net "c_pc", 31 0, v0x874920_0;  1 drivers
v0x87ef30_0 .net "c_r_d_a", 4 0, v0x875100_0;  1 drivers
v0x87f210_0 .net "c_res", 31 0, v0x8758b0_0;  1 drivers
v0x87f2e0_0 .var "c_res_in", 31 0;
v0x87f3b0_0 .net "c_w", 0 0, v0x8760d0_0;  1 drivers
v0x87f480_0 .var "c_wait", 0 0;
v0x87f520_0 .net "clk", 0 0, v0x82fd30_0;  1 drivers
v0x87f5c0_0 .var "d_addr", 31 0;
L_0x7fe6d3ee70f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
RS_0x7fe6d4476d68 .resolv tri, L_0x7fe6d3ee70f0, L_0x893c50;
v0x87f680_0 .net8 "d_enable", 0 0, RS_0x7fe6d4476d68;  2 drivers
v0x87f720_0 .net "d_func", 5 0, v0x876860_0;  1 drivers
v0x87f810_0 .var "d_func_in", 5 0;
v0x87f8e0_0 .net "d_is_load", 0 0, v0x877260_0;  1 drivers
v0x87f9d0_0 .var "d_is_load_in", 0 0;
v0x87fa90_0 .net "d_is_store", 0 0, v0x877a40_0;  1 drivers
v0x87fb80_0 .var "d_is_store_in", 0 0;
v0x87fc40_0 .net "d_nop", 0 0, v0x878220_0;  1 drivers
v0x87fd10_0 .var "d_nop_in", 0 0;
v0x87fdb0_0 .net "d_pc", 31 0, v0x8789c0_0;  1 drivers
v0x87fea0_0 .net "d_r_a", 31 0, v0x8791a0_0;  1 drivers
v0x87ff60_0 .var "d_r_a_in", 31 0;
v0x880030_0 .net "d_r_b", 31 0, v0x879990_0;  1 drivers
v0x880100_0 .var "d_r_b_in", 31 0;
v0x8801d0_0 .net "d_r_d_a", 4 0, v0x87a180_0;  1 drivers
v0x8802c0_0 .var "d_r_d_a_in", 4 0;
v0x880380_0 .net "d_r_d_a_val", 31 0, v0x87a960_0;  1 drivers
v0x880470_0 .var "d_r_d_a_val_in", 31 0;
v0x880530_0 .net "d_w", 0 0, v0x87b140_0;  1 drivers
v0x880620_0 .var "d_w_in", 0 0;
v0x8806c0_0 .var "d_wait", 0 0;
L_0x7fe6d3ee7018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x880760_0 .net "data", 31 0, L_0x7fe6d3ee7018;  1 drivers
v0x880820 .array "dcache_data", 3 0, 127 0;
v0x8808e0_0 .var "dcache_read", 0 0;
v0x8809a0 .array "dcache_tags", 3 0, 25 0;
v0x880a60 .array "dcache_valid", 3 0, 0 0;
v0x880f10_0 .var "dmem_finished", 0 0;
v0x880fd0_0 .var "dmem_in_data", 127 0;
v0x8810b0_0 .var "dmem_r_address", 9 0;
v0x881190_0 .var "dmem_read", 0 0;
v0x881250_0 .var "dmem_w_address", 9 0;
v0x881330_0 .var "dmem_write", 0 0;
v0x8813f0_0 .var/i "dwait_cycles", 31 0;
v0x8814d0_0 .net "enable_inc", 0 0, L_0x893a80;  1 drivers
L_0x7fe6d3ee7060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x8815a0_0 .net "enable_pc", 0 0, L_0x7fe6d3ee7060;  1 drivers
L_0x7fe6d3ee70a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
RS_0x7fe6d44760d8 .resolv tri, L_0x830460, L_0x7fe6d3ee70a8;
v0x881640_0 .net8 "f_enable", 0 0, RS_0x7fe6d44760d8;  2 drivers
v0x881730_0 .net "f_instr", 31 0, v0x82e220_0;  1 drivers
v0x8817f0_0 .var "f_instr_input", 31 0;
v0x8818c0_0 .net "f_nop", 0 0, v0x87b950_0;  1 drivers
v0x881990_0 .var "f_nop_in", 0 0;
v0x881a60_0 .net "f_pc", 31 0, v0x87c140_0;  1 drivers
v0x881b50_0 .var "f_wait", 0 0;
v0x881bf0_0 .var "hit", 0 0;
v0x881c90_0 .var/i "i", 31 0;
v0x881d70_0 .var "iaddr", 31 0;
v0x881e50 .array "icache_data", 3 0, 127 0;
v0x881f10_0 .var "icache_read", 0 0;
v0x881fd0 .array "icache_tags", 3 0, 25 0;
v0x882090 .array "icache_valid", 3 0, 0 0;
v0x882130_0 .var "icache_write", 0 0;
v0x8821f0_0 .var "imem_address", 9 0;
v0x8822d0_0 .var "imem_finished", 0 0;
v0x882390_0 .var "imem_read", 0 0;
v0x882450_0 .var "in_data", 31 0;
v0x882530_0 .var/i "iwait_cycles", 31 0;
v0x882610_0 .var "mem_reset", 0 0;
v0x8826d0_0 .var "out_dmem", 127 0;
v0x8827b0_0 .var "out_imem", 127 0;
v0x882890_0 .var "pc", 31 0;
v0x882950_0 .var "pc_in", 31 0;
v0x882a10_0 .var "pc_jump", 0 0;
v0x882ad0_0 .var "reset", 0 0;
v0x882b70_0 .net "reset_pc", 0 0, L_0x82c610;  1 drivers
v0x882c30_0 .var "rgs_enable", 0 0;
v0x882cf0 .array "rgs_out", 0 31, 31 0;
v0x882db0_0 .net "stld_size", 1 0, v0x87c920_0;  1 drivers
v0x882ec0_0 .var "stld_size_in", 1 0;
v0x882f80_0 .var "was_reseted", 0 0;
o0x7fe6d4476558 .functor BUFZ 1, C4<z>; HiZ drive
v0x883020_0 .net "wb_enable", 0 0, o0x7fe6d4476558;  0 drivers
E_0x75f390 .event posedge, v0x82fd30_0;
E_0x783880/0 .event posedge, v0x882610_0, v0x86eb50_0, v0x882390_0, v0x881190_0;
E_0x783880/1 .event posedge, v0x881330_0;
E_0x783880 .event/or E_0x783880/0, E_0x783880/1;
E_0x75f3d0 .event posedge, v0x86eb50_0;
E_0x76fca0 .event posedge, v0x86eb50_0, v0x882130_0, v0x881f10_0;
S_0x7fd610 .scope begin, "$unm_blk_99" "$unm_blk_99" 4 40, 4 40 0, S_0x81f770;
 .timescale -9 -12;
S_0x782ba0 .scope function.vec4.s6, "calc_func" "calc_func" 5 164, 5 164 0, S_0x81f770;
 .timescale -9 -12;
; Variable calc_func is vec4 return value of scope S_0x782ba0
v0x82fc60_0 .var "op", 5 0;
TD_processor_tb.calc_func ;
    %load/vec4 v0x82fc60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x82fc60_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 2, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x82fc60_0;
    %pad/u 32;
    %cmpi/e 48, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 3, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x82fc60_0;
    %pad/u 32;
    %cmpi/e 49, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 4, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x82fc60_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 10, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x82fc60_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 11, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x82fc60_0;
    %pad/u 32;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 12, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x82fc60_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 13, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x82fc60_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 14, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x82fc60_0;
    %pad/u 32;
    %cmpi/e 21, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 15, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.19;
T_0.18 ;
    %pushi/vec4 0, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to calc_func (store_vec4_to_lval)
T_0.19 ;
T_0.17 ;
T_0.15 ;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %end;
S_0x86e510 .scope module, "clk_gen" "clock" 3 10, 6 4 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk";
P_0x86e6f0 .param/l "PERIOD" 0 6 6, +C4<00000000000000000000000000001010>;
v0x82fd30_0 .var "clk", 0 0;
S_0x86e830 .scope module, "f_instr_ff" "ff" 7 18, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x86ea10 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x82ea10_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x82eae0_0 .net8 "enable", 0 0, RS_0x7fe6d44760d8;  alias, 2 drivers
v0x82e150_0 .net "in", 31 0, v0x8817f0_0;  1 drivers
v0x82e220_0 .var "out", 31 0;
v0x86eb50_0 .net "reset", 0 0, v0x882ad0_0;  1 drivers
E_0x858670 .event posedge, v0x86eb50_0, v0x82fd30_0;
S_0x86ed00 .scope module, "ff_a_is_load" "ff" 9 53, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x86ef30 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x86efd0_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x86f0e0_0 .net8 "enable", 0 0, RS_0x7fe6d4476288;  alias, 2 drivers
v0x86f1a0_0 .net "in", 0 0, v0x877260_0;  alias, 1 drivers
v0x86f260_0 .var "out", 0 0;
v0x86f340_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x86f4b0 .scope module, "ff_a_is_store" "ff" 9 62, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x86f690 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x86f760_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x86f820_0 .net8 "enable", 0 0, RS_0x7fe6d4476288;  alias, 2 drivers
v0x86f910_0 .net "in", 0 0, v0x877a40_0;  alias, 1 drivers
v0x86f9e0_0 .var "out", 0 0;
v0x86faa0_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x86fc80 .scope module, "ff_a_jump" "ff" 9 82, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x86fe60 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x86ff00_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x86ffc0_0 .net "enable", 0 0, o0x7fe6d4476558;  alias, 0 drivers
v0x870080_0 .net "in", 0 0, v0x87e440_0;  1 drivers
v0x870170_0 .var "out", 0 0;
v0x870250_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x870390 .scope module, "ff_a_nop" "ff" 9 92, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x870570 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x8706d0_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x870790_0 .net8 "enable", 0 0, RS_0x7fe6d4476288;  alias, 2 drivers
v0x8708a0_0 .net "in", 0 0, L_0x893ec0;  1 drivers
v0x870940_0 .var "out", 0 0;
v0x870a20_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x870bb0 .scope module, "ff_a_pc" "ff" 9 6, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x86eee0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x870ee0_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x870fa0_0 .net8 "enable", 0 0, RS_0x7fe6d4476288;  alias, 2 drivers
v0x871060_0 .net "in", 31 0, v0x8789c0_0;  alias, 1 drivers
v0x871130_0 .var "out", 31 0;
v0x871210_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x8713a0 .scope module, "ff_a_r_d_a" "ff" 9 17, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 5 "out";
P_0x871580 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000101>;
v0x871650_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x871710_0 .net8 "enable", 0 0, RS_0x7fe6d4476288;  alias, 2 drivers
v0x8717d0_0 .net "in", 4 0, v0x87a180_0;  alias, 1 drivers
v0x8718a0_0 .var "out", 4 0;
v0x871980_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x871ac0 .scope module, "ff_a_r_d_a_val" "ff" 9 26, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x871ca0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x871e80_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x871f40_0 .net8 "enable", 0 0, RS_0x7fe6d4476288;  alias, 2 drivers
v0x872000_0 .net "in", 31 0, v0x87a960_0;  alias, 1 drivers
v0x8720d0_0 .var "out", 31 0;
v0x8721b0_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x872340 .scope module, "ff_a_res" "ff" 9 72, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x872520 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x872670_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x872730_0 .net8 "enable", 0 0, RS_0x7fe6d4476288;  alias, 2 drivers
v0x8727f0_0 .net "in", 31 0, v0x87e950_0;  1 drivers
v0x8728c0_0 .var "out", 31 0;
v0x8729a0_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x872b30 .scope module, "ff_a_stld_size" "ff" 9 35, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 2 "out";
P_0x872d10 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000010>;
v0x872e60_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x872f20_0 .net8 "enable", 0 0, RS_0x7fe6d4476d68;  alias, 2 drivers
v0x872fe0_0 .net "in", 1 0, v0x87c920_0;  alias, 1 drivers
v0x8730d0_0 .var "out", 1 0;
v0x8731b0_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x873340 .scope module, "ff_a_w" "ff" 9 44, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x873520 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x873670_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x873730_0 .net8 "enable", 0 0, RS_0x7fe6d4476288;  alias, 2 drivers
v0x8737f0_0 .net "in", 0 0, v0x87b140_0;  alias, 1 drivers
v0x8738c0_0 .var "out", 0 0;
v0x8739a0_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x873b30 .scope module, "ff_c_nop" "ff" 10 57, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x873d10 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x873e60_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x873f20_0 .net "enable", 0 0, v0x87ec80_0;  1 drivers
v0x873fe0_0 .net "in", 0 0, L_0x893f30;  1 drivers
v0x8740d0_0 .var "out", 0 0;
v0x8741b0_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x874340 .scope module, "ff_c_pc" "ff" 10 17, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x874520 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x874670_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x874730_0 .net "enable", 0 0, v0x87ec80_0;  alias, 1 drivers
v0x874820_0 .net "in", 31 0, v0x871130_0;  alias, 1 drivers
v0x874920_0 .var "out", 31 0;
v0x8749c0_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x874b30 .scope module, "ff_c_r_d_a" "ff" 10 28, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 5 "out";
P_0x874d10 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000101>;
v0x874e60_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x874f20_0 .net "enable", 0 0, v0x87ec80_0;  alias, 1 drivers
v0x875030_0 .net "in", 4 0, v0x8718a0_0;  alias, 1 drivers
v0x875100_0 .var "out", 4 0;
v0x8751a0_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x875330 .scope module, "ff_c_res" "ff" 10 47, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x875510 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x875660_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x875720_0 .net "enable", 0 0, v0x87ec80_0;  alias, 1 drivers
v0x8757e0_0 .net "in", 31 0, v0x87f2e0_0;  1 drivers
v0x8758b0_0 .var "out", 31 0;
v0x875990_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x875b20 .scope module, "ff_c_w" "ff" 10 37, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x875d00 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x875e50_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x875f10_0 .net "enable", 0 0, v0x87ec80_0;  alias, 1 drivers
v0x875fd0_0 .net "in", 0 0, v0x8738c0_0;  alias, 1 drivers
v0x8760d0_0 .var "out", 0 0;
v0x876170_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x8762b0 .scope module, "ff_d_func" "ff" 5 76, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 6 "out";
P_0x876490 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000110>;
v0x8765e0_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x8766a0_0 .net8 "enable", 0 0, RS_0x7fe6d4476d68;  alias, 2 drivers
v0x876790_0 .net "in", 5 0, v0x87f810_0;  1 drivers
v0x876860_0 .var "out", 5 0;
v0x876920_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x876cc0 .scope module, "ff_d_is_load" "ff" 5 56, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x876ea0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x876ff0_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x8770b0_0 .net8 "enable", 0 0, RS_0x7fe6d4476d68;  alias, 2 drivers
v0x8771c0_0 .net "in", 0 0, v0x87f9d0_0;  1 drivers
v0x877260_0 .var "out", 0 0;
v0x877350_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x8774c0 .scope module, "ff_d_is_store" "ff" 5 66, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x8776a0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x8777f0_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x8778b0_0 .net8 "enable", 0 0, RS_0x7fe6d4476d68;  alias, 2 drivers
v0x877970_0 .net "in", 0 0, v0x87fb80_0;  1 drivers
v0x877a40_0 .var "out", 0 0;
v0x877b30_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x877ca0 .scope module, "ff_d_nop" "ff" 5 106, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x877e80 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x877fd0_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x878090_0 .net8 "enable", 0 0, RS_0x7fe6d4476d68;  alias, 2 drivers
v0x878150_0 .net "in", 0 0, L_0x893d20;  1 drivers
v0x878220_0 .var "out", 0 0;
v0x878300_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x878440 .scope module, "ff_d_pc" "ff" 5 6, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x878620 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x878770_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x878830_0 .net8 "enable", 0 0, RS_0x7fe6d4476d68;  alias, 2 drivers
v0x8788f0_0 .net "in", 31 0, v0x87c140_0;  alias, 1 drivers
v0x8789c0_0 .var "out", 31 0;
v0x878ab0_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x878c20 .scope module, "ff_d_r_a" "ff" 5 86, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x878e00 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x878f50_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x879010_0 .net8 "enable", 0 0, RS_0x7fe6d4476d68;  alias, 2 drivers
v0x8790d0_0 .net "in", 31 0, v0x87ff60_0;  1 drivers
v0x8791a0_0 .var "out", 31 0;
v0x879280_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x879410 .scope module, "ff_d_r_b" "ff" 5 96, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x8795f0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x879740_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x879800_0 .net8 "enable", 0 0, RS_0x7fe6d4476d68;  alias, 2 drivers
v0x8798c0_0 .net "in", 31 0, v0x880100_0;  1 drivers
v0x879990_0 .var "out", 31 0;
v0x879a70_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x879c00 .scope module, "ff_d_r_d_a" "ff" 5 16, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 5 "out";
P_0x879de0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000101>;
v0x879f30_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x879ff0_0 .net8 "enable", 0 0, RS_0x7fe6d4476d68;  alias, 2 drivers
v0x87a0b0_0 .net "in", 4 0, v0x8802c0_0;  1 drivers
v0x87a180_0 .var "out", 4 0;
v0x87a270_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x87a3e0 .scope module, "ff_d_r_d_a_val" "ff" 5 26, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x87a5c0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x87a710_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x87a7d0_0 .net8 "enable", 0 0, RS_0x7fe6d4476d68;  alias, 2 drivers
v0x87a890_0 .net "in", 31 0, v0x880470_0;  1 drivers
v0x87a960_0 .var "out", 31 0;
v0x87aa50_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x87abc0 .scope module, "ff_d_w" "ff" 5 46, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x87ada0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x87aef0_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x87afb0_0 .net8 "enable", 0 0, RS_0x7fe6d4476d68;  alias, 2 drivers
v0x87b070_0 .net "in", 0 0, v0x880620_0;  1 drivers
v0x87b140_0 .var "out", 0 0;
v0x87b230_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x87b3a0 .scope module, "ff_f_nop" "ff" 7 37, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x87b580 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x87b6d0_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x87b790_0 .net8 "enable", 0 0, RS_0x7fe6d44760d8;  alias, 2 drivers
v0x87b880_0 .net "in", 0 0, v0x881990_0;  1 drivers
v0x87b950_0 .var "out", 0 0;
v0x87ba10_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x87bba0 .scope module, "ff_f_pc" "ff" 7 27, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x87bd80 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x87bed0_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x87bf90_0 .net "enable", 0 0, L_0x893a80;  alias, 1 drivers
v0x87c050_0 .net "in", 31 0, v0x882890_0;  1 drivers
v0x87c140_0 .var "out", 31 0;
v0x87c230_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x87c3a0 .scope module, "ff_stld_size" "ff" 5 36, 8 1 0, S_0x81f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 2 "out";
P_0x87c580 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000010>;
v0x87c6d0_0 .net "clk", 0 0, v0x82fd30_0;  alias, 1 drivers
v0x87c790_0 .net8 "enable", 0 0, RS_0x7fe6d4476d68;  alias, 2 drivers
v0x87c850_0 .net "in", 1 0, v0x882ec0_0;  1 drivers
v0x87c920_0 .var "out", 1 0;
v0x87ca10_0 .net "reset", 0 0, v0x882ad0_0;  alias, 1 drivers
S_0x87cb80 .scope function.vec4.s1, "needs_write" "needs_write" 5 230, 5 230 0, S_0x81f770;
 .timescale -9 -12;
; Variable needs_write is vec4 return value of scope S_0x87cb80
v0x87d050_0 .var "op", 5 0;
TD_processor_tb.needs_write ;
    %load/vec4 v0x87d050_0;
    %pad/u 32;
    %cmpi/e 18, 0, 32;
    %jmp/1 T_1.26, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x87d050_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %flag_or 4, 8;
T_1.26;
    %jmp/1 T_1.25, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x87d050_0;
    %pad/u 32;
    %cmpi/e 48, 0, 32;
    %flag_or 4, 8;
T_1.25;
    %jmp/1 T_1.24, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x87d050_0;
    %pad/u 32;
    %cmpi/e 49, 0, 32;
    %flag_or 4, 8;
T_1.24;
    %jmp/1 T_1.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x87d050_0;
    %pad/u 32;
    %cmpi/e 50, 0, 32;
    %flag_or 4, 8;
T_1.23;
    %jmp/1 T_1.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x87d050_0;
    %pad/u 32;
    %cmpi/e 51, 0, 32;
    %flag_or 4, 8;
T_1.22;
    %jmp/0xz  T_1.20, 4;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to needs_write (store_vec4_to_lval)
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to needs_write (store_vec4_to_lval)
T_1.21 ;
    %end;
S_0x87d130 .scope task, "print_pipeline" "print_pipeline" 3 55, 3 55 0, S_0x81f770;
 .timescale -9 -12;
TD_processor_tb.print_pipeline ;
    %vpi_call/w 3 57 "$display", "\000" {0 0 0};
    %vpi_call/w 3 58 "$display", "ICACHE %d | %d | %d | %d", &A<v0x881e50, 0>, &A<v0x881e50, 1>, &A<v0x881e50, 2>, &A<v0x881e50, 3> {0 0 0};
    %vpi_call/w 3 59 "$display", "DCACHE %d | %d | %d | %d", &A<v0x880820, 0>, &A<v0x880820, 1>, &A<v0x880820, 2>, &A<v0x880820, 3> {0 0 0};
    %vpi_call/w 3 60 "$display", "  %h  F", &PV<v0x882890_0, 0, 12> {0 0 0};
    %vpi_call/w 3 61 "$display", "  %h  D: %h|%h|%h|%h|%h nop: %d", &PV<v0x881a60_0, 0, 12>, &PV<v0x881730_0, 25, 7>, &PV<v0x881730_0, 20, 5>, &PV<v0x881730_0, 15, 5>, &PV<v0x881730_0, 10, 5>, &PV<v0x881730_0, 0, 10>, v0x8818c0_0, " " {0 0 0};
    %vpi_call/w 3 70 "$display", "  %h  ALU: f: %d, d_a: %0d, w: %d, r_a: %0d, r_b: %0d, load: %d, store: %d, nop: %d", &PV<v0x87fdb0_0, 0, 12>, v0x87f720_0, v0x8801d0_0, v0x880530_0, v0x87fea0_0, v0x880030_0, v0x87f8e0_0, v0x87fa90_0, v0x87fc40_0, " " {0 0 0};
    %load/vec4 v0x87e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.27, 8;
    %vpi_call/w 3 82 "$display", "  %h  Cache: Jump to %0d, nop: %d", &PV<v0x87e680_0, 0, 12>, v0x87e8b0_0, v0x87e510_0, " " {0 0 0};
    %jmp T_2.28;
T_2.27 ;
    %vpi_call/w 3 88 "$display", "  %h  Cache: res: %0d, d_a: %0d, w: %d, is_load: %d, is_store: %d, jump: %d, nop: %d", &PV<v0x87e680_0, 0, 12>, v0x87e8b0_0, v0x87e720_0, v0x87eaf0_0, v0x87e200_0, v0x87e2a0_0, v0x87e370_0, v0x87e510_0, " " {0 0 0};
T_2.28 ;
    %load/vec4 v0x87f3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.29, 8;
    %vpi_call/w 3 99 "$display", "  %h  WB: rgs[%0d] = %0d, nop: %d", &PV<v0x87ee60_0, 0, 12>, v0x87ef30_0, v0x87f210_0, v0x87ed20_0, " " {0 0 0};
    %jmp T_2.30;
T_2.29 ;
    %vpi_call/w 3 106 "$display", "  %h  WB: no write, nop: %d", &PV<v0x87ee60_0, 0, 12>, v0x87ed20_0, " " {0 0 0};
T_2.30 ;
    %vpi_call/w 3 110 "$display", "___________________________________________________" {0 0 0};
    %vpi_call/w 3 111 "$display", "\000" {0 0 0};
    %end;
S_0x87d310 .scope function.vec4.s33, "try_bypass" "try_bypass" 5 193, 5 193 0, S_0x81f770;
 .timescale -9 -12;
v0x87d4f0_0 .var "adr", 4 0;
; Variable try_bypass is vec4 return value of scope S_0x87d310
TD_processor_tb.try_bypass ;
    %load/vec4 v0x87fc40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.33, 4;
    %load/vec4 v0x87d4f0_0;
    %load/vec4 v0x8801d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.31, 8;
    %vpi_call/w 5 198 "$display", "  Stall %h: RAW r%0d unresolvable from decode", &PV<v0x881a60_0, 0, 12>, v0x87d4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x87fd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8806c0_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 33;
    %ret/vec4 0, 0, 33;  Assign to try_bypass (store_vec4_to_lval)
    %jmp T_3.32;
T_3.31 ;
    %load/vec4 v0x87e510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.37, 4;
    %load/vec4 v0x87d4f0_0;
    %load/vec4 v0x87e720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.37;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.36, 9;
    %load/vec4 v0x87eaf0_0;
    %and;
T_3.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.34, 8;
    %load/vec4 v0x87e200_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.38, 4;
    %load/vec4 v0x87e8b0_0;
    %pad/u 33;
    %ret/vec4 0, 0, 33;  Assign to try_bypass (store_vec4_to_lval)
    %jmp T_3.39;
T_3.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x87fd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8806c0_0, 0, 1;
    %vpi_call/w 5 211 "$display", "  Stall %h: dependency unresolvable from alu", &PV<v0x881a60_0, 0, 12> {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 33;
    %ret/vec4 0, 0, 33;  Assign to try_bypass (store_vec4_to_lval)
T_3.39 ;
    %jmp T_3.35;
T_3.34 ;
    %load/vec4 v0x87e510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.43, 4;
    %load/vec4 v0x87d4f0_0;
    %load/vec4 v0x87ef30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.43;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.42, 9;
    %load/vec4 v0x87f3b0_0;
    %and;
T_3.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.40, 8;
    %load/vec4 v0x87ed20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.44, 4;
    %load/vec4 v0x87f210_0;
    %pad/u 33;
    %ret/vec4 0, 0, 33;  Assign to try_bypass (store_vec4_to_lval)
    %jmp T_3.45;
T_3.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x87fd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8806c0_0, 0, 1;
    %vpi_call/w 5 221 "$display", "  Stall %h: dependency unresolvable from cache", &PV<v0x881a60_0, 0, 12> {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 33;
    %ret/vec4 0, 0, 33;  Assign to try_bypass (store_vec4_to_lval)
T_3.45 ;
    %jmp T_3.41;
T_3.40 ;
    %load/vec4 v0x87d4f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x882cf0, 4;
    %pad/u 33;
    %ret/vec4 0, 0, 33;  Assign to try_bypass (store_vec4_to_lval)
T_3.41 ;
T_3.35 ;
T_3.32 ;
    %end;
S_0x8442c0 .scope module, "reg32" "reg32" 11 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out_data";
o0x7fe6d4478fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x883110_0 .net "clk", 0 0, o0x7fe6d4478fe8;  0 drivers
o0x7fe6d4479018 .functor BUFZ 1, C4<z>; HiZ drive
v0x8831f0_0 .net "enable", 0 0, o0x7fe6d4479018;  0 drivers
o0x7fe6d4479048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x8832b0_0 .net "in_data", 31 0, o0x7fe6d4479048;  0 drivers
v0x8833a0_0 .var "out_data", 31 0;
o0x7fe6d44790a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x883480_0 .net "reset", 0 0, o0x7fe6d44790a8;  0 drivers
E_0x8575b0 .event posedge, v0x883480_0, v0x883110_0;
    .scope S_0x86e510;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x82fd30_0, 0;
    %end;
    .thread T_4;
    .scope S_0x86e510;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x82fd30_0;
    %inv;
    %store/vec4 v0x82fd30_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x86e830;
T_6 ;
    %wait E_0x858670;
    %load/vec4 v0x86eb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x82e220_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x82eae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x82e150_0;
    %assign/vec4 v0x82e220_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x87bba0;
T_7 ;
    %wait E_0x858670;
    %load/vec4 v0x87c230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x87c140_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x87bf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x87c050_0;
    %assign/vec4 v0x87c140_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x87b3a0;
T_8 ;
    %wait E_0x858670;
    %load/vec4 v0x87ba10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x87b950_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x87b790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x87b880_0;
    %assign/vec4 v0x87b950_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x878440;
T_9 ;
    %wait E_0x858670;
    %load/vec4 v0x878ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8789c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x878830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x8788f0_0;
    %assign/vec4 v0x8789c0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x879c00;
T_10 ;
    %wait E_0x858670;
    %load/vec4 v0x87a270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x87a180_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x879ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x87a0b0_0;
    %assign/vec4 v0x87a180_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x87a3e0;
T_11 ;
    %wait E_0x858670;
    %load/vec4 v0x87aa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x87a960_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x87a7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x87a890_0;
    %assign/vec4 v0x87a960_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x87c3a0;
T_12 ;
    %wait E_0x858670;
    %load/vec4 v0x87ca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x87c920_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x87c790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x87c850_0;
    %assign/vec4 v0x87c920_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x87abc0;
T_13 ;
    %wait E_0x858670;
    %load/vec4 v0x87b230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x87b140_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x87afb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x87b070_0;
    %assign/vec4 v0x87b140_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x876cc0;
T_14 ;
    %wait E_0x858670;
    %load/vec4 v0x877350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x877260_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x8770b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x8771c0_0;
    %assign/vec4 v0x877260_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x8774c0;
T_15 ;
    %wait E_0x858670;
    %load/vec4 v0x877b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x877a40_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x8778b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x877970_0;
    %assign/vec4 v0x877a40_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x8762b0;
T_16 ;
    %wait E_0x858670;
    %load/vec4 v0x876920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x876860_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x8766a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x876790_0;
    %assign/vec4 v0x876860_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x878c20;
T_17 ;
    %wait E_0x858670;
    %load/vec4 v0x879280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8791a0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x879010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x8790d0_0;
    %assign/vec4 v0x8791a0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x879410;
T_18 ;
    %wait E_0x858670;
    %load/vec4 v0x879a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x879990_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x879800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x8798c0_0;
    %assign/vec4 v0x879990_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x877ca0;
T_19 ;
    %wait E_0x858670;
    %load/vec4 v0x878300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x878220_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x878090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x878150_0;
    %assign/vec4 v0x878220_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x870bb0;
T_20 ;
    %wait E_0x858670;
    %load/vec4 v0x871210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x871130_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x870fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x871060_0;
    %assign/vec4 v0x871130_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x8713a0;
T_21 ;
    %wait E_0x858670;
    %load/vec4 v0x871980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x8718a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x871710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x8717d0_0;
    %assign/vec4 v0x8718a0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x871ac0;
T_22 ;
    %wait E_0x858670;
    %load/vec4 v0x8721b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8720d0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x871f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x872000_0;
    %assign/vec4 v0x8720d0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x872b30;
T_23 ;
    %wait E_0x858670;
    %load/vec4 v0x8731b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x8730d0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x872f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x872fe0_0;
    %assign/vec4 v0x8730d0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x873340;
T_24 ;
    %wait E_0x858670;
    %load/vec4 v0x8739a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8738c0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x873730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x8737f0_0;
    %assign/vec4 v0x8738c0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x86ed00;
T_25 ;
    %wait E_0x858670;
    %load/vec4 v0x86f340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x86f260_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x86f0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x86f1a0_0;
    %assign/vec4 v0x86f260_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x86f4b0;
T_26 ;
    %wait E_0x858670;
    %load/vec4 v0x86faa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x86f9e0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x86f820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x86f910_0;
    %assign/vec4 v0x86f9e0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x872340;
T_27 ;
    %wait E_0x858670;
    %load/vec4 v0x8729a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8728c0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x872730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x8727f0_0;
    %assign/vec4 v0x8728c0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x86fc80;
T_28 ;
    %wait E_0x858670;
    %load/vec4 v0x870250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x870170_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x86ffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x870080_0;
    %assign/vec4 v0x870170_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x870390;
T_29 ;
    %wait E_0x858670;
    %load/vec4 v0x870a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x870940_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x870790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x8708a0_0;
    %assign/vec4 v0x870940_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x874340;
T_30 ;
    %wait E_0x858670;
    %load/vec4 v0x8749c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x874920_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x874730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x874820_0;
    %assign/vec4 v0x874920_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x874b30;
T_31 ;
    %wait E_0x858670;
    %load/vec4 v0x8751a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x875100_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x874f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x875030_0;
    %assign/vec4 v0x875100_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x875b20;
T_32 ;
    %wait E_0x858670;
    %load/vec4 v0x876170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8760d0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x875f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x875fd0_0;
    %assign/vec4 v0x8760d0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x875330;
T_33 ;
    %wait E_0x858670;
    %load/vec4 v0x875990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8758b0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x875720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x8757e0_0;
    %assign/vec4 v0x8758b0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x873b30;
T_34 ;
    %wait E_0x858670;
    %load/vec4 v0x8741b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8740d0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x873f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x873fe0_0;
    %assign/vec4 v0x8740d0_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x81f770;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x882ad0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x882450_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x882c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x882890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x882950_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x882a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x882f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x881990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x881b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x881bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x87fd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8806c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x87e5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x87ebe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x87ec80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x87edc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x87f480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8822d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x880f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x87db60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x87d970_0, 0, 1;
    %end;
    .thread T_35, $init;
    .scope S_0x81f770;
T_36 ;
    %wait E_0x858670;
    %delay 200, 0;
    %load/vec4 v0x882ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x881c90_0, 0, 32;
T_36.2 ;
    %load/vec4 v0x881c90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_36.3, 5;
    %load/vec4 v0x881c90_0;
    %ix/getv/s 4, v0x881c90_0;
    %store/vec4a v0x882cf0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x881c90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x881c90_0, 0, 32;
    %jmp T_36.2;
T_36.3 ;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x81f770;
T_37 ;
    %wait E_0x858670;
    %load/vec4 v0x882b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x882890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x882f80_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x8815a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x882f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x882f80_0, 0;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x882a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %load/vec4 v0x882950_0;
    %assign/vec4 v0x882890_0, 0;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0x8814d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.8, 8;
    %load/vec4 v0x882890_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x882890_0, 0;
T_37.8 ;
T_37.7 ;
T_37.5 ;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x81f770;
T_38 ;
    %wait E_0x75f3d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x881c90_0, 0, 32;
T_38.0 ;
    %load/vec4 v0x881c90_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_38.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x881c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x882090, 0, 4;
    %pushi/vec4 16777215, 16777215, 26;
    %ix/getv/s 3, v0x881c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x881fd0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %ix/getv/s 3, v0x881c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x881e50, 0, 4;
    %load/vec4 v0x881c90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x881c90_0, 0, 32;
    %jmp T_38.0;
T_38.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x881f10_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0x81f770;
T_39 ;
    %wait E_0x76fca0;
    %load/vec4 v0x882ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x881f10_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x881f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x881d70_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x882090, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.6, 9;
    %load/vec4 v0x881d70_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x881fd0, 4;
    %load/vec4 v0x881d70_0;
    %parti/s 26, 6, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %load/vec4 v0x882890_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x881e50, 4;
    %load/vec4 v0x882890_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %assign/vec4 v0x8817f0_0, 0;
    %jmp T_39.5;
T_39.4 ;
    %delay 10, 0;
    %load/vec4 v0x881d70_0;
    %parti/s 28, 4, 4;
    %pad/u 10;
    %assign/vec4 v0x8821f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x882390_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x881b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x881990_0, 0, 1;
T_39.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x881f10_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x882130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.7, 8;
    %load/vec4 v0x881d70_0;
    %parti/s 26, 6, 4;
    %load/vec4 v0x881d70_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x881fd0, 0, 4;
    %load/vec4 v0x8827b0_0;
    %load/vec4 v0x881d70_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x881e50, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x881d70_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x882090, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x881d70_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x881e50, 4;
    %load/vec4 v0x881d70_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %assign/vec4 v0x8817f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x882390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x881b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x881990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8822d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x882130_0, 0, 1;
T_39.7 ;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x81f770;
T_40 ;
    %vpi_call/w 7 51 "$readmemb", "memory/memory.bin", v0x87dc20 {0 0 0};
    %end;
    .thread T_40;
    .scope S_0x81f770;
T_41 ;
    %wait E_0x858670;
    %load/vec4 v0x882ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %vpi_call/w 7 56 "$display", "reset" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x881b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x882390_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x8817f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x881990_0, 0, 1;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x881b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %delay 10, 0;
    %load/vec4 v0x882890_0;
    %assign/vec4 v0x881d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x881f10_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x882390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %load/vec4 v0x8822d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x882130_0, 0;
T_41.6 ;
    %jmp T_41.5;
T_41.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x881990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x881b50_0, 0, 1;
T_41.5 ;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x81f770;
T_42 ;
    %wait E_0x858670;
    %load/vec4 v0x882ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x881990_0, 0, 1;
    %jmp T_42.1;
T_42.0 ;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8806c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x87fd10_0, 0, 1;
    %delay 50, 0;
    %load/vec4 v0x881730_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x82fc60_0, 0, 6;
    %callf/vec4 TD_processor_tb.calc_func, S_0x782ba0;
    %assign/vec4 v0x87f810_0, 0;
    %delay 10, 0;
    %load/vec4 v0x881730_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x8802c0_0, 0;
    %load/vec4 v0x881730_0;
    %parti/s 7, 25, 6;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/1 T_42.3, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x881730_0;
    %parti/s 7, 25, 6;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %flag_or 4, 8;
T_42.3;
    %flag_get/vec4 4;
    %jmp/1 T_42.2, 4;
    %load/vec4 v0x881730_0;
    %parti/s 7, 25, 6;
    %pad/u 32;
    %pushi/vec4 18, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_42.2;
    %assign/vec4 v0x87f9d0_0, 0;
    %load/vec4 v0x881730_0;
    %parti/s 7, 25, 6;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/1 T_42.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x881730_0;
    %parti/s 7, 25, 6;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %flag_or 4, 8;
T_42.5;
    %flag_get/vec4 4;
    %jmp/1 T_42.4, 4;
    %load/vec4 v0x881730_0;
    %parti/s 7, 25, 6;
    %pad/u 32;
    %pushi/vec4 21, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_42.4;
    %assign/vec4 v0x87fb80_0, 0;
    %load/vec4 v0x881730_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x87d4f0_0, 0, 5;
    %callf/vec4 TD_processor_tb.try_bypass, S_0x87d310;
    %pad/u 32;
    %assign/vec4 v0x87ff60_0, 0;
    %load/vec4 v0x881730_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x87d050_0, 0, 6;
    %callf/vec4 TD_processor_tb.needs_write, S_0x87cb80;
    %assign/vec4 v0x880620_0, 0;
    %load/vec4 v0x881730_0;
    %parti/s 3, 29, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.6, 4;
    %load/vec4 v0x881730_0;
    %parti/s 5, 10, 5;
    %store/vec4 v0x87d4f0_0, 0, 5;
    %callf/vec4 TD_processor_tb.try_bypass, S_0x87d310;
    %pad/u 32;
    %assign/vec4 v0x880100_0, 0;
    %jmp T_42.7;
T_42.6 ;
    %load/vec4 v0x881730_0;
    %parti/s 3, 29, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.8, 4;
    %load/vec4 v0x881730_0;
    %parti/s 15, 0, 2;
    %pad/u 32;
    %assign/vec4 v0x880100_0, 0;
    %jmp T_42.9;
T_42.8 ;
    %load/vec4 v0x881730_0;
    %parti/s 5, 20, 6;
    %load/vec4 v0x881730_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x880100_0, 0;
T_42.9 ;
T_42.7 ;
    %delay 10, 0;
    %load/vec4 v0x87f810_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %jmp/1 T_42.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x87f810_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_or 4, 8;
T_42.12;
    %jmp/0xz  T_42.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x882ec0_0, 0;
    %jmp T_42.11;
T_42.10 ;
    %load/vec4 v0x87f810_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/1 T_42.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x87f810_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %flag_or 4, 8;
T_42.15;
    %jmp/0xz  T_42.13, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x882ec0_0, 0;
    %jmp T_42.14;
T_42.13 ;
    %load/vec4 v0x87f810_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/1 T_42.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x87f810_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %flag_or 4, 8;
T_42.18;
    %jmp/0xz  T_42.16, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x882ec0_0, 0;
T_42.16 ;
T_42.14 ;
T_42.11 ;
    %delay 10, 0;
    %load/vec4 v0x87fb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.19, 8;
    %load/vec4 v0x881730_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x87d4f0_0, 0, 5;
    %callf/vec4 TD_processor_tb.try_bypass, S_0x87d310;
    %pad/u 32;
    %assign/vec4 v0x880470_0, 0;
T_42.19 ;
    %vpi_call/w 5 156 "$display", "SIZE %d FUNC %d", v0x882ec0_0, v0x87f810_0 {0 0 0};
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x81f770;
T_43 ;
    %wait E_0x858670;
    %load/vec4 v0x882ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.0, 4;
    %delay 300, 0;
    %load/vec4 v0x87f720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.2, 4;
    %load/vec4 v0x87fea0_0;
    %load/vec4 v0x880030_0;
    %add;
    %store/vec4 v0x87e950_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x87e440_0, 0, 1;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x87f720_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.4, 4;
    %load/vec4 v0x87fea0_0;
    %load/vec4 v0x880030_0;
    %sub;
    %store/vec4 v0x87e950_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x87e440_0, 0, 1;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0x87f720_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_43.6, 4;
    %load/vec4 v0x87fea0_0;
    %load/vec4 v0x880030_0;
    %mul;
    %store/vec4 v0x87e950_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x87e440_0, 0, 1;
    %jmp T_43.7;
T_43.6 ;
    %load/vec4 v0x87f720_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_43.8, 4;
    %load/vec4 v0x87fea0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.10, 4;
    %load/vec4 v0x880030_0;
    %store/vec4 v0x87e950_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x87e440_0, 0, 1;
    %jmp T_43.11;
T_43.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x87e950_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x87e440_0, 0, 1;
T_43.11 ;
    %jmp T_43.9;
T_43.8 ;
    %load/vec4 v0x87f720_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_43.12, 4;
    %load/vec4 v0x8801d0_0;
    %pad/u 32;
    %load/vec4 v0x880030_0;
    %add;
    %assign/vec4 v0x87e950_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x87e440_0, 0, 1;
    %jmp T_43.13;
T_43.12 ;
    %load/vec4 v0x87f720_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_43.14, 4;
    %load/vec4 v0x87fea0_0;
    %load/vec4 v0x880030_0;
    %add;
    %assign/vec4 v0x87e950_0, 0;
    %jmp T_43.15;
T_43.14 ;
    %load/vec4 v0x87f720_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_43.16, 4;
    %jmp T_43.17;
T_43.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x87e950_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x87e440_0, 0, 1;
T_43.17 ;
T_43.15 ;
T_43.13 ;
T_43.9 ;
T_43.7 ;
T_43.5 ;
T_43.3 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x81f770;
T_44 ;
    %wait E_0x858670;
    %load/vec4 v0x87e370_0;
    %assign/vec4 v0x882a10_0, 0;
    %load/vec4 v0x87e370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_44.2, 9;
    %load/vec4 v0x87e510_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x87e8b0_0;
    %assign/vec4 v0x882950_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x81f770;
T_45 ;
    %wait E_0x75f3d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x881c90_0, 0, 32;
T_45.0 ;
    %load/vec4 v0x881c90_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_45.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x881c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x880a60, 0, 4;
    %pushi/vec4 16777215, 16777215, 26;
    %ix/getv/s 3, v0x881c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x8809a0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %ix/getv/s 3, v0x881c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x880820, 0, 4;
    %load/vec4 v0x881c90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x881c90_0, 0, 32;
    %jmp T_45.0;
T_45.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8808e0_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0x81f770;
T_46 ;
    %wait E_0x858670;
    %delay 100, 0;
    %load/vec4 v0x882ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8808e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x881190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x881330_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x87e510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x87f480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v0x880f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.6, 8;
    %load/vec4 v0x87f5c0_0;
    %parti/s 26, 6, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x8809a0, 0, 4;
    %load/vec4 v0x8826d0_0;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x880820, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x880a60, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x87e200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.8, 8;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x880820, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %vpi_call/w 10 110 "$display", "Loading from %d in dcache byte %d index %d", S<0,vec4,u32>, &PV<v0x87f5c0_0, 2, 2>, &PV<v0x87f5c0_0, 4, 2> {1 0 0};
    %load/vec4 v0x87ea20_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_46.10, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x880820, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %assign/vec4 v0x87f2e0_0, 0;
    %jmp T_46.11;
T_46.10 ;
    %load/vec4 v0x87ea20_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_46.12, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x880820, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 16;
    %pad/u 32;
    %assign/vec4 v0x87f2e0_0, 0;
    %jmp T_46.13;
T_46.12 ;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x880820, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 8;
    %pad/u 32;
    %assign/vec4 v0x87f2e0_0, 0;
T_46.13 ;
T_46.11 ;
T_46.8 ;
    %load/vec4 v0x87e2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.14, 8;
    %load/vec4 v0x87e720_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x882cf0, 4;
    %vpi_call/w 10 120 "$display", "Storing %d in dcache byte %d index %d", S<0,vec4,u32>, &PV<v0x87f5c0_0, 2, 2>, &PV<v0x87f5c0_0, 4, 2> {1 0 0};
    %load/vec4 v0x87ea20_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_46.16, 4;
    %load/vec4 v0x87e810_0;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x880820, 5, 6;
    %jmp T_46.17;
T_46.16 ;
    %load/vec4 v0x87ea20_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_46.18, 4;
    %load/vec4 v0x87e810_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x880820, 5, 6;
    %jmp T_46.19;
T_46.18 ;
    %load/vec4 v0x87e810_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x880820, 5, 6;
T_46.19 ;
T_46.17 ;
T_46.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x87f480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x881190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x87edc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x881330_0, 0;
T_46.6 ;
    %jmp T_46.5;
T_46.4 ;
    %load/vec4 v0x87e200_0;
    %flag_set/vec4 8;
    %jmp/1 T_46.22, 8;
    %load/vec4 v0x87e2a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_46.22;
    %jmp/0xz  T_46.20, 8;
    %load/vec4 v0x87e8b0_0;
    %assign/vec4 v0x87f5c0_0, 0;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x880a60, 4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_46.23, 8;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x8809a0, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 26, 6, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_46.23;
    %assign/vec4 v0x881bf0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x881bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.24, 8;
    %vpi_call/w 10 142 "$display", "DCACHE HIT size %d", v0x87ea20_0 {0 0 0};
    %load/vec4 v0x87e2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.26, 8;
    %load/vec4 v0x87e720_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x882cf0, 4;
    %vpi_call/w 10 144 "$display", "Storing %d in dcache byte %d index %d", S<0,vec4,u32>, &PV<v0x87f5c0_0, 2, 2>, &PV<v0x87f5c0_0, 4, 2> {1 0 0};
    %load/vec4 v0x87ea20_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_46.28, 4;
    %load/vec4 v0x87e810_0;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x880820, 5, 6;
    %jmp T_46.29;
T_46.28 ;
    %load/vec4 v0x87ea20_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_46.30, 4;
    %load/vec4 v0x87e810_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x880820, 5, 6;
    %jmp T_46.31;
T_46.30 ;
    %load/vec4 v0x87e810_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x880820, 5, 6;
T_46.31 ;
T_46.29 ;
    %jmp T_46.27;
T_46.26 ;
    %load/vec4 v0x87e200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.32, 8;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x880820, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %vpi_call/w 10 153 "$display", "Loading from %d in dcache byte %d index %d", S<0,vec4,u32>, &PV<v0x87f5c0_0, 2, 2>, &PV<v0x87f5c0_0, 4, 2> {1 0 0};
    %load/vec4 v0x87ea20_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_46.34, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x880820, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %assign/vec4 v0x87f2e0_0, 0;
    %jmp T_46.35;
T_46.34 ;
    %load/vec4 v0x87ea20_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_46.36, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x880820, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 16;
    %pad/u 32;
    %assign/vec4 v0x87f2e0_0, 0;
    %jmp T_46.37;
T_46.36 ;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x880820, 4;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 8;
    %pad/u 32;
    %assign/vec4 v0x87f2e0_0, 0;
T_46.37 ;
T_46.35 ;
T_46.32 ;
T_46.27 ;
    %jmp T_46.25;
T_46.24 ;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x880a60, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.38, 8;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x880820, 4;
    %assign/vec4 v0x880fd0_0, 0;
    %load/vec4 v0x87f5c0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x8809a0, 4;
    %pad/u 10;
    %assign/vec4 v0x881250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x881330_0, 0;
T_46.38 ;
    %load/vec4 v0x87f5c0_0;
    %parti/s 28, 4, 4;
    %pad/u 10;
    %assign/vec4 v0x8810b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x881190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x87f480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x87edc0_0, 0;
T_46.25 ;
    %jmp T_46.21;
T_46.20 ;
    %load/vec4 v0x87e8b0_0;
    %assign/vec4 v0x87f2e0_0, 0;
T_46.21 ;
T_46.5 ;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x81f770;
T_47 ;
    %wait E_0x858670;
    %load/vec4 v0x882ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_47.0, 4;
    %delay 300, 0;
    %load/vec4 v0x87f3b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_47.4, 4;
    %load/vec4 v0x87ed20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_47.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x87f210_0;
    %load/vec4 v0x87ef30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x882cf0, 4, 0;
T_47.2 ;
T_47.0 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x81f770;
T_48 ;
    %wait E_0x783880;
    %load/vec4 v0x882ad0_0;
    %flag_set/vec4 8;
    %jmp/1 T_48.2, 8;
    %load/vec4 v0x882610_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_48.2;
    %jmp/0xz  T_48.0, 8;
    %fork t_1, S_0x7fd610;
    %jmp t_0;
    .scope S_0x7fd610;
t_1 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x882530_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x881190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x881330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x882390_0, 0;
    %end;
    .scope S_0x81f770;
t_0 %join;
T_48.0 ;
    %load/vec4 v0x882390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.3, 8;
    %vpi_call/w 4 54 "$display", "READING Imem ADDRESS %d", v0x8821f0_0 {0 0 0};
    %load/vec4 v0x8821f0_0;
    %assign/vec4 v0x87da30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x87db60_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x882530_0, 0, 32;
T_48.3 ;
    %load/vec4 v0x881330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.5, 8;
    %vpi_call/w 4 61 "$display", "WRITING mem ADDRESS %d", v0x881250_0 {0 0 0};
    %load/vec4 v0x880fd0_0;
    %assign/vec4 v0x87d6d0_0, 0;
    %load/vec4 v0x881250_0;
    %assign/vec4 v0x87d8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x87d970_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x8813f0_0, 0, 32;
    %jmp T_48.6;
T_48.5 ;
    %load/vec4 v0x881190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.7, 8;
    %vpi_call/w 4 67 "$display", "READING Dmem ADDRESS %d", v0x8810b0_0 {0 0 0};
    %load/vec4 v0x8810b0_0;
    %assign/vec4 v0x87d7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x87d970_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x8813f0_0, 0, 32;
T_48.7 ;
T_48.6 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x81f770;
T_49 ;
    %wait E_0x75f390;
    %load/vec4 v0x882530_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_49.0, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x882530_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x882530_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x882530_0;
    %cmpi/s 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_49.2, 5;
    %ix/getv 4, v0x87da30_0;
    %load/vec4a v0x87dc20, 4;
    %assign/vec4 v0x8827b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x882530_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8822d0_0, 0, 1;
T_49.2 ;
T_49.0 ;
    %load/vec4 v0x8813f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_49.4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x8813f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x8813f0_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x8813f0_0;
    %cmpi/s 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_49.6, 5;
    %load/vec4 v0x881330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.8, 8;
    %load/vec4 v0x87d6d0_0;
    %ix/getv 3, v0x87d8b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x87dc20, 0, 4;
    %delay 10, 0;
    %vpi_call/w 4 103 "$display", "    Mem: Wirte [%d] = %d", v0x87d8b0_0, &A<v0x87dc20, v0x87d8b0_0 > {0 0 0};
T_49.8 ;
    %load/vec4 v0x881190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.10, 8;
    %ix/getv 4, v0x87d7d0_0;
    %load/vec4a v0x87dc20, 4;
    %assign/vec4 v0x8826d0_0, 0;
    %delay 10, 0;
    %vpi_call/w 4 107 "$display", "    Mem: Read [%d] = %d", v0x87d7d0_0, &A<v0x87dc20, v0x87d7d0_0 > {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x880f10_0, 0, 1;
T_49.10 ;
    %delay 10, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x8813f0_0, 0, 32;
T_49.6 ;
T_49.4 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x81f770;
T_50 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x882ad0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x882ad0_0, 0, 1;
    %delay 150000, 0;
    %vpi_call/w 3 39 "$finish" {0 0 0};
    %end;
    .thread T_50;
    .scope S_0x81f770;
T_51 ;
    %wait E_0x858670;
    %load/vec4 v0x882ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %delay 900, 0;
    %fork TD_processor_tb.print_pipeline, S_0x87d130;
    %join;
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x8442c0;
T_52 ;
    %wait E_0x8575b0;
    %load/vec4 v0x883480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8833a0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x8831f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x8832b0_0;
    %assign/vec4 v0x8833a0_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "processor.v";
    "./memory/mem.v";
    "./decode/decode.v";
    "./clock.v";
    "./fetch/fetch.v";
    "./ff.v";
    "./alu/alu.v";
    "./memory/dcache.v";
    "./reg32.v";
