// Seed: 1798630000
module module_0;
  wire id_1;
  assign id_1 = 1'b0;
  assign id_1 = ~1;
  assign id_1 = 1;
  wire id_2;
  wire id_3, id_4;
endmodule
module module_1;
  module_0();
  wire  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ;
  assign id_5 = id_12;
endmodule
module module_2 (
    input  supply1 id_0,
    output supply0 id_1,
    output supply0 id_2,
    input  supply1 id_3
);
  assign id_2 = 1'b0;
  module_0();
endmodule
