/*
 * Data version: 220316_180112
 *
 * Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/
 * ALL RIGHTS RESERVED
 */
#ifndef SOC_AM62A_DEVICES_H
#define SOC_AM62A_DEVICES_H

#define AM62A_DEV_CMP_EVENT_INTROUTER0 1
#define AM62A_DEV_DBGSUSPENDROUTER0 2
#define AM62A_DEV_MAIN_GPIOMUX_INTROUTER0 3
#define AM62A_DEV_WKUP_MCU_GPIOMUX_INTROUTER0 5
#define AM62A_DEV_TIMESYNC_EVENT_ROUTER0 6
#define AM62A_DEV_MCU_R5FSS0 7
#define AM62A_DEV_MCU_R5FSS0_CORE0 9
#define AM62A_DEV_CPSW0 13
#define AM62A_DEV_STM0 15
#define AM62A_DEV_DCC0 16
#define AM62A_DEV_DCC1 17
#define AM62A_DEV_DCC2 18
#define AM62A_DEV_DCC3 19
#define AM62A_DEV_DCC4 20
#define AM62A_DEV_DCC5 21
#define AM62A_DEV_SMS0 22
#define AM62A_DEV_MCU_DCC0 23
#define AM62A_DEV_DEBUGSS_WRAP0 24
#define AM62A_DEV_DMASS0 25
#define AM62A_DEV_DMASS0_BCDMA_0 26
#define AM62A_DEV_DMASS0_CBASS_0 27
#define AM62A_DEV_DMASS0_INTAGGR_0 28
#define AM62A_DEV_DMASS0_IPCSS_0 29
#define AM62A_DEV_DMASS0_PKTDMA_0 30
#define AM62A_DEV_DMASS0_RINGACC_0 33
#define AM62A_DEV_MCU_TIMER0 35
#define AM62A_DEV_TIMER0 36
#define AM62A_DEV_TIMER1 37
#define AM62A_DEV_TIMER2 38
#define AM62A_DEV_TIMER3 39
#define AM62A_DEV_TIMER4 40
#define AM62A_DEV_TIMER5 41
#define AM62A_DEV_TIMER6 42
#define AM62A_DEV_TIMER7 43
#define AM62A_DEV_MCU_TIMER1 48
#define AM62A_DEV_MCU_TIMER2 49
#define AM62A_DEV_MCU_TIMER3 50
#define AM62A_DEV_ECAP0 51
#define AM62A_DEV_ECAP1 52
#define AM62A_DEV_ECAP2 53
#define AM62A_DEV_ELM0 54
#define AM62A_DEV_EMIF_DATA_ISO_VD 55
#define AM62A_DEV_MMCSD0 57
#define AM62A_DEV_MMCSD1 58
#define AM62A_DEV_EQEP0 59
#define AM62A_DEV_EQEP1 60
#define AM62A_DEV_WKUP_GTC0 61
#define AM62A_DEV_EQEP2 62
#define AM62A_DEV_ESM0 63
#define AM62A_DEV_WKUP_ESM0 64
#define AM62A_DEV_FSS0 73
#define AM62A_DEV_FSS0_FSAS_0 74
#define AM62A_DEV_FSS0_OSPI_0 75
#define AM62A_DEV_GICSS0 76
#define AM62A_DEV_GPIO0 77
#define AM62A_DEV_GPIO1 78
#define AM62A_DEV_MCU_GPIO0 79
#define AM62A_DEV_GPMC0 80
#define AM62A_DEV_LED0 83
#define AM62A_DEV_DDPA0 85
#define AM62A_DEV_EPWM0 86
#define AM62A_DEV_EPWM1 87
#define AM62A_DEV_EPWM2 88
#define AM62A_DEV_WKUP_VTM0 95
#define AM62A_DEV_MAILBOX0 96
#define AM62A_DEV_MAIN2MCU_VD 97
#define AM62A_DEV_MCAN0 98
#define AM62A_DEV_MCU_MCRC64_0 100
#define AM62A_DEV_I2C0 102
#define AM62A_DEV_I2C1 103
#define AM62A_DEV_I2C2 104
#define AM62A_DEV_I2C3 105
#define AM62A_DEV_MCU_I2C0 106
#define AM62A_DEV_WKUP_I2C0 107
#define AM62A_DEV_WKUP_TIMER0 110
#define AM62A_DEV_WKUP_TIMER1 111
#define AM62A_DEV_WKUP_UART0 114
#define AM62A_DEV_MCRC64_0 116
#define AM62A_DEV_WKUP_RTCSS0 117
#define AM62A_DEV_R5FSS0_SS0 118
#define AM62A_DEV_R5FSS0 119
#define AM62A_DEV_R5FSS0_CORE0 121
#define AM62A_DEV_RTI0 125
#define AM62A_DEV_RTI1 126
#define AM62A_DEV_RTI2 127
#define AM62A_DEV_RTI3 128
#define AM62A_DEV_MCU_RTI0 131
#define AM62A_DEV_WKUP_RTI0 132
#define AM62A_DEV_COMPUTE_CLUSTER0 134
#define AM62A_DEV_A53SS0_CORE_0 135
#define AM62A_DEV_A53SS0_CORE_1 136
#define AM62A_DEV_A53SS0_CORE_2 137
#define AM62A_DEV_A53SS0_CORE_3 138
#define AM62A_DEV_PSCSS0 139
#define AM62A_DEV_WKUP_PSC0 140
#define AM62A_DEV_MCSPI0 141
#define AM62A_DEV_MCSPI1 142
#define AM62A_DEV_MCSPI2 143
#define AM62A_DEV_UART0 146
#define AM62A_DEV_MCU_MCSPI0 147
#define AM62A_DEV_MCU_MCSPI1 148
#define AM62A_DEV_MCU_UART0 149
#define AM62A_DEV_SPINLOCK0 150
#define AM62A_DEV_UART1 152
#define AM62A_DEV_UART2 153
#define AM62A_DEV_UART3 154
#define AM62A_DEV_UART4 155
#define AM62A_DEV_UART5 156
#define AM62A_DEV_BOARD0 157
#define AM62A_DEV_UART6 158
#define AM62A_DEV_USB0 161
#define AM62A_DEV_USB1 162
#define AM62A_DEV_PBIST0 163
#define AM62A_DEV_WKUP_PBIST0 165
#define AM62A_DEV_A53SS0 166
#define AM62A_DEV_COMPUTE_CLUSTER0_PBIST_0 167
#define AM62A_DEV_PSC0_FW_0 168
#define AM62A_DEV_PSC0 169
#define AM62A_DEV_DDR32SS0 170
#define AM62A_DEV_DEBUGSS0 171
#define AM62A_DEV_A53_RS_BW_LIMITER0 172
#define AM62A_DEV_A53_WS_BW_LIMITER1 173
#define AM62A_DEV_WKUP_DEEPSLEEP_SOURCES0 176
#define AM62A_DEV_EMIF_CFG_ISO_VD 177
#define AM62A_DEV_MAIN_USB0_ISO_VD 178
#define AM62A_DEV_MAIN_USB1_ISO_VD 179
#define AM62A_DEV_MCU_MCU_16FF0 180
#define AM62A_DEV_CSI_RX_IF0 182
#define AM62A_DEV_DCC6 183
#define AM62A_DEV_MMCSD2 184
#define AM62A_DEV_DPHY_RX0 185
#define AM62A_DEV_DSS0 186
#define AM62A_DEV_MCU_MCAN0 188
#define AM62A_DEV_MCU_MCAN1 189
#define AM62A_DEV_MCASP0 190
#define AM62A_DEV_MCASP1 191
#define AM62A_DEV_MCASP2 192
#define AM62A_DEV_CLK_32K_RC_SEL_DEV_VD 193
#define AM62A_DEV_CPT2_AGGR1 194
#define AM62A_DEV_CPT2_AGGR0 195
#define AM62A_DEV_MCU_CPT2_AGGR0 196
#define AM62A_DEV_MCU_DCC1 197
#define AM62A_DEV_DMASS1 198
#define AM62A_DEV_DMASS1_BCDMA_0 199
#define AM62A_DEV_DMASS1_INTAGGR_0 200
#define AM62A_DEV_JPGENC0 201
#define AM62A_DEV_WKUP_PBIST1 202
#define AM62A_DEV_MCU_PBIST0 203
#define AM62A_DEV_CODEC0 204
#define AM62A_DEV_RTI4 205
#define AM62A_DEV_C7XV_RSWS_BS_LIMITER6 206
#define AM62A_DEV_C7X256V0 207
#define AM62A_DEV_C7X256V0_C7XV_CORE_0 208
#define AM62A_DEV_C7X256V0_CORE0 209
#define AM62A_DEV_C7X256V0_CLEC 210
#define AM62A_DEV_C7X256V0_CLK 211
#define AM62A_DEV_C7X256V0_DEBUG 212
#define AM62A_DEV_C7X256V0_GICSS 213
#define AM62A_DEV_C7X256V0_PBIST 214
#define AM62A_DEV_JPGENC_RS_BW_LIMITER4 215
#define AM62A_DEV_JPGENC_WS_BW_LIMITER5 216
#define AM62A_DEV_VPAC_RSWS_BW_LIMITER8 217
#define AM62A_DEV_VPAC_RSWS_BW_LIMITER7 218
#define AM62A_DEV_VPAC0 219
#define AM62A_DEV_PBIST3 220
#define AM62A_DEV_CODEC_RS_BW_LIMITER2 221
#define AM62A_DEV_CODEC_WS_BW_LIMITER3 222
#define AM62A_DEV_HSM0 225
#define AM62A_DEV_WKUP_CLKOUT_SEL_DEV_VD 226
#define AM62A_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD 227
#define AM62A_DEV_OBSCLK0_MUX_SEL_DEV_VD 228

#endif /* SOC_AM62A_DEVICES_H */
