$date
	Sun Oct 23 08:01:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#774958
b111 &
b111 %
1$
b111 !
1"
#774959
0"
#774962
b10110 &
b10110 %
#774966
b1011 &
b1011 %
#774970
b100010 &
b100010 %
#774974
b10001 &
b10001 %
#774978
b110100 &
b110100 %
#774982
b11010 &
b11010 %
#774986
b1101 &
b1101 %
#774990
b101000 &
b101000 %
#774994
b10100 &
b10100 %
#774998
b1010 &
b1010 %
#775002
b101 &
b101 %
#775006
b10000 &
b10000 %
#775010
b1000 &
b1000 %
#775014
b100 &
b100 %
#775018
b10 &
b10 %
#775022
b1 &
1#
b1 %
#775026
b0 &
b0 %
0#
0$
#1752180
b10111 !
1"
#1752182
b10111 &
b10111 %
1$
#1752183
0"
#1752186
b1000110 &
b1000110 %
#1752190
b100011 &
b100011 %
#1752194
b1101010 &
b1101010 %
#1752198
b110101 &
b110101 %
#1752202
b10100000 &
b10100000 %
#1752206
b1010000 &
b1010000 %
#1752210
b101000 &
b101000 %
#1752214
b10100 &
b10100 %
#1752218
b1010 &
b1010 %
#1752222
b101 &
b101 %
#1752226
b10000 &
b10000 %
#1752230
b1000 &
b1000 %
#1752234
b100 &
b100 %
#1752238
b10 &
b10 %
#1752242
b1 &
b1 %
1#
#1752246
b0 &
0#
b0 %
0$
#2763340
b1 !
1"
#2763342
b1 &
b1 %
1$
#2763343
0"
#2763346
1#
#2763350
b0 &
0#
b0 %
0$
#4500012
