

================================================================
== Vitis HLS Report for 'rdc_mont'
================================================================
* Date:           Tue May 20 14:35:28 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      190|      352|  1.900 us|  3.520 us|  190|  352|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max   | min | max |                      Type                      |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |grp_rdc_mont_Pipeline_VITIS_LOOP_180_1_fu_177  |rdc_mont_Pipeline_VITIS_LOOP_180_1  |       10|       10|   0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_Pipeline_VITIS_LOOP_185_3_fu_183  |rdc_mont_Pipeline_VITIS_LOOP_185_3  |        2|       17|  20.000 ns|  0.170 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_Pipeline_VITIS_LOOP_206_5_fu_199  |rdc_mont_Pipeline_VITIS_LOOP_206_5  |       11|       17|   0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_184_2  |       56|      176|    7 ~ 22|          -|          -|     8|        no|
        |- VITIS_LOOP_202_4  |      119|      161|   17 ~ 23|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1370|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   16|    3415|   3689|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    423|    -|
|Register         |        -|    -|     754|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    4169|   5482|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |mul_32ns_32ns_64_2_1_U688                      |mul_32ns_32ns_64_2_1                |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U689                      |mul_32ns_32ns_64_2_1                |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U690                      |mul_32ns_32ns_64_2_1                |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U691                      |mul_32ns_32ns_64_2_1                |        0|   4|   165|    50|    0|
    |grp_rdc_mont_Pipeline_VITIS_LOOP_180_1_fu_177  |rdc_mont_Pipeline_VITIS_LOOP_180_1  |        0|   0|     6|    53|    0|
    |grp_rdc_mont_Pipeline_VITIS_LOOP_185_3_fu_183  |rdc_mont_Pipeline_VITIS_LOOP_185_3  |        0|   0|  1374|  1703|    0|
    |grp_rdc_mont_Pipeline_VITIS_LOOP_206_5_fu_199  |rdc_mont_Pipeline_VITIS_LOOP_206_5  |        0|   0|  1375|  1733|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                    |        0|  16|  3415|  3689|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln184_fu_255_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln185_fu_271_p2      |         +|   0|  0|  13|           4|           3|
    |add_ln202_6_fu_494_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln202_fu_462_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln204_fu_442_p2      |         +|   0|  0|  39|          32|           2|
    |t_fu_606_p2              |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_556_p2        |         +|   0|  0|  71|          64|          64|
    |u_92_fu_409_p2           |         +|   0|  0|  71|          64|          64|
    |v_101_fu_315_p2          |         +|   0|  0|  71|          64|          64|
    |v_103_fu_512_p2          |         +|   0|  0|  71|          64|          64|
    |v_105_fu_359_p2          |         +|   0|  0|  71|          64|          64|
    |v_fu_625_p2              |         +|   0|  0|  71|          64|          64|
    |sub66_fu_456_p2          |         -|   0|  0|  39|           4|          32|
    |and_ln105_11_fu_588_p2   |       and|   0|  0|  64|          64|          64|
    |and_ln105_fu_391_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln184_fu_249_p2     |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln202_fu_427_p2     |      icmp|   0|  0|  13|           4|           2|
    |icmp_ln203_fu_436_p2     |      icmp|   0|  0|  39|          32|           1|
    |mc_we0                   |        or|   0|  0|   2|           1|           1|
    |or_ln105_31_fu_533_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_336_p2       |        or|   0|  0|  64|          64|          64|
    |count_11_fu_448_p3       |    select|   0|  0|  32|           1|          32|
    |xor_ln105_179_fu_331_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_180_fu_342_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_181_fu_373_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_182_fu_524_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_183_fu_528_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_184_fu_539_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_185_fu_570_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_fu_327_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1370|        1184|        1173|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |count_fu_98        |   9|          2|   32|         64|
    |grp_fu_833_ce      |  14|          3|    1|          3|
    |grp_fu_833_p0      |  14|          3|   32|         96|
    |grp_fu_833_p1      |  14|          3|   32|         96|
    |grp_fu_837_ce      |  14|          3|    1|          3|
    |grp_fu_837_p0      |  14|          3|   32|         96|
    |grp_fu_837_p1      |  14|          3|   32|         96|
    |grp_fu_841_ce      |  14|          3|    1|          3|
    |grp_fu_841_p0      |  14|          3|   32|         96|
    |grp_fu_841_p1      |  14|          3|   32|         96|
    |grp_fu_845_ce      |  14|          3|    1|          3|
    |grp_fu_845_p0      |  14|          3|   32|         96|
    |grp_fu_845_p1      |  14|          3|   32|         96|
    |i_11_fu_62         |   9|          2|    4|          8|
    |i_12_fu_114        |   9|          2|    4|          8|
    |indvars_iv_fu_110  |   9|          2|    4|          8|
    |ma_address0_local  |  20|          4|    4|         16|
    |mc_address0        |  20|          4|    3|         12|
    |mc_address0_local  |  20|          4|    3|         12|
    |mc_ce0             |  20|          4|    1|          4|
    |mc_d0              |   9|          2|   64|        128|
    |mc_d0_local        |  20|          4|   64|        256|
    |mc_we0             |   9|          2|    1|          2|
    |u_024_fu_66        |   9|          2|   64|        128|
    |u_fu_102           |   9|          2|   64|        128|
    |v_025_fu_70        |   9|          2|   64|        128|
    |v_56_fu_106        |   9|          2|   64|        128|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 423|         92|  701|       1826|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |add_ln185_reg_710                                           |   4|   0|    4|          0|
    |ap_CS_fsm                                                   |  15|   0|   15|          0|
    |count_fu_98                                                 |  32|   0|   32|          0|
    |grp_rdc_mont_Pipeline_VITIS_LOOP_180_1_fu_177_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_Pipeline_VITIS_LOOP_185_3_fu_183_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_Pipeline_VITIS_LOOP_206_5_fu_199_ap_start_reg  |   1|   0|    1|          0|
    |i_11_fu_62                                                  |   4|   0|    4|          0|
    |i_12_fu_114                                                 |   4|   0|    4|          0|
    |i_22_reg_775                                                |   4|   0|    4|          0|
    |indvars_iv_fu_110                                           |   4|   0|    4|          0|
    |reg_219                                                     |  64|   0|   64|          0|
    |sub66_reg_784                                               |  32|   0|   32|          0|
    |t_reg_828                                                   |  64|   0|   64|          0|
    |trunc_ln184_reg_703                                         |   3|   0|    3|          0|
    |trunc_ln202_12_reg_807                                      |   3|   0|    3|          0|
    |trunc_ln202_reg_802                                         |   3|   0|    3|          0|
    |u_024_fu_66                                                 |  64|   0|   64|          0|
    |u_92_reg_770                                                |  64|   0|   64|          0|
    |u_fu_102                                                    |  64|   0|   64|          0|
    |v_025_fu_70                                                 |  64|   0|   64|          0|
    |v_101_reg_763                                               |  64|   0|   64|          0|
    |v_103_reg_821                                               |  64|   0|   64|          0|
    |v_56_fu_106                                                 |  64|   0|   64|          0|
    |v_56_load83_reg_797                                         |  64|   0|   64|          0|
    |zext_ln185_reg_750                                          |   3|   0|   32|         29|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 754|   0|  783|         29|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|      rdc_mont|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|      rdc_mont|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|      rdc_mont|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|      rdc_mont|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|      rdc_mont|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|      rdc_mont|  return value|
|ma_address0  |  out|    4|   ap_memory|            ma|         array|
|ma_ce0       |  out|    1|   ap_memory|            ma|         array|
|ma_q0        |   in|   64|   ap_memory|            ma|         array|
|mc_address0  |  out|    3|   ap_memory|            mc|         array|
|mc_ce0       |  out|    1|   ap_memory|            mc|         array|
|mc_we0       |  out|    1|   ap_memory|            mc|         array|
|mc_d0        |  out|   64|   ap_memory|            mc|         array|
|mc_q0        |   in|   64|   ap_memory|            mc|         array|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 14 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 8 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_11 = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 16 'alloca' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%u_024 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 17 'alloca' 'u_024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v_025 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 18 'alloca' 'v_025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%t_30_loc = alloca i32 1"   --->   Operation 19 'alloca' 't_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%u_46_loc = alloca i32 1"   --->   Operation 20 'alloca' 'u_46_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%v_108_loc = alloca i32 1"   --->   Operation 21 'alloca' 'v_108_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%t_loc = alloca i32 1"   --->   Operation 22 'alloca' 't_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%u_54_loc = alloca i32 1"   --->   Operation 23 'alloca' 'u_54_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%v_104_loc = alloca i32 1"   --->   Operation 24 'alloca' 'v_104_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @rdc_mont_Pipeline_VITIS_LOOP_180_1, i64 %mc"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %v_025" [src/generic/fp_generic.c:178]   --->   Operation 26 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %u_024" [src/generic/fp_generic.c:178]   --->   Operation 27 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 0, i4 %i_11" [src/generic/fp_generic.c:177]   --->   Operation 28 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%mc_addr = getelementptr i64 %mc, i32 0, i32 7" [src/generic/fp_generic.c:223]   --->   Operation 29 'getelementptr' 'mc_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (4.91ns)   --->   "%call_ln0 = call void @rdc_mont_Pipeline_VITIS_LOOP_180_1, i64 %mc"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln184 = br void %VITIS_LOOP_185_3" [src/generic/fp_generic.c:184]   --->   Operation 31 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i = load i4 %i_11" [src/generic/fp_generic.c:184]   --->   Operation 32 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%u_87 = load i64 %u_024"   --->   Operation 33 'load' 'u_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%v_100 = load i64 %v_025"   --->   Operation 34 'load' 'v_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.73ns)   --->   "%icmp_ln184 = icmp_eq  i4 %i, i4 8" [src/generic/fp_generic.c:184]   --->   Operation 35 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln184 = add i4 %i, i4 1" [src/generic/fp_generic.c:184]   --->   Operation 36 'add' 'add_ln184' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %icmp_ln184, void %VITIS_LOOP_185_3.split, void %for.body56.preheader" [src/generic/fp_generic.c:184]   --->   Operation 37 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i4 %i" [src/generic/fp_generic.c:184]   --->   Operation 38 'trunc' 'trunc_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln185_11 = zext i3 %trunc_ln184" [src/generic/fp_generic.c:185]   --->   Operation 39 'zext' 'zext_ln185_11' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.65ns)   --->   "%add_ln185 = add i4 %zext_ln185_11, i4 14" [src/generic/fp_generic.c:185]   --->   Operation 40 'add' 'add_ln185' <Predicate = (!icmp_ln184)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [2/2] (3.97ns)   --->   "%call_ln184 = call void @rdc_mont_Pipeline_VITIS_LOOP_185_3, i64 %v_100, i64 %u_87, i3 %trunc_ln184, i4 %add_ln185, i64 %mc, i3 %trunc_ln184, i64 %v_104_loc, i64 %u_54_loc, i64 %t_loc, i64 %p503p1_1" [src/generic/fp_generic.c:184]   --->   Operation 41 'call' 'call_ln184' <Predicate = (!icmp_ln184)> <Delay = 3.97> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln184, i4 %i_11" [src/generic/fp_generic.c:177]   --->   Operation 42 'store' 'store_ln177' <Predicate = (!icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%count = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 43 'alloca' 'count' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%u = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 44 'alloca' 'u' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%v_56 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 45 'alloca' 'v_56' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 46 'alloca' 'indvars_iv' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%i_12 = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 47 'alloca' 'i_12' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 8, i4 %i_12" [src/generic/fp_generic.c:177]   --->   Operation 48 'store' 'store_ln177' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 1, i4 %indvars_iv"   --->   Operation 49 'store' 'store_ln0' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_100, i64 %v_56" [src/generic/fp_generic.c:178]   --->   Operation 50 'store' 'store_ln178' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_87, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 51 'store' 'store_ln178' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln177 = store i32 3, i32 %count" [src/generic/fp_generic.c:177]   --->   Operation 52 'store' 'store_ln177' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.body56" [src/generic/fp_generic.c:202]   --->   Operation 53 'br' 'br_ln202' <Predicate = (icmp_ln184)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i3 %trunc_ln184" [src/generic/fp_generic.c:185]   --->   Operation 54 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln184 = call void @rdc_mont_Pipeline_VITIS_LOOP_185_3, i64 %v_100, i64 %u_87, i3 %trunc_ln184, i4 %add_ln185, i64 %mc, i3 %trunc_ln184, i64 %v_104_loc, i64 %u_54_loc, i64 %t_loc, i64 %p503p1_1" [src/generic/fp_generic.c:184]   --->   Operation 55 'call' 'call_ln184' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%ma_addr_11 = getelementptr i64 %ma, i32 0, i32 %zext_ln185" [src/generic/fp_generic.c:193]   --->   Operation 56 'getelementptr' 'ma_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (3.25ns)   --->   "%ma_load_11 = load i4 %ma_addr_11" [src/generic/fp_generic.c:193]   --->   Operation 57 'load' 'ma_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%v_104_loc_load = load i64 %v_104_loc"   --->   Operation 58 'load' 'v_104_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/2] ( I:3.25ns O:3.25ns )   --->   "%ma_load_11 = load i4 %ma_addr_11" [src/generic/fp_generic.c:193]   --->   Operation 59 'load' 'ma_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 60 [1/1] (3.52ns)   --->   "%v_101 = add i64 %ma_load_11, i64 %v_104_loc_load" [src/generic/fp_generic.c:193]   --->   Operation 60 'add' 'v_101' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%mc_addr_11 = getelementptr i64 %mc, i32 0, i32 %zext_ln185" [src/generic/fp_generic.c:196]   --->   Operation 61 'getelementptr' 'mc_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%u_54_loc_load = load i64 %u_54_loc"   --->   Operation 62 'load' 'u_54_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%t_loc_load = load i64 %t_loc"   --->   Operation 63 'load' 't_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node v_105)   --->   "%xor_ln105 = xor i64 %v_104_loc_load, i64 %v_101" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 64 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node v_105)   --->   "%xor_ln105_179 = xor i64 %ma_load_11, i64 %v_104_loc_load" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 65 'xor' 'xor_ln105_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node v_105)   --->   "%or_ln105 = or i64 %xor_ln105_179, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 66 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node v_105)   --->   "%xor_ln105_180 = xor i64 %or_ln105, i64 %v_101" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 67 'xor' 'xor_ln105_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node v_105)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_180, i32 63" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 68 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node v_105)   --->   "%zext_ln105 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 69 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (3.52ns) (out node of the LUT)   --->   "%v_105 = add i64 %u_54_loc_load, i64 %zext_ln105" [src/generic/fp_generic.c:194]   --->   Operation 70 'add' 'v_105' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node u_92)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %v_105, i64 63" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 71 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node u_92)   --->   "%xor_ln105_181 = xor i1 %bit_sel1, i1 1" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 72 'xor' 'xor_ln105_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node u_92)   --->   "%trunc_ln105 = trunc i64 %v_105" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 73 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node u_92)   --->   "%xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_181, i63 %trunc_ln105" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 74 'bitconcatenate' 'xor_ln105_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node u_92)   --->   "%and_ln105 = and i64 %u_54_loc_load, i64 %xor_ln105_s" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 75 'and' 'and_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node u_92)   --->   "%carry_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 76 'bitselect' 'carry_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node u_92)   --->   "%zext_ln105_52 = zext i1 %carry_53" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 77 'zext' 'zext_ln105_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (3.52ns) (out node of the LUT)   --->   "%u_92 = add i64 %t_loc_load, i64 %zext_ln105_52" [src/generic/fp_generic.c:195]   --->   Operation 78 'add' 'u_92' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln196 = store i64 %v_101, i3 %mc_addr_11" [src/generic/fp_generic.c:196]   --->   Operation 79 'store' 'store_ln196' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_105, i64 %v_025" [src/generic/fp_generic.c:178]   --->   Operation 80 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:177]   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/generic/fp_generic.c:184]   --->   Operation 82 'specloopname' 'specloopname_ln184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_92, i64 %u_024" [src/generic/fp_generic.c:178]   --->   Operation 83 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln184 = br void %VITIS_LOOP_185_3" [src/generic/fp_generic.c:184]   --->   Operation 84 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 5.80>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%i_22 = load i4 %i_12" [src/generic/fp_generic.c:202]   --->   Operation 85 'load' 'i_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (1.73ns)   --->   "%icmp_ln202 = icmp_eq  i4 %i_22, i4 15" [src/generic/fp_generic.c:202]   --->   Operation 86 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202, void %for.body56.split, void %for.end120" [src/generic/fp_generic.c:202]   --->   Operation 87 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%count_load = load i32 %count" [src/generic/fp_generic.c:204]   --->   Operation 88 'load' 'count_load' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (2.55ns)   --->   "%icmp_ln203 = icmp_ne  i32 %count_load, i32 0" [src/generic/fp_generic.c:203]   --->   Operation 89 'icmp' 'icmp_ln203' <Predicate = (!icmp_ln202)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (2.55ns)   --->   "%add_ln204 = add i32 %count_load, i32 4294967295" [src/generic/fp_generic.c:204]   --->   Operation 90 'add' 'add_ln204' <Predicate = (!icmp_ln202)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.69ns)   --->   "%count_11 = select i1 %icmp_ln203, i32 %add_ln204, i32 0" [src/generic/fp_generic.c:203]   --->   Operation 91 'select' 'count_11' <Predicate = (!icmp_ln202)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (2.55ns)   --->   "%sub66 = sub i32 8, i32 %count_11" [src/generic/fp_generic.c:203]   --->   Operation 92 'sub' 'sub66' <Predicate = (!icmp_ln202)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (1.73ns)   --->   "%add_ln202 = add i4 %i_22, i4 1" [src/generic/fp_generic.c:202]   --->   Operation 93 'add' 'add_ln202' <Predicate = (!icmp_ln202)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln202, i4 %i_12" [src/generic/fp_generic.c:177]   --->   Operation 94 'store' 'store_ln177' <Predicate = (!icmp_ln202)> <Delay = 1.58>
ST_8 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln177 = store i32 %count_11, i32 %count" [src/generic/fp_generic.c:177]   --->   Operation 95 'store' 'store_ln177' <Predicate = (!icmp_ln202)> <Delay = 1.58>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%ma_addr = getelementptr i64 %ma, i32 0, i32 15" [src/generic/fp_generic.c:222]   --->   Operation 96 'getelementptr' 'ma_addr' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_8 : Operation 97 [2/2] (3.25ns)   --->   "%ma_load = load i4 %ma_addr" [src/generic/fp_generic.c:222]   --->   Operation 97 'load' 'ma_load' <Predicate = (icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 9 <SV = 4> <Delay = 5.56>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%u_load = load i64 %u"   --->   Operation 98 'load' 'u_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%v_56_load83 = load i64 %v_56"   --->   Operation 99 'load' 'v_56_load83' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i4 %indvars_iv" [src/generic/fp_generic.c:202]   --->   Operation 100 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i4 %indvars_iv_load" [src/generic/fp_generic.c:202]   --->   Operation 101 'trunc' 'trunc_ln202' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln202_12 = trunc i4 %i_22" [src/generic/fp_generic.c:202]   --->   Operation 102 'trunc' 'trunc_ln202_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [2/2] (5.56ns)   --->   "%call_ln202 = call void @rdc_mont_Pipeline_VITIS_LOOP_206_5, i3 %trunc_ln202, i64 %v_56_load83, i64 %u_load, i32 %sub66, i64 %mc, i3 %trunc_ln202_12, i64 %v_108_loc, i64 %u_46_loc, i64 %t_30_loc, i64 %p503p1_1" [src/generic/fp_generic.c:202]   --->   Operation 103 'call' 'call_ln202' <Predicate = true> <Delay = 5.56> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 104 [1/1] (1.73ns)   --->   "%add_ln202_6 = add i4 %indvars_iv_load, i4 1" [src/generic/fp_generic.c:202]   --->   Operation 104 'add' 'add_ln202_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln202 = store i4 %add_ln202_6, i4 %indvars_iv" [src/generic/fp_generic.c:202]   --->   Operation 105 'store' 'store_ln202' <Predicate = true> <Delay = 1.58>

State 10 <SV = 5> <Delay = 3.25>
ST_10 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln202 = call void @rdc_mont_Pipeline_VITIS_LOOP_206_5, i3 %trunc_ln202, i64 %v_56_load83, i64 %u_load, i32 %sub66, i64 %mc, i3 %trunc_ln202_12, i64 %v_108_loc, i64 %u_46_loc, i64 %t_30_loc, i64 %p503p1_1" [src/generic/fp_generic.c:202]   --->   Operation 106 'call' 'call_ln202' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i4 %i_22" [src/generic/fp_generic.c:214]   --->   Operation 107 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%ma_addr_12 = getelementptr i64 %ma, i32 0, i32 %zext_ln214" [src/generic/fp_generic.c:214]   --->   Operation 108 'getelementptr' 'ma_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [2/2] (3.25ns)   --->   "%ma_load_12 = load i4 %ma_addr_12" [src/generic/fp_generic.c:214]   --->   Operation 109 'load' 'ma_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 11 <SV = 6> <Delay = 6.77>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%v_108_loc_load = load i64 %v_108_loc"   --->   Operation 110 'load' 'v_108_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/2] ( I:3.25ns O:3.25ns )   --->   "%ma_load_12 = load i4 %ma_addr_12" [src/generic/fp_generic.c:214]   --->   Operation 111 'load' 'ma_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_11 : Operation 112 [1/1] (3.52ns)   --->   "%v_103 = add i64 %ma_load_12, i64 %v_108_loc_load" [src/generic/fp_generic.c:214]   --->   Operation 112 'add' 'v_103' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 7.04>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%u_46_loc_load = load i64 %u_46_loc"   --->   Operation 113 'load' 'u_46_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%t_30_loc_load = load i64 %t_30_loc"   --->   Operation 114 'load' 't_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_182 = xor i64 %v_108_loc_load, i64 %v_103" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 115 'xor' 'xor_ln105_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_183 = xor i64 %ma_load_12, i64 %v_108_loc_load" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 116 'xor' 'xor_ln105_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_31 = or i64 %xor_ln105_183, i64 %xor_ln105_182" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 117 'or' 'or_ln105_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_184 = xor i64 %or_ln105_31, i64 %v_103" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 118 'xor' 'xor_ln105_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_184, i32 63" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 119 'bitselect' 'carry_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_53 = zext i1 %carry_54" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 120 'zext' 'zext_ln105_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %u_46_loc_load, i64 %zext_ln105_53" [src/generic/fp_generic.c:215]   --->   Operation 121 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 122 'bitselect' 'bit_sel7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln105_185 = xor i1 %bit_sel7, i1 1" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 123 'xor' 'xor_ln105_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln105_33 = trunc i64 %tempReg" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 124 'trunc' 'trunc_ln105_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln105_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_185, i63 %trunc_ln105_33" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 125 'bitconcatenate' 'xor_ln105_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln105_11 = and i64 %u_46_loc_load, i64 %xor_ln105_10" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 126 'and' 'and_ln105_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%carry_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105_11, i32 63" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 127 'bitselect' 'carry_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln105_54 = zext i1 %carry_55" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 128 'zext' 'zext_ln105_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (3.52ns) (out node of the LUT)   --->   "%t = add i64 %t_30_loc_load, i64 %zext_ln105_54" [src/generic/fp_generic.c:216]   --->   Operation 129 'add' 't' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i3 %trunc_ln202_12" [src/generic/fp_generic.c:217]   --->   Operation 130 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%mc_addr_12 = getelementptr i64 %mc, i32 0, i32 %zext_ln217" [src/generic/fp_generic.c:217]   --->   Operation 131 'getelementptr' 'mc_addr_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln217 = store i64 %v_103, i3 %mc_addr_12" [src/generic/fp_generic.c:217]   --->   Operation 132 'store' 'store_ln217' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %tempReg, i64 %v_56" [src/generic/fp_generic.c:178]   --->   Operation 133 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 13 <SV = 8> <Delay = 1.58>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [src/generic/fp_generic.c:177]   --->   Operation 134 'speclooptripcount' 'speclooptripcount_ln177' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [src/generic/fp_generic.c:202]   --->   Operation 135 'specloopname' 'specloopname_ln202' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %t, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 136 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.body56" [src/generic/fp_generic.c:202]   --->   Operation 137 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 3.25>
ST_14 : Operation 138 [1/2] ( I:3.25ns O:3.25ns )   --->   "%ma_load = load i4 %ma_addr" [src/generic/fp_generic.c:222]   --->   Operation 138 'load' 'ma_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 15 <SV = 5> <Delay = 5.84>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%v_56_load = load i64 %v_56" [src/generic/fp_generic.c:222]   --->   Operation 139 'load' 'v_56_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (3.52ns)   --->   "%v = add i64 %ma_load, i64 %v_56_load" [src/generic/fp_generic.c:222]   --->   Operation 140 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln223 = store i64 %v, i3 %mc_addr" [src/generic/fp_generic.c:223]   --->   Operation 141 'store' 'store_ln223' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%ret_ln224 = ret" [src/generic/fp_generic.c:224]   --->   Operation 142 'ret' 'ret_ln224' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ma]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_11                    (alloca           ) [ 0111111100000000]
u_024                   (alloca           ) [ 0111111100000000]
v_025                   (alloca           ) [ 0111111100000000]
t_30_loc                (alloca           ) [ 0011111111111100]
u_46_loc                (alloca           ) [ 0011111111111100]
v_108_loc               (alloca           ) [ 0011111111111100]
t_loc                   (alloca           ) [ 0011111100000000]
u_54_loc                (alloca           ) [ 0011111100000000]
v_104_loc               (alloca           ) [ 0011111100000000]
store_ln178             (store            ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
store_ln177             (store            ) [ 0000000000000000]
mc_addr                 (getelementptr    ) [ 0001111111111111]
call_ln0                (call             ) [ 0000000000000000]
br_ln184                (br               ) [ 0000000000000000]
i                       (load             ) [ 0000000000000000]
u_87                    (load             ) [ 0000100000000000]
v_100                   (load             ) [ 0000100000000000]
icmp_ln184              (icmp             ) [ 0001111100000000]
add_ln184               (add              ) [ 0000000000000000]
br_ln184                (br               ) [ 0000000000000000]
trunc_ln184             (trunc            ) [ 0000100000000000]
zext_ln185_11           (zext             ) [ 0000000000000000]
add_ln185               (add              ) [ 0000100000000000]
store_ln177             (store            ) [ 0000000000000000]
count                   (alloca           ) [ 0001111111111100]
u                       (alloca           ) [ 0001111111111100]
v_56                    (alloca           ) [ 0001111111111111]
indvars_iv              (alloca           ) [ 0001111111111100]
i_12                    (alloca           ) [ 0001111111111100]
store_ln177             (store            ) [ 0000000000000000]
store_ln0               (store            ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
store_ln177             (store            ) [ 0000000000000000]
br_ln202                (br               ) [ 0000000000000000]
zext_ln185              (zext             ) [ 0000011000000000]
call_ln184              (call             ) [ 0000000000000000]
ma_addr_11              (getelementptr    ) [ 0000010000000000]
v_104_loc_load          (load             ) [ 0000001000000000]
ma_load_11              (load             ) [ 0000001000000000]
v_101                   (add              ) [ 0000001000000000]
mc_addr_11              (getelementptr    ) [ 0000000000000000]
u_54_loc_load           (load             ) [ 0000000000000000]
t_loc_load              (load             ) [ 0000000000000000]
xor_ln105               (xor              ) [ 0000000000000000]
xor_ln105_179           (xor              ) [ 0000000000000000]
or_ln105                (or               ) [ 0000000000000000]
xor_ln105_180           (xor              ) [ 0000000000000000]
carry                   (bitselect        ) [ 0000000000000000]
zext_ln105              (zext             ) [ 0000000000000000]
v_105                   (add              ) [ 0000000000000000]
bit_sel1                (bitselect        ) [ 0000000000000000]
xor_ln105_181           (xor              ) [ 0000000000000000]
trunc_ln105             (trunc            ) [ 0000000000000000]
xor_ln105_s             (bitconcatenate   ) [ 0000000000000000]
and_ln105               (and              ) [ 0000000000000000]
carry_53                (bitselect        ) [ 0000000000000000]
zext_ln105_52           (zext             ) [ 0000000000000000]
u_92                    (add              ) [ 0000000100000000]
store_ln196             (store            ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
speclooptripcount_ln177 (speclooptripcount) [ 0000000000000000]
specloopname_ln184      (specloopname     ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
br_ln184                (br               ) [ 0000000000000000]
i_22                    (load             ) [ 0000000001100000]
icmp_ln202              (icmp             ) [ 0000000011111100]
br_ln202                (br               ) [ 0000000000000000]
count_load              (load             ) [ 0000000000000000]
icmp_ln203              (icmp             ) [ 0000000000000000]
add_ln204               (add              ) [ 0000000000000000]
count_11                (select           ) [ 0000000000000000]
sub66                   (sub              ) [ 0000000001100000]
add_ln202               (add              ) [ 0000000000000000]
store_ln177             (store            ) [ 0000000000000000]
store_ln177             (store            ) [ 0000000000000000]
ma_addr                 (getelementptr    ) [ 0000000000000010]
u_load                  (load             ) [ 0000000000100000]
v_56_load83             (load             ) [ 0000000000100000]
indvars_iv_load         (load             ) [ 0000000000000000]
trunc_ln202             (trunc            ) [ 0000000000100000]
trunc_ln202_12          (trunc            ) [ 0000000000111000]
add_ln202_6             (add              ) [ 0000000000000000]
store_ln202             (store            ) [ 0000000000000000]
call_ln202              (call             ) [ 0000000000000000]
zext_ln214              (zext             ) [ 0000000000000000]
ma_addr_12              (getelementptr    ) [ 0000000000010000]
v_108_loc_load          (load             ) [ 0000000000001000]
ma_load_12              (load             ) [ 0000000000001000]
v_103                   (add              ) [ 0000000000001000]
u_46_loc_load           (load             ) [ 0000000000000000]
t_30_loc_load           (load             ) [ 0000000000000000]
xor_ln105_182           (xor              ) [ 0000000000000000]
xor_ln105_183           (xor              ) [ 0000000000000000]
or_ln105_31             (or               ) [ 0000000000000000]
xor_ln105_184           (xor              ) [ 0000000000000000]
carry_54                (bitselect        ) [ 0000000000000000]
zext_ln105_53           (zext             ) [ 0000000000000000]
tempReg                 (add              ) [ 0000000000000000]
bit_sel7                (bitselect        ) [ 0000000000000000]
xor_ln105_185           (xor              ) [ 0000000000000000]
trunc_ln105_33          (trunc            ) [ 0000000000000000]
xor_ln105_10            (bitconcatenate   ) [ 0000000000000000]
and_ln105_11            (and              ) [ 0000000000000000]
carry_55                (bitselect        ) [ 0000000000000000]
zext_ln105_54           (zext             ) [ 0000000000000000]
t                       (add              ) [ 0000000000000100]
zext_ln217              (zext             ) [ 0000000000000000]
mc_addr_12              (getelementptr    ) [ 0000000000000000]
store_ln217             (store            ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
speclooptripcount_ln177 (speclooptripcount) [ 0000000000000000]
specloopname_ln202      (specloopname     ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
br_ln202                (br               ) [ 0000000000000000]
ma_load                 (load             ) [ 0000000000000001]
v_56_load               (load             ) [ 0000000000000000]
v                       (add              ) [ 0000000000000000]
store_ln223             (store            ) [ 0000000000000000]
ret_ln224               (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ma">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ma"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p503p1_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont_Pipeline_VITIS_LOOP_180_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont_Pipeline_VITIS_LOOP_185_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont_Pipeline_VITIS_LOOP_206_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_11_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_11/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="u_024_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_024/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="v_025_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_025/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="t_30_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_30_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="u_46_loc_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_46_loc/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="v_108_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_108_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="t_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="u_54_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_54_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="v_104_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_104_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="count_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="u_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="v_56_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_56/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvars_iv_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_12_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_12/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="mc_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_addr/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="ma_addr_11_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ma_addr_11/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ma_load_11/4 ma_load/8 ma_load_12/10 "/>
</bind>
</comp>

<comp id="139" class="1004" name="mc_addr_11_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="3" slack="2"/>
<pin id="143" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_addr_11/6 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/6 store_ln217/12 store_ln223/15 "/>
</bind>
</comp>

<comp id="152" class="1004" name="ma_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ma_addr/8 "/>
</bind>
</comp>

<comp id="161" class="1004" name="ma_addr_12_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ma_addr_12/10 "/>
</bind>
</comp>

<comp id="169" class="1004" name="mc_addr_12_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_addr_12/12 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_rdc_mont_Pipeline_VITIS_LOOP_180_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_rdc_mont_Pipeline_VITIS_LOOP_185_3_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="0" index="2" bw="64" slack="0"/>
<pin id="187" dir="0" index="3" bw="3" slack="0"/>
<pin id="188" dir="0" index="4" bw="4" slack="0"/>
<pin id="189" dir="0" index="5" bw="64" slack="0"/>
<pin id="190" dir="0" index="6" bw="3" slack="0"/>
<pin id="191" dir="0" index="7" bw="64" slack="2"/>
<pin id="192" dir="0" index="8" bw="64" slack="2"/>
<pin id="193" dir="0" index="9" bw="64" slack="2"/>
<pin id="194" dir="0" index="10" bw="64" slack="0"/>
<pin id="195" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln184/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_rdc_mont_Pipeline_VITIS_LOOP_206_5_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="3" slack="0"/>
<pin id="202" dir="0" index="2" bw="64" slack="0"/>
<pin id="203" dir="0" index="3" bw="64" slack="0"/>
<pin id="204" dir="0" index="4" bw="32" slack="1"/>
<pin id="205" dir="0" index="5" bw="64" slack="0"/>
<pin id="206" dir="0" index="6" bw="3" slack="0"/>
<pin id="207" dir="0" index="7" bw="64" slack="4"/>
<pin id="208" dir="0" index="8" bw="64" slack="4"/>
<pin id="209" dir="0" index="9" bw="64" slack="4"/>
<pin id="210" dir="0" index="10" bw="64" slack="0"/>
<pin id="211" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln202/9 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="2"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_56_load83/9 v_56_load/15 "/>
</bind>
</comp>

<comp id="219" class="1005" name="reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="1"/>
<pin id="221" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ma_load_11 ma_load_12 ma_load "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln178_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln178_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln177_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="2"/>
<pin id="240" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="u_87_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="2"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_87/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="v_100_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="2"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_100/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln184_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln184/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln184_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln184/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln184_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln184/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln185_11_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185_11/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln185_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="0" index="1" bw="2" slack="0"/>
<pin id="274" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln177_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="4" slack="2"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln177_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln0_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln178_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="0" index="1" bw="64" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln178_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln177_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln185_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="v_104_loc_load_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="4"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_104_loc_load/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="v_101_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="0"/>
<pin id="317" dir="0" index="1" bw="64" slack="0"/>
<pin id="318" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_101/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="u_54_loc_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="5"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_54_loc_load/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="t_loc_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="5"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_loc_load/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="xor_ln105_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="329" dir="0" index="1" bw="64" slack="1"/>
<pin id="330" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="xor_ln105_179_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="1"/>
<pin id="333" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="334" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_179/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="or_ln105_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="xor_ln105_180_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="1"/>
<pin id="345" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_180/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="carry_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="0"/>
<pin id="350" dir="0" index="2" bw="7" slack="0"/>
<pin id="351" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln105_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="v_105_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_105/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="bit_sel1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="0"/>
<pin id="368" dir="0" index="2" bw="7" slack="0"/>
<pin id="369" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="xor_ln105_181_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_181/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="trunc_ln105_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="0"/>
<pin id="381" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="xor_ln105_s_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="63" slack="0"/>
<pin id="387" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_s/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="and_ln105_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="0"/>
<pin id="393" dir="0" index="1" bw="64" slack="0"/>
<pin id="394" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="carry_53_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="64" slack="0"/>
<pin id="400" dir="0" index="2" bw="7" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry_53/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln105_52_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_52/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="u_92_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_92/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln178_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="0"/>
<pin id="417" dir="0" index="1" bw="64" slack="5"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln178_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="1"/>
<pin id="422" dir="0" index="1" bw="64" slack="6"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="i_22_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="1"/>
<pin id="426" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_22/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln202_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="count_load_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/8 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln203_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/8 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln204_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="count_11_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="32" slack="0"/>
<pin id="452" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_11/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sub66_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub66/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln202_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln177_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="0" index="1" bw="4" slack="1"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="store_ln177_store_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="1"/>
<pin id="476" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="u_load_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="2"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load/9 "/>
</bind>
</comp>

<comp id="482" class="1004" name="indvars_iv_load_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="2"/>
<pin id="484" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/9 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln202_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln202/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln202_12_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="1"/>
<pin id="492" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln202_12/9 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln202_6_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202_6/9 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln202_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="0" index="1" bw="4" slack="2"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/9 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln214_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="2"/>
<pin id="507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln214/10 "/>
</bind>
</comp>

<comp id="509" class="1004" name="v_108_loc_load_load_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="6"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_108_loc_load/11 "/>
</bind>
</comp>

<comp id="512" class="1004" name="v_103_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_103/11 "/>
</bind>
</comp>

<comp id="518" class="1004" name="u_46_loc_load_load_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="7"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_46_loc_load/12 "/>
</bind>
</comp>

<comp id="521" class="1004" name="t_30_loc_load_load_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="7"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_30_loc_load/12 "/>
</bind>
</comp>

<comp id="524" class="1004" name="xor_ln105_182_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="526" dir="0" index="1" bw="64" slack="1"/>
<pin id="527" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_182/12 "/>
</bind>
</comp>

<comp id="528" class="1004" name="xor_ln105_183_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="1"/>
<pin id="530" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="531" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_183/12 "/>
</bind>
</comp>

<comp id="533" class="1004" name="or_ln105_31_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="0"/>
<pin id="535" dir="0" index="1" bw="64" slack="0"/>
<pin id="536" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_31/12 "/>
</bind>
</comp>

<comp id="539" class="1004" name="xor_ln105_184_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="64" slack="0"/>
<pin id="541" dir="0" index="1" bw="64" slack="1"/>
<pin id="542" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_184/12 "/>
</bind>
</comp>

<comp id="544" class="1004" name="carry_54_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="64" slack="0"/>
<pin id="547" dir="0" index="2" bw="7" slack="0"/>
<pin id="548" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry_54/12 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln105_53_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_53/12 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tempReg_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/12 "/>
</bind>
</comp>

<comp id="562" class="1004" name="bit_sel7_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="64" slack="0"/>
<pin id="565" dir="0" index="2" bw="7" slack="0"/>
<pin id="566" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel7/12 "/>
</bind>
</comp>

<comp id="570" class="1004" name="xor_ln105_185_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_185/12 "/>
</bind>
</comp>

<comp id="576" class="1004" name="trunc_ln105_33_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="0"/>
<pin id="578" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_33/12 "/>
</bind>
</comp>

<comp id="580" class="1004" name="xor_ln105_10_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="0" index="2" bw="63" slack="0"/>
<pin id="584" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_10/12 "/>
</bind>
</comp>

<comp id="588" class="1004" name="and_ln105_11_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="0"/>
<pin id="590" dir="0" index="1" bw="64" slack="0"/>
<pin id="591" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_11/12 "/>
</bind>
</comp>

<comp id="594" class="1004" name="carry_55_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="64" slack="0"/>
<pin id="597" dir="0" index="2" bw="7" slack="0"/>
<pin id="598" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry_55/12 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln105_54_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_54/12 "/>
</bind>
</comp>

<comp id="606" class="1004" name="t_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/12 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln217_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="3" slack="3"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/12 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln178_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="0"/>
<pin id="618" dir="0" index="1" bw="64" slack="5"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/12 "/>
</bind>
</comp>

<comp id="621" class="1004" name="store_ln178_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="1"/>
<pin id="623" dir="0" index="1" bw="64" slack="6"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/13 "/>
</bind>
</comp>

<comp id="625" class="1004" name="v_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="1"/>
<pin id="627" dir="0" index="1" bw="64" slack="0"/>
<pin id="628" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/15 "/>
</bind>
</comp>

<comp id="632" class="1005" name="i_11_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="4" slack="0"/>
<pin id="634" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="639" class="1005" name="u_024_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u_024 "/>
</bind>
</comp>

<comp id="646" class="1005" name="v_025_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="0"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_025 "/>
</bind>
</comp>

<comp id="653" class="1005" name="t_30_loc_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="64" slack="4"/>
<pin id="655" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="t_30_loc "/>
</bind>
</comp>

<comp id="659" class="1005" name="u_46_loc_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="64" slack="4"/>
<pin id="661" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="u_46_loc "/>
</bind>
</comp>

<comp id="665" class="1005" name="v_108_loc_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="64" slack="4"/>
<pin id="667" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="v_108_loc "/>
</bind>
</comp>

<comp id="671" class="1005" name="t_loc_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="64" slack="2"/>
<pin id="673" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="t_loc "/>
</bind>
</comp>

<comp id="677" class="1005" name="u_54_loc_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="64" slack="2"/>
<pin id="679" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="u_54_loc "/>
</bind>
</comp>

<comp id="683" class="1005" name="v_104_loc_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="64" slack="2"/>
<pin id="685" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_104_loc "/>
</bind>
</comp>

<comp id="689" class="1005" name="mc_addr_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="3" slack="4"/>
<pin id="691" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="mc_addr "/>
</bind>
</comp>

<comp id="703" class="1005" name="trunc_ln184_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="3" slack="1"/>
<pin id="705" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln184 "/>
</bind>
</comp>

<comp id="710" class="1005" name="add_ln185_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="4" slack="1"/>
<pin id="712" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln185 "/>
</bind>
</comp>

<comp id="715" class="1005" name="count_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="722" class="1005" name="u_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="64" slack="0"/>
<pin id="724" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="729" class="1005" name="v_56_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="64" slack="0"/>
<pin id="731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_56 "/>
</bind>
</comp>

<comp id="736" class="1005" name="indvars_iv_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="0"/>
<pin id="738" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="743" class="1005" name="i_12_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="4" slack="0"/>
<pin id="745" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="750" class="1005" name="zext_ln185_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="2"/>
<pin id="752" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln185 "/>
</bind>
</comp>

<comp id="755" class="1005" name="ma_addr_11_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="4" slack="1"/>
<pin id="757" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ma_addr_11 "/>
</bind>
</comp>

<comp id="763" class="1005" name="v_101_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="64" slack="1"/>
<pin id="765" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_101 "/>
</bind>
</comp>

<comp id="770" class="1005" name="u_92_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="64" slack="1"/>
<pin id="772" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_92 "/>
</bind>
</comp>

<comp id="775" class="1005" name="i_22_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="4" slack="1"/>
<pin id="777" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_22 "/>
</bind>
</comp>

<comp id="784" class="1005" name="sub66_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="1"/>
<pin id="786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub66 "/>
</bind>
</comp>

<comp id="789" class="1005" name="ma_addr_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="4" slack="1"/>
<pin id="791" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ma_addr "/>
</bind>
</comp>

<comp id="797" class="1005" name="v_56_load83_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="64" slack="1"/>
<pin id="799" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_56_load83 "/>
</bind>
</comp>

<comp id="802" class="1005" name="trunc_ln202_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="3" slack="1"/>
<pin id="804" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln202 "/>
</bind>
</comp>

<comp id="807" class="1005" name="trunc_ln202_12_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="3" slack="1"/>
<pin id="809" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln202_12 "/>
</bind>
</comp>

<comp id="813" class="1005" name="ma_addr_12_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="4" slack="1"/>
<pin id="815" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ma_addr_12 "/>
</bind>
</comp>

<comp id="821" class="1005" name="v_103_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="64" slack="1"/>
<pin id="823" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_103 "/>
</bind>
</comp>

<comp id="828" class="1005" name="t_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="64" slack="1"/>
<pin id="830" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="833" class="1004" name="grp_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="835" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="836" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 albl/3 "/>
</bind>
</comp>

<comp id="837" class="1004" name="grp_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="839" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="840" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 albh/3 "/>
</bind>
</comp>

<comp id="841" class="1004" name="grp_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="843" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="844" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 ahbl/3 "/>
</bind>
</comp>

<comp id="845" class="1004" name="grp_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="847" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="848" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 ahbh/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="54" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="160"><net_src comp="152" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="183" pin=5"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="183" pin=10"/></net>

<net id="212"><net_src comp="56" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="199" pin=5"/></net>

<net id="214"><net_src comp="4" pin="0"/><net_sink comp="199" pin=10"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="222"><net_src comp="133" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="253"><net_src comp="238" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="238" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="20" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="238" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="183" pin=3"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="183" pin=6"/></net>

<net id="270"><net_src comp="261" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="22" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="271" pin="2"/><net_sink comp="183" pin=4"/></net>

<net id="282"><net_src comp="255" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="18" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="245" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="241" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="26" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="308" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="319"><net_src comp="133" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="335"><net_src comp="219" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="331" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="327" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="28" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="342" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="30" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="321" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="32" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="34" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="36" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="359" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="38" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="373" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="379" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="321" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="383" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="28" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="391" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="30" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="397" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="324" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="359" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="431"><net_src comp="424" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="48" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="440"><net_src comp="433" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="14" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="433" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="50" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="436" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="442" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="14" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="52" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="448" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="424" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="20" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="448" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="478" pin="1"/><net_sink comp="199" pin=3"/></net>

<net id="488"><net_src comp="482" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="493"><net_src comp="490" pin="1"/><net_sink comp="199" pin=6"/></net>

<net id="498"><net_src comp="482" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="20" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="505" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="516"><net_src comp="133" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="532"><net_src comp="219" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="528" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="524" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="549"><net_src comp="28" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="539" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="30" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="518" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="32" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="556" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="34" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="562" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="36" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="556" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="38" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="570" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="576" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="518" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="580" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="599"><net_src comp="28" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="588" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="30" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="594" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="521" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="612" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="620"><net_src comp="556" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="629"><net_src comp="219" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="215" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="631"><net_src comp="625" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="635"><net_src comp="62" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="642"><net_src comp="66" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="649"><net_src comp="70" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="656"><net_src comp="74" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="199" pin=9"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="662"><net_src comp="78" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="199" pin=8"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="668"><net_src comp="82" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="199" pin=7"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="674"><net_src comp="86" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="183" pin=9"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="680"><net_src comp="90" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="183" pin=8"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="686"><net_src comp="94" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="183" pin=7"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="692"><net_src comp="118" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="706"><net_src comp="261" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="183" pin=3"/></net>

<net id="709"><net_src comp="703" pin="1"/><net_sink comp="183" pin=6"/></net>

<net id="713"><net_src comp="271" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="718"><net_src comp="98" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="725"><net_src comp="102" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="728"><net_src comp="722" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="732"><net_src comp="106" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="735"><net_src comp="729" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="739"><net_src comp="110" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="742"><net_src comp="736" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="746"><net_src comp="114" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="749"><net_src comp="743" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="753"><net_src comp="308" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="758"><net_src comp="126" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="766"><net_src comp="315" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="773"><net_src comp="409" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="778"><net_src comp="424" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="787"><net_src comp="456" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="199" pin=4"/></net>

<net id="792"><net_src comp="152" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="800"><net_src comp="215" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="805"><net_src comp="485" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="810"><net_src comp="490" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="199" pin=6"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="816"><net_src comp="161" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="824"><net_src comp="512" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="827"><net_src comp="821" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="831"><net_src comp="606" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="621" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mc | {1 2 6 12 15 }
	Port: p503p1_1 | {}
 - Input state : 
	Port: rdc_mont : ma | {4 5 8 10 11 14 }
	Port: rdc_mont : mc | {3 4 9 10 }
	Port: rdc_mont : p503p1_1 | {3 4 9 10 }
  - Chain level:
	State 1
		store_ln178 : 1
		store_ln178 : 1
		store_ln177 : 1
	State 2
	State 3
		icmp_ln184 : 1
		add_ln184 : 1
		br_ln184 : 2
		trunc_ln184 : 1
		zext_ln185_11 : 2
		add_ln185 : 3
		call_ln184 : 4
		store_ln177 : 2
		store_ln177 : 1
		store_ln0 : 1
		store_ln178 : 1
		store_ln178 : 1
		store_ln177 : 1
	State 4
		ma_addr_11 : 1
		ma_load_11 : 2
	State 5
		v_101 : 1
	State 6
		zext_ln105 : 1
		v_105 : 2
		bit_sel1 : 3
		xor_ln105_181 : 4
		trunc_ln105 : 3
		xor_ln105_s : 4
		and_ln105 : 5
		carry_53 : 5
		zext_ln105_52 : 6
		u_92 : 7
		store_ln196 : 1
		store_ln178 : 3
	State 7
	State 8
		icmp_ln202 : 1
		br_ln202 : 2
		icmp_ln203 : 1
		add_ln204 : 1
		count_11 : 2
		sub66 : 3
		add_ln202 : 1
		store_ln177 : 2
		store_ln177 : 3
		ma_load : 1
	State 9
		trunc_ln202 : 1
		call_ln202 : 2
		add_ln202_6 : 1
		store_ln202 : 2
	State 10
		ma_addr_12 : 1
		ma_load_12 : 2
	State 11
		v_103 : 1
	State 12
		zext_ln105_53 : 1
		tempReg : 2
		bit_sel7 : 3
		xor_ln105_185 : 4
		trunc_ln105_33 : 3
		xor_ln105_10 : 4
		and_ln105_11 : 5
		carry_55 : 5
		zext_ln105_54 : 6
		t : 7
		mc_addr_12 : 1
		store_ln217 : 2
		store_ln178 : 3
	State 13
	State 14
	State 15
		v : 1
		store_ln223 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          | grp_rdc_mont_Pipeline_VITIS_LOOP_180_1_fu_177 |    0    |    0    |    4    |    26   |
|   call   | grp_rdc_mont_Pipeline_VITIS_LOOP_185_3_fu_183 |    16   |  15.88  |   1733  |   1724  |
|          | grp_rdc_mont_Pipeline_VITIS_LOOP_206_5_fu_199 |    16   |  15.88  |   1734  |   1754  |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                   grp_fu_833                  |    4    |    0    |   165   |    50   |
|    mul   |                   grp_fu_837                  |    4    |    0    |   165   |    50   |
|          |                   grp_fu_841                  |    4    |    0    |   165   |    50   |
|          |                   grp_fu_845                  |    4    |    0    |   165   |    50   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                add_ln184_fu_255               |    0    |    0    |    0    |    13   |
|          |                add_ln185_fu_271               |    0    |    0    |    0    |    11   |
|          |                  v_101_fu_315                 |    0    |    0    |    0    |    71   |
|          |                  v_105_fu_359                 |    0    |    0    |    0    |    71   |
|          |                  u_92_fu_409                  |    0    |    0    |    0    |    71   |
|    add   |                add_ln204_fu_442               |    0    |    0    |    0    |    39   |
|          |                add_ln202_fu_462               |    0    |    0    |    0    |    13   |
|          |               add_ln202_6_fu_494              |    0    |    0    |    0    |    13   |
|          |                  v_103_fu_512                 |    0    |    0    |    0    |    71   |
|          |                 tempReg_fu_556                |    0    |    0    |    0    |    71   |
|          |                    t_fu_606                   |    0    |    0    |    0    |    71   |
|          |                    v_fu_625                   |    0    |    0    |    0    |    71   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                xor_ln105_fu_327               |    0    |    0    |    0    |    64   |
|          |              xor_ln105_179_fu_331             |    0    |    0    |    0    |    64   |
|          |              xor_ln105_180_fu_342             |    0    |    0    |    0    |    64   |
|    xor   |              xor_ln105_181_fu_373             |    0    |    0    |    0    |    2    |
|          |              xor_ln105_182_fu_524             |    0    |    0    |    0    |    64   |
|          |              xor_ln105_183_fu_528             |    0    |    0    |    0    |    64   |
|          |              xor_ln105_184_fu_539             |    0    |    0    |    0    |    64   |
|          |              xor_ln105_185_fu_570             |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|    or    |                or_ln105_fu_336                |    0    |    0    |    0    |    64   |
|          |               or_ln105_31_fu_533              |    0    |    0    |    0    |    64   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|    and   |                and_ln105_fu_391               |    0    |    0    |    0    |    64   |
|          |              and_ln105_11_fu_588              |    0    |    0    |    0    |    64   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln184_fu_249               |    0    |    0    |    0    |    13   |
|   icmp   |               icmp_ln202_fu_427               |    0    |    0    |    0    |    13   |
|          |               icmp_ln203_fu_436               |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|    sub   |                  sub66_fu_456                 |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|  select  |                count_11_fu_448                |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |               trunc_ln184_fu_261              |    0    |    0    |    0    |    0    |
|          |               trunc_ln105_fu_379              |    0    |    0    |    0    |    0    |
|   trunc  |               trunc_ln202_fu_485              |    0    |    0    |    0    |    0    |
|          |             trunc_ln202_12_fu_490             |    0    |    0    |    0    |    0    |
|          |             trunc_ln105_33_fu_576             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln185_11_fu_267             |    0    |    0    |    0    |    0    |
|          |               zext_ln185_fu_308               |    0    |    0    |    0    |    0    |
|          |               zext_ln105_fu_355               |    0    |    0    |    0    |    0    |
|   zext   |              zext_ln105_52_fu_405             |    0    |    0    |    0    |    0    |
|          |               zext_ln214_fu_505               |    0    |    0    |    0    |    0    |
|          |              zext_ln105_53_fu_552             |    0    |    0    |    0    |    0    |
|          |              zext_ln105_54_fu_602             |    0    |    0    |    0    |    0    |
|          |               zext_ln217_fu_612               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                  carry_fu_347                 |    0    |    0    |    0    |    0    |
|          |                bit_sel1_fu_365                |    0    |    0    |    0    |    0    |
| bitselect|                carry_53_fu_397                |    0    |    0    |    0    |    0    |
|          |                carry_54_fu_544                |    0    |    0    |    0    |    0    |
|          |                bit_sel7_fu_562                |    0    |    0    |    0    |    0    |
|          |                carry_55_fu_594                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|               xor_ln105_s_fu_383              |    0    |    0    |    0    |    0    |
|          |              xor_ln105_10_fu_580              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    48   |  31.76  |   4131  |   5070  |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln185_reg_710  |    4   |
|     count_reg_715    |   32   |
|     i_11_reg_632     |    4   |
|     i_12_reg_743     |    4   |
|     i_22_reg_775     |    4   |
|  indvars_iv_reg_736  |    4   |
|  ma_addr_11_reg_755  |    4   |
|  ma_addr_12_reg_813  |    4   |
|    ma_addr_reg_789   |    4   |
|    mc_addr_reg_689   |    3   |
|        reg_219       |   64   |
|     sub66_reg_784    |   32   |
|   t_30_loc_reg_653   |   64   |
|     t_loc_reg_671    |   64   |
|       t_reg_828      |   64   |
|  trunc_ln184_reg_703 |    3   |
|trunc_ln202_12_reg_807|    3   |
|  trunc_ln202_reg_802 |    3   |
|     u_024_reg_639    |   64   |
|   u_46_loc_reg_659   |   64   |
|   u_54_loc_reg_677   |   64   |
|     u_92_reg_770     |   64   |
|       u_reg_722      |   64   |
|     v_025_reg_646    |   64   |
|     v_101_reg_763    |   64   |
|     v_103_reg_821    |   64   |
|   v_104_loc_reg_683  |   64   |
|   v_108_loc_reg_665  |   64   |
|  v_56_load83_reg_797 |   64   |
|     v_56_reg_729     |   64   |
|  zext_ln185_reg_750  |   32   |
+----------------------+--------+
|         Total        |  1164  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|
|               grp_access_fu_133               |  p0  |   6  |   4  |   24   ||    0    ||    31   |
|               grp_access_fu_146               |  p0  |   3  |   3  |    9   ||    0    ||    14   |
|               grp_access_fu_146               |  p1  |   3  |  64  |   192  ||    0    ||    14   |
| grp_rdc_mont_Pipeline_VITIS_LOOP_185_3_fu_183 |  p3  |   2  |   3  |    6   ||    0    ||    9    |
| grp_rdc_mont_Pipeline_VITIS_LOOP_185_3_fu_183 |  p4  |   2  |   4  |    8   ||    0    ||    9    |
| grp_rdc_mont_Pipeline_VITIS_LOOP_185_3_fu_183 |  p6  |   2  |   3  |    6   ||    0    ||    9    |
| grp_rdc_mont_Pipeline_VITIS_LOOP_206_5_fu_199 |  p1  |   2  |   3  |    6   ||    0    ||    9    |
| grp_rdc_mont_Pipeline_VITIS_LOOP_206_5_fu_199 |  p2  |   2  |  64  |   128  ||    0    ||    9    |
| grp_rdc_mont_Pipeline_VITIS_LOOP_206_5_fu_199 |  p6  |   2  |   3  |    6   ||    0    ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Total                     |      |      |      |   385  || 15.0078 ||    0    ||   113   |
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |   31   |  4131  |  5070  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   113  |
|  Register |    -   |    -   |  1164  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   46   |  5295  |  5183  |
+-----------+--------+--------+--------+--------+
