<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Udiff src/hotspot/cpu/x86/nativeInst_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="macroAssembler_x86.hpp.udiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="register_definitions_x86.cpp.udiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/x86/nativeInst_x86.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-new-header">@@ -1,7 +1,7 @@</span>
  /*
<span class="udiff-line-modified-removed">-  * Copyright (c) 1997, 2019, Oracle and/or its affiliates. All rights reserved.</span>
<span class="udiff-line-modified-added">+  * Copyright (c) 1997, 2020, Oracle and/or its affiliates. All rights reserved.</span>
   * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   *
   * This code is free software; you can redistribute it and/or modify it
   * under the terms of the GNU General Public License version 2 only, as
   * published by the Free Software Foundation.
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -729,46 +729,19 @@</span>
  }
  inline bool NativeInstruction::is_far_jump()     { return is_mov_literal64(); }
  inline bool NativeInstruction::is_cond_jump()    { return (int_at(0) &amp; 0xF0FF) == 0x800F /* long jump */ ||
                                                            (ubyte_at(0) &amp; 0xF0) == 0x70;  /* short jump */ }
  inline bool NativeInstruction::is_safepoint_poll() {
<span class="udiff-line-removed">-   if (SafepointMechanism::uses_thread_local_poll()) {</span>
  #ifdef AMD64
<span class="udiff-line-modified-removed">-     const bool has_rex_prefix = ubyte_at(0) == NativeTstRegMem::instruction_rex_b_prefix;</span>
<span class="udiff-line-modified-removed">-     const int test_offset = has_rex_prefix ? 1 : 0;</span>
<span class="udiff-line-modified-added">+   const bool has_rex_prefix = ubyte_at(0) == NativeTstRegMem::instruction_rex_b_prefix;</span>
<span class="udiff-line-modified-added">+   const int test_offset = has_rex_prefix ? 1 : 0;</span>
  #else
<span class="udiff-line-modified-removed">-     const int test_offset = 0;</span>
<span class="udiff-line-modified-added">+   const int test_offset = 0;</span>
  #endif
<span class="udiff-line-modified-removed">-     const bool is_test_opcode = ubyte_at(test_offset) == NativeTstRegMem::instruction_code_memXregl;</span>
<span class="udiff-line-modified-removed">-     const bool is_rax_target = (ubyte_at(test_offset + 1) &amp; NativeTstRegMem::modrm_mask) == NativeTstRegMem::modrm_reg;</span>
<span class="udiff-line-modified-removed">-     return is_test_opcode &amp;&amp; is_rax_target;</span>
<span class="udiff-line-removed">-   }</span>
<span class="udiff-line-removed">- #ifdef AMD64</span>
<span class="udiff-line-removed">-   // Try decoding a near safepoint first:</span>
<span class="udiff-line-removed">-   if (ubyte_at(0) == NativeTstRegMem::instruction_code_memXregl &amp;&amp;</span>
<span class="udiff-line-removed">-       ubyte_at(1) == 0x05) { // 00 rax 101</span>
<span class="udiff-line-removed">-     address fault = addr_at(6) + int_at(2);</span>
<span class="udiff-line-removed">-     NOT_JVMCI(assert(!Assembler::is_polling_page_far(), &quot;unexpected poll encoding&quot;);)</span>
<span class="udiff-line-removed">-     return os::is_poll_address(fault);</span>
<span class="udiff-line-removed">-   }</span>
<span class="udiff-line-removed">-   // Now try decoding a far safepoint:</span>
<span class="udiff-line-removed">-   // two cases, depending on the choice of the base register in the address.</span>
<span class="udiff-line-removed">-   if (((ubyte_at(0) &amp; NativeTstRegMem::instruction_rex_prefix_mask) == NativeTstRegMem::instruction_rex_prefix &amp;&amp;</span>
<span class="udiff-line-removed">-        ubyte_at(1) == NativeTstRegMem::instruction_code_memXregl &amp;&amp;</span>
<span class="udiff-line-removed">-        (ubyte_at(2) &amp; NativeTstRegMem::modrm_mask) == NativeTstRegMem::modrm_reg) ||</span>
<span class="udiff-line-removed">-       (ubyte_at(0) == NativeTstRegMem::instruction_code_memXregl &amp;&amp;</span>
<span class="udiff-line-removed">-        (ubyte_at(1) &amp; NativeTstRegMem::modrm_mask) == NativeTstRegMem::modrm_reg)) {</span>
<span class="udiff-line-removed">-     NOT_JVMCI(assert(Assembler::is_polling_page_far(), &quot;unexpected poll encoding&quot;);)</span>
<span class="udiff-line-removed">-     return true;</span>
<span class="udiff-line-removed">-   }</span>
<span class="udiff-line-removed">-   return false;</span>
<span class="udiff-line-removed">- #else</span>
<span class="udiff-line-removed">-   return ( ubyte_at(0) == NativeMovRegMem::instruction_code_mem2reg ||</span>
<span class="udiff-line-removed">-            ubyte_at(0) == NativeTstRegMem::instruction_code_memXregl ) &amp;&amp;</span>
<span class="udiff-line-removed">-            (ubyte_at(1)&amp;0xC7) == 0x05 &amp;&amp; /* Mod R/M == disp32 */</span>
<span class="udiff-line-removed">-            (os::is_poll_address((address)int_at(2)));</span>
<span class="udiff-line-removed">- #endif // AMD64</span>
<span class="udiff-line-modified-added">+   const bool is_test_opcode = ubyte_at(test_offset) == NativeTstRegMem::instruction_code_memXregl;</span>
<span class="udiff-line-modified-added">+   const bool is_rax_target = (ubyte_at(test_offset + 1) &amp; NativeTstRegMem::modrm_mask) == NativeTstRegMem::modrm_reg;</span>
<span class="udiff-line-modified-added">+   return is_test_opcode &amp;&amp; is_rax_target;</span>
  }
  
  inline bool NativeInstruction::is_mov_literal64() {
  #ifdef AMD64
    return ((ubyte_at(0) == Assembler::REX_W || ubyte_at(0) == Assembler::REX_WB) &amp;&amp;
</pre>
<center><a href="macroAssembler_x86.hpp.udiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="register_definitions_x86.cpp.udiff.html" target="_top">next &gt;</a></center>  </body>
</html>