
void dump_verilog_random_top_testbench(t_sram_orgz_info* cur_sram_orgz_info,
                                          char* circuit_name,
                                          char* top_netlist_name,
                                          char* verilog_dir_path,
                                          int num_clock,
                                          t_syn_verilog_opts fpga_verilog_opts,
                                          t_spice verilog);

