/*
 * dts file for FMCOMMS2/3 AD9361 on Xilinx ZynqMP ZCU102 RevB
 *
 * Copyright (C) 2016 Analog Devices Inc.
 *
 * Licensed under the GPL-2.
 */

#include "zynqmp-zcu102-revB.dts"

&i2c1 {
	i2cswitch@75 {
		i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
			/* HPC0_IIC */
			ad7291@2f {
				compatible = "adi,ad7291";
				reg = <0x2f>;
			};

			eeprom@50 {
				compatible = "at24,24c02";
				reg = <0x50>;
			};

		};
	};
};

/ {
	fpga_axi: fpga-axi@0 {
		interrupt-parent = <&gic>;
		compatible = "simple-bus";
		#address-cells = <0x2>;
		#size-cells = <0x1>;
		ranges = <0 0 0 0 0xffffffff>;

		rx_dma: dma@9c400000 {
			compatible = "adi,axi-dmac-1.00.a";
			reg = <0x0 0x9c400000 0x10000>;
			#dma-cells = <1>;
			interrupts = <0 109 0>;
			clocks = <&clk100>;

			dma-channel {
				adi,source-bus-width = <64>;
				adi,destination-bus-width = <128>;
				adi,type = <0>;
			};
		};

		tx_dma: dma@9c420000  {
			compatible = "adi,axi-dmac-1.00.a";
			reg = <0x0 0x9c420000 0x10000>;
			#dma-cells = <1>;
			interrupts = <0 108 0>;
			clocks = <&clk100>;

			dma-channel {
				adi,source-bus-width = <128>;
				adi,destination-bus-width = <64>;
				adi,type = <1>;
				adi,cyclic;
			};
		};

		cf_ad9361_adc_core_0: cf-ad9361-lpc@99020000 {
			compatible = "adi,axi-ad9361-6.00.a";
			reg = <0x0 0x99020000 0x6000>;
			dmas = <&rx_dma 0>;
			dma-names = "rx";
			spibus-connected = <&adc0_ad9361>;
		};

		cf_ad9361_dac_core_0: cf-ad9361-dds-core-lpc@99024000 {
			compatible = "adi,axi-ad9361-dds-6.00.a";
			reg = <0x0 0x99024000 0x1000>;
			clocks = <&adc0_ad9361 13>;
			clock-names = "sampl_clk";
			dmas = <&tx_dma 0>;
			dma-names = "tx";
		};
	};
};

&spi0 {
	status = "okay";
};

#define fmc_spi spi0

#include "adi-fmcomms2.dtsi"

&adc0_ad9361 {
	en_agc-gpios = <&gpio 122 0>;
	sync-gpios = <&gpio 123 0>;
	reset-gpios = <&gpio 124 0>;
	enable-gpios = <&gpio 125 0>;
	txnrx-gpios = <&gpio 126 0>;
};
