
---------- Begin Simulation Statistics ----------
final_tick                               525531378000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90957                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    91259                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6744.15                       # Real time elapsed on the host
host_tick_rate                               77924030                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613426009                       # Number of instructions simulated
sim_ops                                     615464810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.525531                       # Number of seconds simulated
sim_ticks                                525531378000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.781224                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               76112070                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            87705689                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8307561                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        118491409                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10926771                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10968806                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           42035                       # Number of indirect misses.
system.cpu0.branchPred.lookups              152321576                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1053005                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509420                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5496781                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138976546                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18633091                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532484                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       42673399                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561811583                       # Number of instructions committed
system.cpu0.commit.committedOps             562322288                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    952796053                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.590181                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.418489                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    695568082     73.00%     73.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    149369664     15.68%     88.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     37952028      3.98%     92.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33094057      3.47%     96.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10242967      1.08%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3202087      0.34%     97.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1419173      0.15%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3314904      0.35%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18633091      1.96%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    952796053                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672757                       # Number of function calls committed.
system.cpu0.commit.int_insts                543455272                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174763850                       # Number of loads committed
system.cpu0.commit.membars                    1019989                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019998      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311058498     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135934      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175273258     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69816758     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562322288                       # Class of committed instruction
system.cpu0.commit.refs                     245090051                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561811583                       # Number of Instructions Simulated
system.cpu0.committedOps                    562322288                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.848336                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.848336                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            113142678                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2815810                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75388454                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             617090014                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               401895938                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                438820883                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5503025                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7644735                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2469111                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  152321576                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                111023723                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    556778702                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3285840                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          127                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     629440299                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          172                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               16627662                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.146686                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         396738759                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          87038841                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.606154                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         961831635                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.654950                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.883687                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               507576202     52.77%     52.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               341492834     35.50%     88.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                67865303      7.06%     95.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                33872892      3.52%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6165279      0.64%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3734973      0.39%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   98828      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021589      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3735      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           961831635                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                       76585208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5555388                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               143988547                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.575492                       # Inst execution rate
system.cpu0.iew.exec_refs                   267394816                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74872486                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               88248736                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            193240380                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512998                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2670456                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76226347                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          604981602                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            192522330                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3194289                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            597600894                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                520029                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2310048                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5503025                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3437112                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       138557                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10707183                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        24941                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6688                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3282698                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18476530                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5900146                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6688                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       796286                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4759102                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                250100344                       # num instructions consuming a value
system.cpu0.iew.wb_count                    590873322                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.849058                       # average fanout of values written-back
system.cpu0.iew.wb_producers                212349747                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.569014                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     590919003                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               728219062                       # number of integer regfile reads
system.cpu0.int_regfile_writes              376933350                       # number of integer regfile writes
system.cpu0.ipc                              0.541027                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.541027                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1021053      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            325503288     54.18%     54.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140094      0.69%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018056      0.17%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           194000634     32.29%     87.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           75111992     12.50%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             600795184                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     891483                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001484                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 182943     20.52%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                606137     67.99%     88.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               102400     11.49%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             600665544                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2164379369                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    590873255                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        647646552                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 603448425                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                600795184                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1533177                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       42659310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            66021                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           693                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15962141                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    961831635                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.624637                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.813968                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          524128215     54.49%     54.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          306175758     31.83%     86.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          107624107     11.19%     97.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18889780      1.96%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3021106      0.31%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1536010      0.16%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             313660      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              88554      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              54445      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      961831635                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.578568                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6667750                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1402451                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           193240380                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76226347                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1070                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1038416843                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12646536                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               95374541                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357828496                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4088254                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               408071471                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4262018                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5333                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            747482576                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             612786128                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          392366145                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                434784655                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9927849                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5503025                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17915747                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                34537644                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       747482520                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        182196                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3229                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7917331                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3227                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1539145558                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1219034334                       # The number of ROB writes
system.cpu0.timesIdled                       12461428                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1026                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.684962                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3105144                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4214081                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           524194                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5551615                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136304                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         192504                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           56200                       # Number of indirect misses.
system.cpu1.branchPred.lookups                6234980                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8883                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509177                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           371072                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420398                       # Number of branches committed
system.cpu1.commit.bw_lim_events               560120                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528241                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4095724                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19247689                       # Number of instructions committed
system.cpu1.commit.committedOps              19757070                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115662677                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.170816                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.830298                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    107674358     93.09%     93.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3910236      3.38%     96.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1283569      1.11%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1276375      1.10%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       359386      0.31%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       104057      0.09%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       450250      0.39%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        44326      0.04%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       560120      0.48%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115662677                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227613                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18556383                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320770                       # Number of loads committed
system.cpu1.commit.membars                    1018430                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018430      5.15%      5.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11648628     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829947     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259927      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19757070                       # Class of committed instruction
system.cpu1.commit.refs                       7089886                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19247689                       # Number of Instructions Simulated
system.cpu1.committedOps                     19757070                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.066310                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.066310                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            101152653                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               158215                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2897192                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              25518023                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3999580                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  9785875                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                371593                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               314705                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1108834                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    6234980                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3565148                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111845984                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                52768                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      27714667                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1049430                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053399                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4047811                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3241448                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.237359                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         116418535                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.244554                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.711313                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                99414944     85.39%     85.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                10058312      8.64%     94.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4113281      3.53%     97.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1876745      1.61%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  504706      0.43%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  167144      0.14%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  282946      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     323      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     134      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           116418535                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         343912                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              393087                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4945869                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.186923                       # Inst execution rate
system.cpu1.iew.exec_refs                     7751837                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1849925                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               86626086                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6393194                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            609040                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           407960                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2082033                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           23847611                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5901912                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           274824                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21825568                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                348393                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               817326                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                371593                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1764638                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20822                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          146300                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4637                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          602                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1362                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1072424                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       312917                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           602                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       154205                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        238882                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12626979                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21557383                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.846994                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10694975                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.184626                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21565944                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                27293255                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14389104                       # number of integer regfile writes
system.cpu1.ipc                              0.164845                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.164845                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018642      4.61%      4.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13250535     59.96%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6476100     29.30%     93.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1354973      6.13%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              22100392                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     613715                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027769                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138798     22.62%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                420176     68.46%     91.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                54738      8.92%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21695450                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         161269766                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21557371                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         27938493                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  22035428                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 22100392                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1812183                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4090540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            36759                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        283942                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2342159                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    116418535                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.189836                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.650402                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          103113832     88.57%     88.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8419418      7.23%     95.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2799287      2.40%     98.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             963849      0.83%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             740964      0.64%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             152674      0.13%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             160916      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              42629      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              24966      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      116418535                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.189277                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3754736                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          431716                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6393194                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2082033                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    212                       # number of misc regfile reads
system.cpu1.numCycles                       116762447                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   934292735                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               91409123                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13168066                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3046463                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4649941                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                573034                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3734                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             30990369                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              24810783                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           16580871                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  9872569                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6247879                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                371593                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10091571                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3412805                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        30990357                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23738                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               850                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6641231                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           848                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   138954298                       # The number of ROB reads
system.cpu1.rob.rob_writes                   48462743                       # The number of ROB writes
system.cpu1.timesIdled                           7888                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            71.628127                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2457445                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3430838                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           402922                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4757825                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98407                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         154579                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           56172                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5226866                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2520                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509197                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           260632                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647517                       # Number of branches committed
system.cpu2.commit.bw_lim_events               478835                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528266                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3652229                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16506356                       # Number of instructions committed
system.cpu2.commit.committedOps              17015749                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    113647343                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.149724                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.783688                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    106840698     94.01%     94.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3316990      2.92%     96.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1077664      0.95%     97.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1103334      0.97%     98.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       265457      0.23%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        83569      0.07%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       442496      0.39%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        38300      0.03%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       478835      0.42%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    113647343                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174120                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15894066                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697342                       # Number of loads committed
system.cpu2.commit.membars                    1018444                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018444      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9797518     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.57% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206539     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993110      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015749                       # Class of committed instruction
system.cpu2.commit.refs                       6199661                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16506356                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015749                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.933916                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.933916                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            102497751                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               144867                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2278587                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21992944                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2918623                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  7502559                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                260984                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               279774                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1096429                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5226866                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2746587                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    110795364                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                23844                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      24005636                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 806548                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.045668                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3077687                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2555852                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.209741                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         114276346                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.216824                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.682774                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                99698972     87.24%     87.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8447585      7.39%     94.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3706014      3.24%     97.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1506279      1.32%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  474278      0.42%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  157370      0.14%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  285663      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      49      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     136      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           114276346                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         177334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              279741                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4119737                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.163400                       # Inst execution rate
system.cpu2.iew.exec_refs                     6687913                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1524468                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               88005808                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5628334                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            621985                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           286092                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1732427                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20663189                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5163445                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           164198                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18701733                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                379383                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               807189                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                260984                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1764225                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18486                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           97622                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3151                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          567                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       930992                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       230108                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           224                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       116945                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        162796                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 11057765                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18509493                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.860630                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9516646                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.161720                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18514860                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                23179019                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12462877                       # number of integer regfile writes
system.cpu2.ipc                              0.144219                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.144219                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018670      5.40%      5.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11121564     58.95%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5705023     30.24%     94.59% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1020533      5.41%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18865931                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     585492                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031034                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 130709     22.32%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                408135     69.71%     92.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                46645      7.97%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18432738                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         152635937                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18509481                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24310765                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18811265                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18865931                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1851924                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3647439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            42264                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        323658                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2167284                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    114276346                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.165090                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.616977                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          103052074     90.18%     90.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7116439      6.23%     96.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2267913      1.98%     98.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             773829      0.68%     99.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             721090      0.63%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             137856      0.12%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             150386      0.13%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              37849      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              18910      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      114276346                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.164835                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3668409                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          429236                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5628334                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1732427                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    226                       # number of misc regfile reads
system.cpu2.numCycles                       114453680                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   936601372                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               92635261                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442754                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3029597                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3478404                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                667902                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2160                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26421783                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21395855                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14446555                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  7697880                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6313114                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                260984                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10182002                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3003801                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26421771                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         21815                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               841                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6566644                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           843                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   133835342                       # The number of ROB reads
system.cpu2.rob.rob_writes                   41965294                       # The number of ROB writes
system.cpu2.timesIdled                           3693                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            78.771522                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2507756                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3183582                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           464953                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4574314                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            115637                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         206270                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           90633                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5084531                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1258                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509139                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           275861                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470484                       # Number of branches committed
system.cpu3.commit.bw_lim_events               424641                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528110                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        4027236                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860381                       # Number of instructions committed
system.cpu3.commit.committedOps              16369703                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    107214802                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.152681                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.786116                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    100552584     93.79%     93.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3330318      3.11%     96.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1078591      1.01%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       980939      0.91%     98.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       249691      0.23%     99.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        81364      0.08%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       480044      0.45%     99.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        36630      0.03%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       424641      0.40%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    107214802                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151196                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254664                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568701                       # Number of loads committed
system.cpu3.commit.membars                    1018358                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018358      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353529     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077840     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919838      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369703                       # Class of committed instruction
system.cpu3.commit.refs                       5997690                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860381                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369703                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.810827                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.810827                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             96540022                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               189906                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2289227                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21843047                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2812670                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  7073881                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                276139                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               311241                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1190667                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5084531                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2531083                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    104600146                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                21246                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      24329756                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 930462                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.047069                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2827991                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2623393                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.225229                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107893379                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.232383                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.699943                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                93305655     86.48%     86.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8243858      7.64%     94.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3702316      3.43%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1690944      1.57%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  533857      0.49%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  284986      0.26%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  131585      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      53      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     125      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107893379                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         128940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              292799                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3972770                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.170639                       # Inst execution rate
system.cpu3.iew.exec_refs                     6483901                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442188                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               81496700                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5499974                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            594978                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           407510                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1629733                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           20393880                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5041713                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           311468                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18432865                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                534452                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               787580                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                276139                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1904254                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        17099                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           81024                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2092                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          148                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       931273                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       200744                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            85                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        45383                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        247416                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10894236                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18252783                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.853039                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9293208                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.168972                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18258057                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22642752                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12429659                       # number of integer regfile writes
system.cpu3.ipc                              0.146825                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.146825                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018570      5.43%      5.43% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             11207320     59.79%     65.22% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     65.22% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5581508     29.78%     95.00% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936795      5.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18744333                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     595157                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031751                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 133809     22.48%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                408883     68.70%     91.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                52462      8.81%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18320905                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         146039443                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18252771                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24418114                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18610443                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18744333                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1783437                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        4024176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            62268                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        255327                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2080895                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107893379                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.173730                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.633047                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           96702267     89.63%     89.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7183134      6.66%     96.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2184052      2.02%     98.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             745582      0.69%     99.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             736833      0.68%     99.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             125881      0.12%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             154884      0.14%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              35660      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              25086      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107893379                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.173523                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3541233                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          347744                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5499974                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1629733                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    212                       # number of misc regfile reads
system.cpu3.numCycles                       108022319                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   943032615                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               86622524                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036631                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3213820                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3515667                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                611210                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1604                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             26014712                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              21188151                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           14628815                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  7219938                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               6234013                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                276139                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10231251                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3592184                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        26014700                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27860                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               779                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6740806                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           772                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   127185761                       # The number of ROB reads
system.cpu3.rob.rob_writes                   41473516                       # The number of ROB writes
system.cpu3.timesIdled                           2111                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2351156                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4663649                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       337858                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        41101                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36057955                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1985733                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72267212                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2026834                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             839220                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1580315                       # Transaction distribution
system.membus.trans_dist::CleanEvict           732084                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              867                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            516                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1510558                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1510516                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        839220                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            89                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7013385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7013385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    251523264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               251523264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1311                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2351250                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2351250    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2351250                       # Request fanout histogram
system.membus.respLayer1.occupancy        12612123250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11663519005                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                275                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          138                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3390608442.028986                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   21090810769.857563                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          135     97.83%     97.83% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     98.55% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 214192400500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            138                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57627413000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 467903965000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2741602                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2741602                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2741602                       # number of overall hits
system.cpu2.icache.overall_hits::total        2741602                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4985                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4985                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4985                       # number of overall misses
system.cpu2.icache.overall_misses::total         4985                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    202332000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    202332000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    202332000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    202332000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2746587                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2746587                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2746587                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2746587                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001815                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001815                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001815                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001815                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 40588.164493                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 40588.164493                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 40588.164493                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 40588.164493                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    59.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         4449                       # number of writebacks
system.cpu2.icache.writebacks::total             4449                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          504                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          504                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          504                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          504                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         4481                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4481                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         4481                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4481                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    177596000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    177596000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    177596000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    177596000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001631                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001631                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001631                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001631                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 39633.117608                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 39633.117608                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 39633.117608                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 39633.117608                       # average overall mshr miss latency
system.cpu2.icache.replacements                  4449                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2741602                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2741602                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4985                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4985                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    202332000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    202332000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2746587                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2746587                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001815                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001815                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 40588.164493                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 40588.164493                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          504                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          504                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         4481                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4481                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    177596000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    177596000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001631                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001631                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 39633.117608                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 39633.117608                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.143754                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2600727                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4449                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           584.564396                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        400657000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.143754                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.973242                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.973242                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5497655                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5497655                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4605132                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4605132                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4605132                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4605132                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1365910                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1365910                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1365910                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1365910                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 188836910705                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 188836910705                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 188836910705                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 188836910705                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5971042                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5971042                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5971042                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5971042                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.228756                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.228756                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.228756                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.228756                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 138249.892530                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 138249.892530                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 138249.892530                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 138249.892530                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1449178                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       119512                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18279                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1609                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.281033                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    74.277191                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       549561                       # number of writebacks
system.cpu2.dcache.writebacks::total           549561                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1022053                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1022053                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1022053                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1022053                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       343857                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       343857                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       343857                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       343857                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  39755124610                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39755124610                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  39755124610                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39755124610                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.057587                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057587                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.057587                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057587                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 115615.283708                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 115615.283708                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 115615.283708                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 115615.283708                       # average overall mshr miss latency
system.cpu2.dcache.replacements                549561                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4161657                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4161657                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       816662                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       816662                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  87040813000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  87040813000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4978319                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4978319                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.164044                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.164044                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 106581.196382                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106581.196382                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       648622                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       648622                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       168040                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       168040                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17725798000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17725798000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033754                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033754                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105485.586765                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105485.586765                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       443475                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        443475                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       549248                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       549248                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 101796097705                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 101796097705                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992723                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992723                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.553274                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.553274                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 185337.220536                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 185337.220536                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       373431                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       373431                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       175817                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       175817                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  22029326610                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  22029326610                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.177106                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.177106                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 125296.908774                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 125296.908774                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          333                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          206                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3050000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3050000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.382189                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.382189                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 14805.825243                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 14805.825243                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           83                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           83                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          123                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          123                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2308000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2308000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.228200                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.228200                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 18764.227642                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18764.227642                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          158                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          158                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       766500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       766500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.436464                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.436464                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  4851.265823                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4851.265823                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          148                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       651500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       651500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.408840                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.408840                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4402.027027                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4402.027027                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       355500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       355500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       322500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       322500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284612                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284612                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224585                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224585                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20962850500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20962850500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509197                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509197                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.441057                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.441057                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93340.385600                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93340.385600                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224585                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224585                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20738265500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20738265500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.441057                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.441057                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92340.385600                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92340.385600                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.087858                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5457877                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           568329                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.603376                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        400668500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.087858                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.877746                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.877746                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13530636                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13530636                       # Number of data accesses
system.cpu3.numPwrStateTransitions                219                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          110                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4282839268.181818                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23563525677.808392                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          107     97.27%     97.27% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.91%     98.18% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.91%     99.09% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.91%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 214192324000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            110                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54419058500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 471112319500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2527869                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2527869                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2527869                       # number of overall hits
system.cpu3.icache.overall_hits::total        2527869                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3214                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3214                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3214                       # number of overall misses
system.cpu3.icache.overall_misses::total         3214                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    150409999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    150409999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    150409999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    150409999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2531083                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2531083                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2531083                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2531083                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001270                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001270                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001270                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001270                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 46798.381767                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46798.381767                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 46798.381767                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46798.381767                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2797                       # number of writebacks
system.cpu3.icache.writebacks::total             2797                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          385                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          385                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          385                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          385                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2829                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2829                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2829                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2829                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    128242500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    128242500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    128242500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    128242500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001118                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001118                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001118                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001118                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 45331.389183                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45331.389183                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 45331.389183                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45331.389183                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2797                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2527869                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2527869                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3214                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3214                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    150409999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    150409999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2531083                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2531083                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001270                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001270                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 46798.381767                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46798.381767                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          385                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          385                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2829                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2829                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    128242500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    128242500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001118                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001118                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 45331.389183                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45331.389183                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.143391                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2345103                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2797                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           838.435109                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        407969000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.143391                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.973231                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.973231                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5064995                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5064995                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4444918                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4444918                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4444918                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4444918                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1357018                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1357018                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1357018                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1357018                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 187863646052                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 187863646052                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 187863646052                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 187863646052                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5801936                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5801936                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5801936                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5801936                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.233891                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.233891                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.233891                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.233891                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 138438.580809                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 138438.580809                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 138438.580809                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 138438.580809                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1435923                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       152112                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16847                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1825                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    85.233157                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    83.349041                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       513229                       # number of writebacks
system.cpu3.dcache.writebacks::total           513229                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1034673                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1034673                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1034673                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1034673                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       322345                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       322345                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       322345                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       322345                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  37595876294                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  37595876294                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  37595876294                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  37595876294                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055558                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055558                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055558                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055558                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 116632.416492                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 116632.416492                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 116632.416492                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 116632.416492                       # average overall mshr miss latency
system.cpu3.dcache.replacements                513229                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4048704                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4048704                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       833783                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       833783                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  89279937000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  89279937000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4882487                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4882487                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.170770                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.170770                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 107078.145033                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 107078.145033                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       671324                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       671324                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       162459                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       162459                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17587531000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17587531000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033274                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033274                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 108258.274395                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 108258.274395                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       396214                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        396214                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       523235                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       523235                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  98583709052                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  98583709052                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919449                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919449                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.569075                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.569075                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 188411.916351                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 188411.916351                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       363349                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       363349                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       159886                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       159886                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  20008345294                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  20008345294                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.173893                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.173893                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 125141.321279                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 125141.321279                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          296                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          296                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          193                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          193                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3790000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3790000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.394683                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.394683                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19637.305699                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19637.305699                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          102                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          102                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           91                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           91                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2675000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2675000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.186094                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.186094                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 29395.604396                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29395.604396                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          197                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1324000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1324000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.471850                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.471850                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7522.727273                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7522.727273                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          172                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1164000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1164000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.461126                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.461126                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6767.441860                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6767.441860                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       105500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       105500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        93500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        93500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305562                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305562                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203577                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203577                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19162625000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19162625000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509139                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509139                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399846                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399846                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 94129.616803                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 94129.616803                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203577                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203577                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18959048000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18959048000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399846                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399846                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 93129.616803                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 93129.616803                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.836366                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5276233                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           525733                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.035956                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        407980500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.836366                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.869886                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.869886                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13149631                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13149631                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 40                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       316163900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   697837989.022101                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        29000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2669799000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             20                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   519208100000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6323278000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     94195642                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        94195642                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     94195642                       # number of overall hits
system.cpu0.icache.overall_hits::total       94195642                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     16828081                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      16828081                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     16828081                       # number of overall misses
system.cpu0.icache.overall_misses::total     16828081                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 220265699997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 220265699997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 220265699997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 220265699997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    111023723                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    111023723                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    111023723                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    111023723                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151572                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151572                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151572                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151572                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13089.175171                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13089.175171                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13089.175171                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13089.175171                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3475                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.898305                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14830844                       # number of writebacks
system.cpu0.icache.writebacks::total         14830844                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1997201                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1997201                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1997201                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1997201                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14830880                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14830880                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14830880                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14830880                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 188815260499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 188815260499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 188815260499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 188815260499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.133583                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.133583                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.133583                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.133583                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12731.224344                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12731.224344                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12731.224344                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12731.224344                       # average overall mshr miss latency
system.cpu0.icache.replacements              14830844                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     94195642                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       94195642                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     16828081                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     16828081                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 220265699997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 220265699997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    111023723                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    111023723                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151572                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151572                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13089.175171                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13089.175171                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1997201                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1997201                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14830880                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14830880                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 188815260499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 188815260499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.133583                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.133583                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12731.224344                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12731.224344                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999882                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          109026337                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14830846                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.351323                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999882                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        236878324                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       236878324                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    221415807                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       221415807                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    221415807                       # number of overall hits
system.cpu0.dcache.overall_hits::total      221415807                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26150172                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26150172                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26150172                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26150172                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 679702062021                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 679702062021                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 679702062021                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 679702062021                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    247565979                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    247565979                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    247565979                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    247565979                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.105629                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.105629                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.105629                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.105629                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25992.259708                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25992.259708                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25992.259708                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25992.259708                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7469065                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       209774                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           145246                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2776                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.423550                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.567003                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19624628                       # number of writebacks
system.cpu0.dcache.writebacks::total         19624628                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6696045                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6696045                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6696045                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6696045                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19454127                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19454127                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19454127                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19454127                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 323188279526                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 323188279526                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 323188279526                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 323188279526                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.078582                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.078582                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.078582                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.078582                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16612.838989                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16612.838989                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16612.838989                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16612.838989                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19624628                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    157534904                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      157534904                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20216334                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20216334                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 421930971000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 421930971000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    177751238                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    177751238                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113734                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113734                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20870.795417                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20870.795417                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3861691                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3861691                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16354643                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16354643                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 235590777500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 235590777500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.092009                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.092009                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14405.131161                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14405.131161                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     63880903                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      63880903                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5933838                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5933838                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 257771091021                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 257771091021                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69814741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69814741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.084994                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.084994                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43440.870988                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43440.870988                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2834354                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2834354                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3099484                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3099484                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  87597502026                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  87597502026                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044396                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044396                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28261.962967                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28261.962967                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1331                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1331                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          797                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          797                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     53583000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     53583000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.374530                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.374530                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 67230.865747                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 67230.865747                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          769                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          769                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1200500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1200500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013158                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013158                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        42875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        42875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1878                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1878                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       825000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       825000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2040                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2040                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.079412                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.079412                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5092.592593                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5092.592593                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          161                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       665000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       665000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.078922                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.078922                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4130.434783                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4130.434783                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318205                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318205                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191215                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191215                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17363892000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17363892000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509420                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509420                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375358                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375358                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90808.210653                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90808.210653                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191215                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191215                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17172677000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17172677000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375358                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375358                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89808.210653                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89808.210653                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.881744                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          241382398                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19645107                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.287151                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.881744                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996305                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996305                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        515804273                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       515804273                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            14798008                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18747034                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7007                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               67709                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3030                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               61503                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1690                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               59089                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33745070                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           14798008                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18747034                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7007                       # number of overall hits
system.l2.overall_hits::.cpu1.data              67709                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3030                       # number of overall hits
system.l2.overall_hits::.cpu2.data              61503                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1690                       # number of overall hits
system.l2.overall_hits::.cpu3.data              59089                       # number of overall hits
system.l2.overall_hits::total                33745070                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             32869                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            876459                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2608                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            493571                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1451                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            489112                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1139                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            454377                       # number of demand (read+write) misses
system.l2.demand_misses::total                2351586                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            32869                       # number of overall misses
system.l2.overall_misses::.cpu0.data           876459                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2608                       # number of overall misses
system.l2.overall_misses::.cpu1.data           493571                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1451                       # number of overall misses
system.l2.overall_misses::.cpu2.data           489112                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1139                       # number of overall misses
system.l2.overall_misses::.cpu3.data           454377                       # number of overall misses
system.l2.overall_misses::total               2351586                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2752491000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  92096675500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    242758500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58945768500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    135278000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  58595372000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    103941500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54790974000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     267663259000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2752491000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  92096675500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    242758500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58945768500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    135278000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  58595372000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    103941500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54790974000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    267663259000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14830877                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19623493                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9615                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          561280                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            4481                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          550615                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2829                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          513466                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36096656                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14830877                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19623493                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9615                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         561280                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           4481                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         550615                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2829                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         513466                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36096656                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002216                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.044664                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.271243                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.879367                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.323812                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.888301                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.402616                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.884921                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.065147                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002216                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.044664                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.271243                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.879367                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.323812                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.888301                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.402616                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.884921                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.065147                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83741.245551                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105078.133147                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93082.246933                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119427.131051                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93230.875258                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119799.497866                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91256.804214                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120584.831539                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113822.441110                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83741.245551                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105078.133147                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93082.246933                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119427.131051                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93230.875258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119799.497866                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91256.804214                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120584.831539                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113822.441110                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1580315                       # number of writebacks
system.l2.writebacks::total                   1580315                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            250                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            325                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            253                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            355                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            251                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            209                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            182                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1849                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           250                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           325                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           253                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           355                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           251                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           209                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           182                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1849                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        32845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       876209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       493318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       488861                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       454195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2349737                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        32845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       876209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       493318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       488861                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       454195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2349737                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2422212500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  83319138500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    196767000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53996089500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     97203500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  53689691000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     79044000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  50236568500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 244036714500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2422212500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  83319138500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    196767000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53996089500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     97203500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  53689691000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     79044000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  50236568500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 244036714500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.044651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.237441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.878916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.244588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.887845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.328738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.884567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065096                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.044651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.237441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.878916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.244588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.887845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.328738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.884567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.065096                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73746.765109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95090.484690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86187.910644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109454.934748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88689.324818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109826.087579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84993.548387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110605.727716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103857.033574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73746.765109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95090.484690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86187.910644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109454.934748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88689.324818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109826.087579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84993.548387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110605.727716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103857.033574                       # average overall mshr miss latency
system.l2.replacements                        4338232                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4994660                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4994660                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4994660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4994660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30976751                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30976751                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30976751                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30976751                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu1.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              51                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  127                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 75                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       361000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       421000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              202                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.264151                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.212766                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.120690                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.371287                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8204.545455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4285.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5613.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       888000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       283000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       202000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       139500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1512500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.264151                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.212766                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.120690                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.371287                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20181.818182                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20214.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19928.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               39                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             96                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.517241                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.352941                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.279070                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.406250                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           39                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       122000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       302000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       128500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       244499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       796999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.517241                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.352941                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.279070                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.406250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20133.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21416.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20374.916667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20435.871795                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2790086                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            28895                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            28421                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            30017                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2877419                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         483909                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350572                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         354573                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         321462                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1510516                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  53258729500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  41134186500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  41621806500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37891574000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  173906296500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3273995                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       379467                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       382994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       351479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4387935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.147804                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.923854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.925793                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.914598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.344243                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110059.390299                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 117334.489064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 117385.718879                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117872.638135                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115130.390211                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       483909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350572                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       354573                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       321462                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1510516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  48419639500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37628466500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  38076076500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34676954000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 158801136500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.147804                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.923854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.925793                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.914598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.344243                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100059.390299                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107334.489064                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 107385.718879                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107872.638135                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105130.390211                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      14798008                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7007                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3030                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1690                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14809735                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        32869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1451                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1139                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38067                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2752491000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    242758500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    135278000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    103941500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3234469000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14830877                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9615                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         4481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2829                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14847802                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002216                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.271243                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.323812                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.402616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002564                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83741.245551                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93082.246933                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93230.875258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91256.804214                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84967.793627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          325                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          355                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          209                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           913                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        32845                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2283                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1096                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          930                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37154                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2422212500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    196767000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     97203500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     79044000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2795227000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002215                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.237441                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.244588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.328738                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002502                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73746.765109                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86187.910644                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88689.324818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84993.548387                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75233.541476                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     15956948                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        38814                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        33082                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        29072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16057916                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       392550                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       142999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       134539                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       132915                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          803003                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  38837946000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17811582000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16973565500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16899400000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  90522493500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16349498                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       181813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       167621                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       161987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16860919                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.024010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.786517                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.802638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.820529                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047625                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98937.577379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124557.388513                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 126160.931031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 127144.415604                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112729.956800                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          250                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          253                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          251                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          182                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          936                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       392300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       142746                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       134288                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       132733                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       802067                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34899499000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16367623000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15613614500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15559614500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  82440351000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023995                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.785125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.801141                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.819405                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047570                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88961.251593                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114662.568478                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 116269.618283                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 117224.913925                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102784.868346                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           78                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              89                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           82                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            93                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.951220                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.956989                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           89                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1540500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       120500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        56500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1756000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.951220                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.956989                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20083.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 18833.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19730.337079                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999822                       # Cycle average of tags in use
system.l2.tags.total_refs                    72066258                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4338236                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.611880                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.028976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.486267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       25.253017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.061196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.005277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.030962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.114339                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.453578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.101348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.394578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.016109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1157433628                       # Number of tag accesses
system.l2.tags.data_accesses               1157433628                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2102016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      56077376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        146112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31572352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         70144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31287104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         59520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29068480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          150383104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2102016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       146112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        70144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        59520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2377792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101140160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101140160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          32844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         876209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         493318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         488861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         454195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2349736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1580315                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1580315                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3999792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        106706047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           278027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         60077006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           133473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         59534226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           113257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         55312549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             286154377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3999792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       278027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       133473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       113257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4524548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192453133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192453133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192453133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3999792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       106706047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          278027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        60077006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          133473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        59534226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          113257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        55312549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            478607510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1574694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     32844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    863088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    487876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    482819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    448324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002765366750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97277                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97277                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5067765                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1483029                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2349736                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1580315                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2349736                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1580315                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  30476                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5621                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            109472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            107473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            118360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            181248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            173319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            164033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            141922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            233271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            170946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           153975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           132329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           131173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           119888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           114949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           112306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            112147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            130359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            117852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            170458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            135296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            95708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74082                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 102819585000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11596300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            146305710000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44332.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63082.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1044746                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  973563                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2349736                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1580315                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  797759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  636224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  406498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  197849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   59941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   35590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   35949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   41271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   36994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   35680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  17243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  40806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  71561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  94518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1875608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.868702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.171541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   176.749390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1262550     67.31%     67.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       413585     22.05%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        78123      4.17%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        34704      1.85%     95.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18465      0.98%     96.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11190      0.60%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7962      0.42%     97.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5685      0.30%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43344      2.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1875608                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.841381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.822711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97272     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97277                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.187516                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.175990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.637782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88790     91.28%     91.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              824      0.85%     92.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6007      6.18%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1299      1.34%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              291      0.30%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               57      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97277                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              148432640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1950464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100779072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               150383104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101140160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       282.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    286.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  525531300500                       # Total gap between requests
system.mem_ctrls.avgGap                     133721.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2102016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     55237632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       146112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31224064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        70144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30900416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        59520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28692736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100779072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3999791.616629216354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 105108152.076887011528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 278027.166629049461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 59414271.548976846039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 133472.525022092974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 58798422.498760856688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 113256.795867286914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 54597569.624091975391                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 191766041.417987406254                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        32844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       876209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2283                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       493318                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       488861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       454195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1580315                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1061289000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46978557750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    100639250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  33427993250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     51033500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  33315233750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     40071250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  31330892250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12628372464750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32313.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53615.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44082.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67761.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46563.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68148.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43087.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68981.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7991047.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7096146120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3771660750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8345496180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4373467380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41484512160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     101563839750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     116276605440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       282911727780                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.334607                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 300987800250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17548440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 206995137750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6295809240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3346271610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8214020220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3846325680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41484512160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     185778312480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      45359154720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       294324406110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.051062                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 115857572000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17548440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 392125366000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3563030610.687023                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   21629817675.877609                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          128     97.71%     97.71% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 214192372000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58774368000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 466757010000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3554157                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3554157                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3554157                       # number of overall hits
system.cpu1.icache.overall_hits::total        3554157                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        10991                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10991                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        10991                       # number of overall misses
system.cpu1.icache.overall_misses::total        10991                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    390862999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    390862999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    390862999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    390862999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3565148                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3565148                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3565148                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3565148                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003083                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003083                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003083                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003083                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 35562.096170                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 35562.096170                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 35562.096170                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 35562.096170                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9583                       # number of writebacks
system.cpu1.icache.writebacks::total             9583                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1376                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1376                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1376                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1376                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9615                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9615                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9615                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9615                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    337304500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    337304500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    337304500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    337304500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002697                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002697                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002697                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002697                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 35081.071243                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 35081.071243                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 35081.071243                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 35081.071243                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9583                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3554157                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3554157                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        10991                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10991                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    390862999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    390862999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3565148                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3565148                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003083                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003083                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 35562.096170                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 35562.096170                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1376                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1376                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9615                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9615                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    337304500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    337304500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002697                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002697                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 35081.071243                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 35081.071243                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.766149                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3285971                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9583                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           342.895857                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        393225000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.766149                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.992692                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.992692                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7139911                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7139911                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5439627                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5439627                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5439627                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5439627                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1473720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1473720                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1473720                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1473720                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 195459640565                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 195459640565                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 195459640565                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 195459640565                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6913347                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6913347                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6913347                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6913347                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.213170                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.213170                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.213170                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.213170                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 132630.106509                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 132630.106509                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 132630.106509                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 132630.106509                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1534053                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       103053                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20859                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1467                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.543938                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.247444                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       561464                       # number of writebacks
system.cpu1.dcache.writebacks::total           561464                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1108224                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1108224                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1108224                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1108224                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       365496                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       365496                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       365496                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       365496                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  41249703464                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  41249703464                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  41249703464                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  41249703464                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052868                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052868                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052868                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052868                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 112859.520936                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112859.520936                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 112859.520936                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112859.520936                       # average overall mshr miss latency
system.cpu1.dcache.replacements                561464                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4773714                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4773714                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       880116                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       880116                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  92049083000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  92049083000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5653830                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5653830                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.155667                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.155667                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 104587.444155                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104587.444155                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       697873                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       697873                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       182243                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       182243                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18652366500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18652366500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032234                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032234                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 102348.877597                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102348.877597                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       665913                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        665913                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       593604                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       593604                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 103410557565                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 103410557565                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259517                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259517                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.471295                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.471295                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 174207.986410                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 174207.986410                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       410351                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       410351                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       183253                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       183253                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22597336964                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22597336964                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.145495                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.145495                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 123312.234801                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 123312.234801                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          332                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          332                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          213                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          213                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3716000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3716000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.390826                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.390826                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 17446.009390                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17446.009390                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           96                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           96                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          117                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          117                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2740000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2740000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.214679                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.214679                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23418.803419                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23418.803419                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          167                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1130000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1130000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.446524                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.446524                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6766.467066                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6766.467066                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          161                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       992000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       992000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.430481                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.430481                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6161.490683                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6161.490683                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       244000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       244000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       221000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       221000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292524                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292524                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216653                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216653                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19926769000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19926769000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509177                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509177                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425496                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425496                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91975.504609                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91975.504609                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216653                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216653                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19710116000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19710116000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425496                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425496                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90975.504609                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90975.504609                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.844331                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6313786                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           582033                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.847814                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        393236500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.844331                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.901385                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901385                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15428948                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15428948                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 525531378000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          31710995                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6574975                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31101867                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2757917                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             994                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           573                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1567                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           69                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           69                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4457959                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4457959                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14847804                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16863193                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           93                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           93                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     44492599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     58893777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        28813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1705258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        13411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1668953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1552992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108364258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1898350080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2511879232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1228672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71854912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       571520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70410944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       360064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     65708224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4620363648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4411870                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105771776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         40508917                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.064468                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.286785                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38182926     94.26%     94.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2173668      5.37%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  44681      0.11%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  82088      0.20%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  25554      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           40508917                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72230152960                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         853216445                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6906015                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         789304083                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4356224                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29468795051                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22249408301                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         873818885                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14602021                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1598305457000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64576                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740356                       # Number of bytes of host memory used
host_op_rate                                    64640                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38257.08                       # Real time elapsed on the host
host_tick_rate                               28041194                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2470474769                       # Number of instructions simulated
sim_ops                                    2472931391                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.072774                       # Number of seconds simulated
sim_ticks                                1072774079000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.420238                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               82836979                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            83320037                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6510391                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         93779134                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            220212                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         240561                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20349                       # Number of indirect misses.
system.cpu0.branchPred.lookups               99244977                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        13435                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        103056                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6490000                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  62284140                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16280143                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         320484                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      127273679                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           465138243                       # Number of instructions committed
system.cpu0.commit.committedOps             465241047                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2108940808                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.220604                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.122647                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1992501309     94.48%     94.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     42530960      2.02%     96.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     10125886      0.48%     96.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4799845      0.23%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4724017      0.22%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2992492      0.14%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     20943984      0.99%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     14042172      0.67%     99.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16280143      0.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2108940808                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 158774009                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              398184                       # Number of function calls committed.
system.cpu0.commit.int_insts                381720396                       # Number of committed integer instructions.
system.cpu0.commit.loads                    123418512                       # Number of loads committed
system.cpu0.commit.membars                     201902                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       202913      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       234884293     50.49%     50.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          14775      0.00%     50.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      58884779     12.66%     63.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      18298865      3.93%     67.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      4183455      0.90%     68.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       6071089      1.30%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      6112899      1.31%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       70788442     15.22%     85.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        574621      0.12%     85.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     52733126     11.33%     97.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     12488802      2.68%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        465241047                       # Class of committed instruction
system.cpu0.commit.refs                     136584991                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  465138243                       # Number of Instructions Simulated
system.cpu0.committedOps                    465241047                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.610841                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.610841                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1903110484                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                20537                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            72213719                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             643297675                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                52390074                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                130349195                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6867001                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                33008                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             36141796                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   99244977                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 40296275                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2076124369                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               830892                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          111                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     736618224                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 112                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               13774784                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.046275                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          45846566                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          83057191                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.343463                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2128858550                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.346108                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.942818                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1704761833     80.08%     80.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               303984211     14.28%     94.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                22665175      1.06%     95.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                65764913      3.09%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3008875      0.14%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  367242      0.02%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                21825630      1.03%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6464320      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   16351      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2128858550                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                179713799                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               157907821                       # number of floating regfile writes
system.cpu0.idleCycles                       15819813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7524335                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                73513953                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.367283                       # Inst execution rate
system.cpu0.iew.exec_refs                   417012421                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14216867                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              863057866                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            155734260                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            179768                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8673483                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16803980                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          591611889                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            402795554                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6440793                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            787703945                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               6646103                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            564852279                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6867001                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            578416217                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     26723434                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          199270                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          591                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       447931                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32315748                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3637501                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        447931                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3496670                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4027665                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                414020937                       # num instructions consuming a value
system.cpu0.iew.wb_count                    517106931                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840820                       # average fanout of values written-back
system.cpu0.iew.wb_producers                348117108                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.241112                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     519225578                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               814006001                       # number of integer regfile reads
system.cpu0.int_regfile_writes              273892224                       # number of integer regfile writes
system.cpu0.ipc                              0.216880                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.216880                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           208417      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            271343392     34.17%     34.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               15240      0.00%     34.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1996      0.00%     34.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           62537093      7.87%     42.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1007      0.00%     42.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           23967342      3.02%     45.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           4376437      0.55%     45.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              4      0.00%     45.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            6071089      0.76%     46.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           6826531      0.86%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           247980626     31.23%     78.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             586663      0.07%     78.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      156658846     19.73%     98.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      13570054      1.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             794144737                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              320789254                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          595069847                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    171321010                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         259099257                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   98835620                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.124455                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3493069      3.53%      3.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      3.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                29917      0.03%      3.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                30526      0.03%      3.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               28840      0.03%      3.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             29208931     29.55%     33.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              111761      0.11%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              48545928     49.12%     82.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15771      0.02%     82.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         17368533     17.57%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            2343      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             571982686                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3222893855                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    345785921                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        459331002                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 591110425                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                794144737                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             501464                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      126370845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1980057                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        180980                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    103834500                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2128858550                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.373038                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.124725                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1828811465     85.91%     85.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          111489433      5.24%     91.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           57001595      2.68%     93.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32840391      1.54%     95.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           53368445      2.51%     97.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           29153688      1.37%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7488231      0.35%     99.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            3683081      0.17%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            5022221      0.24%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2128858550                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.370286                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9280600                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5579705                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           155734260                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16803980                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              182316218                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              93552081                       # number of misc regfile writes
system.cpu0.numCycles                      2144678363                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      869866                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1544749132                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            389949086                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              90356796                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                69157455                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             308671645                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              4463813                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            876502347                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             620168645                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          519860590                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                141911340                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1995309                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6867001                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            365555435                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               129911509                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        246524168                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       629978179                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        618187                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             18096                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                222857148                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         17792                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2685108987                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1204972500                       # The number of ROB writes
system.cpu0.timesIdled                         163516                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 5500                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.578420                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               82705783                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            83055930                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6421610                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         93417068                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            185699                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         191959                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6260                       # Number of indirect misses.
system.cpu1.branchPred.lookups               98736319                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2770                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        101609                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          6409817                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  62089044                       # Number of branches committed
system.cpu1.commit.bw_lim_events             16186177                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         317292                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      126320627                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           464317098                       # Number of instructions committed
system.cpu1.commit.committedOps             464422343                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2100892839                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.221060                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.125216                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1985357987     94.50%     94.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     41858594      1.99%     96.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9956423      0.47%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4695203      0.22%     97.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4679305      0.22%     97.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2961989      0.14%     97.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     20831414      0.99%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     14365747      0.68%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     16186177      0.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2100892839                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 158867130                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              323922                       # Number of function calls committed.
system.cpu1.commit.int_insts                380933154                       # Number of committed integer instructions.
system.cpu1.commit.loads                    123368106                       # Number of loads committed
system.cpu1.commit.membars                     204686                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       204686      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       234541232     50.50%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            552      0.00%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      58988917     12.70%     63.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      18213948      3.92%     67.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      4156482      0.89%     68.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       6071040      1.31%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      6070912      1.31%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       70550348     15.19%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        257723      0.06%     85.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     52919367     11.39%     97.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     12446464      2.68%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        464422343                       # Class of committed instruction
system.cpu1.commit.refs                     136173902                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  464317098                       # Number of Instructions Simulated
system.cpu1.committedOps                    464422343                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.572160                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.572160                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1898545396                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                11901                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            72127650                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             641109864                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                49215728                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                130037338                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               6781920                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                30194                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             36053771                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   98736319                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 39717030                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2071425909                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               801518                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     733703282                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13587426                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.046509                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          42414521                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          82891482                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.345608                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2120634153                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.346083                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.941579                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              1697588304     80.05%     80.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               303494763     14.31%     94.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22410580      1.06%     95.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                65812898      3.10%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2936383      0.14%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  340529      0.02%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                21645477      1.02%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 6401996      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3223      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2120634153                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                179611656                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               157954447                       # number of floating regfile writes
system.cpu1.idleCycles                        2297689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             7434941                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                73215140                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.369723                       # Inst execution rate
system.cpu1.iew.exec_refs                   414992981                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13848414                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              860175911                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            155454086                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            173656                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          8575163                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            16402980                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          589851024                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            401144567                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6372219                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            784897399                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               6659218                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            566138993                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               6781920                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            579663810                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     26553366                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          189238                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          167                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       444449                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32085980                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3597184                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        444449                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3449070                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3985871                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                413792295                       # num instructions consuming a value
system.cpu1.iew.wb_count                    515790159                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.841191                       # average fanout of values written-back
system.cpu1.iew.wb_producers                348078484                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.242961                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     517891002                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               811044815                       # number of integer regfile reads
system.cpu1.int_regfile_writes              273129664                       # number of integer regfile writes
system.cpu1.ipc                              0.218715                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.218715                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           208564      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            270655098     34.21%     34.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 554      0.00%     34.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           62609555      7.91%     42.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           23837300      3.01%     45.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           4347004      0.55%     45.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            6071040      0.77%     46.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           6780103      0.86%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     47.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           246654882     31.17%     78.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             262908      0.03%     78.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      156318455     19.76%     98.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      13523483      1.71%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             791269618                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              320132369                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          593888172                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    171318800                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         258522150                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   98464072                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.124438                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                3515077      3.57%      3.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                29303      0.03%      3.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                31270      0.03%      3.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               29306      0.03%      3.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             29173103     29.63%     33.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              108605      0.11%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              48303544     49.06%     82.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   22      0.00%     82.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         17271407     17.54%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            2435      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             569392757                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3209715478                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    344471359                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        457201632                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 589356125                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                791269618                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             494899                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      125428681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1966189                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        177607                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    103229356                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2120634153                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.373129                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.125966                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1822114244     85.92%     85.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          110779204      5.22%     91.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           56638368      2.67%     93.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           32638876      1.54%     95.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           53203646      2.51%     97.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           28956969      1.37%     99.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            7506940      0.35%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            3711267      0.18%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            5084639      0.24%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2120634153                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.372725                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9216135                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         5538814                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           155454086                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           16402980                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              182225738                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              93501299                       # number of misc regfile writes
system.cpu1.numCycles                      2122931842                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    22483076                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             1542622571                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            389641536                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              90368017                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                65946253                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             306704250                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              4386128                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            873954293                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             618183094                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          518617466                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                141542695                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1716005                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               6781920                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            363184335                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               128975930                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        245972896                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       627981397                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        556379                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             14573                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                222030103                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         14515                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2675421045                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1201252125                       # The number of ROB writes
system.cpu1.timesIdled                          32056                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.606754                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               82616085                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            82942252                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          6412329                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         93285521                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            184641                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         190622                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5981                       # Number of indirect misses.
system.cpu2.branchPred.lookups               98582617                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2465                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        101192                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          6400464                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  62000928                       # Number of branches committed
system.cpu2.commit.bw_lim_events             16132939                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         315872                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      126001477                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           463747345                       # Number of instructions committed
system.cpu2.commit.committedOps             463852213                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   2098754994                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.221013                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.124659                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   1983180417     94.49%     94.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     41967031      2.00%     96.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      9955586      0.47%     96.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4751647      0.23%     97.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4644067      0.22%     97.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2963430      0.14%     97.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     20857000      0.99%     98.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7     14302877      0.68%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8     16132939      0.77%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   2098754994                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 158665958                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              322723                       # Number of function calls committed.
system.cpu2.commit.int_insts                380487234                       # Number of committed integer instructions.
system.cpu2.commit.loads                    123223832                       # Number of loads committed
system.cpu2.commit.membars                     204130                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       204130      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       234256481     50.50%     50.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            500      0.00%     50.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             672      0.00%     50.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      58902106     12.70%     63.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt      18189746      3.92%     67.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      4153129      0.90%     68.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     68.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       6071040      1.31%     69.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      6058816      1.31%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       70468271     15.19%     85.87% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        256201      0.06%     85.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     52856753     11.40%     97.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite     12434368      2.68%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        463852213                       # Class of committed instruction
system.cpu2.commit.refs                     136015593                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  463747345                       # Number of Instructions Simulated
system.cpu2.committedOps                    463852213                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.573314                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.573314                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           1897836752                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                11946                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72032248                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             640153834                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                49089944                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                128626490                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               6770440                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                29689                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             36126287                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   98582617                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 39576038                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   2069424280                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               800975                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     732637889                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               13564610                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.046482                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          42243328                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          82800726                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.345443                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        2118449913                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.345936                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.940959                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              1695800807     80.05%     80.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               303271502     14.32%     94.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                22390136      1.06%     95.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                65764555      3.10%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2937623      0.14%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  337935      0.02%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                21571306      1.02%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 6372952      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    3097      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          2118449913                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                179344786                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               157721832                       # number of floating regfile writes
system.cpu2.idleCycles                        2412316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             7420226                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                73101065                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.370001                       # Inst execution rate
system.cpu2.iew.exec_refs                   415336325                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                  13829120                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              857151162                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            155232626                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            172232                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          8554616                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts            16372601                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          588960175                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            401507205                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          6362314                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            784720565                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               6651506                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            568125525                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               6770440                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            581667781                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     26625730                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          188753                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       442248                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     32008794                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3580840                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        442248                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3437160                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       3983066                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                413554059                       # num instructions consuming a value
system.cpu2.iew.wb_count                    515079640                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.841093                       # average fanout of values written-back
system.cpu2.iew.wb_producers                347837511                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.242863                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     517178397                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               810870922                       # number of integer regfile reads
system.cpu2.int_regfile_writes              272780357                       # number of integer regfile writes
system.cpu2.ipc                              0.218660                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.218660                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           207676      0.03%      0.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            270293128     34.17%     34.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 504      0.00%     34.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  672      0.00%     34.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           62511108      7.90%     42.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     42.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt           23790149      3.01%     45.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           4343070      0.55%     45.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     45.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            6071040      0.77%     46.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           6764822      0.86%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     47.27% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           246851453     31.20%     78.48% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             261741      0.03%     78.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      156482374     19.78%     98.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite      13505142      1.71%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             791082879                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              320087340                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          593826620                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    171068949                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         258026848                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   98532385                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.124554                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3522310      3.57%      3.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                29204      0.03%      3.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                27989      0.03%      3.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult               29058      0.03%      3.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             29107044     29.54%     33.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc              108638      0.11%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     33.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              48390305     49.11%     82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  135      0.00%     82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         17315252     17.57%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            2450      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             569320248                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        3207288635                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    344010691                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        456483078                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 588469011                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                791082879                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             491164                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      125107962                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          1967199                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        175292                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined    102965429                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   2118449913                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.373425                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.126608                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         1820233482     85.92%     85.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          110455496      5.21%     91.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           56678851      2.68%     93.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           32558494      1.54%     95.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           53201819      2.51%     97.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           28991390      1.37%     99.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            7541972      0.36%     99.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            3729131      0.18%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            5059278      0.24%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     2118449913                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.373001                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9181531                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         5520965                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           155232626                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           16372601                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              181960807                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              93374837                       # number of misc regfile writes
system.cpu2.numCycles                      2120862229                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    24552614                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             1541293550                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            389172851                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              90653943                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                65784115                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             307169258                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              4405469                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            872614521                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             617236574                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          517845298                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                140231677                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1796706                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               6770440                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            363828008                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               128672447                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        245494578                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       627119943                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        542123                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             14144                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                222965177                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         14091                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  2672450083                       # The number of ROB reads
system.cpu2.rob.rob_writes                 1199426998                       # The number of ROB writes
system.cpu2.timesIdled                          31987                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.591383                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               82636665                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            82975718                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          6405944                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         93254133                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            185563                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         192318                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6755                       # Number of indirect misses.
system.cpu3.branchPred.lookups               98567815                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2813                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        101256                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          6394049                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  62026841                       # Number of branches committed
system.cpu3.commit.bw_lim_events             16108007                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         316256                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      125879961                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           463846074                       # Number of instructions committed
system.cpu3.commit.committedOps             463950978                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   2101285795                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.220794                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.124313                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   1985806800     94.50%     94.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     41868126      1.99%     96.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      9936600      0.47%     96.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4696482      0.22%     97.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4687925      0.22%     97.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2953034      0.14%     97.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     20862467      0.99%     98.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7     14366354      0.68%     99.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     16108007      0.77%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   2101285795                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 158620107                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              322691                       # Number of function calls committed.
system.cpu3.commit.int_insts                380632312                       # Number of committed integer instructions.
system.cpu3.commit.loads                    123261009                       # Number of loads committed
system.cpu3.commit.membars                     203886                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       203886      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       234400923     50.52%     50.57% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            560      0.00%     50.57% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             672      0.00%     50.57% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      58906053     12.70%     63.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt      18155958      3.91%     67.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      4133174      0.89%     68.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       6071040      1.31%     69.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      6041920      1.30%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       70467775     15.19%     85.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        257055      0.06%     85.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     52894490     11.40%     97.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite     12417472      2.68%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        463950978                       # Class of committed instruction
system.cpu3.commit.refs                     136036792                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  463846074                       # Number of Instructions Simulated
system.cpu3.committedOps                    463950978                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.577362                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.577362                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           1899535976                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                12001                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            72079341                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             640064658                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                49108729                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                129491189                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               6764906                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                30699                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             36063801                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   98567815                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 39586132                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   2071899822                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               801231                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     732360539                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles               13553602                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.046424                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          42287965                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          82822228                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.344934                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        2120964601                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.345396                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.940054                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              1698375142     80.08%     80.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               303223895     14.30%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                22404223      1.06%     95.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                65798764      3.10%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2928837      0.14%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  338231      0.02%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                21534447      1.02%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 6357939      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    3123      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          2120964601                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                179237419                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               157686192                       # number of floating regfile writes
system.cpu3.idleCycles                        2226667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7414853                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                73118528                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.369585                       # Inst execution rate
system.cpu3.iew.exec_refs                   415272489                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                  13812881                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              859836774                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            155236362                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            173450                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          8567466                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts            16356989                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          588942430                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            401459608                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          6356522                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            784698818                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               6669817                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            567075318                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               6764906                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            580623296                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     26597184                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          188352                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          125                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       442624                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     31975353                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3581206                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        442624                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3438099                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       3976754                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                413210271                       # num instructions consuming a value
system.cpu3.iew.wb_count                    515131167                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.841335                       # average fanout of values written-back
system.cpu3.iew.wb_producers                347648322                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.242621                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     517226134                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               810956806                       # number of integer regfile reads
system.cpu3.int_regfile_writes              272864372                       # number of integer regfile writes
system.cpu3.ipc                              0.218466                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.218466                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           207807      0.03%      0.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            270403040     34.18%     34.21% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 563      0.00%     34.21% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  672      0.00%     34.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           62514841      7.90%     42.11% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     42.11% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt           23756467      3.00%     45.11% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           4322009      0.55%     45.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     45.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            6071040      0.77%     46.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           6746027      0.85%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     47.28% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           246818627     31.20%     78.48% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             262051      0.03%     78.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      156463263     19.78%     98.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite      13488933      1.71%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             791055340                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              319994016                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          593625276                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    171016840                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         257895787                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   98539198                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.124567                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                3508440      3.56%      3.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                29078      0.03%      3.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                30396      0.03%      3.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult               29105      0.03%      3.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             29122968     29.55%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc              107550      0.11%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     33.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              48399293     49.12%     82.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   29      0.00%     82.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         17310031     17.57%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            2308      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             569392715                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        3209949366                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    344114327                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        456480300                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 588448755                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                791055340                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             493675                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      124991452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1960163                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        177419                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined    102862167                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   2120964601                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.372970                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.125940                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         1822672929     85.94%     85.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          110604617      5.21%     91.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           56591012      2.67%     93.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           32588191      1.54%     95.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           53203585      2.51%     97.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           29005704      1.37%     99.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            7505448      0.35%     99.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            3716342      0.18%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            5076773      0.24%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     2120964601                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.372578                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9172070                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         5508315                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           155236362                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           16356989                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              181873975                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              93308145                       # number of misc regfile writes
system.cpu3.numCycles                      2123191268                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    22223497                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             1543108595                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            389262083                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              90464865                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                65832337                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             306575099                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              4390760                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            872526474                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             617197551                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          517806019                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                141025281                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2317674                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               6764906                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            363667809                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               128543936                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        245353800                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       627172674                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        565673                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             14787                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                222094817                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         14732                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  2674980127                       # The number of ROB reads
system.cpu3.rob.rob_writes                 1199365469                       # The number of ROB writes
system.cpu3.timesIdled                          31110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    125140035                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     238976387                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     21921349                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     11203549                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    136862277                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    110699601                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    280225106                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      121903150                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          122837153                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4446900                       # Transaction distribution
system.membus.trans_dist::CleanEvict        109390413                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           201192                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8980                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2091747                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2089864                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     122837155                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    363903404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              363903404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   8279930688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              8279930688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           195569                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         125139074                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               125139074    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           125139074                       # Request fanout histogram
system.membus.respLayer1.occupancy       643807654680                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             60.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        298502134697                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              27.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3900                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1951                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6326981.804203                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   8083992.123202                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1951    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     70512500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1951                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1060430137500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  12343941500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     39539554                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        39539554                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     39539554                       # number of overall hits
system.cpu2.icache.overall_hits::total       39539554                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        36484                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         36484                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        36484                       # number of overall misses
system.cpu2.icache.overall_misses::total        36484                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2085563500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2085563500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2085563500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2085563500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     39576038                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     39576038                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     39576038                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     39576038                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000922                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000922                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000922                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000922                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 57163.784125                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 57163.784125                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 57163.784125                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 57163.784125                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          430                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    20.476190                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        34973                       # number of writebacks
system.cpu2.icache.writebacks::total            34973                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1511                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1511                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1511                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1511                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        34973                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        34973                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        34973                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        34973                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1985326000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1985326000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1985326000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1985326000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000884                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000884                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000884                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000884                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 56767.391988                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 56767.391988                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 56767.391988                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 56767.391988                       # average overall mshr miss latency
system.cpu2.icache.replacements                 34973                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     39539554                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       39539554                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        36484                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        36484                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2085563500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2085563500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     39576038                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     39576038                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000922                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000922                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 57163.784125                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 57163.784125                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1511                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1511                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        34973                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        34973                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1985326000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1985326000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000884                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000884                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 56767.391988                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 56767.391988                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           39719883                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            35005                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1134.691701                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         79187049                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        79187049                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     70323219                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        70323219                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     70323219                       # number of overall hits
system.cpu2.dcache.overall_hits::total       70323219                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     82063645                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      82063645                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     82063645                       # number of overall misses
system.cpu2.dcache.overall_misses::total     82063645                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 6987833436720                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 6987833436720                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 6987833436720                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 6987833436720                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    152386864                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    152386864                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    152386864                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    152386864                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.538522                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.538522                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.538522                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.538522                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85151.389957                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85151.389957                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85151.389957                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85151.389957                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   1448977615                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       379352                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         27019276                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5908                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.627551                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    64.209885                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     34851548                       # number of writebacks
system.cpu2.dcache.writebacks::total         34851548                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     47134515                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     47134515                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     47134515                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     47134515                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     34929130                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     34929130                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     34929130                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     34929130                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 3595282671737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 3595282671737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 3595282671737                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 3595282671737                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.229214                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.229214                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.229214                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.229214                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 102930.782179                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 102930.782179                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 102930.782179                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 102930.782179                       # average overall mshr miss latency
system.cpu2.dcache.replacements              34851542                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     62522699                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       62522699                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     77180600                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     77180600                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 6537914322000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 6537914322000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    139703299                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    139703299                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.552461                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.552461                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 84709.296404                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 84709.296404                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     42885452                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     42885452                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     34295148                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     34295148                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 3537480235500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 3537480235500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.245486                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.245486                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 103148.125662                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103148.125662                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      7800520                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7800520                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      4883045                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4883045                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 449919114720                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 449919114720                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     12683565                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     12683565                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.384990                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.384990                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 92139.047402                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 92139.047402                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      4249063                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      4249063                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       633982                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       633982                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  57802436237                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  57802436237                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.049985                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.049985                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 91173.623600                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 91173.623600                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         6702                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6702                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         2407                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2407                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     91350000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     91350000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         9109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.264244                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.264244                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 37951.807229                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37951.807229                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          627                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          627                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1780                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1780                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     53489000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     53489000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.195411                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.195411                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data        30050                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        30050                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         3350                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3350                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         3011                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3011                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     23331500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     23331500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         6361                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6361                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.473353                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.473353                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7748.754567                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7748.754567                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2864                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2864                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     20950500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     20950500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.450244                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.450244                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7315.118715                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7315.118715                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      5991000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      5991000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      5508000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      5508000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         2397                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           2397                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        98795                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        98795                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   2196303500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   2196303500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       101192                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       101192                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.976312                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.976312                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 22230.917557                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 22230.917557                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data           10                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total           10                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        98785                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        98785                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   2097508500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   2097508500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.976214                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.976214                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 21233.066761                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 21233.066761                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.885866                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          105416980                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         34977082                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.013887                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.885866                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.996433                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996433                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        339984107                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       339984107                       # Number of data accesses
system.cpu3.numPwrStateTransitions               4170                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         2086                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5359294.103547                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   7787385.092479                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         2086    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     70608500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           2086                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1061594591500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  11179487500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     39548042                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        39548042                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     39548042                       # number of overall hits
system.cpu3.icache.overall_hits::total       39548042                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        38090                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         38090                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        38090                       # number of overall misses
system.cpu3.icache.overall_misses::total        38090                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2033651500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2033651500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2033651500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2033651500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     39586132                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     39586132                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     39586132                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     39586132                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000962                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000962                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000962                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000962                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 53390.693095                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53390.693095                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 53390.693095                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53390.693095                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          430                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    20.476190                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        36233                       # number of writebacks
system.cpu3.icache.writebacks::total            36233                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1857                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1857                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1857                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1857                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        36233                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        36233                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        36233                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        36233                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1909233500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1909233500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1909233500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1909233500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000915                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000915                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000915                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000915                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 52693.221649                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52693.221649                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 52693.221649                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52693.221649                       # average overall mshr miss latency
system.cpu3.icache.replacements                 36233                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     39548042                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       39548042                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        38090                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        38090                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2033651500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2033651500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     39586132                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     39586132                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000962                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000962                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 53390.693095                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53390.693095                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1857                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1857                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        36233                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        36233                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1909233500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1909233500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000915                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000915                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 52693.221649                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52693.221649                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           39769870                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            36265                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1096.646077                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         79208497                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        79208497                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     70487691                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        70487691                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     70487691                       # number of overall hits
system.cpu3.dcache.overall_hits::total       70487691                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     81900780                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      81900780                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     81900780                       # number of overall misses
system.cpu3.dcache.overall_misses::total     81900780                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 7038056203185                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 7038056203185                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 7038056203185                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 7038056203185                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    152388471                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    152388471                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    152388471                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    152388471                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.537447                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.537447                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.537447                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.537447                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 85933.933757                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 85933.933757                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 85933.933757                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 85933.933757                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   1447265035                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       381561                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         26988283                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6015                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    53.625680                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    63.434913                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     34836209                       # number of writebacks
system.cpu3.dcache.writebacks::total         34836209                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     46985960                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     46985960                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     46985960                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     46985960                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     34914820                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     34914820                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     34914820                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     34914820                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 3597458198242                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 3597458198242                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 3597458198242                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 3597458198242                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.229117                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.229117                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.229117                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.229117                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 103035.278379                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 103035.278379                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 103035.278379                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 103035.278379                       # average overall mshr miss latency
system.cpu3.dcache.replacements              34836202                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     62781746                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       62781746                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     76939391                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     76939391                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 6568364406500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 6568364406500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    139721137                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    139721137                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.550664                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.550664                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 85370.631625                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 85370.631625                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     42657895                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     42657895                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     34281496                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     34281496                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 3537512552500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 3537512552500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.245357                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.245357                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 103190.145275                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 103190.145275                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      7705945                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7705945                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      4961389                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4961389                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 469691796685                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 469691796685                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     12667334                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12667334                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.391668                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.391668                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 94669.415497                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 94669.415497                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      4328065                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      4328065                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       633324                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       633324                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  59945645742                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  59945645742                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.049997                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.049997                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 94652.414470                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 94652.414470                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         7232                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         7232                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         2326                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2326                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     62497000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     62497000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         9558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         9558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.243356                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.243356                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26868.873603                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26868.873603                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          435                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          435                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1891                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1891                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     45114000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     45114000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.197845                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.197845                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 23857.218403                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23857.218403                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         3103                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3103                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3375                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3375                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     24590500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     24590500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         6478                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6478                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.520994                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.520994                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7286.074074                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7286.074074                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3205                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3205                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     21977500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     21977500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.494751                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.494751                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6857.254290                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6857.254290                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      6927000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      6927000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      6335000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      6335000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         2334                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           2334                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        98922                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        98922                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   2176528998                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   2176528998                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       101256                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       101256                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.976950                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.976950                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 22002.476679                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 22002.476679                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data           26                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total           26                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        98896                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        98896                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   2077596498                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   2077596498                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.976693                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.976693                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 21007.892109                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 21007.892109                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.891831                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          105568208                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         34961947                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             3.019517                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.891831                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.996620                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.996620                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        339973449                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       339973449                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1488                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          744                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    585087.365591                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   512376.493106                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          744    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1750500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            744                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1072338774000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    435305000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     40127398                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        40127398                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     40127398                       # number of overall hits
system.cpu0.icache.overall_hits::total       40127398                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       168876                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        168876                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       168876                       # number of overall misses
system.cpu0.icache.overall_misses::total       168876                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12012746498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12012746498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12012746498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12012746498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     40296274                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     40296274                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     40296274                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     40296274                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004191                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004191                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004191                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004191                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71133.532876                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71133.532876                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71133.532876                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71133.532876                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        12976                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              208                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    62.384615                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       155125                       # number of writebacks
system.cpu0.icache.writebacks::total           155125                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13747                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13747                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13747                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13747                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       155129                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       155129                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       155129                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       155129                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11049200998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11049200998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11049200998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11049200998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003850                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003850                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003850                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003850                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71225.889408                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71225.889408                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71225.889408                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71225.889408                       # average overall mshr miss latency
system.cpu0.icache.replacements                155125                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     40127398                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       40127398                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       168876                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       168876                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12012746498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12012746498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     40296274                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     40296274                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004191                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004191                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71133.532876                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71133.532876                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13747                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13747                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       155129                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       155129                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11049200998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11049200998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71225.889408                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71225.889408                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           40282710                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           155161                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           259.618783                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         80747677                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        80747677                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     71474991                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        71474991                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     71474991                       # number of overall hits
system.cpu0.dcache.overall_hits::total       71474991                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     81681558                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      81681558                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     81681558                       # number of overall misses
system.cpu0.dcache.overall_misses::total     81681558                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 7046530655352                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 7046530655352                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 7046530655352                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 7046530655352                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    153156549                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    153156549                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    153156549                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    153156549                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.533321                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.533321                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.533321                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.533321                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86268.318429                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86268.318429                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86268.318429                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86268.318429                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1449634780                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       376930                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         27110924                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5955                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.470504                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.296390                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     34962677                       # number of writebacks
system.cpu0.dcache.writebacks::total         34962677                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     46629322                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     46629322                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     46629322                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     46629322                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35052236                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35052236                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35052236                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35052236                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3610446957506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3610446957506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3610446957506                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3610446957506                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.228865                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.228865                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.228865                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.228865                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 103001.901434                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 103001.901434                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 103001.901434                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 103001.901434                       # average overall mshr miss latency
system.cpu0.dcache.replacements              34962671                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     63293326                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       63293326                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     76808815                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     76808815                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 6604339334500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 6604339334500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    140102141                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    140102141                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.548234                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.548234                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 85984.132609                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85984.132609                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     42421371                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     42421371                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     34387444                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     34387444                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3550104586500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3550104586500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.245446                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.245446                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 103238.396739                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 103238.396739                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      8181665                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8181665                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4872743                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4872743                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 442191320852                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 442191320852                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     13054408                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13054408                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.373264                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.373264                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 90747.925932                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 90747.925932                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4207951                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4207951                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       664792                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       664792                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  60342371006                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  60342371006                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050925                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050925                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 90768.798370                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 90768.798370                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         9261                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9261                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1447                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1447                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     59800500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     59800500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        10708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        10708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.135133                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.135133                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41327.228749                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41327.228749                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1048                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1048                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          399                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          399                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2118000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2118000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.037262                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037262                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5308.270677                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5308.270677                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         6101                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         6101                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2810                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2810                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     18183500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18183500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         8911                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8911                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.315341                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.315341                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6470.996441                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6470.996441                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2673                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2673                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     15572500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     15572500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.299966                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.299966                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5825.851104                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5825.851104                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1313000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1313000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1251000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1251000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         4811                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           4811                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        98245                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        98245                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2353084500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2353084500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       103056                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       103056                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.953317                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.953317                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23951.188356                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23951.188356                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        98239                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        98239                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2254836000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2254836000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.953258                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.953258                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 22952.554484                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 22952.554484                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.929881                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          106697511                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35096543                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.040115                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.929881                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997809                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997809                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        341654959                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       341654959                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               25918                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3183414                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16830                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             3173527                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               15551                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             3180506                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               17491                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             3166844                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12780081                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              25918                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3183414                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16830                       # number of overall hits
system.l2.overall_hits::.cpu1.data            3173527                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              15551                       # number of overall hits
system.l2.overall_hits::.cpu2.data            3180506                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              17491                       # number of overall hits
system.l2.overall_hits::.cpu3.data            3166844                       # number of overall hits
system.l2.overall_hits::total                12780081                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            129204                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          31788783                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19133                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          31648391                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             19422                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          31672438                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             18742                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          31668651                       # number of demand (read+write) misses
system.l2.demand_misses::total              126964764                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           129204                       # number of overall misses
system.l2.overall_misses::.cpu0.data         31788783                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19133                       # number of overall misses
system.l2.overall_misses::.cpu1.data         31648391                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            19422                       # number of overall misses
system.l2.overall_misses::.cpu2.data         31672438                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            18742                       # number of overall misses
system.l2.overall_misses::.cpu3.data         31668651                       # number of overall misses
system.l2.overall_misses::total             126964764                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10506039500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3505034124824                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1688630500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3487651939317                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1743738500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 3489905987819                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1643401500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 3492231219307                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     13990405081267                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10506039500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3505034124824                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1688630500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3487651939317                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1743738500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 3489905987819                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1643401500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 3492231219307                       # number of overall miss cycles
system.l2.overall_miss_latency::total    13990405081267                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          155122                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        34972197                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35963                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        34821918                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           34973                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        34852944                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           36233                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        34835495                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139744845                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         155122                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       34972197                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35963                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       34821918                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          34973                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       34852944                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          36233                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       34835495                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139744845                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.832919                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.908973                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.532019                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.908864                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.555343                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.908745                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.517263                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.909091                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.908547                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.832919                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.908973                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.532019                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.908864                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.555343                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.908745                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.517263                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.909091                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.908547                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81313.577753                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110260.091581                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88257.487064                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110199.976337                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89781.613634                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 110187.475553                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87685.492477                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 110274.075751                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110191.242361                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81313.577753                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110260.091581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88257.487064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110199.976337                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89781.613634                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 110187.475553                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87685.492477                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 110274.075751                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110191.242361                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4446900                       # number of writebacks
system.l2.writebacks::total                   4446900                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            839                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         501425                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5597                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         508800                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4898                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         504732                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5433                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         505775                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2037499                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           839                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        501425                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5597                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        508800                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4898                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        504732                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5433                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        505775                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2037499                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       128365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     31287358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     31139591                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        14524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     31167706                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        13309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     31162876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         124927265                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       128365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     31287358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     31139591                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        14524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     31167706                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        13309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     31162876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        124927265                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9170259011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3161332285014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1143368001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 3144929613990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1238420001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 3147080502010                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1121031503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 3149491602518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 12615507082048                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9170259011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3161332285014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1143368001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 3144929613990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1238420001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 3147080502010                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1121031503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 3149491602518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 12615507082048                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.827510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.894635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.376387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.894253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.415292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.894263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.367317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.894573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.893967                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.827510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.894635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.376387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.894253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.415292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.894263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.367317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.894573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.893967                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71438.935933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101041.842044                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84468.676197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100994.570352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85267.144106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 100972.477795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84231.084454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 101065.498657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100982.816538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71438.935933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101041.842044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84468.676197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100994.570352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85267.144106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 100972.477795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84231.084454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 101065.498657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100982.816538                       # average overall mshr miss latency
system.l2.replacements                      235728978                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5252796                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5252796                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5252796                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5252796                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    116207510                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        116207510                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    116207510                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    116207510                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            8553                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            8545                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            8826                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            8550                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                34474                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3706                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          3743                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          3671                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3894                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              15014                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     57840500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     54896000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     56968000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     59046500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    228751000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        12259                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        12288                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data        12497                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data        12444                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            49488                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.302309                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.304606                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.293751                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.312922                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.303387                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15607.258500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 14666.310446                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 15518.387360                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 15163.456600                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15235.846543                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           69                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           62                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           73                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           82                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             286                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3637                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3681                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         3598                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3812                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         14728                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     75499480                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     75987490                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     74391491                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     79694986                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    305573447                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.296680                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.299561                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.287909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.306332                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.297608                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20758.724223                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20643.164901                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20675.789605                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20906.344701                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20747.789720                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           371                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           430                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           355                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1204                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          239                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          377                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          319                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          348                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1283                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1183000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2181500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1313000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1517500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      6195000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          287                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          748                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          749                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          703                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2487                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.832753                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.504011                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.425901                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.495021                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.515883                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4949.790795                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5786.472149                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4115.987461                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4360.632184                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4828.526890                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            23                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          235                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          367                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          317                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          341                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1260                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4934000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      7807500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      6429500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      7241500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     26412500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.818815                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.490642                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.423231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.485064                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.506634                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20995.744681                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21273.841962                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20282.334385                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21236.070381                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20962.301587                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           100662                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           100694                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           100829                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            99573                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                401758                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         545806                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         515209                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         514913                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         514130                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2090058                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  59310740000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  56321172000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  56568591500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  58701636500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  230902140000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       646468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       615903                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       615742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       613703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2491816                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.844289                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.836510                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.836248                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.837751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.838769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108666.339322                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109317.135376                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 109860.484198                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 114176.641122                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110476.426970                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       545804                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       515206                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       514911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       514129                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2090050                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  53852671503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  51169064501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  51419442003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  53560323003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 210001501010                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.844286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.836505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.836245                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.837749                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.838766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98666.685299                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99317.679726                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 99860.834208                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 104176.817497                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100476.783335                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         25918                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16830                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         15551                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         17491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              75790                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       129204                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19133                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        19422                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        18742                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           186501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10506039500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1688630500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1743738500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1643401500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15581810000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       155122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35963                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        34973                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        36233                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         262291                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.832919                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.532019                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.555343                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.517263                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.711046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81313.577753                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88257.487064                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89781.613634                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87685.492477                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83548.131109                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          839                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5597                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4898                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5433                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         16767                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       128365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13536                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        14524                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        13309                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       169734                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9170259011                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1143368001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1238420001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1121031503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12673078516                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.827510                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.376387                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.415292                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.367317                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.647121                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71438.935933                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84468.676197                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85267.144106                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84231.084454                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74664.348428                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3082752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3072833                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      3079677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      3067271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12302533                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     31242977                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     31133182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     31157525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     31154521                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       124688205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3445723384824                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 3431330767317                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 3433337396319                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 3433529582807                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 13743921131267                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34325729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     34206015                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     34237202                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     34221792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136990738                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.910191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.910167                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.910049                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.910371                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.910194                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110287.933983                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110214.586075                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 110192.879451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 110209.673351                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110226.313157                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       501423                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       508797                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       504730                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       505774                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2020724                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     30741554                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     30624385                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     30652795                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     30648747                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    122667481                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 3107479613511                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 3093760549489                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 3095661060007                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 3095931279515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 12392832502522                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.895583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.895292                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.895307                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.895592                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.895444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101084.012002                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101022.781339                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 100991.151378                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 101013.306662                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101027.855154                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   259210687                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 235729042                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.099613                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.050412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.247536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.549444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.015196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.363587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.014532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.369959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.015021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.374314                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.469538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.133585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.130681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.130781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.130849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4415843314                       # Number of tag accesses
system.l2.tags.data_accesses               4415843314                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8215360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    2002386752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        866304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1992929600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        929536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    1994729536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        851776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    1994420288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         7995329152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8215360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       866304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       929536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       851776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10862976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    284601600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       284601600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         128365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       31287293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       31139525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          14524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       31167649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          13309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       31162817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           124927018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4446900                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4446900                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7658052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1866550275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           807536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1857734670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           866479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1859412504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           793994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1859124234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7452947744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7658052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       807536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       866479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       793994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10126061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      265295001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            265295001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      265295001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7658052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1866550275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          807536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1857734670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          866479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1859412504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          793994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1859124234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7718242745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3410572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    128366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  30994338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  30850679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     14524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  30872553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     13309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  30875420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002318770250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       213052                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       213052                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           173737174                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3222026                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   124927019                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4446900                       # Number of write requests accepted
system.mem_ctrls.readBursts                 124927019                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4446900                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1164294                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1036328                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4125522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4598641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3853004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3801567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3277009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2857409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2675605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2595066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          26257496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          18357905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         15216068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         11705480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          7887039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          6624316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5447906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4482692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            169879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            170326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            252995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            206324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            217445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            260306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            258333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            271890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            213502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           214148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           254660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           178350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           169812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           169923                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 5099939691545                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               618813625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            7420490785295                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41207.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59957.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 94768410                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3074707                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             124927019                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4446900                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  902876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2177838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4573236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 8563501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                13766655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                20501388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                19565129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                15424171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                13200832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                10491033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                7398133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4498175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1631460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 731224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 255326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  81703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  73241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 121450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 158473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 186147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 203428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 214196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 221364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 227573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 232153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 238037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 238335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 231223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 229100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 227422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 227730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  57321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  30329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     29330176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    277.498850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.226554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.598549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     12768081     43.53%     43.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      7087207     24.16%     67.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2398509      8.18%     75.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1329498      4.53%     80.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       902803      3.08%     83.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       680565      2.32%     85.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       527574      1.80%     87.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       439143      1.50%     89.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3196796     10.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     29330176                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       213052                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     580.903639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    154.131934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1772.589185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       191512     89.89%     89.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047         8753      4.11%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071         3520      1.65%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095         1808      0.85%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         1159      0.54%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         1458      0.68%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167          994      0.47%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191          598      0.28%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215          550      0.26%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239          392      0.18%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263          506      0.24%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          440      0.21%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          445      0.21%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          184      0.09%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          131      0.06%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383          185      0.09%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407          157      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431          127      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455           82      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479           43      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        213052                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       213052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.008134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.007618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.134931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           212168     99.59%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              231      0.11%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              483      0.23%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              149      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        213052                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             7920814400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                74514816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               218276160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              7995329216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            284601600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7383.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       203.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7452.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    265.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        59.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    57.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1072774133000                       # Total gap between requests
system.mem_ctrls.avgGap                       8292.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8215424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1983637632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       866304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1974443456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       929536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   1975843392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       851776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   1976026880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    218276160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7658111.955555555411                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1849073044.204305410385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 807536.290220151772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1840502576.125350236893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 866478.803129246808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1841807544.270465135574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 793993.830270390026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1841978584.943046569824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 203468898.319643318653                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       128366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     31287293                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     31139525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        14524                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     31167649                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        13309                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     31162817                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4446900                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3861213000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1860335183004                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    575924500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1849959719249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    630051500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 1851017394508                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    563313000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 1853547986534                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26938675106000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30079.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59459.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42547.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59408.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43380.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     59389.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42325.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     59479.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6057854.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         147000083580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          78132408750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        685289360280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8901629460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     84683869920.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     487156473600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1708215840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1492872041430.003418                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1391.599658                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    623630000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35822280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1036328169000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          62417344500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          33175609170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        198376489080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8901519840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     84683869920.000137                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     485211579450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3346021440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       876112433400.001709                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        816.679346                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4774284000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35822280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1032177515000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               4100                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2051                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5513984.885422                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7823130.629368                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2051    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     70408000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2051                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1061464896000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  11309183000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     39679204                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        39679204                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     39679204                       # number of overall hits
system.cpu1.icache.overall_hits::total       39679204                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37826                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37826                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37826                       # number of overall misses
system.cpu1.icache.overall_misses::total        37826                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2067207500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2067207500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2067207500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2067207500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     39717030                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     39717030                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     39717030                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     39717030                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000952                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000952                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000952                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000952                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 54650.438852                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54650.438852                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 54650.438852                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54650.438852                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1470                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    63.913043                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35963                       # number of writebacks
system.cpu1.icache.writebacks::total            35963                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1863                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1863                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1863                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1863                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35963                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35963                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35963                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35963                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1946680500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1946680500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1946680500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1946680500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000905                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000905                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000905                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000905                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 54130.092039                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54130.092039                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 54130.092039                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54130.092039                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35963                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     39679204                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       39679204                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37826                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37826                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2067207500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2067207500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     39717030                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     39717030                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000952                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000952                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 54650.438852                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54650.438852                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1863                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1863                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35963                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35963                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1946680500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1946680500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000905                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000905                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 54130.092039                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54130.092039                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           39992968                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35995                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1111.070093                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         79470023                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        79470023                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     70700397                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        70700397                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     70700397                       # number of overall hits
system.cpu1.dcache.overall_hits::total       70700397                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     81889587                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      81889587                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     81889587                       # number of overall misses
system.cpu1.dcache.overall_misses::total     81889587                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 7011637553885                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 7011637553885                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 7011637553885                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 7011637553885                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    152589984                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    152589984                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    152589984                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    152589984                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.536664                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.536664                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.536664                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.536664                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85623.066506                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85623.066506                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85623.066506                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85623.066506                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   1443047418                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       389133                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         26943984                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6002                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.557314                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.833889                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     34820742                       # number of writebacks
system.cpu1.dcache.writebacks::total         34820742                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     46990507                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     46990507                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     46990507                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     46990507                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     34899080                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     34899080                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     34899080                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     34899080                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3592884837211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3592884837211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3592884837211                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3592884837211                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.228711                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.228711                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.228711                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.228711                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102950.703492                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102950.703492                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102950.703492                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102950.703492                       # average overall mshr miss latency
system.cpu1.dcache.replacements              34820732                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     62865486                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       62865486                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     77027430                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     77027430                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 6573023793500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 6573023793500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    139892916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    139892916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.550617                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.550617                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85333.546679                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85333.546679                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     42762672                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     42762672                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     34264758                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     34264758                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 3535351306500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 3535351306500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.244936                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.244936                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103177.477760                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103177.477760                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7834911                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7834911                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4862157                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4862157                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 438613760385                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 438613760385                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12697068                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12697068                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.382935                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.382935                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 90209.707417                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 90209.707417                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4227835                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4227835                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       634322                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       634322                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  57533530711                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  57533530711                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049958                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049958                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90700.828146                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90700.828146                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         7137                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7137                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2230                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2230                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     61641000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     61641000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         9367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.238070                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.238070                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27641.704036                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27641.704036                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          389                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          389                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1841                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1841                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     44888500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     44888500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.196541                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.196541                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24382.672461                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24382.672461                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         3121                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3121                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3276                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3276                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     25842000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     25842000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         6397                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         6397                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.512115                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.512115                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7888.278388                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7888.278388                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3125                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3125                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     23257000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     23257000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.488510                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.488510                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7442.240000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7442.240000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      6196500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      6196500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      5656500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      5656500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2308                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2308                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        99301                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        99301                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2209046999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2209046999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       101609                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       101609                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.977285                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.977285                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22245.969316                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22245.969316                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data           32                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total           32                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        99269                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        99269                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2109738999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2109738999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.976971                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.976971                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21252.747575                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21252.747575                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.895481                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          105765390                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         34947172                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.026436                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.895481                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996734                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996734                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        340361857                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       340361857                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1072774079000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         137493944                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           35                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9699696                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    134480274                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       231282078                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          235471                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10190                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         245661                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1677                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1677                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2749303                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2749303                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        262299                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    137231682                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       465376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    105105767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       107889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    104663813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       104919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    104755407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       108699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    104708640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             420020510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19855744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4475826176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4603264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4457123264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4476544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   4461080576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4637824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   4458983040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17886586432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       236422780                       # Total snoops (count)
system.tol2bus.snoopTraffic                 316609024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        376220497                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.420903                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.594510                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              235277561     62.54%     62.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1              126381358     33.59%     96.13% # Request fanout histogram
system.tol2bus.snoop_fanout::2               12092514      3.21%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::3                2090479      0.56%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 378585      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          376220497                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       279850682860                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             26.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       52801326860                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          54970482                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       52780084944                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          57133348                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       52979950962                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         233267059                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       52758700484                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          56821026                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
