// Seed: 1781595927
module module_0 (
    input  tri1 id_0,
    output tri0 id_1
);
  id_3 :
  assert property (@(posedge id_0) 1 ? 1 : 1)
  else $display(1 & 1 & id_3, id_0, id_3, 1'b0);
endmodule
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output wor id_2,
    output uwire id_3,
    input wor id_4,
    input wor id_5,
    input logic module_1,
    input tri1 id_7,
    output wor id_8,
    input supply0 id_9,
    output tri id_10,
    input logic id_11,
    output logic id_12,
    output logic id_13,
    input tri0 id_14,
    input tri0 id_15,
    input tri0 id_16,
    input tri1 id_17
);
  always @(posedge id_7 or id_14) begin
    if (id_4) begin
      id_12 <= id_11;
      id_13 <= (id_6);
    end
  end
  module_0(
      id_5, id_8
  );
  supply1 id_19 = 1;
endmodule
