{"name":"LSB","timePeriod":500,"clockEnabled":true,"projectId":"oBCR9RSGfxel6JIiDTig","focussedCircuit":47726825836,"orderedTabs":["47726825836"],"scopes":[{"layout":{"width":100,"height":100,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":-10,"y":0,"type":0,"bitWidth":4,"label":"","connections":[3]},{"x":20,"y":0,"type":1,"bitWidth":4,"label":"","connections":[4]},{"x":20,"y":20,"type":1,"bitWidth":1,"label":"","connections":[5]},{"x":40,"y":0,"type":1,"bitWidth":4,"label":"","connections":[0]},{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[1]},{"x":10,"y":0,"type":0,"bitWidth":1,"label":"","connections":[2]}],"id":47726825836,"name":"LSB","Input":[{"x":720,"y":260,"objectType":"Input","label":"InputA","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":3},"values":{"state":0},"constructorParamaters":["RIGHT",4,{"x":0,"y":20,"id":"G1ypnJ8kz8rrqoQ9Fb0W"}]}}],"Output":[{"x":880,"y":260,"objectType":"Output","label":"OutputA","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":4},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"35JLwQYxM6oU1qNMpvpd"}]}},{"x":850,"y":280,"objectType":"Output","label":"OutputB","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":5},"constructorParamaters":["LEFT",1,{"x":100,"y":40,"id":"Pc4S5K4GnELbitdUXmLe"}]}}],"LSB":[{"x":790,"y":260,"objectType":"LSB","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"nodes":{"inp1":0,"output1":1,"enable":2},"constructorParamaters":["RIGHT",4]}}],"restrictedCircuitElementsUsed":[],"nodes":[]}]}