-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Tool Version Limit: 2022.04
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity clefia_ClefiaKeySet128_con128_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 8; 
             AddressWidth     : integer := 8; 
             AddressRange    : integer := 240
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of clefia_ClefiaKeySet128_con128_ROM_AUTO_1R is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "11110101", 1 => "01101011", 2 => "01111010", 3 => "11101011", 
    4 => "10011001", 5 => "01001010", 6 => "10001010", 7 => "01000010", 
    8 => "10010110", 9 => "10100100", 10 => "10111101", 11 => "01110101", 
    12 => "11111010", 13 => "10000101", 14 => "01000101", 15 => "00100001", 
    16 => "01110011", 17 => "01011011", 18 => "01110110", 19 => "10001010", 
    20 => "00011111", 21 => "01111010", 22 => "10111010", 23 => "11000100", 
    24 => "11010101", 25 => "10111100", 26 => "00111011", 27 => "01000101", 
    28 => "10111001", 29 => "10011101", 30 => "01011101", 31 => "01100010", 
    32 => "01010010", 33 => "11010111", 34 => "00110101", 35 => "10010010", 
    36 => "00111110", 37 => "11110110", 38 => "00110110", 39 => "11100101", 
    40 => "11000101", 41 => "01111010", 42 => "00011010", 43 => "11001001", 
    44 => "10101001", 45 => "01011011", 46 => "10011011", 47 => "01110010", 
    48 => "01011010", 49 => "10110100", 50 => "00100101", 51 => "01010100", 
    52 => "00110110", 53 => "10010101", 54 => "01010101", 55 => "11101101", 
    56 => "00010101", 57 => "01010011", 58 => "10111010", 59 => "10011010", 
    60 => "01111001", 61 => "01110010", 62 => "10110010", 63 => "10100010", 
    64 => "11100110", 65 => "10111000", 66 => "01011101", 67 => "01001101", 
    68 => "10001010", 69 => "10011001", 70 => "01011001", 71 => "01010001", 
    72 => "01001011", 73 => "01010101", 74 => "00000110", 75 => "10010110", 
    76 => "00100111", 77 => "01110100", 78 => "10110100", 79 => "11111100", 
    80 => "11001001", 81 => "10111011", 82 => "00000011", 83 => "01001011", 
    84 => "10100101", 85 => "10011010", 86 => "01011010", 87 => "01111110", 
    88 => "10001000", 89 => "11001100", 90 => "10000001", 91 => "10100101", 
    92 => "11100100", 93 => "11101101", 94 => "00101101", 95 => "00111111", 
    96 => "01111100", 97 => "01101111", 98 => "01101000", 99 => "11100010", 
    100 => "00010000", 101 => "01001110", 102 => "10001110", 103 => "11001011", 
    104 => "11010010", 105 => "00100110", 106 => "00110100", 107 => "01110001", 
    108 => "10111110", 109 => "00000111", 110 => "11000111", 111 => "01100101", 
    112 => "01010001", 113 => "00011010", 114 => "00110010", 115 => "00001000", 
    116 => "00111101", 117 => "00111011", 118 => "11111011", 119 => "11100110", 
    120 => "00010000", 121 => "10000100", 122 => "10110001", 123 => "00110100", 
    124 => "01111100", 125 => "10100101", 126 => "01100101", 127 => "10100111", 
    128 => "00110000", 129 => "01001011", 130 => "11110000", 131 => "10101010", 
    132 => "01011100", 133 => "01101010", 134 => "10101010", 135 => "10000111", 
    136 => "11110100", 137 => "00110100", 138 => "01111000", 139 => "01010101", 
    140 => "10011000", 141 => "00010101", 142 => "11010101", 143 => "01000011", 
    144 => "01000010", 145 => "00010011", 146 => "00010100", 147 => "00011010", 
    148 => "00101110", 149 => "00110010", 150 => "11110010", 151 => "11110101", 
    152 => "11001101", 153 => "00011000", 154 => "00001010", 155 => "00001101", 
    156 => "10100001", 157 => "00111001", 158 => "11111001", 159 => "01111010", 
    160 => "01011110", 161 => "10000101", 162 => "00101101", 163 => "00110110", 
    164 => "00110010", 165 => "10100100", 166 => "01100100", 167 => "11101001", 
    168 => "11000011", 169 => "01010011", 170 => "00010110", 171 => "10011011", 
    172 => "10101111", 173 => "01110010", 174 => "10110010", 175 => "01110100", 
    176 => "10001101", 177 => "10111000", 178 => "10001011", 179 => "01001101", 
    180 => "11100001", 181 => "10011001", 182 => "01011001", 183 => "00111010", 
    184 => "01111110", 185 => "11010101", 186 => "01101101", 187 => "10010110", 
    188 => "00010010", 189 => "11110100", 190 => "00110100", 191 => "11001001", 
    192 => "11010011", 193 => "01111011", 194 => "00110110", 195 => "11001011", 
    196 => "10111111", 197 => "01011010", 198 => "10011010", 199 => "01100100", 
    200 => "10000101", 201 => "10101100", 202 => "10011011", 203 => "01100101", 
    204 => "11101001", 205 => "10001101", 206 => "01001101", 207 => "00110010", 
    208 => "01111010", 209 => "11011111", 210 => "01100101", 211 => "10000010", 
    212 => "00010110", 213 => "11111110", 214 => "00111110", 215 => "11001101", 
    216 => "11010001", 217 => "01111110", 218 => "00110010", 219 => "11000001", 
    220 => "10111101", 221 => "01011111", 222 => "10011111", 223 => "01100110", 
    224 => "01010000", 225 => "10110110", 226 => "00110001", 227 => "01010000", 
    228 => "00111100", 229 => "10010111", 230 => "01010111", 231 => "11100111", 
    232 => "00010000", 233 => "01010010", 234 => "10110000", 235 => "10011000", 
    236 => "01111100", 237 => "01110011", 238 => "10110011", 239 => "10100111" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

