
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 3.2.1.217.3

// backanno -o es4finalproj_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui es4finalproj_impl_1.udb 
// Netlist created on Tue Dec  6 20:48:17 2022
// Netlist written on Tue Dec  6 20:48:27 2022
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( pll_in_clock, data, rgb, delete_me, VSYNC, HSYNC, pll_outcore_o, 
             continCLK, latch );
  input  pll_in_clock, data;
  output [5:0] rgb;
  output [2:0] delete_me;
  output VSYNC, HSYNC, pll_outcore_o, continCLK, latch;
  wire   \board_inst.snakePos_inst.n125[10] , 
         \board_inst.snakePos_inst.n125[9] , \board_inst.snakePos_inst.n13216 , 
         \board_inst.snakePos_inst.n20 , \board_inst.snakePos_inst.n9345 , 
         \board_inst.snakePos_inst.n21 , CLK, \board_inst.snakePos_inst.n9347 , 
         \board_inst.snakePos_inst.n125[8] , 
         \board_inst.snakePos_inst.n125[7] , \board_inst.snakePos_inst.n13213 , 
         \board_inst.snakePos_inst.n22 , \board_inst.snakePos_inst.n9343 , 
         \board_inst.snakePos_inst.n23 , \board_inst.snakePos_inst.n125[6] , 
         \board_inst.snakePos_inst.n125[5] , \board_inst.snakePos_inst.n13210 , 
         \board_inst.snakePos_inst.n24 , \board_inst.snakePos_inst.n9341 , 
         \board_inst.snakePos_inst.n25 , \board_inst.snakePos_inst.n125[4] , 
         \board_inst.snakePos_inst.n125[3] , \board_inst.snakePos_inst.n13207 , 
         \board_inst.snakePos_inst.n26 , \board_inst.snakePos_inst.n9339 , 
         \board_inst.snakePos_inst.n27 , \board_inst.snakePos_inst.n125[2] , 
         \board_inst.snakePos_inst.n125[1] , \board_inst.snakePos_inst.n13204 , 
         \board_inst.snakePos_inst.n28 , \board_inst.snakePos_inst.n9337 , 
         \board_inst.snakePos_inst.n29 , \board_inst.snakePos_inst.n125[0] , 
         \board_inst.snakePos_inst.n13192 , \board_inst.snakePos_inst.n30 , 
         VCC_net, \board_inst.snakePos_inst.n33[6] , 
         \board_inst.snakePos_inst.n33[5] , \board_inst.snakePos_inst.n13255 , 
         \board_inst.snakePos_inst.slow_test_counter[6] , 
         \board_inst.snakePos_inst.n9372 , 
         \board_inst.snakePos_inst.slow_test_counter[5] , 
         \board_inst.snakePos_inst.snakeCLK , 
         \board_inst.snakePos_inst.n33[4] , \board_inst.snakePos_inst.n33[3] , 
         \board_inst.snakePos_inst.n13252 , 
         \board_inst.snakePos_inst.slow_test_counter[4] , 
         \board_inst.snakePos_inst.n9370 , 
         \board_inst.snakePos_inst.slow_test_counter[3] , 
         \board_inst.snakePos_inst.n33[2] , \board_inst.snakePos_inst.n33[1] , 
         \board_inst.snakePos_inst.n13249 , 
         \board_inst.snakePos_inst.slow_test_counter[2] , 
         \board_inst.snakePos_inst.n9368 , 
         \board_inst.snakePos_inst.slow_test_counter[1] , 
         \board_inst.snakePos_inst.n33[0] , \board_inst.snakePos_inst.n13195 , 
         \board_inst.snakePos_inst.slow_test_counter[0] , 
         \board_inst.snakePos_inst.n125[29] , 
         \board_inst.snakePos_inst.n13246 , \board_inst.snakePos_inst.n9365 , 
         \board_inst.snakePos_inst.n125[28] , 
         \board_inst.snakePos_inst.n125[27] , 
         \board_inst.snakePos_inst.n13243 , \board_inst.snakePos_inst.n2 , 
         \board_inst.snakePos_inst.n9363 , \board_inst.snakePos_inst.n3 , 
         \board_inst.snakePos_inst.n125[26] , 
         \board_inst.snakePos_inst.n125[25] , 
         \board_inst.snakePos_inst.n13240 , \board_inst.snakePos_inst.n4 , 
         \board_inst.snakePos_inst.n9361 , \board_inst.snakePos_inst.n5 , 
         \board_inst.snakePos_inst.n125[24] , 
         \board_inst.snakePos_inst.n125[23] , 
         \board_inst.snakePos_inst.n13237 , \board_inst.snakePos_inst.n6 , 
         \board_inst.snakePos_inst.n9359 , \board_inst.snakePos_inst.n7 , 
         \board_inst.snakePos_inst.n125[22] , 
         \board_inst.snakePos_inst.n125[21] , 
         \board_inst.snakePos_inst.n13234 , \board_inst.snakePos_inst.n8 , 
         \board_inst.snakePos_inst.n9357 , 
         \board_inst.snakePos_inst.n9_adj_557 , 
         \board_inst.snakePos_inst.n125[20] , 
         \board_inst.snakePos_inst.n125[19] , 
         \board_inst.snakePos_inst.n13231 , 
         \board_inst.snakePos_inst.n10_adj_559 , 
         \board_inst.snakePos_inst.n9355 , 
         \board_inst.snakePos_inst.n11_adj_558 , 
         \board_inst.snakePos_inst.n125[18] , 
         \board_inst.snakePos_inst.n125[17] , 
         \board_inst.snakePos_inst.n13228 , 
         \board_inst.snakePos_inst.n12_adj_560 , 
         \board_inst.snakePos_inst.n9353 , \board_inst.snakePos_inst.n13 , 
         \board_inst.snakePos_inst.n125[16] , 
         \board_inst.snakePos_inst.n125[15] , 
         \board_inst.snakePos_inst.n13225 , \board_inst.snakePos_inst.n14 , 
         \board_inst.snakePos_inst.n9351 , \board_inst.snakePos_inst.n15 , 
         \board_inst.snakePos_inst.n125[14] , 
         \board_inst.snakePos_inst.n125[13] , 
         \board_inst.snakePos_inst.n13222 , \board_inst.snakePos_inst.n16 , 
         \board_inst.snakePos_inst.n9349 , \board_inst.snakePos_inst.n17 , 
         \board_inst.snakePos_inst.n125[12] , 
         \board_inst.snakePos_inst.n125[11] , 
         \board_inst.snakePos_inst.n13219 , \board_inst.snakePos_inst.n18 , 
         \board_inst.snakePos_inst.n19 , \display_inst.vga_init.n45[9] , 
         \display_inst.vga_init.n13270 , \display_inst.vga_init.n9395 , 
         \column_cnt[9] , \display_inst.vga_init.n5342 , \display_inst.clk , 
         \display_inst.vga_init.n45[8] , \display_inst.vga_init.n45[7] , 
         \display_inst.vga_init.n13267 , \column_cnt[8] , 
         \display_inst.vga_init.n9393 , \column_cnt[7] , 
         \display_inst.vga_init.n45[6] , \display_inst.vga_init.n45[5] , 
         \display_inst.vga_init.n13264 , \column_cnt[6] , 
         \display_inst.vga_init.n9391 , \column_cnt[5] , 
         \display_inst.vga_init.n45[4] , \display_inst.vga_init.n45[3] , 
         \display_inst.vga_init.n13261 , \column_cnt[4] , 
         \display_inst.vga_init.n9389 , \column_cnt[3] , 
         \display_inst.vga_init.n45[2] , \display_inst.vga_init.n45[1] , 
         \display_inst.vga_init.n13258 , \column_cnt[2] , 
         \display_inst.vga_init.n9387 , \column_cnt[1] , 
         \display_inst.vga_init.n45[0] , \display_inst.vga_init.n13198 , 
         \column_cnt[0] , \display_inst.vga_init.n35[9] , 
         \display_inst.vga_init.n13189 , \display_inst.vga_init.n9384 , 
         \row_cnt[9] , \display_inst.vga_init.n5682 , 
         \display_inst.vga_init.n35[8] , \display_inst.vga_init.n35[7] , 
         \display_inst.vga_init.n13186 , \row_cnt[8] , 
         \display_inst.vga_init.n9382 , \row_cnt[7] , 
         \display_inst.vga_init.n35[6] , \display_inst.vga_init.n35[5] , 
         \display_inst.vga_init.n13183 , \row_cnt[6] , 
         \display_inst.vga_init.n9380 , \row_cnt[5] , 
         \display_inst.vga_init.n35[4] , \display_inst.vga_init.n35[3] , 
         \display_inst.vga_init.n13180 , \row_cnt[4] , 
         \display_inst.vga_init.n9378 , \row_cnt[3] , 
         \display_inst.vga_init.n35[2] , \display_inst.vga_init.n35[1] , 
         \display_inst.vga_init.n13177 , \row_cnt[2] , 
         \display_inst.vga_init.n9376 , \row_cnt[1] , 
         \display_inst.vga_init.n35[0] , \display_inst.vga_init.n13174 , 
         \row_cnt[0] , \display_inst.pattern_gen_initial.n13057 , 
         \display_inst.pattern_gen_initial.n9319 , 
         \display_inst.pattern_gen_initial.n486 , 
         \display_inst.pattern_gen_initial.n508[9] , 
         \display_inst.pattern_gen_initial.n13093 , 
         \display_inst.pattern_gen_initial.n178 , 
         \display_inst.pattern_gen_initial.n508_adj_505[2] , 
         \display_inst.pattern_gen_initial.n9304 , 
         \display_inst.pattern_gen_initial.n13018 , 
         \display_inst.pattern_gen_initial.n9470 , 
         \display_inst.pattern_gen_initial.n225 , 
         \display_inst.pattern_gen_initial.n13015 , 
         \display_inst.pattern_gen_initial.n9468 , 
         \display_inst.pattern_gen_initial.n173 , 
         \display_inst.pattern_gen_initial.n226 , 
         \display_inst.pattern_gen_initial.n13012 , 
         \display_inst.pattern_gen_initial.n9466 , 
         \display_inst.pattern_gen_initial.n175 , 
         \display_inst.pattern_gen_initial.n174 , 
         \display_inst.pattern_gen_initial.n13054 , 
         \display_inst.pattern_gen_initial.n487_adj_363 , 
         \display_inst.pattern_gen_initial.n9317 , 
         \display_inst.pattern_gen_initial.n488_adj_362 , 
         \display_inst.pattern_gen_initial.n508[7] , 
         \display_inst.pattern_gen_initial.n508[8] , 
         \display_inst.pattern_gen_initial.n13036 , 
         \display_inst.pattern_gen_initial.n9301 , 
         \display_inst.pattern_gen_initial.n411_adj_364 , 
         \display_inst.pattern_gen_initial.n3200[9] , 
         \display_inst.pattern_gen_initial.n13009 , 
         \display_inst.pattern_gen_initial.n9464 , 
         \display_inst.pattern_gen_initial.n177_adj_380 , 
         \display_inst.pattern_gen_initial.n176_adj_381 , 
         \display_inst.pattern_gen_initial.n13006 , 
         \display_inst.pattern_gen_initial.n178_adj_367 , 
         \display_inst.pattern_gen_initial.n13168 , 
         \display_inst.pattern_gen_initial.n9461 , 
         \display_inst.pattern_gen_initial.n90[9] , n39_adj_609, 
         \display_inst.pattern_gen_initial.n13165 , 
         \display_inst.pattern_gen_initial.n90[8] , 
         \display_inst.pattern_gen_initial.n9459 , 
         \display_inst.pattern_gen_initial.n90[7] , n41, n40_adj_633, 
         \display_inst.pattern_gen_initial.n13162 , 
         \display_inst.pattern_gen_initial.n90[6] , 
         \display_inst.pattern_gen_initial.n9457 , 
         \display_inst.pattern_gen_initial.n90[5] , n43_adj_635, n42_adj_582, 
         \display_inst.pattern_gen_initial.n13051 , 
         \display_inst.pattern_gen_initial.n489_adj_369 , 
         \display_inst.pattern_gen_initial.n9315 , 
         \display_inst.pattern_gen_initial.n490_adj_370 , 
         \display_inst.pattern_gen_initial.n508[5] , 
         \display_inst.pattern_gen_initial.n508[6] , 
         \display_inst.pattern_gen_initial.n13033 , 
         \display_inst.pattern_gen_initial.n412_adj_397 , 
         \display_inst.pattern_gen_initial.n9299 , 
         \display_inst.pattern_gen_initial.n413_adj_396 , 
         \display_inst.pattern_gen_initial.n3200[7] , 
         \display_inst.pattern_gen_initial.n3200[8] , 
         \display_inst.pattern_gen_initial.n13159 , 
         \display_inst.pattern_gen_initial.n90[4] , 
         \display_inst.pattern_gen_initial.n9455 , 
         \display_inst.pattern_gen_initial.n90[3] , n45_adj_607, n44_adj_601, 
         \display_inst.pattern_gen_initial.n13156 , 
         \display_inst.pattern_gen_initial.n90[2] , n46, 
         \display_inst.pattern_gen_initial.n13072 , 
         \display_inst.pattern_gen_initial.n9452 , 
         \display_inst.pattern_gen_initial.n225_adj_401 , 
         \display_inst.pattern_gen_initial.n13069 , 
         \display_inst.pattern_gen_initial.n9450 , 
         \display_inst.pattern_gen_initial.n173_adj_404 , 
         \display_inst.pattern_gen_initial.n226_adj_405 , 
         \display_inst.pattern_gen_initial.n13066 , 
         \display_inst.pattern_gen_initial.n9448 , 
         \display_inst.pattern_gen_initial.n175_adj_407 , 
         \display_inst.pattern_gen_initial.n174_adj_408 , 
         \display_inst.pattern_gen_initial.n13090 , 
         \display_inst.pattern_gen_initial.n9334 , 
         \display_inst.pattern_gen_initial.n411 , 
         \display_inst.pattern_gen_initial.n3322[9] , 
         \display_inst.pattern_gen_initial.n13042 , 
         \display_inst.pattern_gen_initial.n491_adj_371 , 
         \display_inst.pattern_gen_initial.n9313 , 
         \display_inst.pattern_gen_initial.n492_adj_368 , 
         \display_inst.pattern_gen_initial.n508[3] , 
         \display_inst.pattern_gen_initial.n508[4] , 
         \display_inst.pattern_gen_initial.n13063 , 
         \display_inst.pattern_gen_initial.n9446 , 
         \display_inst.pattern_gen_initial.n177 , 
         \display_inst.pattern_gen_initial.n176 , 
         \display_inst.pattern_gen_initial.n13060 , 
         \display_inst.pattern_gen_initial.n13171 , 
         \display_inst.pattern_gen_initial.n9443 , 
         \display_inst.pattern_gen_initial.n146[9] , 
         \display_inst.pattern_gen_initial.n47_c[7] , 
         \display_inst.pattern_gen_initial.n13087 , 
         \display_inst.pattern_gen_initial.n412 , 
         \display_inst.pattern_gen_initial.n9332 , 
         \display_inst.pattern_gen_initial.n413 , 
         \display_inst.pattern_gen_initial.n3322[7] , 
         \display_inst.pattern_gen_initial.n3322[8] , 
         \display_inst.pattern_gen_initial.n13024 , 
         \display_inst.pattern_gen_initial.n11168 , 
         \display_inst.pattern_gen_initial.n9297 , 
         \display_inst.pattern_gen_initial.n4842 , 
         \display_inst.pattern_gen_initial.n3200[5] , 
         \display_inst.pattern_gen_initial.n3200[6] , 
         \display_inst.pattern_gen_initial.n13153 , 
         \display_inst.pattern_gen_initial.n146[8] , 
         \display_inst.pattern_gen_initial.n9441 , 
         \display_inst.pattern_gen_initial.n146[7] , n41_adj_616, n40_adj_617, 
         \display_inst.pattern_gen_initial.n13150 , 
         \display_inst.pattern_gen_initial.n146[6] , 
         \display_inst.pattern_gen_initial.n9439 , 
         \display_inst.pattern_gen_initial.n146[5] , n43_adj_621, n42, 
         \display_inst.pattern_gen_initial.n13078 , 
         \display_inst.pattern_gen_initial.n11172 , 
         \display_inst.pattern_gen_initial.n9330 , 
         \display_inst.pattern_gen_initial.n4848 , 
         \display_inst.pattern_gen_initial.n3322[5] , 
         \display_inst.pattern_gen_initial.n3322[6] , 
         \display_inst.pattern_gen_initial.n13147 , 
         \display_inst.pattern_gen_initial.n146[4] , 
         \display_inst.pattern_gen_initial.n9437 , 
         \display_inst.pattern_gen_initial.n146[3] , n45_adj_623, n44_adj_639, 
         \display_inst.pattern_gen_initial.n13075 , 
         \display_inst.pattern_gen_initial.n3322[4] , 
         \display_inst.pattern_gen_initial.n13144 , 
         \display_inst.pattern_gen_initial.n146[2] , n46_adj_613, 
         \display_inst.pattern_gen_initial.n13126 , 
         \display_inst.pattern_gen_initial.n9434 , n39_adj_605, 
         \display_inst.pattern_gen_initial.n13102 , 
         \display_inst.pattern_gen_initial.n450 , 
         \display_inst.pattern_gen_initial.n9326 , 
         \display_inst.pattern_gen_initial.n451 , 
         \display_inst.pattern_gen_initial.n3232[8] , 
         \display_inst.pattern_gen_initial.n3232[9] , 
         \display_inst.pattern_gen_initial.n13021 , 
         \display_inst.pattern_gen_initial.n3200[4] , 
         \display_inst.pattern_gen_initial.n13039 , 
         \display_inst.pattern_gen_initial.n508[2] , 
         \display_inst.pattern_gen_initial.n13123 , 
         \display_inst.pattern_gen_initial.n9432 , n41_adj_589, n40_adj_596, 
         \display_inst.pattern_gen_initial.n13120 , 
         \display_inst.pattern_gen_initial.n9430 , n43_adj_599, n42_adj_600, 
         \display_inst.pattern_gen_initial.n13117 , 
         \display_inst.pattern_gen_initial.n9428 , n45_adj_632, n44_adj_598, 
         \display_inst.pattern_gen_initial.n13114 , n46_adj_603, 
         \display_inst.pattern_gen_initial.n13141 , 
         \display_inst.pattern_gen_initial.n9425 , n39, 
         \display_inst.pattern_gen_initial.n13111 , 
         \display_inst.pattern_gen_initial.n9310 , 
         \display_inst.pattern_gen_initial.n486_adj_366 , 
         \display_inst.pattern_gen_initial.n508_adj_505[9] , 
         \display_inst.pattern_gen_initial.n13099 , 
         \display_inst.pattern_gen_initial.n452 , 
         \display_inst.pattern_gen_initial.n9324 , 
         \display_inst.pattern_gen_initial.n453 , 
         \display_inst.pattern_gen_initial.n3232[6] , 
         \display_inst.pattern_gen_initial.n3232[7] , 
         \display_inst.pattern_gen_initial.n13138 , 
         \display_inst.pattern_gen_initial.n9423 , n41_adj_592, n40, 
         \display_inst.pattern_gen_initial.n13084 , 
         \display_inst.pattern_gen_initial.n454 , 
         \display_inst.pattern_gen_initial.n9322 , 
         \display_inst.pattern_gen_initial.n455 , 
         \display_inst.pattern_gen_initial.n3232[4] , 
         \display_inst.pattern_gen_initial.n3232[5] , 
         \display_inst.pattern_gen_initial.n13135 , 
         \display_inst.pattern_gen_initial.n9421 , n43, n42_adj_593, 
         \display_inst.pattern_gen_initial.n13132 , 
         \display_inst.pattern_gen_initial.n9419 , n45_2, n44, 
         \display_inst.pattern_gen_initial.n13081 , 
         \display_inst.pattern_gen_initial.n3232[3] , 
         \display_inst.pattern_gen_initial.n13048 , 
         \display_inst.pattern_gen_initial.n450_adj_415 , 
         \display_inst.pattern_gen_initial.n9293 , 
         \display_inst.pattern_gen_initial.n451_adj_412 , 
         \display_inst.pattern_gen_initial.n3185[8] , 
         \display_inst.pattern_gen_initial.n3185[9] , 
         \display_inst.pattern_gen_initial.n13045 , 
         \display_inst.pattern_gen_initial.n452_adj_413 , 
         \display_inst.pattern_gen_initial.n9291 , 
         \display_inst.pattern_gen_initial.n453_adj_406 , 
         \display_inst.pattern_gen_initial.n3185[6] , 
         \display_inst.pattern_gen_initial.n3185[7] , 
         \display_inst.pattern_gen_initial.n13108 , 
         \display_inst.pattern_gen_initial.n487 , 
         \display_inst.pattern_gen_initial.n9308 , 
         \display_inst.pattern_gen_initial.n488 , 
         \display_inst.pattern_gen_initial.n508_adj_505[7] , 
         \display_inst.pattern_gen_initial.n508_adj_505[8] , 
         \display_inst.pattern_gen_initial.n13129 , n46_adj_591, 
         \display_inst.pattern_gen_initial.n13030 , 
         \display_inst.pattern_gen_initial.n454_adj_414 , 
         \display_inst.pattern_gen_initial.n9289 , 
         \display_inst.pattern_gen_initial.n455_adj_402 , 
         \display_inst.pattern_gen_initial.n3185[4] , 
         \display_inst.pattern_gen_initial.n3185[5] , 
         \display_inst.pattern_gen_initial.n13105 , 
         \display_inst.pattern_gen_initial.n489 , 
         \display_inst.pattern_gen_initial.n9306 , 
         \display_inst.pattern_gen_initial.n490 , 
         \display_inst.pattern_gen_initial.n508_adj_505[5] , 
         \display_inst.pattern_gen_initial.n508_adj_505[6] , 
         \display_inst.pattern_gen_initial.n13027 , 
         \display_inst.pattern_gen_initial.n3185[3] , 
         \display_inst.pattern_gen_initial.n13096 , 
         \display_inst.pattern_gen_initial.n491 , 
         \display_inst.pattern_gen_initial.n492 , 
         \display_inst.pattern_gen_initial.n508_adj_505[3] , 
         \display_inst.pattern_gen_initial.n508_adj_505[4] , \NES_inst.n85[2] , 
         \NES_inst.n85[1] , \NES_inst.n13273 , \NES_inst.n18_c , 
         \NES_inst.n9398 , \NES_inst.n19 , \NES_inst.n9400 , \NES_inst.n85[0] , 
         \NES_inst.n13201 , \NES_inst.n20 , \NES_inst.n85[19] , 
         \NES_inst.n13300 , \NES_inst.n9416 , \NES_inst.NEScount[11] , 
         \NES_inst.n85[18] , \NES_inst.n85[17] , \NES_inst.n13297 , 
         \NES_inst.NEScount[10] , \NES_inst.n9414 , \NES_inst.NEScount[9] , 
         \NES_inst.n85[16] , \NES_inst.n85[15] , \NES_inst.n13294 , 
         \NES_inst.NEScount[8] , \NES_inst.n9412 , \NES_inst.NEScount[7] , 
         \NES_inst.n85[14] , \NES_inst.n85[13] , \NES_inst.n13291 , 
         \NES_inst.NEScount[6] , \NES_inst.n9410 , \NES_inst.NEScount[5] , 
         \NES_inst.n85[12] , \NES_inst.n85[11] , \NES_inst.n13288 , 
         \NES_inst.NEScount[4] , \NES_inst.n9408 , \NES_inst.NEScount[3] , 
         \NES_inst.n85[10] , \NES_inst.n85[9] , \NES_inst.n13285 , 
         \NES_inst.NEScount[2] , \NES_inst.n9406 , \NES_inst.NEScount[1] , 
         \NES_inst.n85[8] , \NES_inst.n85[7] , \NES_inst.n13282 , 
         \NES_inst.NEScount[0] , \NES_inst.n9404 , \NES_inst.NESclk , 
         \NES_inst.n85[6] , \NES_inst.n85[5] , \NES_inst.n13279 , 
         \NES_inst.n14 , \NES_inst.n9402 , \NES_inst.n15 , \NES_inst.n85[4] , 
         \NES_inst.n85[3] , \NES_inst.n13276 , \NES_inst.n16 , \NES_inst.n17 , 
         \board_inst.n6 , \board_inst.n3013 , \board_inst.button[1] , 
         \board_inst.button[0] , \board_inst.n5680 , \<NoName> , _5, 
         \board_inst.apple_id_8__N_36[6]$n0 , \board_inst.apple_id_8__N_36[6] , 
         \board_inst.button[3] , \board_inst.button[2] , _7, \apple[8] , 
         \button_3__N_49[0] , \NES_inst.digital[2] , \NES_inst.digital[1] , 
         n10767, n7754, n5679, \board_inst.snakePos_inst.n5792 , 
         \board_inst.snakePos_inst.n5793 , 
         \board_inst.snakePos_inst.n11_adj_556 , 
         \board_inst.snakePos_inst.n7295 , \snake_arr[29] , n9_adj_627, 
         \snake_arr[28] , n9_adj_584, \board_inst.snakePos_inst.n5790 , 
         \board_inst.snakePos_inst.n5791 , \snake_arr[31] , n7741, 
         \snake_arr[30] , n9_adj_636, \board_inst.snakePos_inst.n5695 , 
         \board_inst.snakePos_inst.n5789 , \snake_arr[0] , 
         \board_inst.snakePos_inst.n10 , n9_adj_634, \snake_arr[1] , 
         n9_adj_618, \board_inst.snakePos_inst.n5786 , 
         \board_inst.snakePos_inst.n5788 , \snake_arr[33] , 
         \board_inst.snakePos_inst.n11 , \snake_arr[32] , 
         \board_inst.snakePos_inst.n5781 , \board_inst.snakePos_inst.n5787 , 
         \snake_arr[3] , n9, \snake_arr[2] , n9_adj_611, 
         \board_inst.snakePos_inst.n5784 , \board_inst.snakePos_inst.n5785 , 
         \snake_arr[35] , \snake_arr[34] , \board_inst.snakePos_inst.n5782 , 
         \board_inst.snakePos_inst.n5783 , \snake_arr[37] , \snake_arr[36] , 
         \board_inst.snakePos_inst.n5778 , \board_inst.snakePos_inst.n5780 , 
         \snake_arr[39] , \snake_arr[38] , \board_inst.snakePos_inst.n5777 , 
         \board_inst.snakePos_inst.n5779 , \snake_arr[5] , \snake_arr[4] , 
         \board_inst.snakePos_inst.n5794 , \board_inst.snakePos_inst.n5776 , 
         \snake_arr[27] , \snake_arr[26] , n5774, 
         \board_inst.snakePos_inst.n5775 , \snake_arr[41] , n12_adj_597, 
         \snake_arr[40] , n5772, n5773, \snake_arr[43] , \snake_arr[42] , 
         n5770, n5771, \snake_arr[45] , \snake_arr[44] , n5768, n5769, 
         \snake_arr[47] , \snake_arr[46] , n5766, n5767, \snake_arr[49] , 
         n12_adj_604, \snake_arr[48] , n5763, n5765, \snake_arr[51] , 
         \snake_arr[50] , \board_inst.snakePos_inst.n5714 , 
         \board_inst.snakePos_inst.n5764 , \snake_arr[24] , \snake_arr[25] , 
         n5761, n5762, \snake_arr[53] , \snake_arr[52] , n5759, n5760, 
         \snake_arr[55] , \snake_arr[54] , \board_inst.snakePos_inst.n5757 , 
         \board_inst.snakePos_inst.n5758 , \snake_arr[57] , \snake_arr[56] , 
         \board_inst.snakePos_inst.n5755 , \board_inst.snakePos_inst.n5756 , 
         \snake_arr[59] , \snake_arr[58] , \board_inst.snakePos_inst.n5753 , 
         \board_inst.snakePos_inst.n5754 , \snake_arr[61] , \snake_arr[60] , 
         \board_inst.snakePos_inst.n5751 , \board_inst.snakePos_inst.n5752 , 
         \snake_arr[63] , \snake_arr[62] , n5749, n5750, \snake_arr[65] , 
         n12_adj_638, \snake_arr[64] , n5747, n5748, \snake_arr[67] , 
         \snake_arr[66] , n5745, n5746, \snake_arr[69] , \snake_arr[68] , 
         n5743, n5744, \snake_arr[71] , \snake_arr[70] , n5741, n5742, 
         \snake_arr[73] , n12_adj_581, \snake_arr[72] , n5739, n5740, 
         \snake_arr[75] , \snake_arr[74] , n5737, n5738, \snake_arr[77] , 
         \snake_arr[76] , n5735, n5736, \snake_arr[79] , \snake_arr[78] , 
         n5702, n5703, n12_adj_587, \snake_arr[12] , \snake_arr[13] , n5733, 
         n5734, \snake_arr[81] , n12_adj_620, \snake_arr[80] , n5731, n5732, 
         \snake_arr[83] , \snake_arr[82] , n5729, n5730, \snake_arr[85] , 
         \snake_arr[84] , n5727, n5728, \snake_arr[87] , \snake_arr[86] , 
         n5725, n5726, n12_adj_583, \snake_arr[89] , \snake_arr[88] , n5723, 
         n5724, \snake_arr[91] , \snake_arr[90] , n5721, n5722, 
         \snake_arr[93] , \snake_arr[92] , n5719, n5720, \snake_arr[95] , 
         \snake_arr[94] , \board_inst.snakePos_inst.n5700 , n5701, 
         \snake_arr[10] , \snake_arr[11] , n5698, n5699, \snake_arr[8] , 
         \snake_arr[9] , \board_inst.snakePos_inst.n5696 , 
         \board_inst.snakePos_inst.n5697 , \snake_arr[6] , \snake_arr[7] , 
         n5717, n5718, \snake_arr[97] , n12, \snake_arr[96] , n5715, n5716, 
         \snake_arr[99] , \snake_arr[98] , n5712, n5713, n12_adj_590, 
         \snake_arr[22] , \snake_arr[23] , n5710, n5711, \snake_arr[20] , 
         \snake_arr[21] , n5708, n5709, \snake_arr[18] , \snake_arr[19] , 
         n5706, n5707, \snake_arr[16] , \snake_arr[17] , n5704, n5705, 
         \snake_arr[14] , \snake_arr[15] , 
         \NES_inst.output[1].sig_001.FeedThruLUT , 
         \NES_inst.output[0].sig_000.FeedThruLUT , \NES_inst.output[1] , 
         \NES_inst.output[0] , \NES_inst.output_7__N_34 , \NES_inst.output[2] , 
         \NES_inst.output[3].sig_003.FeedThruLUT , 
         \NES_inst.output[2].sig_002.FeedThruLUT , \NES_inst.output[3] , 
         \NES_inst.output[4] , \NES_inst.output[5].sig_005.FeedThruLUT , 
         \NES_inst.output[4].sig_004.FeedThruLUT , \NES_inst.output[5] , 
         \NES_inst.output[6] , \NES_inst.output[6].sig_006.FeedThruLUT , 
         \NES_inst.output[7] , \display_inst.pattern_gen_initial.n5187 , 
         \display_inst.pattern_gen_initial.n10794 , 
         \display_inst.pattern_gen_initial.n5177 , \display_inst.n10793 , 
         \display_inst.pattern_gen_initial.n11158 , \display_inst.n16_adj_522 , 
         \display_inst.pattern_gen_initial.n7864 , 
         \display_inst.pattern_gen_initial.n5154 , 
         \display_inst.pattern_gen_initial.n10772 , 
         \display_inst.pattern_gen_initial.n412_adj_434 , 
         \display_inst.pattern_gen_initial.n10301 , 
         \display_inst.pattern_gen_initial.n11160 , 
         \display_inst.pattern_gen_initial.n10199 , 
         \display_inst.pattern_gen_initial.n369 , 
         \display_inst.pattern_gen_initial.n371_adj_483 , 
         \display_inst.pattern_gen_initial.n370_adj_479 , 
         \display_inst.pattern_gen_initial.n4648 , 
         \display_inst.pattern_gen_initial.n14_adj_418 , 
         \display_inst.pattern_gen_initial.n5181 , 
         \display_inst.pattern_gen_initial.n10763 , 
         \display_inst.pattern_gen_initial.n7719 , 
         \display_inst.pattern_gen_initial.n244 , 
         \display_inst.pattern_gen_initial.n10786 , 
         \display_inst.pattern_gen_initial.n10_adj_503 , 
         \display_inst.pattern_gen_initial.n7762 , 
         \display_inst.pattern_gen_initial.n8_adj_420 , 
         \display_inst.pattern_gen_initial.n391 , 
         \display_inst.pattern_gen_initial.n335 , 
         \display_inst.pattern_gen_initial.n380 , 
         \display_inst.pattern_gen_initial.n14_adj_411 , 
         \display_inst.pattern_gen_initial.n10281 , 
         \display_inst.pattern_gen_initial.n369_adj_504 , 
         \display_inst.pattern_gen_initial.n11156 , 
         \display_inst.pattern_gen_initial.n370 , \digital[3] , \digital[4] , 
         \NES_inst.n10165 , n10121, \digital[5] , n1, \digital[6] , 
         \display_inst.pattern_gen_initial.n497 , 
         \display_inst.pattern_gen_initial.n461 , 
         \display_inst.pattern_gen_initial.n9_adj_386 , 
         \display_inst.pattern_gen_initial.n7756 , 
         \display_inst.pattern_gen_initial.n11154 , 
         \display_inst.pattern_gen_initial.n14 , 
         \display_inst.pattern_gen_initial.n6_adj_365 , 
         \display_inst.pattern_gen_initial.n3_adj_384 , 
         \display_inst.pattern_gen_initial.n10_adj_390 , 
         \display_inst.pattern_gen_initial.n6_adj_372 , 
         \display_inst.pattern_gen_initial.n7657 , 
         \display_inst.pattern_gen_initial.n497_adj_373 , 
         \display_inst.pattern_gen_initial.n3 , 
         \display_inst.pattern_gen_initial.n10_adj_382 , 
         \display_inst.pattern_gen_initial.n10 , 
         \display_inst.pattern_gen_initial.n12_adj_379 , 
         \display_inst.pattern_gen_initial.n10_adj_375 , 
         \display_inst.pattern_gen_initial.n9_adj_395 , 
         \display_inst.pattern_gen_initial.n12_adj_388 , 
         \display_inst.pattern_gen_initial.n11_adj_393 , 
         \display_inst.pattern_gen_initial.n10201 , 
         \display_inst.pattern_gen_initial.n4 , 
         \display_inst.pattern_gen_initial.n461_adj_416 , 
         \display_inst.pattern_gen_initial.n4_adj_377 , 
         \display_inst.pattern_gen_initial.n9_adj_383 , 
         \display_inst.pattern_gen_initial.n9 , 
         \display_inst.pattern_gen_initial.n11_c , 
         \display_inst.pattern_gen_initial.n5165 , 
         \display_inst.pattern_gen_initial.n11_adj_400 , 
         \display_inst.pattern_gen_initial.n5000 , \display_inst.n11 , 
         \display_inst.n12 , \display_inst.pattern_gen_initial.n5001 , 
         \display_inst.pattern_gen_initial.n10_adj_403 , \display_inst.n7752 , 
         \display_inst.n5211 , \display_inst.pattern_gen_initial.n7790 , 
         \display_inst.n203 , \display_inst.pattern_gen_initial.n5068 , 
         \display_inst.pattern_gen_initial.n7774 , 
         \display_inst.pattern_gen_initial.n10792 , \display_inst.n5206 , 
         \display_inst.pattern_gen_initial.n10804 , 
         \display_inst.pattern_gen_initial.n5006 , 
         \display_inst.pattern_gen_initial.n10_adj_409 , \NES_inst.digital[0] , 
         n18_adj_586, n14_adj_610, n12_adj_612, n16_adj_608, n6, n8_adj_588, 
         n10_adj_631, n12_adj_640, n14_adj_595, n16_adj_637, n18_adj_606, 
         n1486, n18_adj_594, \display_inst.pattern_gen_initial.n6 , n1483, 
         n1489, \display_inst.pattern_gen_initial.n858 , n6_adj_602, n8, n10, 
         n12_adj_585, n14, n16, n18, n6_adj_630, n8_adj_629, n10_adj_628, 
         n12_adj_626, n14_adj_625, n16_adj_624, n18_adj_622, n6_adj_619, 
         n8_adj_615, \display_inst.n8 , \display_inst.vga_init.n181 , 
         \display_inst.vga_init.n59 , \display_inst.n7760 , 
         \display_inst.n5090 , \display_inst.pattern_gen_initial.n11_adj_474 , 
         \display_inst.pattern_gen_initial.n12_adj_472 , 
         \display_inst.pattern_gen_initial.n16_adj_473 , 
         \display_inst.pattern_gen_initial.n265 , 
         \display_inst.pattern_gen_initial.n5229 , 
         \display_inst.pattern_gen_initial.n5079 , \display_inst.n10776 , 
         \display_inst.n7876 , \display_inst.pattern_gen_initial.n12_adj_496 , 
         \display_inst.n8_adj_516 , \display_inst.vga_init.n11206 , 
         \display_inst.n189 , \display_inst.n5003 , \display_inst.n5201 , 
         \display_inst.pattern_gen_initial.n14_adj_495 , \display_inst.n5017 , 
         \display_inst.pattern_gen_initial.n11204 , 
         \display_inst.pattern_gen_initial.n10190 , 
         \display_inst.pattern_gen_initial.n8_adj_410 , \display_inst.n5213 , 
         \display_inst.vga_init.n10176 , \display_inst.vga_init.n196 , 
         \display_inst.vga_init.n4 , \display_inst.n7655 , 
         \display_inst.n8467 , \display_inst.vga_init.n11562 , 
         \display_inst.n5031 , \display_inst.vga_init.n208 , 
         \display_inst.n5141 , \display_inst.pattern_gen_initial.n5212 , 
         \display_inst.n5046 , \display_inst.vga_init.n11184 , 
         \display_inst.pattern_gen_initial.n15 , \display_inst.n7721 , 
         \display_inst.pattern_gen_initial.n7866 , 
         \display_inst.pattern_gen_initial.n10160 , 
         \display_inst.pattern_gen_initial.n7792 , \display_inst.n4401 , 
         \display_inst.pattern_gen_initial.n10130 , \display_inst.n16 , 
         \display_inst.n12_adj_518 , \display_inst.n11_adj_517 , 
         \display_inst.n5238 , \display_inst.pattern_gen_initial.n5244 , 
         \display_inst.pattern_gen_initial.n5241 , 
         \display_inst.pattern_gen_initial.n5250 , 
         \display_inst.pattern_gen_initial.n11_adj_445 , 
         \display_inst.pattern_gen_initial.n12_adj_442 , 
         \display_inst.pattern_gen_initial.n16_adj_443 , 
         \display_inst.pattern_gen_initial.n16_adj_494 , 
         \display_inst.n16_adj_520 , \display_inst.n12_adj_521 , 
         \display_inst.n11_adj_519 , \display_inst.n10777 , 
         \display_inst.pattern_gen_initial.n10159 , 
         \display_inst.pattern_gen_initial.n10779 , 
         \display_inst.pattern_gen_initial.n13_adj_502 , 
         \display_inst.pattern_gen_initial.n11188 , 
         \display_inst.pattern_gen_initial.n5115 , 
         \display_inst.vga_init.n5203 , 
         \display_inst.pattern_gen_initial.n7800 , 
         \display_inst.pattern_gen_initial.n7731 , \display_inst.vga_init.n6 , 
         \display_inst.vga_init.HSYNC_N_339 , \display_inst.n7358 , 
         \display_inst.pattern_gen_initial.rgb_5__N_343[0] , 
         \display_inst.valid , rgb_c_5, rgb_c_4, 
         \display_inst.pattern_gen_initial.n10773 , 
         \display_inst.pattern_gen_initial.n10206 , 
         \display_inst.pattern_gen_initial.n10187 , 
         \display_inst.pattern_gen_initial.n51 , 
         \display_inst.pattern_gen_initial.n11148 , 
         \display_inst.pattern_gen_initial.n17 , 
         \display_inst.pattern_gen_initial.n11_adj_497 , 
         \display_inst.pattern_gen_initial.n5216 , 
         \display_inst.pattern_gen_initial.n7353 , 
         \display_inst.pattern_gen_initial.n12_c , 
         \display_inst.pattern_gen_initial.n7391 , 
         \display_inst.pattern_gen_initial.n7525 , 
         \display_inst.pattern_gen_initial.n10203 , 
         \display_inst.pattern_gen_initial.n7293 , 
         \display_inst.pattern_gen_initial.n5188 , 
         \display_inst.pattern_gen_initial.n10195 , 
         \display_inst.pattern_gen_initial.n5235 , 
         \display_inst.pattern_gen_initial.n11_adj_487 , 
         \display_inst.pattern_gen_initial.n14_adj_484 , 
         \display_inst.pattern_gen_initial.n13_adj_486 , 
         \display_inst.pattern_gen_initial.n12_adj_485 , 
         \display_inst.pattern_gen_initial.n18_adj_501 , 
         \display_inst.pattern_gen_initial.n371 , 
         \display_inst.pattern_gen_initial.n11152 , 
         \display_inst.pattern_gen_initial.n11_adj_480 , 
         \display_inst.pattern_gen_initial.n12_adj_477 , 
         \display_inst.pattern_gen_initial.n16_adj_478 , 
         \display_inst.pattern_gen_initial.n370_adj_423 , 
         \display_inst.pattern_gen_initial.n5232 , 
         \display_inst.pattern_gen_initial.n4391 , 
         \display_inst.pattern_gen_initial.n4395 , 
         \display_inst.pattern_gen_initial.n7717 , 
         \display_inst.pattern_gen_initial.n5 , 
         \display_inst.pattern_gen_initial.n11196 , 
         \display_inst.pattern_gen_initial.n11202 , 
         \display_inst.pattern_gen_initial.n11178 , 
         \display_inst.pattern_gen_initial.n10783 , 
         \display_inst.pattern_gen_initial.n3_adj_419 , 
         \display_inst.pattern_gen_initial.n307 , 
         \display_inst.pattern_gen_initial.n7882 , 
         \display_inst.pattern_gen_initial.n5157 , 
         \display_inst.pattern_gen_initial.n11174 , 
         \display_inst.pattern_gen_initial.n5101 , 
         \display_inst.pattern_gen_initial.n4781 , 
         \display_inst.pattern_gen_initial.n12_adj_452 , 
         \display_inst.pattern_gen_initial.n328 , 
         \display_inst.pattern_gen_initial.n349 , 
         \display_inst.pattern_gen_initial.n11560 , 
         \display_inst.pattern_gen_initial.n13 , 
         \display_inst.pattern_gen_initial.n11558 , 
         \display_inst.pattern_gen_initial.n7920 , 
         \display_inst.pattern_gen_initial.n286 , 
         \display_inst.pattern_gen_initial.n10_adj_465 , 
         \display_inst.pattern_gen_initial.n13_adj_482 , 
         \display_inst.pattern_gen_initial.n10_adj_481 , 
         \display_inst.pattern_gen_initial.n16_adj_492 , 
         \display_inst.pattern_gen_initial.n10_adj_435 , 
         \display_inst.pattern_gen_initial.n10_adj_436 , 
         \display_inst.pattern_gen_initial.n7850 , 
         \display_inst.pattern_gen_initial.n13_adj_440 , 
         \display_inst.pattern_gen_initial.n10_adj_437 , 
         \display_inst.pattern_gen_initial.n13_adj_449 , 
         \display_inst.pattern_gen_initial.n10_adj_448 , 
         \display_inst.pattern_gen_initial.n16_adj_453 , 
         \display_inst.pattern_gen_initial.n11_adj_454 , 
         \display_inst.pattern_gen_initial.n13_adj_458 , 
         \display_inst.pattern_gen_initial.n10_adj_457 , 
         \display_inst.pattern_gen_initial.n16_adj_460 , 
         \display_inst.pattern_gen_initial.n11_adj_461 , 
         \display_inst.pattern_gen_initial.n12_adj_459 , 
         \display_inst.pattern_gen_initial.n10_adj_462 , 
         \display_inst.pattern_gen_initial.n13_adj_463 , 
         \display_inst.pattern_gen_initial.n11_adj_469 , 
         \display_inst.pattern_gen_initial.n14_adj_466 , 
         \display_inst.pattern_gen_initial.n13_adj_468 , 
         \display_inst.pattern_gen_initial.n12_adj_467 , 
         \display_inst.pattern_gen_initial.n13_adj_471 , 
         \display_inst.pattern_gen_initial.n10_adj_470 , 
         \display_inst.pattern_gen_initial.n13_adj_476 , 
         \display_inst.pattern_gen_initial.n10_adj_475 , 
         \display_inst.pattern_gen_initial.n11150 , 
         \display_inst.pattern_gen_initial.n10780 , 
         \display_inst.pattern_gen_initial.n12_adj_491 , 
         \display_inst.pattern_gen_initial.n11_adj_493 , \NES_inst.n10799 , 
         \NES_inst.n4959 , \NES_inst.n5198 , \NES_inst.n4971 , continCLK_c, 
         \NES_inst.n10 , latch_c, n10_adj_614, 
         \display_inst.vga_init.valid_N_335 , 
         \display_inst.vga_init.HSYNC_N_338 , \display_inst.vga_init.n7747 , 
         HSYNC_c, \display_inst.vga_init.VSYNC_N_341 , 
         \display_inst.vga_init.n7673 , \display_inst.vga_init.VSYNC_N_342 , 
         VSYNC_c, rgb_c_3, \display_inst.vga_init.valid_N_334 , rgb_c_0, 
         n12604, \digital[7] , GND_net, \board_inst.n65[2] , pll_in_clock_c, 
         \display_inst.pll_init.lscc_pll_inst.feedback_w , pll_outcore_o_c, 
         data_c;

  board_inst_snakePos_inst_SLICE_0 \board_inst.snakePos_inst.SLICE_0 ( 
    .DI1(\board_inst.snakePos_inst.n125[10] ), 
    .DI0(\board_inst.snakePos_inst.n125[9] ), 
    .D1(\board_inst.snakePos_inst.n13216 ), 
    .C1(\board_inst.snakePos_inst.n20 ), .D0(\board_inst.snakePos_inst.n9345 ), 
    .C0(\board_inst.snakePos_inst.n21 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n9345 ), 
    .CIN1(\board_inst.snakePos_inst.n13216 ), 
    .Q0(\board_inst.snakePos_inst.n21 ), .Q1(\board_inst.snakePos_inst.n20 ), 
    .F0(\board_inst.snakePos_inst.n125[9] ), 
    .F1(\board_inst.snakePos_inst.n125[10] ), 
    .COUT1(\board_inst.snakePos_inst.n9347 ), 
    .COUT0(\board_inst.snakePos_inst.n13216 ));
  board_inst_snakePos_inst_SLICE_1 \board_inst.snakePos_inst.SLICE_1 ( 
    .DI1(\board_inst.snakePos_inst.n125[8] ), 
    .DI0(\board_inst.snakePos_inst.n125[7] ), 
    .D1(\board_inst.snakePos_inst.n13213 ), 
    .C1(\board_inst.snakePos_inst.n22 ), .D0(\board_inst.snakePos_inst.n9343 ), 
    .C0(\board_inst.snakePos_inst.n23 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n9343 ), 
    .CIN1(\board_inst.snakePos_inst.n13213 ), 
    .Q0(\board_inst.snakePos_inst.n23 ), .Q1(\board_inst.snakePos_inst.n22 ), 
    .F0(\board_inst.snakePos_inst.n125[7] ), 
    .F1(\board_inst.snakePos_inst.n125[8] ), 
    .COUT1(\board_inst.snakePos_inst.n9345 ), 
    .COUT0(\board_inst.snakePos_inst.n13213 ));
  board_inst_snakePos_inst_SLICE_2 \board_inst.snakePos_inst.SLICE_2 ( 
    .DI1(\board_inst.snakePos_inst.n125[6] ), 
    .DI0(\board_inst.snakePos_inst.n125[5] ), 
    .D1(\board_inst.snakePos_inst.n13210 ), 
    .C1(\board_inst.snakePos_inst.n24 ), .D0(\board_inst.snakePos_inst.n9341 ), 
    .C0(\board_inst.snakePos_inst.n25 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n9341 ), 
    .CIN1(\board_inst.snakePos_inst.n13210 ), 
    .Q0(\board_inst.snakePos_inst.n25 ), .Q1(\board_inst.snakePos_inst.n24 ), 
    .F0(\board_inst.snakePos_inst.n125[5] ), 
    .F1(\board_inst.snakePos_inst.n125[6] ), 
    .COUT1(\board_inst.snakePos_inst.n9343 ), 
    .COUT0(\board_inst.snakePos_inst.n13210 ));
  board_inst_snakePos_inst_SLICE_3 \board_inst.snakePos_inst.SLICE_3 ( 
    .DI1(\board_inst.snakePos_inst.n125[4] ), 
    .DI0(\board_inst.snakePos_inst.n125[3] ), 
    .D1(\board_inst.snakePos_inst.n13207 ), 
    .C1(\board_inst.snakePos_inst.n26 ), .D0(\board_inst.snakePos_inst.n9339 ), 
    .C0(\board_inst.snakePos_inst.n27 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n9339 ), 
    .CIN1(\board_inst.snakePos_inst.n13207 ), 
    .Q0(\board_inst.snakePos_inst.n27 ), .Q1(\board_inst.snakePos_inst.n26 ), 
    .F0(\board_inst.snakePos_inst.n125[3] ), 
    .F1(\board_inst.snakePos_inst.n125[4] ), 
    .COUT1(\board_inst.snakePos_inst.n9341 ), 
    .COUT0(\board_inst.snakePos_inst.n13207 ));
  board_inst_snakePos_inst_SLICE_4 \board_inst.snakePos_inst.SLICE_4 ( 
    .DI1(\board_inst.snakePos_inst.n125[2] ), 
    .DI0(\board_inst.snakePos_inst.n125[1] ), 
    .D1(\board_inst.snakePos_inst.n13204 ), 
    .C1(\board_inst.snakePos_inst.n28 ), .D0(\board_inst.snakePos_inst.n9337 ), 
    .C0(\board_inst.snakePos_inst.n29 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n9337 ), 
    .CIN1(\board_inst.snakePos_inst.n13204 ), 
    .Q0(\board_inst.snakePos_inst.n29 ), .Q1(\board_inst.snakePos_inst.n28 ), 
    .F0(\board_inst.snakePos_inst.n125[1] ), 
    .F1(\board_inst.snakePos_inst.n125[2] ), 
    .COUT1(\board_inst.snakePos_inst.n9339 ), 
    .COUT0(\board_inst.snakePos_inst.n13204 ));
  board_inst_snakePos_inst_SLICE_5 \board_inst.snakePos_inst.SLICE_5 ( 
    .DI1(\board_inst.snakePos_inst.n125[0] ), 
    .D1(\board_inst.snakePos_inst.n13192 ), 
    .C1(\board_inst.snakePos_inst.n30 ), .B1(VCC_net), .CLK(CLK), 
    .CIN1(\board_inst.snakePos_inst.n13192 ), 
    .Q1(\board_inst.snakePos_inst.n30 ), 
    .F1(\board_inst.snakePos_inst.n125[0] ), 
    .COUT1(\board_inst.snakePos_inst.n9337 ), 
    .COUT0(\board_inst.snakePos_inst.n13192 ));
  board_inst_snakePos_inst_SLICE_6 \board_inst.snakePos_inst.SLICE_6 ( 
    .DI1(\board_inst.snakePos_inst.n33[6] ), 
    .DI0(\board_inst.snakePos_inst.n33[5] ), 
    .D1(\board_inst.snakePos_inst.n13255 ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .D0(\board_inst.snakePos_inst.n9372 ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .CIN0(\board_inst.snakePos_inst.n9372 ), 
    .CIN1(\board_inst.snakePos_inst.n13255 ), 
    .Q0(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .Q1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .F0(\board_inst.snakePos_inst.n33[5] ), 
    .F1(\board_inst.snakePos_inst.n33[6] ), 
    .COUT0(\board_inst.snakePos_inst.n13255 ));
  board_inst_snakePos_inst_SLICE_7 \board_inst.snakePos_inst.SLICE_7 ( 
    .DI1(\board_inst.snakePos_inst.n33[4] ), 
    .DI0(\board_inst.snakePos_inst.n33[3] ), 
    .D1(\board_inst.snakePos_inst.n13252 ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .D0(\board_inst.snakePos_inst.n9370 ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .CIN0(\board_inst.snakePos_inst.n9370 ), 
    .CIN1(\board_inst.snakePos_inst.n13252 ), 
    .Q0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .Q1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .F0(\board_inst.snakePos_inst.n33[3] ), 
    .F1(\board_inst.snakePos_inst.n33[4] ), 
    .COUT1(\board_inst.snakePos_inst.n9372 ), 
    .COUT0(\board_inst.snakePos_inst.n13252 ));
  board_inst_snakePos_inst_SLICE_8 \board_inst.snakePos_inst.SLICE_8 ( 
    .DI1(\board_inst.snakePos_inst.n33[2] ), 
    .DI0(\board_inst.snakePos_inst.n33[1] ), 
    .D1(\board_inst.snakePos_inst.n13249 ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .D0(\board_inst.snakePos_inst.n9368 ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[1] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .CIN0(\board_inst.snakePos_inst.n9368 ), 
    .CIN1(\board_inst.snakePos_inst.n13249 ), 
    .Q0(\board_inst.snakePos_inst.slow_test_counter[1] ), 
    .Q1(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .F0(\board_inst.snakePos_inst.n33[1] ), 
    .F1(\board_inst.snakePos_inst.n33[2] ), 
    .COUT1(\board_inst.snakePos_inst.n9370 ), 
    .COUT0(\board_inst.snakePos_inst.n13249 ));
  board_inst_snakePos_inst_SLICE_9 \board_inst.snakePos_inst.SLICE_9 ( 
    .DI1(\board_inst.snakePos_inst.n33[0] ), 
    .D1(\board_inst.snakePos_inst.n13195 ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[0] ), .B1(VCC_net), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .CIN1(\board_inst.snakePos_inst.n13195 ), 
    .Q1(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .F1(\board_inst.snakePos_inst.n33[0] ), 
    .COUT1(\board_inst.snakePos_inst.n9368 ), 
    .COUT0(\board_inst.snakePos_inst.n13195 ));
  board_inst_snakePos_inst_SLICE_10 \board_inst.snakePos_inst.SLICE_10 ( 
    .DI0(\board_inst.snakePos_inst.n125[29] ), 
    .D1(\board_inst.snakePos_inst.n13246 ), 
    .D0(\board_inst.snakePos_inst.n9365 ), 
    .C0(\board_inst.snakePos_inst.snakeCLK ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n9365 ), 
    .CIN1(\board_inst.snakePos_inst.n13246 ), 
    .Q0(\board_inst.snakePos_inst.snakeCLK ), 
    .F0(\board_inst.snakePos_inst.n125[29] ), 
    .COUT0(\board_inst.snakePos_inst.n13246 ));
  board_inst_snakePos_inst_SLICE_11 \board_inst.snakePos_inst.SLICE_11 ( 
    .DI1(\board_inst.snakePos_inst.n125[28] ), 
    .DI0(\board_inst.snakePos_inst.n125[27] ), 
    .D1(\board_inst.snakePos_inst.n13243 ), .C1(\board_inst.snakePos_inst.n2 ), 
    .D0(\board_inst.snakePos_inst.n9363 ), .C0(\board_inst.snakePos_inst.n3 ), 
    .CLK(CLK), .CIN0(\board_inst.snakePos_inst.n9363 ), 
    .CIN1(\board_inst.snakePos_inst.n13243 ), 
    .Q0(\board_inst.snakePos_inst.n3 ), .Q1(\board_inst.snakePos_inst.n2 ), 
    .F0(\board_inst.snakePos_inst.n125[27] ), 
    .F1(\board_inst.snakePos_inst.n125[28] ), 
    .COUT1(\board_inst.snakePos_inst.n9365 ), 
    .COUT0(\board_inst.snakePos_inst.n13243 ));
  board_inst_snakePos_inst_SLICE_12 \board_inst.snakePos_inst.SLICE_12 ( 
    .DI1(\board_inst.snakePos_inst.n125[26] ), 
    .DI0(\board_inst.snakePos_inst.n125[25] ), 
    .D1(\board_inst.snakePos_inst.n13240 ), .C1(\board_inst.snakePos_inst.n4 ), 
    .D0(\board_inst.snakePos_inst.n9361 ), .C0(\board_inst.snakePos_inst.n5 ), 
    .CLK(CLK), .CIN0(\board_inst.snakePos_inst.n9361 ), 
    .CIN1(\board_inst.snakePos_inst.n13240 ), 
    .Q0(\board_inst.snakePos_inst.n5 ), .Q1(\board_inst.snakePos_inst.n4 ), 
    .F0(\board_inst.snakePos_inst.n125[25] ), 
    .F1(\board_inst.snakePos_inst.n125[26] ), 
    .COUT1(\board_inst.snakePos_inst.n9363 ), 
    .COUT0(\board_inst.snakePos_inst.n13240 ));
  board_inst_snakePos_inst_SLICE_13 \board_inst.snakePos_inst.SLICE_13 ( 
    .DI1(\board_inst.snakePos_inst.n125[24] ), 
    .DI0(\board_inst.snakePos_inst.n125[23] ), 
    .D1(\board_inst.snakePos_inst.n13237 ), .C1(\board_inst.snakePos_inst.n6 ), 
    .D0(\board_inst.snakePos_inst.n9359 ), .C0(\board_inst.snakePos_inst.n7 ), 
    .CLK(CLK), .CIN0(\board_inst.snakePos_inst.n9359 ), 
    .CIN1(\board_inst.snakePos_inst.n13237 ), 
    .Q0(\board_inst.snakePos_inst.n7 ), .Q1(\board_inst.snakePos_inst.n6 ), 
    .F0(\board_inst.snakePos_inst.n125[23] ), 
    .F1(\board_inst.snakePos_inst.n125[24] ), 
    .COUT1(\board_inst.snakePos_inst.n9361 ), 
    .COUT0(\board_inst.snakePos_inst.n13237 ));
  board_inst_snakePos_inst_SLICE_14 \board_inst.snakePos_inst.SLICE_14 ( 
    .DI1(\board_inst.snakePos_inst.n125[22] ), 
    .DI0(\board_inst.snakePos_inst.n125[21] ), 
    .D1(\board_inst.snakePos_inst.n13234 ), .C1(\board_inst.snakePos_inst.n8 ), 
    .D0(\board_inst.snakePos_inst.n9357 ), 
    .C0(\board_inst.snakePos_inst.n9_adj_557 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n9357 ), 
    .CIN1(\board_inst.snakePos_inst.n13234 ), 
    .Q0(\board_inst.snakePos_inst.n9_adj_557 ), 
    .Q1(\board_inst.snakePos_inst.n8 ), 
    .F0(\board_inst.snakePos_inst.n125[21] ), 
    .F1(\board_inst.snakePos_inst.n125[22] ), 
    .COUT1(\board_inst.snakePos_inst.n9359 ), 
    .COUT0(\board_inst.snakePos_inst.n13234 ));
  board_inst_snakePos_inst_SLICE_15 \board_inst.snakePos_inst.SLICE_15 ( 
    .DI1(\board_inst.snakePos_inst.n125[20] ), 
    .DI0(\board_inst.snakePos_inst.n125[19] ), 
    .D1(\board_inst.snakePos_inst.n13231 ), 
    .C1(\board_inst.snakePos_inst.n10_adj_559 ), 
    .D0(\board_inst.snakePos_inst.n9355 ), 
    .C0(\board_inst.snakePos_inst.n11_adj_558 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n9355 ), 
    .CIN1(\board_inst.snakePos_inst.n13231 ), 
    .Q0(\board_inst.snakePos_inst.n11_adj_558 ), 
    .Q1(\board_inst.snakePos_inst.n10_adj_559 ), 
    .F0(\board_inst.snakePos_inst.n125[19] ), 
    .F1(\board_inst.snakePos_inst.n125[20] ), 
    .COUT1(\board_inst.snakePos_inst.n9357 ), 
    .COUT0(\board_inst.snakePos_inst.n13231 ));
  board_inst_snakePos_inst_SLICE_16 \board_inst.snakePos_inst.SLICE_16 ( 
    .DI1(\board_inst.snakePos_inst.n125[18] ), 
    .DI0(\board_inst.snakePos_inst.n125[17] ), 
    .D1(\board_inst.snakePos_inst.n13228 ), 
    .C1(\board_inst.snakePos_inst.n12_adj_560 ), 
    .D0(\board_inst.snakePos_inst.n9353 ), .C0(\board_inst.snakePos_inst.n13 ), 
    .CLK(CLK), .CIN0(\board_inst.snakePos_inst.n9353 ), 
    .CIN1(\board_inst.snakePos_inst.n13228 ), 
    .Q0(\board_inst.snakePos_inst.n13 ), 
    .Q1(\board_inst.snakePos_inst.n12_adj_560 ), 
    .F0(\board_inst.snakePos_inst.n125[17] ), 
    .F1(\board_inst.snakePos_inst.n125[18] ), 
    .COUT1(\board_inst.snakePos_inst.n9355 ), 
    .COUT0(\board_inst.snakePos_inst.n13228 ));
  board_inst_snakePos_inst_SLICE_17 \board_inst.snakePos_inst.SLICE_17 ( 
    .DI1(\board_inst.snakePos_inst.n125[16] ), 
    .DI0(\board_inst.snakePos_inst.n125[15] ), 
    .D1(\board_inst.snakePos_inst.n13225 ), 
    .C1(\board_inst.snakePos_inst.n14 ), .D0(\board_inst.snakePos_inst.n9351 ), 
    .C0(\board_inst.snakePos_inst.n15 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n9351 ), 
    .CIN1(\board_inst.snakePos_inst.n13225 ), 
    .Q0(\board_inst.snakePos_inst.n15 ), .Q1(\board_inst.snakePos_inst.n14 ), 
    .F0(\board_inst.snakePos_inst.n125[15] ), 
    .F1(\board_inst.snakePos_inst.n125[16] ), 
    .COUT1(\board_inst.snakePos_inst.n9353 ), 
    .COUT0(\board_inst.snakePos_inst.n13225 ));
  board_inst_snakePos_inst_SLICE_18 \board_inst.snakePos_inst.SLICE_18 ( 
    .DI1(\board_inst.snakePos_inst.n125[14] ), 
    .DI0(\board_inst.snakePos_inst.n125[13] ), 
    .D1(\board_inst.snakePos_inst.n13222 ), 
    .C1(\board_inst.snakePos_inst.n16 ), .D0(\board_inst.snakePos_inst.n9349 ), 
    .C0(\board_inst.snakePos_inst.n17 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n9349 ), 
    .CIN1(\board_inst.snakePos_inst.n13222 ), 
    .Q0(\board_inst.snakePos_inst.n17 ), .Q1(\board_inst.snakePos_inst.n16 ), 
    .F0(\board_inst.snakePos_inst.n125[13] ), 
    .F1(\board_inst.snakePos_inst.n125[14] ), 
    .COUT1(\board_inst.snakePos_inst.n9351 ), 
    .COUT0(\board_inst.snakePos_inst.n13222 ));
  board_inst_snakePos_inst_SLICE_19 \board_inst.snakePos_inst.SLICE_19 ( 
    .DI1(\board_inst.snakePos_inst.n125[12] ), 
    .DI0(\board_inst.snakePos_inst.n125[11] ), 
    .D1(\board_inst.snakePos_inst.n13219 ), 
    .C1(\board_inst.snakePos_inst.n18 ), .D0(\board_inst.snakePos_inst.n9347 ), 
    .C0(\board_inst.snakePos_inst.n19 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n9347 ), 
    .CIN1(\board_inst.snakePos_inst.n13219 ), 
    .Q0(\board_inst.snakePos_inst.n19 ), .Q1(\board_inst.snakePos_inst.n18 ), 
    .F0(\board_inst.snakePos_inst.n125[11] ), 
    .F1(\board_inst.snakePos_inst.n125[12] ), 
    .COUT1(\board_inst.snakePos_inst.n9349 ), 
    .COUT0(\board_inst.snakePos_inst.n13219 ));
  display_inst_vga_init_SLICE_20 \display_inst.vga_init.SLICE_20 ( 
    .DI0(\display_inst.vga_init.n45[9] ), .D1(\display_inst.vga_init.n13270 ), 
    .D0(\display_inst.vga_init.n9395 ), .C0(\column_cnt[9] ), 
    .LSR(\display_inst.vga_init.n5342 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n9395 ), 
    .CIN1(\display_inst.vga_init.n13270 ), .Q0(\column_cnt[9] ), 
    .F0(\display_inst.vga_init.n45[9] ), 
    .COUT0(\display_inst.vga_init.n13270 ));
  display_inst_vga_init_SLICE_21 \display_inst.vga_init.SLICE_21 ( 
    .DI1(\display_inst.vga_init.n45[8] ), .DI0(\display_inst.vga_init.n45[7] ), 
    .D1(\display_inst.vga_init.n13267 ), .C1(\column_cnt[8] ), 
    .D0(\display_inst.vga_init.n9393 ), .C0(\column_cnt[7] ), 
    .LSR(\display_inst.vga_init.n5342 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n9393 ), 
    .CIN1(\display_inst.vga_init.n13267 ), .Q0(\column_cnt[7] ), 
    .Q1(\column_cnt[8] ), .F0(\display_inst.vga_init.n45[7] ), 
    .F1(\display_inst.vga_init.n45[8] ), .COUT1(\display_inst.vga_init.n9395 ), 
    .COUT0(\display_inst.vga_init.n13267 ));
  display_inst_vga_init_SLICE_22 \display_inst.vga_init.SLICE_22 ( 
    .DI1(\display_inst.vga_init.n45[6] ), .DI0(\display_inst.vga_init.n45[5] ), 
    .D1(\display_inst.vga_init.n13264 ), .C1(\column_cnt[6] ), 
    .D0(\display_inst.vga_init.n9391 ), .C0(\column_cnt[5] ), 
    .LSR(\display_inst.vga_init.n5342 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n9391 ), 
    .CIN1(\display_inst.vga_init.n13264 ), .Q0(\column_cnt[5] ), 
    .Q1(\column_cnt[6] ), .F0(\display_inst.vga_init.n45[5] ), 
    .F1(\display_inst.vga_init.n45[6] ), .COUT1(\display_inst.vga_init.n9393 ), 
    .COUT0(\display_inst.vga_init.n13264 ));
  display_inst_vga_init_SLICE_23 \display_inst.vga_init.SLICE_23 ( 
    .DI1(\display_inst.vga_init.n45[4] ), .DI0(\display_inst.vga_init.n45[3] ), 
    .D1(\display_inst.vga_init.n13261 ), .C1(\column_cnt[4] ), 
    .D0(\display_inst.vga_init.n9389 ), .C0(\column_cnt[3] ), 
    .LSR(\display_inst.vga_init.n5342 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n9389 ), 
    .CIN1(\display_inst.vga_init.n13261 ), .Q0(\column_cnt[3] ), 
    .Q1(\column_cnt[4] ), .F0(\display_inst.vga_init.n45[3] ), 
    .F1(\display_inst.vga_init.n45[4] ), .COUT1(\display_inst.vga_init.n9391 ), 
    .COUT0(\display_inst.vga_init.n13261 ));
  display_inst_vga_init_SLICE_24 \display_inst.vga_init.SLICE_24 ( 
    .DI1(\display_inst.vga_init.n45[2] ), .DI0(\display_inst.vga_init.n45[1] ), 
    .D1(\display_inst.vga_init.n13258 ), .C1(\column_cnt[2] ), 
    .D0(\display_inst.vga_init.n9387 ), .C0(\column_cnt[1] ), 
    .LSR(\display_inst.vga_init.n5342 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n9387 ), 
    .CIN1(\display_inst.vga_init.n13258 ), .Q0(\column_cnt[1] ), 
    .Q1(\column_cnt[2] ), .F0(\display_inst.vga_init.n45[1] ), 
    .F1(\display_inst.vga_init.n45[2] ), .COUT1(\display_inst.vga_init.n9389 ), 
    .COUT0(\display_inst.vga_init.n13258 ));
  display_inst_vga_init_SLICE_25 \display_inst.vga_init.SLICE_25 ( 
    .DI1(\display_inst.vga_init.n45[0] ), .D1(\display_inst.vga_init.n13198 ), 
    .C1(\column_cnt[0] ), .B1(VCC_net), .LSR(\display_inst.vga_init.n5342 ), 
    .CLK(\display_inst.clk ), .CIN1(\display_inst.vga_init.n13198 ), 
    .Q1(\column_cnt[0] ), .F1(\display_inst.vga_init.n45[0] ), 
    .COUT1(\display_inst.vga_init.n9387 ), 
    .COUT0(\display_inst.vga_init.n13198 ));
  display_inst_vga_init_SLICE_26 \display_inst.vga_init.SLICE_26 ( 
    .DI0(\display_inst.vga_init.n35[9] ), .D1(\display_inst.vga_init.n13189 ), 
    .D0(\display_inst.vga_init.n9384 ), .C0(\row_cnt[9] ), 
    .CE(\display_inst.vga_init.n5342 ), .LSR(\display_inst.vga_init.n5682 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n9384 ), 
    .CIN1(\display_inst.vga_init.n13189 ), .Q0(\row_cnt[9] ), 
    .F0(\display_inst.vga_init.n35[9] ), 
    .COUT0(\display_inst.vga_init.n13189 ));
  display_inst_vga_init_SLICE_27 \display_inst.vga_init.SLICE_27 ( 
    .DI1(\display_inst.vga_init.n35[8] ), .DI0(\display_inst.vga_init.n35[7] ), 
    .D1(\display_inst.vga_init.n13186 ), .C1(\row_cnt[8] ), 
    .D0(\display_inst.vga_init.n9382 ), .C0(\row_cnt[7] ), 
    .CE(\display_inst.vga_init.n5342 ), .LSR(\display_inst.vga_init.n5682 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n9382 ), 
    .CIN1(\display_inst.vga_init.n13186 ), .Q0(\row_cnt[7] ), 
    .Q1(\row_cnt[8] ), .F0(\display_inst.vga_init.n35[7] ), 
    .F1(\display_inst.vga_init.n35[8] ), .COUT1(\display_inst.vga_init.n9384 ), 
    .COUT0(\display_inst.vga_init.n13186 ));
  display_inst_vga_init_SLICE_28 \display_inst.vga_init.SLICE_28 ( 
    .DI1(\display_inst.vga_init.n35[6] ), .DI0(\display_inst.vga_init.n35[5] ), 
    .D1(\display_inst.vga_init.n13183 ), .C1(\row_cnt[6] ), 
    .D0(\display_inst.vga_init.n9380 ), .C0(\row_cnt[5] ), 
    .CE(\display_inst.vga_init.n5342 ), .LSR(\display_inst.vga_init.n5682 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n9380 ), 
    .CIN1(\display_inst.vga_init.n13183 ), .Q0(\row_cnt[5] ), 
    .Q1(\row_cnt[6] ), .F0(\display_inst.vga_init.n35[5] ), 
    .F1(\display_inst.vga_init.n35[6] ), .COUT1(\display_inst.vga_init.n9382 ), 
    .COUT0(\display_inst.vga_init.n13183 ));
  display_inst_vga_init_SLICE_29 \display_inst.vga_init.SLICE_29 ( 
    .DI1(\display_inst.vga_init.n35[4] ), .DI0(\display_inst.vga_init.n35[3] ), 
    .D1(\display_inst.vga_init.n13180 ), .C1(\row_cnt[4] ), 
    .D0(\display_inst.vga_init.n9378 ), .C0(\row_cnt[3] ), 
    .CE(\display_inst.vga_init.n5342 ), .LSR(\display_inst.vga_init.n5682 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n9378 ), 
    .CIN1(\display_inst.vga_init.n13180 ), .Q0(\row_cnt[3] ), 
    .Q1(\row_cnt[4] ), .F0(\display_inst.vga_init.n35[3] ), 
    .F1(\display_inst.vga_init.n35[4] ), .COUT1(\display_inst.vga_init.n9380 ), 
    .COUT0(\display_inst.vga_init.n13180 ));
  display_inst_vga_init_SLICE_30 \display_inst.vga_init.SLICE_30 ( 
    .DI1(\display_inst.vga_init.n35[2] ), .DI0(\display_inst.vga_init.n35[1] ), 
    .D1(\display_inst.vga_init.n13177 ), .C1(\row_cnt[2] ), 
    .D0(\display_inst.vga_init.n9376 ), .C0(\row_cnt[1] ), 
    .CE(\display_inst.vga_init.n5342 ), .LSR(\display_inst.vga_init.n5682 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n9376 ), 
    .CIN1(\display_inst.vga_init.n13177 ), .Q0(\row_cnt[1] ), 
    .Q1(\row_cnt[2] ), .F0(\display_inst.vga_init.n35[1] ), 
    .F1(\display_inst.vga_init.n35[2] ), .COUT1(\display_inst.vga_init.n9378 ), 
    .COUT0(\display_inst.vga_init.n13177 ));
  display_inst_vga_init_SLICE_31 \display_inst.vga_init.SLICE_31 ( 
    .DI1(\display_inst.vga_init.n35[0] ), .D1(\display_inst.vga_init.n13174 ), 
    .C1(\row_cnt[0] ), .B1(VCC_net), .CE(\display_inst.vga_init.n5342 ), 
    .LSR(\display_inst.vga_init.n5682 ), .CLK(\display_inst.clk ), 
    .CIN1(\display_inst.vga_init.n13174 ), .Q1(\row_cnt[0] ), 
    .F1(\display_inst.vga_init.n35[0] ), .COUT1(\display_inst.vga_init.n9376 ), 
    .COUT0(\display_inst.vga_init.n13174 ));
  display_inst_pattern_gen_initial_SLICE_32 
    \display_inst.pattern_gen_initial.SLICE_32 ( 
    .D1(\display_inst.pattern_gen_initial.n13057 ), 
    .D0(\display_inst.pattern_gen_initial.n9319 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n486 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9319 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13057 ), 
    .F0(\display_inst.pattern_gen_initial.n508[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n13057 ));
  display_inst_pattern_gen_initial_SLICE_33 
    \display_inst.pattern_gen_initial.SLICE_33 ( 
    .D1(\display_inst.pattern_gen_initial.n13093 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n178 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13093 ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_505[2] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9304 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13093 ));
  display_inst_pattern_gen_initial_SLICE_34 
    \display_inst.pattern_gen_initial.SLICE_34 ( 
    .D1(\display_inst.pattern_gen_initial.n13018 ), 
    .D0(\display_inst.pattern_gen_initial.n9470 ), .C0(VCC_net), 
    .B0(\column_cnt[9] ), .CIN0(\display_inst.pattern_gen_initial.n9470 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13018 ), 
    .F0(\display_inst.pattern_gen_initial.n225 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13018 ));
  display_inst_pattern_gen_initial_SLICE_35 
    \display_inst.pattern_gen_initial.SLICE_35 ( 
    .D1(\display_inst.pattern_gen_initial.n13015 ), .C1(VCC_net), 
    .B1(\column_cnt[8] ), .D0(\display_inst.pattern_gen_initial.n9468 ), 
    .C0(VCC_net), .B0(\column_cnt[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9468 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13015 ), 
    .F0(\display_inst.pattern_gen_initial.n173 ), 
    .F1(\display_inst.pattern_gen_initial.n226 ), 
    .COUT1(\display_inst.pattern_gen_initial.n9470 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13015 ));
  display_inst_pattern_gen_initial_SLICE_36 
    \display_inst.pattern_gen_initial.SLICE_36 ( 
    .D1(\display_inst.pattern_gen_initial.n13012 ), .B1(\column_cnt[6] ), 
    .D0(\display_inst.pattern_gen_initial.n9466 ), .B0(\column_cnt[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9466 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13012 ), 
    .F0(\display_inst.pattern_gen_initial.n175 ), 
    .F1(\display_inst.pattern_gen_initial.n174 ), 
    .COUT1(\display_inst.pattern_gen_initial.n9468 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13012 ));
  display_inst_pattern_gen_initial_SLICE_37 
    \display_inst.pattern_gen_initial.SLICE_37 ( 
    .D1(\display_inst.pattern_gen_initial.n13054 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n487_adj_363 ), 
    .D0(\display_inst.pattern_gen_initial.n9317 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n488_adj_362 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9317 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13054 ), 
    .F0(\display_inst.pattern_gen_initial.n508[7] ), 
    .F1(\display_inst.pattern_gen_initial.n508[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9319 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13054 ));
  display_inst_pattern_gen_initial_SLICE_38 
    \display_inst.pattern_gen_initial.SLICE_38 ( 
    .D1(\display_inst.pattern_gen_initial.n13036 ), 
    .D0(\display_inst.pattern_gen_initial.n9301 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n411_adj_364 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9301 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13036 ), 
    .F0(\display_inst.pattern_gen_initial.n3200[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n13036 ));
  display_inst_pattern_gen_initial_SLICE_39 
    \display_inst.pattern_gen_initial.SLICE_39 ( 
    .D1(\display_inst.pattern_gen_initial.n13009 ), .C1(VCC_net), 
    .B1(\column_cnt[4] ), .D0(\display_inst.pattern_gen_initial.n9464 ), 
    .C0(VCC_net), .B0(\column_cnt[3] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9464 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13009 ), 
    .F0(\display_inst.pattern_gen_initial.n177_adj_380 ), 
    .F1(\display_inst.pattern_gen_initial.n176_adj_381 ), 
    .COUT1(\display_inst.pattern_gen_initial.n9466 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13009 ));
  display_inst_pattern_gen_initial_SLICE_40 
    \display_inst.pattern_gen_initial.SLICE_40 ( 
    .D1(\display_inst.pattern_gen_initial.n13006 ), .C1(VCC_net), 
    .B1(\column_cnt[2] ), .CIN1(\display_inst.pattern_gen_initial.n13006 ), 
    .F1(\display_inst.pattern_gen_initial.n178_adj_367 ), 
    .COUT1(\display_inst.pattern_gen_initial.n9464 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13006 ));
  display_inst_pattern_gen_initial_SLICE_41 
    \display_inst.pattern_gen_initial.SLICE_41 ( 
    .D1(\display_inst.pattern_gen_initial.n13168 ), 
    .D0(\display_inst.pattern_gen_initial.n9461 ), 
    .C0(\display_inst.pattern_gen_initial.n90[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9461 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13168 ), .F0(n39_adj_609), 
    .COUT0(\display_inst.pattern_gen_initial.n13168 ));
  display_inst_pattern_gen_initial_SLICE_42 
    \display_inst.pattern_gen_initial.SLICE_42 ( 
    .D1(\display_inst.pattern_gen_initial.n13165 ), 
    .C1(\display_inst.pattern_gen_initial.n90[8] ), 
    .D0(\display_inst.pattern_gen_initial.n9459 ), 
    .C0(\display_inst.pattern_gen_initial.n90[7] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n9459 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13165 ), .F0(n41), 
    .F1(n40_adj_633), .COUT1(\display_inst.pattern_gen_initial.n9461 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13165 ));
  display_inst_pattern_gen_initial_SLICE_43 
    \display_inst.pattern_gen_initial.SLICE_43 ( 
    .D1(\display_inst.pattern_gen_initial.n13162 ), 
    .C1(\display_inst.pattern_gen_initial.n90[6] ), 
    .D0(\display_inst.pattern_gen_initial.n9457 ), 
    .C0(\display_inst.pattern_gen_initial.n90[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9457 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13162 ), .F0(n43_adj_635), 
    .F1(n42_adj_582), .COUT1(\display_inst.pattern_gen_initial.n9459 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13162 ));
  display_inst_pattern_gen_initial_SLICE_44 
    \display_inst.pattern_gen_initial.SLICE_44 ( 
    .D1(\display_inst.pattern_gen_initial.n13051 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n489_adj_369 ), 
    .D0(\display_inst.pattern_gen_initial.n9315 ), 
    .B0(\display_inst.pattern_gen_initial.n490_adj_370 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9315 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13051 ), 
    .F0(\display_inst.pattern_gen_initial.n508[5] ), 
    .F1(\display_inst.pattern_gen_initial.n508[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9317 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13051 ));
  display_inst_pattern_gen_initial_SLICE_45 
    \display_inst.pattern_gen_initial.SLICE_45 ( 
    .D1(\display_inst.pattern_gen_initial.n13033 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n412_adj_397 ), 
    .D0(\display_inst.pattern_gen_initial.n9299 ), 
    .B0(\display_inst.pattern_gen_initial.n413_adj_396 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9299 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13033 ), 
    .F0(\display_inst.pattern_gen_initial.n3200[7] ), 
    .F1(\display_inst.pattern_gen_initial.n3200[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9301 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13033 ));
  display_inst_pattern_gen_initial_SLICE_46 
    \display_inst.pattern_gen_initial.SLICE_46 ( 
    .D1(\display_inst.pattern_gen_initial.n13159 ), 
    .C1(\display_inst.pattern_gen_initial.n90[4] ), 
    .D0(\display_inst.pattern_gen_initial.n9455 ), 
    .C0(\display_inst.pattern_gen_initial.n90[3] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n9455 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13159 ), .F0(n45_adj_607), 
    .F1(n44_adj_601), .COUT1(\display_inst.pattern_gen_initial.n9457 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13159 ));
  display_inst_pattern_gen_initial_SLICE_47 
    \display_inst.pattern_gen_initial.SLICE_47 ( 
    .D1(\display_inst.pattern_gen_initial.n13156 ), 
    .C1(\display_inst.pattern_gen_initial.n90[2] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n13156 ), .F1(n46), 
    .COUT1(\display_inst.pattern_gen_initial.n9455 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13156 ));
  display_inst_pattern_gen_initial_SLICE_48 
    \display_inst.pattern_gen_initial.SLICE_48 ( 
    .D1(\display_inst.pattern_gen_initial.n13072 ), 
    .D0(\display_inst.pattern_gen_initial.n9452 ), .C0(VCC_net), 
    .B0(\row_cnt[9] ), .CIN0(\display_inst.pattern_gen_initial.n9452 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13072 ), 
    .F0(\display_inst.pattern_gen_initial.n225_adj_401 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13072 ));
  display_inst_pattern_gen_initial_SLICE_49 
    \display_inst.pattern_gen_initial.SLICE_49 ( 
    .D1(\display_inst.pattern_gen_initial.n13069 ), .C1(VCC_net), 
    .B1(\row_cnt[8] ), .D0(\display_inst.pattern_gen_initial.n9450 ), 
    .C0(VCC_net), .B0(\row_cnt[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9450 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13069 ), 
    .F0(\display_inst.pattern_gen_initial.n173_adj_404 ), 
    .F1(\display_inst.pattern_gen_initial.n226_adj_405 ), 
    .COUT1(\display_inst.pattern_gen_initial.n9452 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13069 ));
  display_inst_pattern_gen_initial_SLICE_50 
    \display_inst.pattern_gen_initial.SLICE_50 ( 
    .D1(\display_inst.pattern_gen_initial.n13066 ), .C1(VCC_net), 
    .B1(\row_cnt[6] ), .D0(\display_inst.pattern_gen_initial.n9448 ), 
    .C0(VCC_net), .B0(\row_cnt[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9448 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13066 ), 
    .F0(\display_inst.pattern_gen_initial.n175_adj_407 ), 
    .F1(\display_inst.pattern_gen_initial.n174_adj_408 ), 
    .COUT1(\display_inst.pattern_gen_initial.n9450 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13066 ));
  display_inst_pattern_gen_initial_SLICE_51 
    \display_inst.pattern_gen_initial.SLICE_51 ( 
    .D1(\display_inst.pattern_gen_initial.n13090 ), 
    .D0(\display_inst.pattern_gen_initial.n9334 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n411 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9334 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13090 ), 
    .F0(\display_inst.pattern_gen_initial.n3322[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n13090 ));
  display_inst_pattern_gen_initial_SLICE_52 
    \display_inst.pattern_gen_initial.SLICE_52 ( 
    .D1(\display_inst.pattern_gen_initial.n13042 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n491_adj_371 ), 
    .D0(\display_inst.pattern_gen_initial.n9313 ), 
    .B0(\display_inst.pattern_gen_initial.n492_adj_368 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9313 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13042 ), 
    .F0(\display_inst.pattern_gen_initial.n508[3] ), 
    .F1(\display_inst.pattern_gen_initial.n508[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9315 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13042 ));
  display_inst_pattern_gen_initial_SLICE_53 
    \display_inst.pattern_gen_initial.SLICE_53 ( 
    .D1(\display_inst.pattern_gen_initial.n13063 ), .B1(\row_cnt[4] ), 
    .D0(\display_inst.pattern_gen_initial.n9446 ), .C0(VCC_net), 
    .B0(\row_cnt[3] ), .CIN0(\display_inst.pattern_gen_initial.n9446 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13063 ), 
    .F0(\display_inst.pattern_gen_initial.n177 ), 
    .F1(\display_inst.pattern_gen_initial.n176 ), 
    .COUT1(\display_inst.pattern_gen_initial.n9448 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13063 ));
  display_inst_pattern_gen_initial_SLICE_54 
    \display_inst.pattern_gen_initial.SLICE_54 ( 
    .D1(\display_inst.pattern_gen_initial.n13060 ), .C1(VCC_net), 
    .B1(\row_cnt[2] ), .CIN1(\display_inst.pattern_gen_initial.n13060 ), 
    .F1(\display_inst.pattern_gen_initial.n178 ), 
    .COUT1(\display_inst.pattern_gen_initial.n9446 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13060 ));
  display_inst_pattern_gen_initial_SLICE_55 
    \display_inst.pattern_gen_initial.SLICE_55 ( 
    .D1(\display_inst.pattern_gen_initial.n13171 ), 
    .D0(\display_inst.pattern_gen_initial.n9443 ), 
    .C0(\display_inst.pattern_gen_initial.n146[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9443 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13171 ), 
    .F0(\display_inst.pattern_gen_initial.n47_c[7] ), 
    .COUT0(\display_inst.pattern_gen_initial.n13171 ));
  display_inst_pattern_gen_initial_SLICE_56 
    \display_inst.pattern_gen_initial.SLICE_56 ( 
    .D1(\display_inst.pattern_gen_initial.n13087 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n412 ), 
    .D0(\display_inst.pattern_gen_initial.n9332 ), 
    .B0(\display_inst.pattern_gen_initial.n413 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9332 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13087 ), 
    .F0(\display_inst.pattern_gen_initial.n3322[7] ), 
    .F1(\display_inst.pattern_gen_initial.n3322[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9334 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13087 ));
  display_inst_pattern_gen_initial_SLICE_57 
    \display_inst.pattern_gen_initial.SLICE_57 ( 
    .D1(\display_inst.pattern_gen_initial.n13024 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n11168 ), 
    .D0(\display_inst.pattern_gen_initial.n9297 ), 
    .B0(\display_inst.pattern_gen_initial.n4842 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9297 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13024 ), 
    .F0(\display_inst.pattern_gen_initial.n3200[5] ), 
    .F1(\display_inst.pattern_gen_initial.n3200[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9299 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13024 ));
  display_inst_pattern_gen_initial_SLICE_58 
    \display_inst.pattern_gen_initial.SLICE_58 ( 
    .D1(\display_inst.pattern_gen_initial.n13153 ), 
    .C1(\display_inst.pattern_gen_initial.n146[8] ), 
    .D0(\display_inst.pattern_gen_initial.n9441 ), 
    .C0(\display_inst.pattern_gen_initial.n146[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9441 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13153 ), .F0(n41_adj_616), 
    .F1(n40_adj_617), .COUT1(\display_inst.pattern_gen_initial.n9443 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13153 ));
  display_inst_pattern_gen_initial_SLICE_59 
    \display_inst.pattern_gen_initial.SLICE_59 ( 
    .D1(\display_inst.pattern_gen_initial.n13150 ), 
    .C1(\display_inst.pattern_gen_initial.n146[6] ), 
    .D0(\display_inst.pattern_gen_initial.n9439 ), 
    .C0(\display_inst.pattern_gen_initial.n146[5] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n9439 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13150 ), .F0(n43_adj_621), 
    .F1(n42), .COUT1(\display_inst.pattern_gen_initial.n9441 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13150 ));
  display_inst_pattern_gen_initial_SLICE_60 
    \display_inst.pattern_gen_initial.SLICE_60 ( 
    .D1(\display_inst.pattern_gen_initial.n13078 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n11172 ), 
    .D0(\display_inst.pattern_gen_initial.n9330 ), 
    .B0(\display_inst.pattern_gen_initial.n4848 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9330 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13078 ), 
    .F0(\display_inst.pattern_gen_initial.n3322[5] ), 
    .F1(\display_inst.pattern_gen_initial.n3322[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9332 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13078 ));
  display_inst_pattern_gen_initial_SLICE_61 
    \display_inst.pattern_gen_initial.SLICE_61 ( 
    .D1(\display_inst.pattern_gen_initial.n13147 ), 
    .C1(\display_inst.pattern_gen_initial.n146[4] ), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n9437 ), 
    .C0(\display_inst.pattern_gen_initial.n146[3] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n9437 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13147 ), .F0(n45_adj_623), 
    .F1(n44_adj_639), .COUT1(\display_inst.pattern_gen_initial.n9439 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13147 ));
  display_inst_pattern_gen_initial_SLICE_62 
    \display_inst.pattern_gen_initial.SLICE_62 ( 
    .D1(\display_inst.pattern_gen_initial.n13075 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n176 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13075 ), 
    .F1(\display_inst.pattern_gen_initial.n3322[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9330 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13075 ));
  display_inst_pattern_gen_initial_SLICE_63 
    \display_inst.pattern_gen_initial.SLICE_63 ( 
    .D1(\display_inst.pattern_gen_initial.n13144 ), 
    .C1(\display_inst.pattern_gen_initial.n146[2] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n13144 ), .F1(n46_adj_613), 
    .COUT1(\display_inst.pattern_gen_initial.n9437 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13144 ));
  display_inst_pattern_gen_initial_SLICE_64 
    \display_inst.pattern_gen_initial.SLICE_64 ( 
    .D1(\display_inst.pattern_gen_initial.n13126 ), 
    .D0(\display_inst.pattern_gen_initial.n9434 ), 
    .C0(\display_inst.pattern_gen_initial.n146[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9434 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13126 ), .F0(n39_adj_605), 
    .COUT0(\display_inst.pattern_gen_initial.n13126 ));
  display_inst_pattern_gen_initial_SLICE_65 
    \display_inst.pattern_gen_initial.SLICE_65 ( 
    .D1(\display_inst.pattern_gen_initial.n13102 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n450 ), 
    .D0(\display_inst.pattern_gen_initial.n9326 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n451 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9326 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13102 ), 
    .F0(\display_inst.pattern_gen_initial.n3232[8] ), 
    .F1(\display_inst.pattern_gen_initial.n3232[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n13102 ));
  display_inst_pattern_gen_initial_SLICE_66 
    \display_inst.pattern_gen_initial.SLICE_66 ( 
    .D1(\display_inst.pattern_gen_initial.n13021 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n176_adj_381 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13021 ), 
    .F1(\display_inst.pattern_gen_initial.n3200[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9297 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13021 ));
  display_inst_pattern_gen_initial_SLICE_67 
    \display_inst.pattern_gen_initial.SLICE_67 ( 
    .D1(\display_inst.pattern_gen_initial.n13039 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n178_adj_367 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13039 ), 
    .F1(\display_inst.pattern_gen_initial.n508[2] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9313 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13039 ));
  display_inst_pattern_gen_initial_SLICE_68 
    \display_inst.pattern_gen_initial.SLICE_68 ( 
    .D1(\display_inst.pattern_gen_initial.n13123 ), 
    .C1(\display_inst.pattern_gen_initial.n146[8] ), 
    .D0(\display_inst.pattern_gen_initial.n9432 ), 
    .C0(\display_inst.pattern_gen_initial.n146[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9432 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13123 ), .F0(n41_adj_589), 
    .F1(n40_adj_596), .COUT1(\display_inst.pattern_gen_initial.n9434 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13123 ));
  display_inst_pattern_gen_initial_SLICE_69 
    \display_inst.pattern_gen_initial.SLICE_69 ( 
    .D1(\display_inst.pattern_gen_initial.n13120 ), 
    .C1(\display_inst.pattern_gen_initial.n146[6] ), 
    .D0(\display_inst.pattern_gen_initial.n9430 ), 
    .C0(\display_inst.pattern_gen_initial.n146[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9430 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13120 ), .F0(n43_adj_599), 
    .F1(n42_adj_600), .COUT1(\display_inst.pattern_gen_initial.n9432 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13120 ));
  display_inst_pattern_gen_initial_SLICE_70 
    \display_inst.pattern_gen_initial.SLICE_70 ( 
    .D1(\display_inst.pattern_gen_initial.n13117 ), 
    .C1(\display_inst.pattern_gen_initial.n146[4] ), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n9428 ), 
    .C0(\display_inst.pattern_gen_initial.n146[3] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9428 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13117 ), .F0(n45_adj_632), 
    .F1(n44_adj_598), .COUT1(\display_inst.pattern_gen_initial.n9430 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13117 ));
  display_inst_pattern_gen_initial_SLICE_71 
    \display_inst.pattern_gen_initial.SLICE_71 ( 
    .D1(\display_inst.pattern_gen_initial.n13114 ), 
    .C1(\display_inst.pattern_gen_initial.n146[2] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n13114 ), .F1(n46_adj_603), 
    .COUT1(\display_inst.pattern_gen_initial.n9428 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13114 ));
  display_inst_pattern_gen_initial_SLICE_72 
    \display_inst.pattern_gen_initial.SLICE_72 ( 
    .D1(\display_inst.pattern_gen_initial.n13141 ), 
    .D0(\display_inst.pattern_gen_initial.n9425 ), 
    .C0(\display_inst.pattern_gen_initial.n90[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9425 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13141 ), .F0(n39), 
    .COUT0(\display_inst.pattern_gen_initial.n13141 ));
  display_inst_pattern_gen_initial_SLICE_73 
    \display_inst.pattern_gen_initial.SLICE_73 ( 
    .D1(\display_inst.pattern_gen_initial.n13111 ), 
    .D0(\display_inst.pattern_gen_initial.n9310 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n486_adj_366 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9310 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13111 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_505[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n13111 ));
  display_inst_pattern_gen_initial_SLICE_74 
    \display_inst.pattern_gen_initial.SLICE_74 ( 
    .D1(\display_inst.pattern_gen_initial.n13099 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n452 ), 
    .D0(\display_inst.pattern_gen_initial.n9324 ), 
    .B0(\display_inst.pattern_gen_initial.n453 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9324 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13099 ), 
    .F0(\display_inst.pattern_gen_initial.n3232[6] ), 
    .F1(\display_inst.pattern_gen_initial.n3232[7] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9326 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13099 ));
  display_inst_pattern_gen_initial_SLICE_75 
    \display_inst.pattern_gen_initial.SLICE_75 ( 
    .D1(\display_inst.pattern_gen_initial.n13138 ), 
    .C1(\display_inst.pattern_gen_initial.n90[8] ), 
    .D0(\display_inst.pattern_gen_initial.n9423 ), 
    .C0(\display_inst.pattern_gen_initial.n90[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9423 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13138 ), .F0(n41_adj_592), 
    .F1(n40), .COUT1(\display_inst.pattern_gen_initial.n9425 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13138 ));
  display_inst_pattern_gen_initial_SLICE_76 
    \display_inst.pattern_gen_initial.SLICE_76 ( 
    .D1(\display_inst.pattern_gen_initial.n13084 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n454 ), 
    .D0(\display_inst.pattern_gen_initial.n9322 ), 
    .B0(\display_inst.pattern_gen_initial.n455 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9322 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13084 ), 
    .F0(\display_inst.pattern_gen_initial.n3232[4] ), 
    .F1(\display_inst.pattern_gen_initial.n3232[5] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9324 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13084 ));
  display_inst_pattern_gen_initial_SLICE_77 
    \display_inst.pattern_gen_initial.SLICE_77 ( 
    .D1(\display_inst.pattern_gen_initial.n13135 ), 
    .C1(\display_inst.pattern_gen_initial.n90[6] ), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n9421 ), 
    .C0(\display_inst.pattern_gen_initial.n90[5] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n9421 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13135 ), .F0(n43), 
    .F1(n42_adj_593), .COUT1(\display_inst.pattern_gen_initial.n9423 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13135 ));
  display_inst_pattern_gen_initial_SLICE_78 
    \display_inst.pattern_gen_initial.SLICE_78 ( 
    .D1(\display_inst.pattern_gen_initial.n13132 ), 
    .C1(\display_inst.pattern_gen_initial.n90[4] ), 
    .D0(\display_inst.pattern_gen_initial.n9419 ), 
    .C0(\display_inst.pattern_gen_initial.n90[3] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9419 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13132 ), .F0(n45_2), .F1(n44), 
    .COUT1(\display_inst.pattern_gen_initial.n9421 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13132 ));
  display_inst_pattern_gen_initial_SLICE_79 
    \display_inst.pattern_gen_initial.SLICE_79 ( 
    .D1(\display_inst.pattern_gen_initial.n13081 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n177 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13081 ), 
    .F1(\display_inst.pattern_gen_initial.n3232[3] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9322 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13081 ));
  display_inst_pattern_gen_initial_SLICE_80 
    \display_inst.pattern_gen_initial.SLICE_80 ( 
    .D1(\display_inst.pattern_gen_initial.n13048 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n450_adj_415 ), 
    .D0(\display_inst.pattern_gen_initial.n9293 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n451_adj_412 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9293 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13048 ), 
    .F0(\display_inst.pattern_gen_initial.n3185[8] ), 
    .F1(\display_inst.pattern_gen_initial.n3185[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n13048 ));
  display_inst_pattern_gen_initial_SLICE_81 
    \display_inst.pattern_gen_initial.SLICE_81 ( 
    .D1(\display_inst.pattern_gen_initial.n13045 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n452_adj_413 ), 
    .D0(\display_inst.pattern_gen_initial.n9291 ), 
    .B0(\display_inst.pattern_gen_initial.n453_adj_406 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9291 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13045 ), 
    .F0(\display_inst.pattern_gen_initial.n3185[6] ), 
    .F1(\display_inst.pattern_gen_initial.n3185[7] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9293 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13045 ));
  display_inst_pattern_gen_initial_SLICE_82 
    \display_inst.pattern_gen_initial.SLICE_82 ( 
    .D1(\display_inst.pattern_gen_initial.n13108 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n487 ), 
    .D0(\display_inst.pattern_gen_initial.n9308 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n488 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9308 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13108 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_505[7] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_505[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9310 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13108 ));
  display_inst_pattern_gen_initial_SLICE_83 
    \display_inst.pattern_gen_initial.SLICE_83 ( 
    .D1(\display_inst.pattern_gen_initial.n13129 ), 
    .C1(\display_inst.pattern_gen_initial.n90[2] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n13129 ), .F1(n46_adj_591), 
    .COUT1(\display_inst.pattern_gen_initial.n9419 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13129 ));
  display_inst_pattern_gen_initial_SLICE_84 
    \display_inst.pattern_gen_initial.SLICE_84 ( 
    .D1(\display_inst.pattern_gen_initial.n13030 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n454_adj_414 ), 
    .D0(\display_inst.pattern_gen_initial.n9289 ), 
    .B0(\display_inst.pattern_gen_initial.n455_adj_402 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9289 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13030 ), 
    .F0(\display_inst.pattern_gen_initial.n3185[4] ), 
    .F1(\display_inst.pattern_gen_initial.n3185[5] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9291 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13030 ));
  display_inst_pattern_gen_initial_SLICE_85 
    \display_inst.pattern_gen_initial.SLICE_85 ( 
    .D1(\display_inst.pattern_gen_initial.n13105 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n489 ), 
    .D0(\display_inst.pattern_gen_initial.n9306 ), 
    .B0(\display_inst.pattern_gen_initial.n490 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9306 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13105 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_505[5] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_505[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9308 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13105 ));
  display_inst_pattern_gen_initial_SLICE_86 
    \display_inst.pattern_gen_initial.SLICE_86 ( 
    .D1(\display_inst.pattern_gen_initial.n13027 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n177_adj_380 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13027 ), 
    .F1(\display_inst.pattern_gen_initial.n3185[3] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9289 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13027 ));
  display_inst_pattern_gen_initial_SLICE_87 
    \display_inst.pattern_gen_initial.SLICE_87 ( 
    .D1(\display_inst.pattern_gen_initial.n13096 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n491 ), 
    .D0(\display_inst.pattern_gen_initial.n9304 ), 
    .B0(\display_inst.pattern_gen_initial.n492 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9304 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13096 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_505[3] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_505[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9306 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13096 ));
  NES_inst_SLICE_88 \NES_inst.SLICE_88 ( .DI1(\NES_inst.n85[2] ), 
    .DI0(\NES_inst.n85[1] ), .D1(\NES_inst.n13273 ), .C1(\NES_inst.n18_c ), 
    .D0(\NES_inst.n9398 ), .C0(\NES_inst.n19 ), .CLK(CLK), 
    .CIN0(\NES_inst.n9398 ), .CIN1(\NES_inst.n13273 ), .Q0(\NES_inst.n19 ), 
    .Q1(\NES_inst.n18_c ), .F0(\NES_inst.n85[1] ), .F1(\NES_inst.n85[2] ), 
    .COUT1(\NES_inst.n9400 ), .COUT0(\NES_inst.n13273 ));
  NES_inst_SLICE_89 \NES_inst.SLICE_89 ( .DI1(\NES_inst.n85[0] ), 
    .D1(\NES_inst.n13201 ), .C1(\NES_inst.n20 ), .B1(VCC_net), .CLK(CLK), 
    .CIN1(\NES_inst.n13201 ), .Q1(\NES_inst.n20 ), .F1(\NES_inst.n85[0] ), 
    .COUT1(\NES_inst.n9398 ), .COUT0(\NES_inst.n13201 ));
  NES_inst_SLICE_90 \NES_inst.SLICE_90 ( .DI0(\NES_inst.n85[19] ), 
    .D1(\NES_inst.n13300 ), .D0(\NES_inst.n9416 ), 
    .C0(\NES_inst.NEScount[11] ), .CLK(CLK), .CIN0(\NES_inst.n9416 ), 
    .CIN1(\NES_inst.n13300 ), .Q0(\NES_inst.NEScount[11] ), 
    .F0(\NES_inst.n85[19] ), .COUT0(\NES_inst.n13300 ));
  NES_inst_SLICE_91 \NES_inst.SLICE_91 ( .DI1(\NES_inst.n85[18] ), 
    .DI0(\NES_inst.n85[17] ), .D1(\NES_inst.n13297 ), 
    .C1(\NES_inst.NEScount[10] ), .D0(\NES_inst.n9414 ), 
    .C0(\NES_inst.NEScount[9] ), .CLK(CLK), .CIN0(\NES_inst.n9414 ), 
    .CIN1(\NES_inst.n13297 ), .Q0(\NES_inst.NEScount[9] ), 
    .Q1(\NES_inst.NEScount[10] ), .F0(\NES_inst.n85[17] ), 
    .F1(\NES_inst.n85[18] ), .COUT1(\NES_inst.n9416 ), 
    .COUT0(\NES_inst.n13297 ));
  NES_inst_SLICE_92 \NES_inst.SLICE_92 ( .DI1(\NES_inst.n85[16] ), 
    .DI0(\NES_inst.n85[15] ), .D1(\NES_inst.n13294 ), 
    .C1(\NES_inst.NEScount[8] ), .D0(\NES_inst.n9412 ), 
    .C0(\NES_inst.NEScount[7] ), .CLK(CLK), .CIN0(\NES_inst.n9412 ), 
    .CIN1(\NES_inst.n13294 ), .Q0(\NES_inst.NEScount[7] ), 
    .Q1(\NES_inst.NEScount[8] ), .F0(\NES_inst.n85[15] ), 
    .F1(\NES_inst.n85[16] ), .COUT1(\NES_inst.n9414 ), 
    .COUT0(\NES_inst.n13294 ));
  NES_inst_SLICE_93 \NES_inst.SLICE_93 ( .DI1(\NES_inst.n85[14] ), 
    .DI0(\NES_inst.n85[13] ), .D1(\NES_inst.n13291 ), 
    .C1(\NES_inst.NEScount[6] ), .D0(\NES_inst.n9410 ), 
    .C0(\NES_inst.NEScount[5] ), .CLK(CLK), .CIN0(\NES_inst.n9410 ), 
    .CIN1(\NES_inst.n13291 ), .Q0(\NES_inst.NEScount[5] ), 
    .Q1(\NES_inst.NEScount[6] ), .F0(\NES_inst.n85[13] ), 
    .F1(\NES_inst.n85[14] ), .COUT1(\NES_inst.n9412 ), 
    .COUT0(\NES_inst.n13291 ));
  NES_inst_SLICE_94 \NES_inst.SLICE_94 ( .DI1(\NES_inst.n85[12] ), 
    .DI0(\NES_inst.n85[11] ), .D1(\NES_inst.n13288 ), 
    .C1(\NES_inst.NEScount[4] ), .D0(\NES_inst.n9408 ), 
    .C0(\NES_inst.NEScount[3] ), .CLK(CLK), .CIN0(\NES_inst.n9408 ), 
    .CIN1(\NES_inst.n13288 ), .Q0(\NES_inst.NEScount[3] ), 
    .Q1(\NES_inst.NEScount[4] ), .F0(\NES_inst.n85[11] ), 
    .F1(\NES_inst.n85[12] ), .COUT1(\NES_inst.n9410 ), 
    .COUT0(\NES_inst.n13288 ));
  NES_inst_SLICE_95 \NES_inst.SLICE_95 ( .DI1(\NES_inst.n85[10] ), 
    .DI0(\NES_inst.n85[9] ), .D1(\NES_inst.n13285 ), 
    .C1(\NES_inst.NEScount[2] ), .D0(\NES_inst.n9406 ), 
    .C0(\NES_inst.NEScount[1] ), .CLK(CLK), .CIN0(\NES_inst.n9406 ), 
    .CIN1(\NES_inst.n13285 ), .Q0(\NES_inst.NEScount[1] ), 
    .Q1(\NES_inst.NEScount[2] ), .F0(\NES_inst.n85[9] ), 
    .F1(\NES_inst.n85[10] ), .COUT1(\NES_inst.n9408 ), 
    .COUT0(\NES_inst.n13285 ));
  NES_inst_SLICE_96 \NES_inst.SLICE_96 ( .DI1(\NES_inst.n85[8] ), 
    .DI0(\NES_inst.n85[7] ), .D1(\NES_inst.n13282 ), 
    .C1(\NES_inst.NEScount[0] ), .D0(\NES_inst.n9404 ), .C0(\NES_inst.NESclk ), 
    .CLK(CLK), .CIN0(\NES_inst.n9404 ), .CIN1(\NES_inst.n13282 ), 
    .Q0(\NES_inst.NESclk ), .Q1(\NES_inst.NEScount[0] ), 
    .F0(\NES_inst.n85[7] ), .F1(\NES_inst.n85[8] ), .COUT1(\NES_inst.n9406 ), 
    .COUT0(\NES_inst.n13282 ));
  NES_inst_SLICE_97 \NES_inst.SLICE_97 ( .DI1(\NES_inst.n85[6] ), 
    .DI0(\NES_inst.n85[5] ), .D1(\NES_inst.n13279 ), .C1(\NES_inst.n14 ), 
    .D0(\NES_inst.n9402 ), .C0(\NES_inst.n15 ), .CLK(CLK), 
    .CIN0(\NES_inst.n9402 ), .CIN1(\NES_inst.n13279 ), .Q0(\NES_inst.n15 ), 
    .Q1(\NES_inst.n14 ), .F0(\NES_inst.n85[5] ), .F1(\NES_inst.n85[6] ), 
    .COUT1(\NES_inst.n9404 ), .COUT0(\NES_inst.n13279 ));
  NES_inst_SLICE_98 \NES_inst.SLICE_98 ( .DI1(\NES_inst.n85[4] ), 
    .DI0(\NES_inst.n85[3] ), .D1(\NES_inst.n13276 ), .C1(\NES_inst.n16 ), 
    .D0(\NES_inst.n9400 ), .C0(\NES_inst.n17 ), .CLK(CLK), 
    .CIN0(\NES_inst.n9400 ), .CIN1(\NES_inst.n13276 ), .Q0(\NES_inst.n17 ), 
    .Q1(\NES_inst.n16 ), .F0(\NES_inst.n85[3] ), .F1(\NES_inst.n85[4] ), 
    .COUT1(\NES_inst.n9402 ), .COUT0(\NES_inst.n13276 ));
  board_inst_SLICE_99 \board_inst.SLICE_99 ( .DI1(\board_inst.n6 ), 
    .DI0(\board_inst.n3013 ), .D1(\board_inst.button[1] ), 
    .C1(\board_inst.button[0] ), .D0(\board_inst.button[0] ), 
    .LSR(\board_inst.n5680 ), .CLK(CLK), .Q0(\<NoName> ), .Q1(_5), 
    .F0(\board_inst.n3013 ), .F1(\board_inst.n6 ));
  board_inst_SLICE_100 \board_inst.SLICE_100 ( 
    .DI1(\board_inst.apple_id_8__N_36[6]$n0 ), 
    .DI0(\board_inst.apple_id_8__N_36[6] ), .D1(\board_inst.button[3] ), 
    .C1(\board_inst.button[2] ), .C0(\board_inst.button[3] ), 
    .B0(\board_inst.button[2] ), .CLK(CLK), .Q0(_7), .Q1(\apple[8] ), 
    .F0(\board_inst.apple_id_8__N_36[6] ), 
    .F1(\board_inst.apple_id_8__N_36[6]$n0 ));
  SLICE_105 SLICE_105( .DI0(\button_3__N_49[0] ), .D0(\NES_inst.digital[2] ), 
    .C0(\NES_inst.digital[1] ), .B0(n10767), .A0(n7754), .LSR(n5679), 
    .CLK(CLK), .Q0(\board_inst.button[0] ), .F0(\button_3__N_49[0] ));
  board_inst_snakePos_inst_SLICE_106 \board_inst.snakePos_inst.SLICE_106 ( 
    .DI1(\board_inst.snakePos_inst.n5792 ), 
    .DI0(\board_inst.snakePos_inst.n5793 ), 
    .D1(\board_inst.snakePos_inst.n11_adj_556 ), 
    .C1(\board_inst.snakePos_inst.n7295 ), .B1(\snake_arr[29] ), 
    .A1(n9_adj_627), .D0(\board_inst.snakePos_inst.n7295 ), 
    .C0(\board_inst.snakePos_inst.n11_adj_556 ), .B0(\snake_arr[28] ), 
    .A0(n9_adj_584), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[28] ), .Q1(\snake_arr[29] ), 
    .F0(\board_inst.snakePos_inst.n5793 ), 
    .F1(\board_inst.snakePos_inst.n5792 ));
  board_inst_snakePos_inst_SLICE_108 \board_inst.snakePos_inst.SLICE_108 ( 
    .DI1(\board_inst.snakePos_inst.n5790 ), 
    .DI0(\board_inst.snakePos_inst.n5791 ), 
    .D1(\board_inst.snakePos_inst.n7295 ), 
    .C1(\board_inst.snakePos_inst.n11_adj_556 ), .B1(\snake_arr[31] ), 
    .A1(n7741), .D0(\board_inst.snakePos_inst.n11_adj_556 ), 
    .C0(\board_inst.snakePos_inst.n7295 ), .B0(\snake_arr[30] ), 
    .A0(n9_adj_636), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[30] ), .Q1(\snake_arr[31] ), 
    .F0(\board_inst.snakePos_inst.n5791 ), 
    .F1(\board_inst.snakePos_inst.n5790 ));
  board_inst_snakePos_inst_SLICE_110 \board_inst.snakePos_inst.SLICE_110 ( 
    .DI1(\board_inst.snakePos_inst.n5695 ), 
    .DI0(\board_inst.snakePos_inst.n5789 ), .D1(\snake_arr[0] ), 
    .C1(\board_inst.snakePos_inst.n10 ), 
    .B1(\board_inst.snakePos_inst.n11_adj_556 ), .A1(n9_adj_634), 
    .D0(\snake_arr[1] ), .C0(\board_inst.snakePos_inst.n11_adj_556 ), 
    .B0(\board_inst.snakePos_inst.n10 ), .A0(n9_adj_618), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[1] ), 
    .Q1(\snake_arr[0] ), .F0(\board_inst.snakePos_inst.n5789 ), 
    .F1(\board_inst.snakePos_inst.n5695 ));
  board_inst_snakePos_inst_SLICE_111 \board_inst.snakePos_inst.SLICE_111 ( 
    .DI1(\board_inst.snakePos_inst.n5786 ), 
    .DI0(\board_inst.snakePos_inst.n5788 ), .D1(\snake_arr[33] ), 
    .C1(\board_inst.snakePos_inst.n11 ), .B1(\board_inst.snakePos_inst.n10 ), 
    .A1(n9_adj_618), .D0(\snake_arr[32] ), .C0(\board_inst.snakePos_inst.n10 ), 
    .B0(\board_inst.snakePos_inst.n11 ), .A0(n9_adj_634), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[32] ), 
    .Q1(\snake_arr[33] ), .F0(\board_inst.snakePos_inst.n5788 ), 
    .F1(\board_inst.snakePos_inst.n5786 ));
  board_inst_snakePos_inst_SLICE_112 \board_inst.snakePos_inst.SLICE_112 ( 
    .DI1(\board_inst.snakePos_inst.n5781 ), 
    .DI0(\board_inst.snakePos_inst.n5787 ), 
    .D1(\board_inst.snakePos_inst.n11_adj_556 ), .C1(\snake_arr[3] ), .B1(n9), 
    .A1(\board_inst.snakePos_inst.n10 ), .D0(\snake_arr[2] ), 
    .C0(\board_inst.snakePos_inst.n11_adj_556 ), 
    .B0(\board_inst.snakePos_inst.n10 ), .A0(n9_adj_611), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[2] ), 
    .Q1(\snake_arr[3] ), .F0(\board_inst.snakePos_inst.n5787 ), 
    .F1(\board_inst.snakePos_inst.n5781 ));
  board_inst_snakePos_inst_SLICE_114 \board_inst.snakePos_inst.SLICE_114 ( 
    .DI1(\board_inst.snakePos_inst.n5784 ), 
    .DI0(\board_inst.snakePos_inst.n5785 ), .D1(\snake_arr[35] ), 
    .C1(\board_inst.snakePos_inst.n11 ), .B1(\board_inst.snakePos_inst.n10 ), 
    .A1(n9), .D0(\snake_arr[34] ), .C0(\board_inst.snakePos_inst.n10 ), 
    .B0(\board_inst.snakePos_inst.n11 ), .A0(n9_adj_611), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[34] ), 
    .Q1(\snake_arr[35] ), .F0(\board_inst.snakePos_inst.n5785 ), 
    .F1(\board_inst.snakePos_inst.n5784 ));
  board_inst_snakePos_inst_SLICE_116 \board_inst.snakePos_inst.SLICE_116 ( 
    .DI1(\board_inst.snakePos_inst.n5782 ), 
    .DI0(\board_inst.snakePos_inst.n5783 ), .D1(n9_adj_627), 
    .C1(\board_inst.snakePos_inst.n11 ), .B1(\board_inst.snakePos_inst.n10 ), 
    .A1(\snake_arr[37] ), .D0(\snake_arr[36] ), 
    .C0(\board_inst.snakePos_inst.n10 ), .B0(\board_inst.snakePos_inst.n11 ), 
    .A0(n9_adj_584), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[36] ), .Q1(\snake_arr[37] ), 
    .F0(\board_inst.snakePos_inst.n5783 ), 
    .F1(\board_inst.snakePos_inst.n5782 ));
  board_inst_snakePos_inst_SLICE_119 \board_inst.snakePos_inst.SLICE_119 ( 
    .DI1(\board_inst.snakePos_inst.n5778 ), 
    .DI0(\board_inst.snakePos_inst.n5780 ), .D1(\snake_arr[39] ), 
    .C1(\board_inst.snakePos_inst.n11 ), .B1(\board_inst.snakePos_inst.n10 ), 
    .A1(n7741), .D0(n9_adj_636), .C0(\board_inst.snakePos_inst.n10 ), 
    .B0(\board_inst.snakePos_inst.n11 ), .A0(\snake_arr[38] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[38] ), 
    .Q1(\snake_arr[39] ), .F0(\board_inst.snakePos_inst.n5780 ), 
    .F1(\board_inst.snakePos_inst.n5778 ));
  board_inst_snakePos_inst_SLICE_120 \board_inst.snakePos_inst.SLICE_120 ( 
    .DI1(\board_inst.snakePos_inst.n5777 ), 
    .DI0(\board_inst.snakePos_inst.n5779 ), 
    .D1(\board_inst.snakePos_inst.n11_adj_556 ), .C1(\snake_arr[5] ), 
    .B1(\board_inst.snakePos_inst.n10 ), .A1(n9_adj_627), .D0(\snake_arr[4] ), 
    .C0(\board_inst.snakePos_inst.n11_adj_556 ), .B0(n9_adj_584), 
    .A0(\board_inst.snakePos_inst.n10 ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[4] ), 
    .Q1(\snake_arr[5] ), .F0(\board_inst.snakePos_inst.n5779 ), 
    .F1(\board_inst.snakePos_inst.n5777 ));
  board_inst_snakePos_inst_SLICE_123 \board_inst.snakePos_inst.SLICE_123 ( 
    .DI1(\board_inst.snakePos_inst.n5794 ), 
    .DI0(\board_inst.snakePos_inst.n5776 ), .D1(\snake_arr[27] ), 
    .C1(\board_inst.snakePos_inst.n7295 ), 
    .B1(\board_inst.snakePos_inst.n11_adj_556 ), .A1(n9), .D0(n9_adj_611), 
    .C0(\board_inst.snakePos_inst.n11_adj_556 ), .B0(\snake_arr[26] ), 
    .A0(\board_inst.snakePos_inst.n7295 ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[26] ), 
    .Q1(\snake_arr[27] ), .F0(\board_inst.snakePos_inst.n5776 ), 
    .F1(\board_inst.snakePos_inst.n5794 ));
  board_inst_snakePos_inst_SLICE_124 \board_inst.snakePos_inst.SLICE_124 ( 
    .DI1(n5774), .DI0(\board_inst.snakePos_inst.n5775 ), .D1(n9_adj_618), 
    .C1(\snake_arr[41] ), .A1(n12_adj_597), .D0(\snake_arr[40] ), 
    .C0(n9_adj_634), .B0(n12_adj_597), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[40] ), 
    .Q1(\snake_arr[41] ), .F0(\board_inst.snakePos_inst.n5775 ), .F1(n5774));
  SLICE_126 SLICE_126( .DI1(n5772), .DI0(n5773), .D1(\snake_arr[43] ), 
    .C1(n12_adj_597), .A1(n9), .D0(\snake_arr[42] ), .C0(n9_adj_611), 
    .B0(n12_adj_597), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[42] ), .Q1(\snake_arr[43] ), .F0(n5773), .F1(n5772));
  SLICE_128 SLICE_128( .DI1(n5770), .DI0(n5771), .D1(\snake_arr[45] ), 
    .C1(n12_adj_597), .B1(n9_adj_627), .D0(\snake_arr[44] ), .C0(n9_adj_584), 
    .B0(n12_adj_597), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[44] ), .Q1(\snake_arr[45] ), .F0(n5771), .F1(n5770));
  SLICE_130 SLICE_130( .DI1(n5768), .DI0(n5769), .D1(n12_adj_597), 
    .C1(\snake_arr[47] ), .B1(n7741), .D0(\snake_arr[46] ), .C0(n12_adj_597), 
    .A0(n9_adj_636), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[46] ), .Q1(\snake_arr[47] ), .F0(n5769), .F1(n5768));
  SLICE_132 SLICE_132( .DI1(n5766), .DI0(n5767), .D1(\snake_arr[49] ), 
    .C1(n12_adj_604), .B1(n9_adj_618), .D0(\snake_arr[48] ), .C0(n9_adj_634), 
    .B0(n12_adj_604), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[48] ), .Q1(\snake_arr[49] ), .F0(n5767), .F1(n5766));
  SLICE_134 SLICE_134( .DI1(n5763), .DI0(n5765), .D1(\snake_arr[51] ), .C1(n9), 
    .B1(n12_adj_604), .D0(\snake_arr[50] ), .C0(n12_adj_604), .B0(n9_adj_611), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[50] ), 
    .Q1(\snake_arr[51] ), .F0(n5765), .F1(n5763));
  board_inst_snakePos_inst_SLICE_135 \board_inst.snakePos_inst.SLICE_135 ( 
    .DI1(\board_inst.snakePos_inst.n5714 ), 
    .DI0(\board_inst.snakePos_inst.n5764 ), .D1(\snake_arr[24] ), 
    .C1(\board_inst.snakePos_inst.n11_adj_556 ), .B1(n9_adj_634), 
    .A1(\board_inst.snakePos_inst.n7295 ), 
    .D0(\board_inst.snakePos_inst.n11_adj_556 ), .C0(\snake_arr[25] ), 
    .B0(\board_inst.snakePos_inst.n7295 ), .A0(n9_adj_618), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[25] ), 
    .Q1(\snake_arr[24] ), .F0(\board_inst.snakePos_inst.n5764 ), 
    .F1(\board_inst.snakePos_inst.n5714 ));
  SLICE_137 SLICE_137( .DI1(n5761), .DI0(n5762), .D1(n9_adj_627), 
    .C1(\snake_arr[53] ), .B1(n12_adj_604), .D0(n9_adj_584), 
    .C0(\snake_arr[52] ), .A0(n12_adj_604), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[52] ), 
    .Q1(\snake_arr[53] ), .F0(n5762), .F1(n5761));
  SLICE_139 SLICE_139( .DI1(n5759), .DI0(n5760), .D1(n12_adj_604), .C1(n7741), 
    .B1(\snake_arr[55] ), .D0(n9_adj_636), .C0(\snake_arr[54] ), 
    .A0(n12_adj_604), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[54] ), .Q1(\snake_arr[55] ), .F0(n5760), .F1(n5759));
  board_inst_snakePos_inst_SLICE_141 \board_inst.snakePos_inst.SLICE_141 ( 
    .DI1(\board_inst.snakePos_inst.n5757 ), 
    .DI0(\board_inst.snakePos_inst.n5758 ), .D1(\snake_arr[57] ), 
    .C1(\board_inst.snakePos_inst.n7295 ), .B1(n9_adj_618), 
    .A1(\board_inst.snakePos_inst.n11 ), .D0(\board_inst.snakePos_inst.n7295 ), 
    .C0(\board_inst.snakePos_inst.n11 ), .B0(\snake_arr[56] ), .A0(n9_adj_634), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[56] ), 
    .Q1(\snake_arr[57] ), .F0(\board_inst.snakePos_inst.n5758 ), 
    .F1(\board_inst.snakePos_inst.n5757 ));
  board_inst_snakePos_inst_SLICE_143 \board_inst.snakePos_inst.SLICE_143 ( 
    .DI1(\board_inst.snakePos_inst.n5755 ), 
    .DI0(\board_inst.snakePos_inst.n5756 ), .D1(\snake_arr[59] ), 
    .C1(\board_inst.snakePos_inst.n7295 ), .B1(\board_inst.snakePos_inst.n11 ), 
    .A1(n9), .D0(\board_inst.snakePos_inst.n7295 ), .C0(\snake_arr[58] ), 
    .B0(n9_adj_611), .A0(\board_inst.snakePos_inst.n11 ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[58] ), 
    .Q1(\snake_arr[59] ), .F0(\board_inst.snakePos_inst.n5756 ), 
    .F1(\board_inst.snakePos_inst.n5755 ));
  board_inst_snakePos_inst_SLICE_145 \board_inst.snakePos_inst.SLICE_145 ( 
    .DI1(\board_inst.snakePos_inst.n5753 ), 
    .DI0(\board_inst.snakePos_inst.n5754 ), .D1(n9_adj_627), 
    .C1(\board_inst.snakePos_inst.n7295 ), .B1(\board_inst.snakePos_inst.n11 ), 
    .A1(\snake_arr[61] ), .D0(\board_inst.snakePos_inst.n7295 ), 
    .C0(\snake_arr[60] ), .B0(n9_adj_584), .A0(\board_inst.snakePos_inst.n11 ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[60] ), 
    .Q1(\snake_arr[61] ), .F0(\board_inst.snakePos_inst.n5754 ), 
    .F1(\board_inst.snakePos_inst.n5753 ));
  board_inst_snakePos_inst_SLICE_147 \board_inst.snakePos_inst.SLICE_147 ( 
    .DI1(\board_inst.snakePos_inst.n5751 ), 
    .DI0(\board_inst.snakePos_inst.n5752 ), 
    .D1(\board_inst.snakePos_inst.n7295 ), .C1(\snake_arr[63] ), .B1(n7741), 
    .A1(\board_inst.snakePos_inst.n11 ), .D0(n9_adj_636), 
    .C0(\board_inst.snakePos_inst.n7295 ), .B0(\board_inst.snakePos_inst.n11 ), 
    .A0(\snake_arr[62] ), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[62] ), .Q1(\snake_arr[63] ), 
    .F0(\board_inst.snakePos_inst.n5752 ), 
    .F1(\board_inst.snakePos_inst.n5751 ));
  SLICE_149 SLICE_149( .DI1(n5749), .DI0(n5750), .D1(n9_adj_618), 
    .C1(\snake_arr[65] ), .B1(n12_adj_638), .D0(n9_adj_634), 
    .C0(\snake_arr[64] ), .A0(n12_adj_638), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[64] ), 
    .Q1(\snake_arr[65] ), .F0(n5750), .F1(n5749));
  SLICE_151 SLICE_151( .DI1(n5747), .DI0(n5748), .D1(\snake_arr[67] ), .C1(n9), 
    .B1(n12_adj_638), .D0(n9_adj_611), .C0(n12_adj_638), .B0(\snake_arr[66] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[66] ), 
    .Q1(\snake_arr[67] ), .F0(n5748), .F1(n5747));
  SLICE_153 SLICE_153( .DI1(n5745), .DI0(n5746), .D1(\snake_arr[69] ), 
    .C1(n9_adj_627), .B1(n12_adj_638), .D0(\snake_arr[68] ), .C0(n9_adj_584), 
    .A0(n12_adj_638), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[68] ), .Q1(\snake_arr[69] ), .F0(n5746), .F1(n5745));
  SLICE_155 SLICE_155( .DI1(n5743), .DI0(n5744), .D1(\snake_arr[71] ), 
    .C1(n12_adj_638), .B1(n7741), .D0(\snake_arr[70] ), .C0(n9_adj_636), 
    .B0(n12_adj_638), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[70] ), .Q1(\snake_arr[71] ), .F0(n5744), .F1(n5743));
  SLICE_157 SLICE_157( .DI1(n5741), .DI0(n5742), .D1(\snake_arr[73] ), 
    .C1(n12_adj_581), .B1(n9_adj_618), .D0(\snake_arr[72] ), .C0(n9_adj_634), 
    .B0(n12_adj_581), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[72] ), .Q1(\snake_arr[73] ), .F0(n5742), .F1(n5741));
  SLICE_159 SLICE_159( .DI1(n5739), .DI0(n5740), .D1(\snake_arr[75] ), 
    .C1(n12_adj_581), .B1(n9), .D0(n9_adj_611), .C0(\snake_arr[74] ), 
    .B0(n12_adj_581), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[74] ), .Q1(\snake_arr[75] ), .F0(n5740), .F1(n5739));
  SLICE_161 SLICE_161( .DI1(n5737), .DI0(n5738), .D1(\snake_arr[77] ), 
    .C1(n12_adj_581), .B1(n9_adj_627), .D0(\snake_arr[76] ), .C0(n9_adj_584), 
    .B0(n12_adj_581), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[76] ), .Q1(\snake_arr[77] ), .F0(n5738), .F1(n5737));
  SLICE_163 SLICE_163( .DI1(n5735), .DI0(n5736), .D1(\snake_arr[79] ), 
    .C1(n12_adj_581), .B1(n7741), .D0(\snake_arr[78] ), .C0(n9_adj_636), 
    .B0(n12_adj_581), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[78] ), .Q1(\snake_arr[79] ), .F0(n5736), .F1(n5735));
  SLICE_164 SLICE_164( .DI1(n5702), .DI0(n5703), .D1(n12_adj_587), 
    .C1(\snake_arr[12] ), .B1(n9_adj_584), .D0(\snake_arr[13] ), 
    .C0(n12_adj_587), .B0(n9_adj_627), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[13] ), 
    .Q1(\snake_arr[12] ), .F0(n5703), .F1(n5702));
  SLICE_166 SLICE_166( .DI1(n5733), .DI0(n5734), .D1(\snake_arr[81] ), 
    .C1(n12_adj_620), .B1(n9_adj_618), .D0(\snake_arr[80] ), .C0(n9_adj_634), 
    .B0(n12_adj_620), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[80] ), .Q1(\snake_arr[81] ), .F0(n5734), .F1(n5733));
  SLICE_168 SLICE_168( .DI1(n5731), .DI0(n5732), .D1(\snake_arr[83] ), 
    .C1(n12_adj_620), .B1(n9), .D0(\snake_arr[82] ), .C0(n9_adj_611), 
    .B0(n12_adj_620), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[82] ), .Q1(\snake_arr[83] ), .F0(n5732), .F1(n5731));
  SLICE_170 SLICE_170( .DI1(n5729), .DI0(n5730), .D1(\snake_arr[85] ), 
    .C1(n12_adj_620), .B1(n9_adj_627), .D0(\snake_arr[84] ), .C0(n9_adj_584), 
    .B0(n12_adj_620), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[84] ), .Q1(\snake_arr[85] ), .F0(n5730), .F1(n5729));
  SLICE_172 SLICE_172( .DI1(n5727), .DI0(n5728), .D1(\snake_arr[87] ), 
    .C1(n12_adj_620), .B1(n7741), .D0(\snake_arr[86] ), .C0(n9_adj_636), 
    .B0(n12_adj_620), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[86] ), .Q1(\snake_arr[87] ), .F0(n5728), .F1(n5727));
  SLICE_174 SLICE_174( .DI1(n5725), .DI0(n5726), .D1(n12_adj_583), 
    .C1(\snake_arr[89] ), .B1(n9_adj_618), .D0(\snake_arr[88] ), 
    .C0(n12_adj_583), .B0(n9_adj_634), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[88] ), 
    .Q1(\snake_arr[89] ), .F0(n5726), .F1(n5725));
  SLICE_176 SLICE_176( .DI1(n5723), .DI0(n5724), .D1(n12_adj_583), 
    .C1(\snake_arr[91] ), .B1(n9), .D0(\snake_arr[90] ), .C0(n12_adj_583), 
    .A0(n9_adj_611), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[90] ), .Q1(\snake_arr[91] ), .F0(n5724), .F1(n5723));
  SLICE_178 SLICE_178( .DI1(n5721), .DI0(n5722), .D1(n12_adj_583), 
    .C1(\snake_arr[93] ), .B1(n9_adj_627), .D0(\snake_arr[92] ), 
    .C0(n12_adj_583), .A0(n9_adj_584), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[92] ), 
    .Q1(\snake_arr[93] ), .F0(n5722), .F1(n5721));
  SLICE_180 SLICE_180( .DI1(n5719), .DI0(n5720), .D1(n12_adj_583), 
    .C1(\snake_arr[95] ), .B1(n7741), .D0(\snake_arr[94] ), .C0(n12_adj_583), 
    .A0(n9_adj_636), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[94] ), .Q1(\snake_arr[95] ), .F0(n5720), .F1(n5719));
  SLICE_182 SLICE_182( .DI1(\board_inst.snakePos_inst.n5700 ), .DI0(n5701), 
    .D1(n12_adj_587), .C1(\snake_arr[10] ), .B1(n9_adj_611), 
    .D0(\snake_arr[11] ), .C0(n12_adj_587), .B0(n9), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[11] ), 
    .Q1(\snake_arr[10] ), .F0(n5701), .F1(\board_inst.snakePos_inst.n5700 ));
  SLICE_184 SLICE_184( .DI1(n5698), .DI0(n5699), .D1(n12_adj_587), 
    .C1(\snake_arr[8] ), .A1(n9_adj_634), .D0(\snake_arr[9] ), 
    .C0(n12_adj_587), .A0(n9_adj_618), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[9] ), 
    .Q1(\snake_arr[8] ), .F0(n5699), .F1(n5698));
  board_inst_snakePos_inst_SLICE_186 \board_inst.snakePos_inst.SLICE_186 ( 
    .DI1(\board_inst.snakePos_inst.n5696 ), 
    .DI0(\board_inst.snakePos_inst.n5697 ), .D1(n9_adj_636), 
    .C1(\board_inst.snakePos_inst.n11_adj_556 ), 
    .B1(\board_inst.snakePos_inst.n10 ), .A1(\snake_arr[6] ), .D0(n7741), 
    .C0(\board_inst.snakePos_inst.n10 ), 
    .B0(\board_inst.snakePos_inst.n11_adj_556 ), .A0(\snake_arr[7] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[7] ), 
    .Q1(\snake_arr[6] ), .F0(\board_inst.snakePos_inst.n5697 ), 
    .F1(\board_inst.snakePos_inst.n5696 ));
  SLICE_190 SLICE_190( .DI1(n5717), .DI0(n5718), .D1(\snake_arr[97] ), 
    .C1(n12), .B1(n9_adj_618), .D0(\snake_arr[96] ), .C0(n9_adj_634), .B0(n12), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[96] ), 
    .Q1(\snake_arr[97] ), .F0(n5718), .F1(n5717));
  SLICE_192 SLICE_192( .DI1(n5715), .DI0(n5716), .D1(\snake_arr[99] ), 
    .C1(n12), .A1(n9), .D0(\snake_arr[98] ), .C0(n9_adj_611), .B0(n12), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[98] ), 
    .Q1(\snake_arr[99] ), .F0(n5716), .F1(n5715));
  SLICE_195 SLICE_195( .DI1(n5712), .DI0(n5713), .D1(n12_adj_590), 
    .C1(\snake_arr[22] ), .B1(n9_adj_636), .D0(\snake_arr[23] ), 
    .C0(n12_adj_590), .B0(n7741), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[23] ), .Q1(\snake_arr[22] ), .F0(n5713), .F1(n5712));
  SLICE_197 SLICE_197( .DI1(n5710), .DI0(n5711), .D1(n12_adj_590), 
    .C1(\snake_arr[20] ), .A1(n9_adj_584), .D0(\snake_arr[21] ), 
    .C0(n12_adj_590), .A0(n9_adj_627), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[21] ), 
    .Q1(\snake_arr[20] ), .F0(n5711), .F1(n5710));
  SLICE_199 SLICE_199( .DI1(n5708), .DI0(n5709), .D1(n12_adj_590), 
    .C1(\snake_arr[18] ), .B1(n9_adj_611), .D0(\snake_arr[19] ), 
    .C0(n12_adj_590), .B0(n9), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[19] ), .Q1(\snake_arr[18] ), .F0(n5709), .F1(n5708));
  SLICE_201 SLICE_201( .DI1(n5706), .DI0(n5707), .D1(n12_adj_590), 
    .C1(\snake_arr[16] ), .B1(n9_adj_634), .D0(\snake_arr[17] ), 
    .C0(n12_adj_590), .B0(n9_adj_618), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[17] ), 
    .Q1(\snake_arr[16] ), .F0(n5707), .F1(n5706));
  SLICE_203 SLICE_203( .DI1(n5704), .DI0(n5705), .D1(n12_adj_587), 
    .C1(\snake_arr[14] ), .B1(n9_adj_636), .D0(\snake_arr[15] ), 
    .C0(n12_adj_587), .B0(n7741), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[15] ), .Q1(\snake_arr[14] ), .F0(n5705), .F1(n5704));
  NES_inst_SLICE_210 \NES_inst.SLICE_210 ( 
    .DI1(\NES_inst.output[1].sig_001.FeedThruLUT ), 
    .DI0(\NES_inst.output[0].sig_000.FeedThruLUT ), .D1(\NES_inst.output[1] ), 
    .D0(\NES_inst.output[0] ), .CE(\NES_inst.output_7__N_34 ), 
    .CLK(\NES_inst.NESclk ), .Q0(\NES_inst.output[1] ), 
    .Q1(\NES_inst.output[2] ), .F0(\NES_inst.output[0].sig_000.FeedThruLUT ), 
    .F1(\NES_inst.output[1].sig_001.FeedThruLUT ));
  NES_inst_SLICE_212 \NES_inst.SLICE_212 ( 
    .DI1(\NES_inst.output[3].sig_003.FeedThruLUT ), 
    .DI0(\NES_inst.output[2].sig_002.FeedThruLUT ), .D1(\NES_inst.output[3] ), 
    .D0(\NES_inst.output[2] ), .CE(\NES_inst.output_7__N_34 ), 
    .CLK(\NES_inst.NESclk ), .Q0(\NES_inst.output[3] ), 
    .Q1(\NES_inst.output[4] ), .F0(\NES_inst.output[2].sig_002.FeedThruLUT ), 
    .F1(\NES_inst.output[3].sig_003.FeedThruLUT ));
  NES_inst_SLICE_214 \NES_inst.SLICE_214 ( 
    .DI1(\NES_inst.output[5].sig_005.FeedThruLUT ), 
    .DI0(\NES_inst.output[4].sig_004.FeedThruLUT ), .D1(\NES_inst.output[5] ), 
    .D0(\NES_inst.output[4] ), .CE(\NES_inst.output_7__N_34 ), 
    .CLK(\NES_inst.NESclk ), .Q0(\NES_inst.output[5] ), 
    .Q1(\NES_inst.output[6] ), .F0(\NES_inst.output[4].sig_004.FeedThruLUT ), 
    .F1(\NES_inst.output[5].sig_005.FeedThruLUT ));
  NES_inst_SLICE_216 \NES_inst.SLICE_216 ( 
    .DI0(\NES_inst.output[6].sig_006.FeedThruLUT ), .D0(\NES_inst.output[6] ), 
    .CE(\NES_inst.output_7__N_34 ), .CLK(\NES_inst.NESclk ), 
    .Q0(\NES_inst.output[7] ), .F0(\NES_inst.output[6].sig_006.FeedThruLUT ));
  display_inst_pattern_gen_initial_SLICE_217 
    \display_inst.pattern_gen_initial.SLICE_217 ( 
    .D1(\display_inst.pattern_gen_initial.n5187 ), 
    .C1(\display_inst.pattern_gen_initial.n10794 ), .B1(\column_cnt[1] ), 
    .A1(\column_cnt[0] ), .D0(\display_inst.pattern_gen_initial.n5177 ), 
    .C0(\display_inst.n10793 ), .B0(\column_cnt[0] ), .A0(\column_cnt[1] ), 
    .F0(\display_inst.pattern_gen_initial.n10794 ), 
    .F1(\display_inst.pattern_gen_initial.n11158 ));
  display_inst_pattern_gen_initial_SLICE_219 
    \display_inst.pattern_gen_initial.SLICE_219 ( 
    .D1(\display_inst.n16_adj_522 ), 
    .C1(\display_inst.pattern_gen_initial.n7864 ), .B1(\column_cnt[9] ), 
    .A1(\column_cnt[8] ), .D0(\display_inst.pattern_gen_initial.n5154 ), 
    .C0(\display_inst.pattern_gen_initial.n10772 ), .B0(\column_cnt[8] ), 
    .A0(\column_cnt[9] ), .F0(\display_inst.pattern_gen_initial.n7864 ), 
    .F1(\display_inst.pattern_gen_initial.n412_adj_434 ));
  display_inst_pattern_gen_initial_SLICE_221 
    \display_inst.pattern_gen_initial.SLICE_221 ( 
    .D1(\display_inst.pattern_gen_initial.n3322[6] ), 
    .C1(\display_inst.pattern_gen_initial.n11172 ), 
    .B1(\display_inst.pattern_gen_initial.n10301 ), 
    .D0(\display_inst.pattern_gen_initial.n11160 ), 
    .C0(\display_inst.pattern_gen_initial.n10199 ), 
    .B0(\display_inst.pattern_gen_initial.n369 ), 
    .A0(\display_inst.pattern_gen_initial.n175_adj_407 ), 
    .F0(\display_inst.pattern_gen_initial.n11172 ), 
    .F1(\display_inst.pattern_gen_initial.n453 ));
  display_inst_pattern_gen_initial_SLICE_222 
    \display_inst.pattern_gen_initial.SLICE_222 ( 
    .D1(\display_inst.pattern_gen_initial.n369 ), 
    .C1(\display_inst.pattern_gen_initial.n11160 ), 
    .B1(\display_inst.pattern_gen_initial.n3322[9] ), 
    .A1(\display_inst.pattern_gen_initial.n10301 ), 
    .D0(\display_inst.pattern_gen_initial.n371_adj_483 ), 
    .C0(\display_inst.pattern_gen_initial.n10199 ), 
    .B0(\display_inst.pattern_gen_initial.n370_adj_479 ), 
    .A0(\display_inst.pattern_gen_initial.n175_adj_407 ), 
    .F0(\display_inst.pattern_gen_initial.n11160 ), 
    .F1(\display_inst.pattern_gen_initial.n450 ));
  display_inst_pattern_gen_initial_SLICE_223 
    \display_inst.pattern_gen_initial.SLICE_223 ( .D1(\column_cnt[6] ), 
    .C1(\display_inst.pattern_gen_initial.n4648 ), .D0(\column_cnt[2] ), 
    .C0(\column_cnt[5] ), .B0(\column_cnt[4] ), .A0(\column_cnt[3] ), 
    .F0(\display_inst.pattern_gen_initial.n4648 ), 
    .F1(\display_inst.pattern_gen_initial.n14_adj_418 ));
  display_inst_pattern_gen_initial_SLICE_224 
    \display_inst.pattern_gen_initial.SLICE_224 ( 
    .D1(\display_inst.pattern_gen_initial.n5181 ), 
    .C1(\display_inst.pattern_gen_initial.n10763 ), .B1(\column_cnt[6] ), 
    .A1(\column_cnt[7] ), .D0(\display_inst.pattern_gen_initial.n4648 ), 
    .C0(\display_inst.pattern_gen_initial.n7719 ), .B0(\column_cnt[5] ), 
    .A0(\column_cnt[4] ), .F0(\display_inst.pattern_gen_initial.n10763 ), 
    .F1(\display_inst.pattern_gen_initial.n244 ));
  display_inst_pattern_gen_initial_SLICE_225 
    \display_inst.pattern_gen_initial.SLICE_225 ( 
    .D1(\display_inst.pattern_gen_initial.n10786 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_503 ), .B1(\column_cnt[6] ), 
    .A1(\column_cnt[7] ), .D0(\display_inst.pattern_gen_initial.n7762 ), 
    .C0(\display_inst.pattern_gen_initial.n8_adj_420 ), .B0(\column_cnt[4] ), 
    .A0(\column_cnt[5] ), .F0(\display_inst.pattern_gen_initial.n10_adj_503 ), 
    .F1(\display_inst.pattern_gen_initial.n391 ));
  display_inst_pattern_gen_initial_SLICE_226 
    \display_inst.pattern_gen_initial.SLICE_226 ( .D1(\column_cnt[3] ), 
    .C1(\column_cnt[2] ), .D0(\column_cnt[4] ), .C0(\column_cnt[1] ), 
    .B0(\column_cnt[0] ), .A0(\display_inst.pattern_gen_initial.n8_adj_420 ), 
    .F0(\display_inst.pattern_gen_initial.n7762 ), 
    .F1(\display_inst.pattern_gen_initial.n8_adj_420 ));
  display_inst_pattern_gen_initial_SLICE_227 
    \display_inst.pattern_gen_initial.SLICE_227 ( 
    .D1(\display_inst.pattern_gen_initial.n174 ), 
    .C1(\display_inst.pattern_gen_initial.n335 ), 
    .B1(\display_inst.pattern_gen_initial.n380 ), 
    .A1(\display_inst.pattern_gen_initial.n175 ), 
    .D0(\display_inst.pattern_gen_initial.n173 ), 
    .C0(\display_inst.pattern_gen_initial.n174 ), 
    .B0(\display_inst.pattern_gen_initial.n225 ), 
    .A0(\display_inst.pattern_gen_initial.n226 ), 
    .F0(\display_inst.pattern_gen_initial.n335 ), 
    .F1(\display_inst.pattern_gen_initial.n11168 ));
  display_inst_pattern_gen_initial_SLICE_228 
    \display_inst.pattern_gen_initial.SLICE_228 ( 
    .D1(\display_inst.pattern_gen_initial.n413_adj_396 ), 
    .C1(\display_inst.pattern_gen_initial.n14_adj_411 ), 
    .B1(\display_inst.pattern_gen_initial.n411_adj_364 ), 
    .A1(\display_inst.pattern_gen_initial.n412_adj_397 ), 
    .D0(\display_inst.pattern_gen_initial.n176_adj_381 ), 
    .C0(\display_inst.pattern_gen_initial.n11168 ), 
    .B0(\display_inst.pattern_gen_initial.n175 ), 
    .A0(\display_inst.pattern_gen_initial.n380 ), 
    .F0(\display_inst.pattern_gen_initial.n14_adj_411 ), 
    .F1(\display_inst.pattern_gen_initial.n10281 ));
  display_inst_pattern_gen_initial_SLICE_230 
    \display_inst.pattern_gen_initial.SLICE_230 ( 
    .D1(\display_inst.pattern_gen_initial.n369_adj_504 ), 
    .C1(\display_inst.pattern_gen_initial.n11156 ), 
    .B1(\display_inst.pattern_gen_initial.n370 ), 
    .D0(\display_inst.pattern_gen_initial.n335 ), 
    .C0(\display_inst.pattern_gen_initial.n175 ), 
    .B0(\display_inst.pattern_gen_initial.n174 ), 
    .A0(\display_inst.pattern_gen_initial.n173 ), 
    .F0(\display_inst.pattern_gen_initial.n11156 ), 
    .F1(\display_inst.pattern_gen_initial.n411_adj_364 ));
  board_inst_SLICE_231 \board_inst.SLICE_231 ( .D1(\digital[3] ), 
    .C1(\digital[4] ), .D0(\NES_inst.n10165 ), .C0(\NES_inst.output[4] ), 
    .B0(\digital[4] ), .F0(\digital[4] ), .F1(n10767));
  NES_inst_SLICE_232 \NES_inst.SLICE_232 ( .DI1(n10121), 
    .D1(\NES_inst.digital[2] ), .C1(\digital[3] ), .B1(\digital[4] ), 
    .A1(\digital[5] ), .D0(\NES_inst.n10165 ), .C0(\NES_inst.output[3] ), 
    .B0(\digital[3] ), .LSR(n1), .CLK(CLK), .Q1(\board_inst.button[1] ), 
    .F0(\digital[3] ), .F1(n10121));
  board_inst_SLICE_233 \board_inst.SLICE_233 ( .D1(\digital[6] ), 
    .C1(\digital[5] ), .D0(\NES_inst.n10165 ), .C0(\NES_inst.output[5] ), 
    .B0(\digital[5] ), .F0(\digital[5] ), .F1(n7754));
  display_inst_pattern_gen_initial_SLICE_235 
    \display_inst.pattern_gen_initial.SLICE_235 ( 
    .D1(\display_inst.pattern_gen_initial.n508_adj_505[8] ), 
    .C1(\display_inst.pattern_gen_initial.n487 ), 
    .A1(\display_inst.pattern_gen_initial.n497 ), 
    .D0(\display_inst.pattern_gen_initial.n461 ), 
    .C0(\display_inst.pattern_gen_initial.n451 ), 
    .B0(\display_inst.pattern_gen_initial.n3232[8] ), 
    .F0(\display_inst.pattern_gen_initial.n487 ), 
    .F1(\display_inst.pattern_gen_initial.n9_adj_386 ));
  display_inst_pattern_gen_initial_SLICE_236 
    \display_inst.pattern_gen_initial.SLICE_236 ( 
    .D1(\display_inst.pattern_gen_initial.n450 ), 
    .C1(\display_inst.pattern_gen_initial.n7756 ), 
    .B1(\display_inst.pattern_gen_initial.n452 ), 
    .A1(\display_inst.pattern_gen_initial.n451 ), 
    .D0(\display_inst.pattern_gen_initial.n177 ), 
    .C0(\display_inst.pattern_gen_initial.n455 ), 
    .B0(\display_inst.pattern_gen_initial.n453 ), 
    .A0(\display_inst.pattern_gen_initial.n454 ), 
    .F0(\display_inst.pattern_gen_initial.n7756 ), 
    .F1(\display_inst.pattern_gen_initial.n461 ));
  display_inst_pattern_gen_initial_SLICE_237 
    \display_inst.pattern_gen_initial.SLICE_237 ( 
    .D1(\display_inst.pattern_gen_initial.n10301 ), 
    .C1(\display_inst.pattern_gen_initial.n412 ), 
    .B1(\display_inst.pattern_gen_initial.n3322[8] ), 
    .D0(\display_inst.pattern_gen_initial.n369 ), 
    .C0(\display_inst.pattern_gen_initial.n370_adj_479 ), 
    .B0(\display_inst.pattern_gen_initial.n11154 ), 
    .F0(\display_inst.pattern_gen_initial.n412 ), 
    .F1(\display_inst.pattern_gen_initial.n451 ));
  display_inst_pattern_gen_initial_SLICE_238 
    \display_inst.pattern_gen_initial.SLICE_238 ( 
    .D1(\display_inst.pattern_gen_initial.n3322[4] ), 
    .C1(\display_inst.pattern_gen_initial.n10301 ), 
    .B1(\display_inst.pattern_gen_initial.n176 ), 
    .D0(\display_inst.pattern_gen_initial.n411 ), 
    .C0(\display_inst.pattern_gen_initial.n14 ), 
    .B0(\display_inst.pattern_gen_initial.n413 ), 
    .A0(\display_inst.pattern_gen_initial.n412 ), 
    .F0(\display_inst.pattern_gen_initial.n10301 ), 
    .F1(\display_inst.pattern_gen_initial.n455 ));
  display_inst_pattern_gen_initial_SLICE_239 
    \display_inst.pattern_gen_initial.SLICE_239 ( 
    .D1(\display_inst.pattern_gen_initial.n508_adj_505[2] ), 
    .C1(\display_inst.pattern_gen_initial.n497 ), 
    .B1(\display_inst.pattern_gen_initial.n178 ), 
    .D0(\display_inst.pattern_gen_initial.n488 ), 
    .C0(\display_inst.pattern_gen_initial.n6_adj_365 ), 
    .B0(\display_inst.pattern_gen_initial.n487 ), 
    .A0(\display_inst.pattern_gen_initial.n486_adj_366 ), 
    .F0(\display_inst.pattern_gen_initial.n497 ), 
    .F1(\display_inst.pattern_gen_initial.n3_adj_384 ));
  display_inst_pattern_gen_initial_SLICE_240 
    \display_inst.pattern_gen_initial.SLICE_240 ( 
    .D0(\display_inst.pattern_gen_initial.n488 ), 
    .C0(\display_inst.pattern_gen_initial.n3_adj_384 ), 
    .B0(\display_inst.pattern_gen_initial.n497 ), 
    .A0(\display_inst.pattern_gen_initial.n508_adj_505[7] ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_390 ));
  display_inst_pattern_gen_initial_SLICE_241 
    \display_inst.pattern_gen_initial.SLICE_241 ( 
    .D1(\display_inst.pattern_gen_initial.n487_adj_363 ), 
    .C1(\display_inst.pattern_gen_initial.n6_adj_372 ), 
    .B1(\display_inst.pattern_gen_initial.n488_adj_362 ), 
    .A1(\display_inst.pattern_gen_initial.n486 ), 
    .D0(\display_inst.pattern_gen_initial.n490_adj_370 ), 
    .C0(\display_inst.pattern_gen_initial.n7657 ), 
    .B0(\display_inst.pattern_gen_initial.n491_adj_371 ), 
    .A0(\display_inst.pattern_gen_initial.n489_adj_369 ), 
    .F0(\display_inst.pattern_gen_initial.n6_adj_372 ), 
    .F1(\display_inst.pattern_gen_initial.n497_adj_373 ));
  display_inst_pattern_gen_initial_SLICE_242 
    \display_inst.pattern_gen_initial.SLICE_242 ( 
    .D1(\display_inst.pattern_gen_initial.n488_adj_362 ), 
    .C1(\display_inst.pattern_gen_initial.n3 ), 
    .B1(\display_inst.pattern_gen_initial.n508[7] ), 
    .A1(\display_inst.pattern_gen_initial.n497_adj_373 ), 
    .D0(\display_inst.pattern_gen_initial.n178_adj_367 ), 
    .C0(\display_inst.pattern_gen_initial.n497_adj_373 ), 
    .A0(\display_inst.pattern_gen_initial.n508[2] ), 
    .F0(\display_inst.pattern_gen_initial.n3 ), 
    .F1(\display_inst.pattern_gen_initial.n10_adj_382 ));
  display_inst_pattern_gen_initial_SLICE_243 
    \display_inst.pattern_gen_initial.SLICE_243 ( 
    .D1(\display_inst.pattern_gen_initial.n497_adj_373 ), 
    .C1(\display_inst.pattern_gen_initial.n10 ), 
    .B1(\display_inst.pattern_gen_initial.n489_adj_369 ), 
    .A1(\display_inst.pattern_gen_initial.n508[6] ), 
    .D0(\display_inst.pattern_gen_initial.n497_adj_373 ), 
    .C0(\display_inst.pattern_gen_initial.n486 ), 
    .A0(\display_inst.pattern_gen_initial.n508[9] ), 
    .F0(\display_inst.pattern_gen_initial.n10 ), 
    .F1(\display_inst.pattern_gen_initial.n12_adj_379 ));
  display_inst_pattern_gen_initial_SLICE_245 
    \display_inst.pattern_gen_initial.SLICE_245 ( 
    .D1(\display_inst.pattern_gen_initial.n508_adj_505[9] ), 
    .C1(\display_inst.pattern_gen_initial.n486_adj_366 ), 
    .A1(\display_inst.pattern_gen_initial.n497 ), 
    .D0(\display_inst.pattern_gen_initial.n3232[9] ), 
    .C0(\display_inst.pattern_gen_initial.n450 ), 
    .B0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n486_adj_366 ), 
    .F1(\display_inst.pattern_gen_initial.n10_adj_375 ));
  display_inst_pattern_gen_initial_SLICE_246 
    \display_inst.pattern_gen_initial.SLICE_246 ( 
    .D1(\display_inst.pattern_gen_initial.n9_adj_395 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_388 ), 
    .B1(\display_inst.pattern_gen_initial.n10_adj_390 ), 
    .A1(\display_inst.pattern_gen_initial.n11_adj_393 ), 
    .D0(\display_inst.pattern_gen_initial.n497 ), 
    .C0(\display_inst.pattern_gen_initial.n10_adj_375 ), 
    .B0(\display_inst.pattern_gen_initial.n489 ), 
    .A0(\display_inst.pattern_gen_initial.n508_adj_505[6] ), 
    .F0(\display_inst.pattern_gen_initial.n12_adj_388 ), 
    .F1(\display_inst.pattern_gen_initial.n10201 ));
  display_inst_pattern_gen_initial_SLICE_247 
    \display_inst.pattern_gen_initial.SLICE_247 ( 
    .D1(\display_inst.pattern_gen_initial.n508_adj_505[3] ), 
    .C1(\display_inst.pattern_gen_initial.n492 ), 
    .A1(\display_inst.pattern_gen_initial.n497 ), 
    .D0(\display_inst.pattern_gen_initial.n177 ), 
    .C0(\display_inst.pattern_gen_initial.n3232[3] ), 
    .B0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n492 ), 
    .F1(\display_inst.pattern_gen_initial.n4 ));
  display_inst_pattern_gen_initial_SLICE_248 
    \display_inst.pattern_gen_initial.SLICE_248 ( 
    .D0(\display_inst.pattern_gen_initial.n508_adj_505[5] ), 
    .C0(\display_inst.pattern_gen_initial.n4 ), 
    .B0(\display_inst.pattern_gen_initial.n497 ), 
    .A0(\display_inst.pattern_gen_initial.n490 ), 
    .F0(\display_inst.pattern_gen_initial.n9_adj_395 ));
  display_inst_pattern_gen_initial_SLICE_249 
    \display_inst.pattern_gen_initial.SLICE_249 ( 
    .D1(\display_inst.pattern_gen_initial.n508[3] ), 
    .C1(\display_inst.pattern_gen_initial.n492_adj_368 ), 
    .A1(\display_inst.pattern_gen_initial.n497_adj_373 ), 
    .D0(\display_inst.pattern_gen_initial.n3185[3] ), 
    .C0(\display_inst.pattern_gen_initial.n461_adj_416 ), 
    .A0(\display_inst.pattern_gen_initial.n177_adj_380 ), 
    .F0(\display_inst.pattern_gen_initial.n492_adj_368 ), 
    .F1(\display_inst.pattern_gen_initial.n4_adj_377 ));
  display_inst_pattern_gen_initial_SLICE_250 
    \display_inst.pattern_gen_initial.SLICE_250 ( 
    .D0(\display_inst.pattern_gen_initial.n508[5] ), 
    .C0(\display_inst.pattern_gen_initial.n4_adj_377 ), 
    .B0(\display_inst.pattern_gen_initial.n497_adj_373 ), 
    .A0(\display_inst.pattern_gen_initial.n490_adj_370 ), 
    .F0(\display_inst.pattern_gen_initial.n9_adj_383 ));
  display_inst_pattern_gen_initial_SLICE_251 
    \display_inst.pattern_gen_initial.SLICE_251 ( 
    .D1(\display_inst.pattern_gen_initial.n508[8] ), 
    .C1(\display_inst.pattern_gen_initial.n487_adj_363 ), 
    .A1(\display_inst.pattern_gen_initial.n497_adj_373 ), 
    .D0(\display_inst.pattern_gen_initial.n3185[8] ), 
    .C0(\display_inst.pattern_gen_initial.n451_adj_412 ), 
    .A0(\display_inst.pattern_gen_initial.n461_adj_416 ), 
    .F0(\display_inst.pattern_gen_initial.n487_adj_363 ), 
    .F1(\display_inst.pattern_gen_initial.n9 ));
  display_inst_pattern_gen_initial_SLICE_252 
    \display_inst.pattern_gen_initial.SLICE_252 ( 
    .D1(\display_inst.pattern_gen_initial.n508[4] ), 
    .C1(\display_inst.pattern_gen_initial.n491_adj_371 ), 
    .B1(\display_inst.pattern_gen_initial.n9 ), 
    .A1(\display_inst.pattern_gen_initial.n497_adj_373 ), 
    .D0(\display_inst.pattern_gen_initial.n3185[4] ), 
    .C0(\display_inst.pattern_gen_initial.n461_adj_416 ), 
    .A0(\display_inst.pattern_gen_initial.n455_adj_402 ), 
    .F0(\display_inst.pattern_gen_initial.n491_adj_371 ), 
    .F1(\display_inst.pattern_gen_initial.n11_c ));
  display_inst_pattern_gen_initial_SLICE_254 
    \display_inst.pattern_gen_initial.SLICE_254 ( 
    .D1(\display_inst.pattern_gen_initial.n508_adj_505[4] ), 
    .C1(\display_inst.pattern_gen_initial.n491 ), 
    .B1(\display_inst.pattern_gen_initial.n9_adj_386 ), 
    .A1(\display_inst.pattern_gen_initial.n497 ), 
    .D0(\display_inst.pattern_gen_initial.n455 ), 
    .C0(\display_inst.pattern_gen_initial.n3232[4] ), 
    .B0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n491 ), 
    .F1(\display_inst.pattern_gen_initial.n11_adj_393 ));
  display_inst_pattern_gen_initial_SLICE_255 
    \display_inst.pattern_gen_initial.SLICE_255 ( 
    .D1(\display_inst.pattern_gen_initial.n5165 ), 
    .C1(\display_inst.pattern_gen_initial.n11_adj_400 ), 
    .B1(\display_inst.pattern_gen_initial.n5000 ), .A1(\row_cnt[1] ), 
    .D0(\display_inst.n11 ), .C0(\display_inst.n12 ), .B0(\row_cnt[1] ), 
    .A0(\row_cnt[0] ), .F0(\display_inst.pattern_gen_initial.n11_adj_400 ), 
    .F1(\display_inst.pattern_gen_initial.n5001 ));
  display_inst_pattern_gen_initial_SLICE_257 
    \display_inst.pattern_gen_initial.SLICE_257 ( 
    .D1(\display_inst.pattern_gen_initial.n10_adj_403 ), 
    .C1(\display_inst.n7752 ), .B1(\row_cnt[8] ), .A1(\display_inst.n5211 ), 
    .D0(\row_cnt[1] ), .C0(\row_cnt[0] ), .F0(\display_inst.n7752 ), 
    .F1(\display_inst.pattern_gen_initial.n7790 ));
  display_inst_pattern_gen_initial_SLICE_258 
    \display_inst.pattern_gen_initial.SLICE_258 ( .D1(\row_cnt[8] ), 
    .C1(\display_inst.n203 ), .B1(\row_cnt[9] ), 
    .A1(\display_inst.pattern_gen_initial.n7790 ), .D0(\row_cnt[4] ), 
    .C0(\row_cnt[6] ), .B0(\row_cnt[5] ), .A0(\row_cnt[7] ), 
    .F0(\display_inst.n203 ), .F1(\display_inst.pattern_gen_initial.n5068 ));
  display_inst_pattern_gen_initial_SLICE_260 
    \display_inst.pattern_gen_initial.SLICE_260 ( 
    .D1(\display_inst.pattern_gen_initial.n3185[9] ), 
    .C1(\display_inst.pattern_gen_initial.n450_adj_415 ), 
    .A1(\display_inst.pattern_gen_initial.n461_adj_416 ), 
    .D0(\display_inst.pattern_gen_initial.n10281 ), 
    .C0(\display_inst.pattern_gen_initial.n411_adj_364 ), 
    .B0(\display_inst.pattern_gen_initial.n3200[9] ), 
    .F0(\display_inst.pattern_gen_initial.n450_adj_415 ), 
    .F1(\display_inst.pattern_gen_initial.n486 ));
  display_inst_pattern_gen_initial_SLICE_261 
    \display_inst.pattern_gen_initial.SLICE_261 ( 
    .D1(\display_inst.pattern_gen_initial.n3185[3] ), 
    .C1(\display_inst.pattern_gen_initial.n461_adj_416 ), 
    .B1(\display_inst.pattern_gen_initial.n177_adj_380 ), 
    .A1(\display_inst.pattern_gen_initial.n178_adj_367 ), 
    .D0(\display_inst.pattern_gen_initial.n450_adj_415 ), 
    .C0(\display_inst.pattern_gen_initial.n7774 ), 
    .B0(\display_inst.pattern_gen_initial.n452_adj_413 ), 
    .A0(\display_inst.pattern_gen_initial.n451_adj_412 ), 
    .F0(\display_inst.pattern_gen_initial.n461_adj_416 ), 
    .F1(\display_inst.pattern_gen_initial.n7657 ));
  display_inst_pattern_gen_initial_SLICE_262 
    \display_inst.pattern_gen_initial.SLICE_262 ( 
    .D1(\display_inst.pattern_gen_initial.n3185[7] ), 
    .C1(\display_inst.pattern_gen_initial.n452_adj_413 ), 
    .B1(\display_inst.pattern_gen_initial.n461_adj_416 ), 
    .D0(\display_inst.pattern_gen_initial.n10281 ), 
    .C0(\display_inst.pattern_gen_initial.n413_adj_396 ), 
    .B0(\display_inst.pattern_gen_initial.n3200[7] ), 
    .F0(\display_inst.pattern_gen_initial.n452_adj_413 ), 
    .F1(\display_inst.pattern_gen_initial.n488_adj_362 ));
  display_inst_pattern_gen_initial_SLICE_263 
    \display_inst.pattern_gen_initial.SLICE_263 ( 
    .D1(\display_inst.pattern_gen_initial.n10792 ), .C1(\display_inst.n5206 ), 
    .B1(\display_inst.pattern_gen_initial.n10804 ), .A1(\row_cnt[6] ), 
    .D0(\row_cnt[9] ), .C0(\row_cnt[8] ), .B0(\row_cnt[7] ), 
    .F0(\display_inst.n5206 ), .F1(\display_inst.pattern_gen_initial.n5006 ));
  display_inst_pattern_gen_initial_SLICE_264 
    \display_inst.pattern_gen_initial.SLICE_264 ( .D1(\row_cnt[6] ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_409 ), .B1(\row_cnt[5] ), 
    .D0(\row_cnt[4] ), .C0(\row_cnt[3] ), .B0(\row_cnt[2] ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_409 ), 
    .F1(\display_inst.pattern_gen_initial.n10804 ));
  display_inst_pattern_gen_initial_SLICE_265 
    \display_inst.pattern_gen_initial.SLICE_265 ( 
    .D1(\display_inst.pattern_gen_initial.n371_adj_483 ), 
    .C1(\display_inst.pattern_gen_initial.n10199 ), 
    .B1(\display_inst.pattern_gen_initial.n175_adj_407 ), 
    .D0(\display_inst.pattern_gen_initial.n174_adj_408 ), 
    .C0(\display_inst.pattern_gen_initial.n173_adj_404 ), 
    .B0(\display_inst.pattern_gen_initial.n226_adj_405 ), 
    .A0(\display_inst.pattern_gen_initial.n225_adj_401 ), 
    .F0(\display_inst.pattern_gen_initial.n10199 ), 
    .F1(\display_inst.pattern_gen_initial.n11154 ));
  display_inst_pattern_gen_initial_SLICE_266 
    \display_inst.pattern_gen_initial.SLICE_266 ( 
    .D1(\display_inst.pattern_gen_initial.n176 ), 
    .C1(\display_inst.pattern_gen_initial.n4848 ), 
    .A1(\display_inst.pattern_gen_initial.n11172 ), 
    .D0(\display_inst.pattern_gen_initial.n369 ), 
    .C0(\display_inst.pattern_gen_initial.n11154 ), 
    .B0(\display_inst.pattern_gen_initial.n370_adj_479 ), 
    .A0(\display_inst.pattern_gen_initial.n175_adj_407 ), 
    .F0(\display_inst.pattern_gen_initial.n4848 ), 
    .F1(\display_inst.pattern_gen_initial.n14 ));
  NES_inst_SLICE_267 \NES_inst.SLICE_267 ( .D1(\NES_inst.digital[1] ), 
    .C1(\NES_inst.n10165 ), .B1(\NES_inst.output[1] ), 
    .D0(\NES_inst.digital[0] ), .C0(\NES_inst.digital[1] ), .F0(n1), 
    .F1(\NES_inst.digital[1] ));
  NES_inst_SLICE_268 \NES_inst.SLICE_268 ( .C1(\NES_inst.digital[0] ), 
    .D0(\NES_inst.n10165 ), .C0(\NES_inst.output[0] ), 
    .B0(\NES_inst.digital[0] ), .F0(\NES_inst.digital[0] ), .F1(n5679));
  NES_inst_SLICE_270 \NES_inst.SLICE_270 ( .D1(\NES_inst.digital[1] ), 
    .C1(\NES_inst.digital[2] ), .A1(\NES_inst.digital[0] ), 
    .D0(\NES_inst.n10165 ), .C0(\NES_inst.output[2] ), 
    .B0(\NES_inst.digital[2] ), .F0(\NES_inst.digital[2] ), .F1(n18_adj_586));
  SLICE_271 SLICE_271( .D1(\column_cnt[7] ), .C1(n14_adj_610), .B1(n41), 
    .D0(n42_adj_582), .C0(n12_adj_612), .B0(\column_cnt[6] ), .F0(n14_adj_610), 
    .F1(n16_adj_608));
  SLICE_273 SLICE_273( .D1(\row_cnt[3] ), .C1(n6), .B1(n45_adj_623), 
    .D0(\row_cnt[1] ), .C0(\row_cnt[2] ), .B0(n46_adj_613), .A0(\row_cnt[0] ), 
    .F0(n6), .F1(n8_adj_588));
  SLICE_275 SLICE_275( .D1(\row_cnt[5] ), .C1(n10_adj_631), .B1(n43_adj_621), 
    .D0(\row_cnt[4] ), .C0(n8_adj_588), .B0(n44_adj_639), .F0(n10_adj_631), 
    .F1(n12_adj_640));
  SLICE_277 SLICE_277( .D1(\row_cnt[7] ), .C1(n14_adj_595), .A1(n41_adj_616), 
    .D0(\row_cnt[6] ), .C0(n12_adj_640), .A0(n42), .F0(n14_adj_595), 
    .F1(n16_adj_637));
  SLICE_279 SLICE_279( .D1(\column_cnt[9] ), .C1(n18_adj_606), 
    .B1(n39_adj_609), .D0(\column_cnt[8] ), .C0(n16_adj_608), .B0(n40_adj_633), 
    .F0(n18_adj_606), .F1(n1486));
  SLICE_281 SLICE_281( .D0(\row_cnt[8] ), .C0(n16_adj_637), .B0(n40_adj_617), 
    .F0(n18_adj_594));
  display_inst_pattern_gen_initial_SLICE_282 
    \display_inst.pattern_gen_initial.SLICE_282 ( .D1(\apple[8] ), 
    .C1(\display_inst.pattern_gen_initial.n6 ), .B1(n1483), .A1(n1489), 
    .D0(\display_inst.pattern_gen_initial.n47_c[7] ), .C0(n1486), 
    .B0(\row_cnt[9] ), .A0(n18_adj_594), 
    .F0(\display_inst.pattern_gen_initial.n6 ), 
    .F1(\display_inst.pattern_gen_initial.n858 ));
  SLICE_283 SLICE_283( .D1(n45_2), .C1(n6_adj_602), .A1(\column_cnt[3] ), 
    .D0(\column_cnt[1] ), .C0(n46_adj_591), .B0(\column_cnt[2] ), 
    .A0(\column_cnt[0] ), .F0(n6_adj_602), .F1(n8));
  SLICE_285 SLICE_285( .D1(\column_cnt[5] ), .C1(n10), .A1(n43), 
    .D0(\column_cnt[4] ), .C0(n8), .A0(n44), .F0(n10), .F1(n12_adj_585));
  SLICE_287 SLICE_287( .C1(n14), .B1(n41_adj_592), .A1(\column_cnt[7] ), 
    .D0(n42_adj_593), .C0(n12_adj_585), .B0(\column_cnt[6] ), .F0(n14), 
    .F1(n16));
  SLICE_289 SLICE_289( .D1(n39), .C1(n18), .B1(\column_cnt[9] ), .D0(n40), 
    .C0(n16), .A0(\column_cnt[8] ), .F0(n18), .F1(n1483));
  SLICE_291 SLICE_291( .D1(n45_adj_632), .C1(n6_adj_630), .B1(\row_cnt[3] ), 
    .D0(\row_cnt[1] ), .C0(n46_adj_603), .A0(\row_cnt[2] ), .F0(n6_adj_630), 
    .F1(n8_adj_629));
  SLICE_293 SLICE_293( .D1(n43_adj_599), .C1(n10_adj_628), .B1(\row_cnt[5] ), 
    .D0(n44_adj_598), .C0(n8_adj_629), .B0(\row_cnt[4] ), .F0(n10_adj_628), 
    .F1(n12_adj_626));
  SLICE_295 SLICE_295( .D1(n41_adj_589), .C1(n14_adj_625), .A1(\row_cnt[7] ), 
    .D0(n42_adj_600), .C0(n12_adj_626), .A0(\row_cnt[6] ), .F0(n14_adj_625), 
    .F1(n16_adj_624));
  SLICE_297 SLICE_297( .D1(n39_adj_605), .C1(n18_adj_622), .A1(\row_cnt[9] ), 
    .D0(n40_adj_596), .C0(n16_adj_624), .B0(\row_cnt[8] ), .F0(n18_adj_622), 
    .F1(n1489));
  SLICE_299 SLICE_299( .D1(n45_adj_607), .C1(n6_adj_619), .B1(\column_cnt[3] ), 
    .D0(\column_cnt[1] ), .C0(n46), .B0(\column_cnt[0] ), .A0(\column_cnt[2] ), 
    .F0(n6_adj_619), .F1(n8_adj_615));
  display_inst_vga_init_SLICE_301 \display_inst.vga_init.SLICE_301 ( 
    .D1(\row_cnt[7] ), .C1(\display_inst.n8 ), .B1(\row_cnt[5] ), 
    .A1(\row_cnt[8] ), .D0(\row_cnt[3] ), .C0(\row_cnt[2] ), 
    .F0(\display_inst.n8 ), .F1(\display_inst.n12 ));
  display_inst_vga_init_SLICE_303 \display_inst.vga_init.SLICE_303 ( 
    .D1(\display_inst.vga_init.n181 ), .C1(\display_inst.vga_init.n59 ), 
    .B1(\row_cnt[8] ), .D0(\display_inst.n7760 ), .C0(\row_cnt[4] ), 
    .B0(\row_cnt[5] ), .A0(\row_cnt[3] ), .F0(\display_inst.vga_init.n59 ), 
    .F1(\display_inst.n5090 ));
  display_inst_pattern_gen_initial_SLICE_304 
    \display_inst.pattern_gen_initial.SLICE_304 ( 
    .D1(\display_inst.pattern_gen_initial.n11_adj_474 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_472 ), 
    .B1(\display_inst.pattern_gen_initial.n16_adj_473 ), 
    .A1(\display_inst.n5090 ), .D0(\display_inst.pattern_gen_initial.n265 ), 
    .C0(\display_inst.pattern_gen_initial.n244 ), .B0(\snake_arr[72] ), 
    .A0(\snake_arr[71] ), .F0(\display_inst.pattern_gen_initial.n12_adj_472 ), 
    .F1(\display_inst.pattern_gen_initial.n5229 ));
  display_inst_vga_init_SLICE_305 \display_inst.vga_init.SLICE_305 ( 
    .D1(\row_cnt[9] ), .C1(\row_cnt[6] ), .B1(\row_cnt[4] ), .D0(\row_cnt[7] ), 
    .C0(\row_cnt[9] ), .B0(\row_cnt[6] ), .F0(\display_inst.vga_init.n181 ), 
    .F1(\display_inst.n11 ));
  display_inst_vga_init_SLICE_306 \display_inst.vga_init.SLICE_306 ( 
    .D1(\display_inst.pattern_gen_initial.n5079 ), .C1(\display_inst.n10776 ), 
    .B1(\snake_arr[10] ), .A1(\snake_arr[60] ), 
    .D0(\display_inst.vga_init.n181 ), .C0(\display_inst.n7876 ), 
    .B0(\row_cnt[8] ), .A0(\row_cnt[5] ), .F0(\display_inst.n10776 ), 
    .F1(\display_inst.pattern_gen_initial.n12_adj_496 ));
  display_inst_vga_init_SLICE_307 \display_inst.vga_init.SLICE_307 ( 
    .D1(\display_inst.n203 ), .C1(\display_inst.n8_adj_516 ), 
    .B1(\row_cnt[8] ), .A1(\display_inst.n7752 ), .D0(\row_cnt[3] ), 
    .B0(\row_cnt[2] ), .F0(\display_inst.n8_adj_516 ), 
    .F1(\display_inst.vga_init.n11206 ));
  display_inst_vga_init_SLICE_309 \display_inst.vga_init.SLICE_309 ( 
    .D1(\display_inst.pattern_gen_initial.n5006 ), .C1(\display_inst.n189 ), 
    .B1(\snake_arr[0] ), .A1(\snake_arr[40] ), .D0(\display_inst.n5003 ), 
    .C0(\display_inst.vga_init.n11206 ), .B0(\row_cnt[9] ), 
    .A0(\display_inst.n5201 ), .F0(\display_inst.n189 ), 
    .F1(\display_inst.pattern_gen_initial.n14_adj_495 ));
  display_inst_pattern_gen_initial_SLICE_310 
    \display_inst.pattern_gen_initial.SLICE_310 ( .D1(\row_cnt[1] ), 
    .C1(\display_inst.n5201 ), .A1(\row_cnt[0] ), .D0(\row_cnt[5] ), 
    .C0(\row_cnt[4] ), .B0(\row_cnt[3] ), .A0(\row_cnt[2] ), 
    .F0(\display_inst.n5201 ), .F1(\display_inst.pattern_gen_initial.n10792 ));
  display_inst_vga_init_SLICE_311 \display_inst.vga_init.SLICE_311 ( 
    .D0(\row_cnt[6] ), .C0(\row_cnt[5] ), .F0(\display_inst.n5017 ));
  display_inst_pattern_gen_initial_SLICE_312 
    \display_inst.pattern_gen_initial.SLICE_312 ( 
    .D1(\display_inst.pattern_gen_initial.n10_adj_409 ), 
    .C1(\display_inst.pattern_gen_initial.n11204 ), .B1(\display_inst.n5017 ), 
    .A1(\row_cnt[7] ), .D0(\row_cnt[5] ), 
    .C0(\display_inst.pattern_gen_initial.n10190 ), .A0(\row_cnt[6] ), 
    .F0(\display_inst.pattern_gen_initial.n11204 ), 
    .F1(\display_inst.pattern_gen_initial.n8_adj_410 ));
  display_inst_vga_init_SLICE_313 \display_inst.vga_init.SLICE_313 ( 
    .D1(\column_cnt[2] ), .C1(\display_inst.n5213 ), .B1(\column_cnt[3] ), 
    .A1(\column_cnt[6] ), .D0(\column_cnt[1] ), .C0(\column_cnt[5] ), 
    .B0(\column_cnt[4] ), .F0(\display_inst.n5213 ), 
    .F1(\display_inst.vga_init.n10176 ));
  display_inst_vga_init_SLICE_315 \display_inst.vga_init.SLICE_315 ( 
    .D1(\display_inst.n8_adj_516 ), .C1(\display_inst.vga_init.n196 ), 
    .B1(\row_cnt[1] ), .A1(\row_cnt[4] ), .D0(\row_cnt[7] ), .C0(\row_cnt[6] ), 
    .B0(\row_cnt[5] ), .F0(\display_inst.vga_init.n196 ), 
    .F1(\display_inst.vga_init.n4 ));
  display_inst_vga_init_SLICE_317 \display_inst.vga_init.SLICE_317 ( 
    .D1(\display_inst.n7655 ), .C1(\display_inst.n8467 ), 
    .B1(\display_inst.vga_init.n11562 ), .A1(\row_cnt[7] ), .C0(\row_cnt[9] ), 
    .A0(\row_cnt[8] ), .F0(\display_inst.n8467 ), .F1(\display_inst.n5031 ));
  display_inst_vga_init_SLICE_318 \display_inst.vga_init.SLICE_318 ( 
    .D1(\row_cnt[6] ), .C1(\row_cnt[5] ), .B1(\row_cnt[4] ), .A1(\row_cnt[3] ), 
    .D0(\display_inst.n8 ), .C0(\row_cnt[6] ), .B0(\row_cnt[5] ), 
    .A0(\row_cnt[4] ), .F0(\display_inst.vga_init.n11562 ), 
    .F1(\display_inst.vga_init.n208 ));
  display_inst_pattern_gen_initial_SLICE_320 
    \display_inst.pattern_gen_initial.SLICE_320 ( .D1(\display_inst.n8467 ), 
    .C1(\display_inst.n5211 ), .B1(\display_inst.n8_adj_516 ), 
    .A1(\row_cnt[4] ), .D0(\row_cnt[7] ), .C0(\row_cnt[6] ), .B0(\row_cnt[5] ), 
    .F0(\display_inst.n5211 ), .F1(\display_inst.pattern_gen_initial.n5165 ));
  display_inst_vga_init_SLICE_321 \display_inst.vga_init.SLICE_321 ( 
    .D1(\row_cnt[7] ), .C1(\display_inst.n5141 ), .B1(\row_cnt[4] ), 
    .A1(\display_inst.n8 ), .C0(\row_cnt[6] ), .B0(\row_cnt[5] ), 
    .F0(\display_inst.n5141 ), .F1(\display_inst.pattern_gen_initial.n5212 ));
  display_inst_vga_init_SLICE_323 \display_inst.vga_init.SLICE_323 ( 
    .D1(\display_inst.pattern_gen_initial.n5068 ), .C1(\display_inst.n5046 ), 
    .B1(\snake_arr[30] ), .A1(\snake_arr[50] ), 
    .D0(\display_inst.vga_init.n208 ), .C0(\display_inst.vga_init.n11184 ), 
    .B0(\display_inst.n8467 ), .A0(\row_cnt[7] ), .F0(\display_inst.n5046 ), 
    .F1(\display_inst.pattern_gen_initial.n15 ));
  display_inst_vga_init_SLICE_325 \display_inst.vga_init.SLICE_325 ( 
    .C1(\row_cnt[7] ), .A1(\row_cnt[6] ), .D0(\row_cnt[7] ), .C0(\row_cnt[8] ), 
    .B0(\row_cnt[6] ), .F0(\display_inst.n7721 ), .F1(\display_inst.n5003 ));
  display_inst_pattern_gen_initial_SLICE_326 
    \display_inst.pattern_gen_initial.SLICE_326 ( 
    .D1(\display_inst.pattern_gen_initial.n10804 ), 
    .C1(\display_inst.pattern_gen_initial.n7866 ), 
    .B1(\display_inst.pattern_gen_initial.n10160 ), .A1(\display_inst.n5206 ), 
    .D0(\display_inst.pattern_gen_initial.n7792 ), .C0(\display_inst.n7721 ), 
    .B0(\display_inst.n4401 ), .A0(\row_cnt[9] ), 
    .F0(\display_inst.pattern_gen_initial.n7866 ), 
    .F1(\display_inst.pattern_gen_initial.n10130 ));
  display_inst_vga_init_SLICE_327 \display_inst.vga_init.SLICE_327 ( 
    .D1(\display_inst.n16 ), .C1(\display_inst.n12_adj_518 ), 
    .B1(\display_inst.n11_adj_517 ), .A1(\display_inst.n189 ), 
    .D0(\display_inst.pattern_gen_initial.n244 ), 
    .C0(\display_inst.pattern_gen_initial.n265 ), .B0(\snake_arr[41] ), 
    .A0(\snake_arr[42] ), .F0(\display_inst.n12_adj_518 ), 
    .F1(\display_inst.n5238 ));
  display_inst_pattern_gen_initial_SLICE_328 
    \display_inst.pattern_gen_initial.SLICE_328 ( 
    .D1(\display_inst.pattern_gen_initial.n5244 ), 
    .C1(\display_inst.pattern_gen_initial.n5241 ), .B1(\display_inst.n5238 ), 
    .A1(\display_inst.pattern_gen_initial.n5250 ), 
    .D0(\display_inst.pattern_gen_initial.n11_adj_445 ), 
    .C0(\display_inst.pattern_gen_initial.n12_adj_442 ), 
    .B0(\display_inst.n5046 ), 
    .A0(\display_inst.pattern_gen_initial.n16_adj_443 ), 
    .F0(\display_inst.pattern_gen_initial.n5241 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_494 ));
  display_inst_vga_init_SLICE_329 \display_inst.vga_init.SLICE_329 ( 
    .D1(\display_inst.n16_adj_520 ), .C1(\display_inst.n12_adj_521 ), 
    .B1(\display_inst.n11_adj_519 ), .A1(\display_inst.n10776 ), 
    .D0(\display_inst.pattern_gen_initial.n244 ), 
    .C0(\display_inst.pattern_gen_initial.n265 ), .B0(\snake_arr[12] ), 
    .A0(\snake_arr[11] ), .F0(\display_inst.n12_adj_521 ), 
    .F1(\display_inst.n10777 ));
  display_inst_pattern_gen_initial_SLICE_330 
    \display_inst.pattern_gen_initial.SLICE_330 ( 
    .D1(\display_inst.pattern_gen_initial.n10159 ), 
    .C1(\display_inst.pattern_gen_initial.n10779 ), .B1(\display_inst.n10777 ), 
    .A1(\display_inst.pattern_gen_initial.n8_adj_410 ), .D0(\row_cnt[8] ), 
    .C0(\row_cnt[9] ), .F0(\display_inst.pattern_gen_initial.n10779 ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_502 ));
  display_inst_vga_init_SLICE_331 \display_inst.vga_init.SLICE_331 ( 
    .D1(\display_inst.n4401 ), .C1(\display_inst.n7760 ), 
    .B1(\display_inst.n5003 ), .A1(\row_cnt[3] ), .D0(\row_cnt[1] ), 
    .C0(\row_cnt[2] ), .B0(\row_cnt[0] ), .F0(\display_inst.n7760 ), 
    .F1(\display_inst.vga_init.n11184 ));
  display_inst_pattern_gen_initial_SLICE_336 
    \display_inst.pattern_gen_initial.SLICE_336 ( 
    .D1(\display_inst.pattern_gen_initial.n10779 ), 
    .C1(\display_inst.pattern_gen_initial.n11188 ), .B1(\display_inst.n5141 ), 
    .A1(\row_cnt[7] ), .D0(\display_inst.pattern_gen_initial.n7792 ), 
    .C0(\row_cnt[5] ), .B0(\display_inst.n5003 ), .A0(\row_cnt[4] ), 
    .F0(\display_inst.pattern_gen_initial.n11188 ), 
    .F1(\display_inst.pattern_gen_initial.n5115 ));
  display_inst_vga_init_SLICE_337 \display_inst.vga_init.SLICE_337 ( 
    .D1(\row_cnt[8] ), .C1(\display_inst.n4401 ), .B1(\row_cnt[7] ), 
    .A1(\row_cnt[6] ), .D0(\row_cnt[5] ), .C0(\row_cnt[4] ), 
    .F0(\display_inst.n4401 ), .F1(\display_inst.vga_init.n5203 ));
  display_inst_pattern_gen_initial_SLICE_338 
    \display_inst.pattern_gen_initial.SLICE_338 ( .D1(\row_cnt[8] ), 
    .C1(\display_inst.pattern_gen_initial.n7800 ), .B1(\row_cnt[9] ), 
    .A1(\display_inst.pattern_gen_initial.n5212 ), .D0(\row_cnt[6] ), 
    .C0(\display_inst.n4401 ), .B0(\row_cnt[7] ), 
    .A0(\display_inst.pattern_gen_initial.n7731 ), 
    .F0(\display_inst.pattern_gen_initial.n7800 ), 
    .F1(\display_inst.pattern_gen_initial.n5079 ));
  display_inst_vga_init_SLICE_340 \display_inst.vga_init.SLICE_340 ( 
    .D1(\display_inst.n7752 ), .C1(\display_inst.vga_init.n6 ), 
    .B1(\display_inst.vga_init.n5342 ), .A1(\row_cnt[9] ), .D0(\row_cnt[2] ), 
    .C0(\display_inst.vga_init.n5203 ), .A0(\row_cnt[3] ), 
    .F0(\display_inst.vga_init.n6 ), .F1(\display_inst.vga_init.n5682 ));
  display_inst_vga_init_SLICE_341 \display_inst.vga_init.SLICE_341 ( 
    .D1(\column_cnt[8] ), .C1(\display_inst.n16_adj_522 ), 
    .A1(\column_cnt[9] ), .D0(\column_cnt[6] ), .C0(\column_cnt[4] ), 
    .B0(\column_cnt[5] ), .A0(\column_cnt[7] ), 
    .F0(\display_inst.n16_adj_522 ), .F1(\display_inst.vga_init.HSYNC_N_339 ));
  display_inst_vga_init_SLICE_344 \display_inst.vga_init.SLICE_344 ( 
    .D1(\display_inst.n10793 ), .C1(\display_inst.n7358 ), 
    .B1(\column_cnt[7] ), .A1(\column_cnt[8] ), .D0(\column_cnt[0] ), 
    .C0(\column_cnt[1] ), .F0(\display_inst.n7358 ), 
    .F1(\display_inst.vga_init.n5342 ));
  display_inst_pattern_gen_initial_SLICE_346 
    \display_inst.pattern_gen_initial.SLICE_346 ( 
    .D1(\display_inst.pattern_gen_initial.rgb_5__N_343[0] ), 
    .C1(\display_inst.pattern_gen_initial.n858 ), .B1(\display_inst.valid ), 
    .D0(\display_inst.pattern_gen_initial.n858 ), 
    .C0(\display_inst.pattern_gen_initial.rgb_5__N_343[0] ), 
    .A0(\display_inst.valid ), .F0(rgb_c_5), .F1(rgb_c_4));
  display_inst_pattern_gen_initial_SLICE_347 
    \display_inst.pattern_gen_initial.SLICE_347 ( .D0(\display_inst.valid ), 
    .C0(\display_inst.pattern_gen_initial.rgb_5__N_343[0] ), 
    .F0(\display_inst.pattern_gen_initial.n10773 ));
  display_inst_pattern_gen_initial_SLICE_348 
    \display_inst.pattern_gen_initial.SLICE_348 ( 
    .D1(\display_inst.pattern_gen_initial.n10206 ), 
    .C1(\display_inst.pattern_gen_initial.n10187 ), 
    .B1(\display_inst.pattern_gen_initial.n51 ), 
    .A1(\display_inst.pattern_gen_initial.n11148 ), 
    .D0(\display_inst.pattern_gen_initial.n17 ), 
    .C0(\display_inst.pattern_gen_initial.n12_adj_496 ), 
    .B0(\display_inst.pattern_gen_initial.n11_adj_497 ), 
    .A0(\display_inst.pattern_gen_initial.n15 ), 
    .F0(\display_inst.pattern_gen_initial.n10187 ), 
    .F1(\display_inst.pattern_gen_initial.rgb_5__N_343[0] ));
  display_inst_pattern_gen_initial_SLICE_349 
    \display_inst.pattern_gen_initial.SLICE_349 ( 
    .D1(\display_inst.pattern_gen_initial.n7864 ), 
    .C1(\display_inst.pattern_gen_initial.n51 ), .D0(\column_cnt[4] ), 
    .C0(\display_inst.pattern_gen_initial.n8_adj_420 ), 
    .B0(\display_inst.pattern_gen_initial.n5216 ), 
    .A0(\display_inst.pattern_gen_initial.n7353 ), 
    .F0(\display_inst.pattern_gen_initial.n51 ), 
    .F1(\display_inst.pattern_gen_initial.n5000 ));
  display_inst_pattern_gen_initial_SLICE_351 
    \display_inst.pattern_gen_initial.SLICE_351 ( 
    .D1(\display_inst.pattern_gen_initial.n12_c ), 
    .C1(\display_inst.pattern_gen_initial.n5216 ), .B1(\column_cnt[2] ), 
    .A1(\display_inst.pattern_gen_initial.n7353 ), .D0(\column_cnt[9] ), 
    .C0(\column_cnt[8] ), .B0(\column_cnt[7] ), 
    .F0(\display_inst.pattern_gen_initial.n5216 ), 
    .F1(\display_inst.pattern_gen_initial.n5187 ));
  display_inst_pattern_gen_initial_SLICE_353 
    \display_inst.pattern_gen_initial.SLICE_353 ( .D1(\column_cnt[6] ), 
    .C1(\display_inst.pattern_gen_initial.n7391 ), .B1(\column_cnt[5] ), 
    .A1(\column_cnt[9] ), .D0(\column_cnt[2] ), .C0(\column_cnt[4] ), 
    .B0(\column_cnt[3] ), .F0(\display_inst.pattern_gen_initial.n7391 ), 
    .F1(\display_inst.n10793 ));
  display_inst_pattern_gen_initial_SLICE_355 
    \display_inst.pattern_gen_initial.SLICE_355 ( 
    .D1(\display_inst.pattern_gen_initial.n3232[7] ), 
    .C1(\display_inst.pattern_gen_initial.n452 ), 
    .A1(\display_inst.pattern_gen_initial.n461 ), 
    .D0(\display_inst.pattern_gen_initial.n3322[7] ), 
    .C0(\display_inst.pattern_gen_initial.n413 ), 
    .A0(\display_inst.pattern_gen_initial.n10301 ), 
    .F0(\display_inst.pattern_gen_initial.n452 ), 
    .F1(\display_inst.pattern_gen_initial.n488 ));
  display_inst_pattern_gen_initial_SLICE_357 
    \display_inst.pattern_gen_initial.SLICE_357 ( 
    .D1(\display_inst.pattern_gen_initial.n3232[5] ), 
    .C1(\display_inst.pattern_gen_initial.n454 ), 
    .A1(\display_inst.pattern_gen_initial.n461 ), 
    .D0(\display_inst.pattern_gen_initial.n3322[5] ), 
    .C0(\display_inst.pattern_gen_initial.n4848 ), 
    .A0(\display_inst.pattern_gen_initial.n10301 ), 
    .F0(\display_inst.pattern_gen_initial.n454 ), 
    .F1(\display_inst.pattern_gen_initial.n490 ));
  display_inst_pattern_gen_initial_SLICE_360 
    \display_inst.pattern_gen_initial.SLICE_360 ( 
    .D0(\display_inst.pattern_gen_initial.n461 ), 
    .C0(\display_inst.pattern_gen_initial.n453 ), 
    .A0(\display_inst.pattern_gen_initial.n3232[6] ), 
    .F0(\display_inst.pattern_gen_initial.n489 ));
  display_inst_pattern_gen_initial_SLICE_364 
    \display_inst.pattern_gen_initial.SLICE_364 ( 
    .D1(\display_inst.pattern_gen_initial.n490 ), 
    .C1(\display_inst.pattern_gen_initial.n7525 ), 
    .B1(\display_inst.pattern_gen_initial.n491 ), 
    .A1(\display_inst.pattern_gen_initial.n489 ), 
    .D0(\display_inst.pattern_gen_initial.n3232[3] ), 
    .C0(\display_inst.pattern_gen_initial.n461 ), 
    .B0(\display_inst.pattern_gen_initial.n177 ), 
    .A0(\display_inst.pattern_gen_initial.n178 ), 
    .F0(\display_inst.pattern_gen_initial.n7525 ), 
    .F1(\display_inst.pattern_gen_initial.n6_adj_365 ));
  display_inst_pattern_gen_initial_SLICE_370 
    \display_inst.pattern_gen_initial.SLICE_370 ( 
    .D0(\display_inst.pattern_gen_initial.n7719 ), 
    .C0(\display_inst.pattern_gen_initial.n10201 ), .B0(\display_inst.n7752 ), 
    .A0(\display_inst.pattern_gen_initial.n10203 ), 
    .F0(\display_inst.pattern_gen_initial.n7293 ));
  display_inst_pattern_gen_initial_SLICE_371 
    \display_inst.pattern_gen_initial.SLICE_371 ( 
    .D1(\display_inst.pattern_gen_initial.n11158 ), 
    .C1(\display_inst.pattern_gen_initial.n5188 ), 
    .B1(\display_inst.pattern_gen_initial.n5000 ), 
    .A1(\display_inst.pattern_gen_initial.n7293 ), .D0(\column_cnt[1] ), 
    .C0(\display_inst.pattern_gen_initial.n5187 ), .B0(\column_cnt[0] ), 
    .F0(\display_inst.pattern_gen_initial.n5188 ), 
    .F1(\display_inst.pattern_gen_initial.n10160 ));
  display_inst_pattern_gen_initial_SLICE_374 
    \display_inst.pattern_gen_initial.SLICE_374 ( 
    .D1(\display_inst.pattern_gen_initial.n16_adj_494 ), 
    .C1(\display_inst.pattern_gen_initial.n10195 ), 
    .B1(\display_inst.pattern_gen_initial.n5235 ), 
    .A1(\display_inst.pattern_gen_initial.n5115 ), 
    .D0(\display_inst.pattern_gen_initial.n11_adj_487 ), 
    .C0(\display_inst.pattern_gen_initial.n14_adj_484 ), 
    .B0(\display_inst.pattern_gen_initial.n13_adj_486 ), 
    .A0(\display_inst.pattern_gen_initial.n12_adj_485 ), 
    .F0(\display_inst.pattern_gen_initial.n10195 ), 
    .F1(\display_inst.pattern_gen_initial.n18_adj_501 ));
  display_inst_pattern_gen_initial_SLICE_375 
    \display_inst.pattern_gen_initial.SLICE_375 ( 
    .C1(\display_inst.pattern_gen_initial.n7792 ), .A1(\row_cnt[4] ), 
    .D0(\row_cnt[2] ), .C0(\row_cnt[3] ), .B0(\row_cnt[0] ), .A0(\row_cnt[1] ), 
    .F0(\display_inst.pattern_gen_initial.n7792 ), .F1(\display_inst.n7876 ));
  display_inst_pattern_gen_initial_SLICE_377 
    \display_inst.pattern_gen_initial.SLICE_377 ( 
    .D1(\display_inst.pattern_gen_initial.n371 ), 
    .C1(\display_inst.pattern_gen_initial.n11152 ), 
    .B1(\display_inst.pattern_gen_initial.n380 ), 
    .D0(\display_inst.pattern_gen_initial.n335 ), 
    .C0(\display_inst.pattern_gen_initial.n175 ), 
    .B0(\display_inst.pattern_gen_initial.n174 ), 
    .F0(\display_inst.pattern_gen_initial.n11152 ), 
    .F1(\display_inst.pattern_gen_initial.n413_adj_396 ));
  display_inst_pattern_gen_initial_SLICE_378 
    \display_inst.pattern_gen_initial.SLICE_378 ( 
    .D1(\display_inst.pattern_gen_initial.n226 ), 
    .C1(\display_inst.pattern_gen_initial.n174 ), 
    .B1(\display_inst.pattern_gen_initial.n173 ), 
    .A1(\display_inst.pattern_gen_initial.n225 ), 
    .D0(\display_inst.pattern_gen_initial.n174 ), 
    .C0(\display_inst.pattern_gen_initial.n226 ), 
    .B0(\display_inst.pattern_gen_initial.n225 ), 
    .A0(\display_inst.pattern_gen_initial.n173 ), 
    .F0(\display_inst.pattern_gen_initial.n371 ), 
    .F1(\display_inst.pattern_gen_initial.n369_adj_504 ));
  display_inst_pattern_gen_initial_SLICE_379 
    \display_inst.pattern_gen_initial.SLICE_379 ( 
    .D1(\display_inst.pattern_gen_initial.n453_adj_406 ), 
    .C1(\display_inst.pattern_gen_initial.n455_adj_402 ), 
    .B1(\display_inst.pattern_gen_initial.n177_adj_380 ), 
    .A1(\display_inst.pattern_gen_initial.n454_adj_414 ), 
    .D0(\display_inst.pattern_gen_initial.n3200[4] ), 
    .C0(\display_inst.pattern_gen_initial.n10281 ), 
    .B0(\display_inst.pattern_gen_initial.n176_adj_381 ), 
    .F0(\display_inst.pattern_gen_initial.n455_adj_402 ), 
    .F1(\display_inst.pattern_gen_initial.n7774 ));
  display_inst_pattern_gen_initial_SLICE_382 
    \display_inst.pattern_gen_initial.SLICE_382 ( 
    .D1(\display_inst.pattern_gen_initial.n11_adj_480 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_477 ), 
    .B1(\display_inst.pattern_gen_initial.n16_adj_478 ), 
    .A1(\display_inst.pattern_gen_initial.n5079 ), 
    .D0(\display_inst.pattern_gen_initial.n370_adj_423 ), 
    .C0(\display_inst.pattern_gen_initial.n391 ), .B0(\snake_arr[68] ), 
    .A0(\snake_arr[67] ), .F0(\display_inst.pattern_gen_initial.n12_adj_477 ), 
    .F1(\display_inst.pattern_gen_initial.n5232 ));
  display_inst_pattern_gen_initial_SLICE_383 
    \display_inst.pattern_gen_initial.SLICE_383 ( 
    .D1(\display_inst.pattern_gen_initial.n3185[6] ), 
    .C1(\display_inst.pattern_gen_initial.n453_adj_406 ), 
    .B1(\display_inst.pattern_gen_initial.n461_adj_416 ), 
    .D0(\display_inst.pattern_gen_initial.n11168 ), 
    .C0(\display_inst.pattern_gen_initial.n3200[6] ), 
    .B0(\display_inst.pattern_gen_initial.n10281 ), 
    .F0(\display_inst.pattern_gen_initial.n453_adj_406 ), 
    .F1(\display_inst.pattern_gen_initial.n489_adj_369 ));
  display_inst_pattern_gen_initial_SLICE_385 
    \display_inst.pattern_gen_initial.SLICE_385 ( .D1(\row_cnt[3] ), 
    .C1(\display_inst.pattern_gen_initial.n4391 ), .B1(\row_cnt[0] ), 
    .A1(\row_cnt[4] ), .D0(\row_cnt[1] ), .B0(\row_cnt[2] ), 
    .F0(\display_inst.pattern_gen_initial.n4391 ), 
    .F1(\display_inst.pattern_gen_initial.n10190 ));
  display_inst_pattern_gen_initial_SLICE_387 
    \display_inst.pattern_gen_initial.SLICE_387 ( 
    .D1(\display_inst.pattern_gen_initial.n10281 ), 
    .C1(\display_inst.pattern_gen_initial.n412_adj_397 ), 
    .B1(\display_inst.pattern_gen_initial.n3200[8] ), 
    .D0(\display_inst.pattern_gen_initial.n369_adj_504 ), 
    .C0(\display_inst.pattern_gen_initial.n11156 ), 
    .B0(\display_inst.pattern_gen_initial.n370 ), 
    .F0(\display_inst.pattern_gen_initial.n412_adj_397 ), 
    .F1(\display_inst.pattern_gen_initial.n451_adj_412 ));
  display_inst_pattern_gen_initial_SLICE_390 
    \display_inst.pattern_gen_initial.SLICE_390 ( 
    .D1(\display_inst.pattern_gen_initial.n3200[5] ), 
    .C1(\display_inst.pattern_gen_initial.n380 ), 
    .B1(\display_inst.pattern_gen_initial.n10281 ), 
    .A1(\display_inst.pattern_gen_initial.n175 ), 
    .D0(\display_inst.pattern_gen_initial.n369_adj_504 ), 
    .C0(\display_inst.pattern_gen_initial.n370 ), 
    .B0(\display_inst.pattern_gen_initial.n11156 ), 
    .F0(\display_inst.pattern_gen_initial.n380 ), 
    .F1(\display_inst.pattern_gen_initial.n454_adj_414 ));
  display_inst_pattern_gen_initial_SLICE_391 
    \display_inst.pattern_gen_initial.SLICE_391 ( .D1(\column_cnt[9] ), 
    .C1(\column_cnt[8] ), .D0(\column_cnt[8] ), .C0(\column_cnt[9] ), 
    .F0(\display_inst.pattern_gen_initial.n5181 ), 
    .F1(\display_inst.pattern_gen_initial.n10786 ));
  display_inst_pattern_gen_initial_SLICE_392 
    \display_inst.pattern_gen_initial.SLICE_392 ( 
    .D1(\display_inst.pattern_gen_initial.n5181 ), 
    .C1(\display_inst.pattern_gen_initial.n4395 ), .B1(\column_cnt[7] ), 
    .A1(\display_inst.pattern_gen_initial.n7762 ), .D0(\column_cnt[6] ), 
    .C0(\column_cnt[5] ), .F0(\display_inst.pattern_gen_initial.n4395 ), 
    .F1(\display_inst.pattern_gen_initial.n11148 ));
  display_inst_pattern_gen_initial_SLICE_393 
    \display_inst.pattern_gen_initial.SLICE_393 ( 
    .D1(\display_inst.pattern_gen_initial.n7717 ), 
    .C1(\display_inst.pattern_gen_initial.n5 ), .B1(\column_cnt[5] ), 
    .A1(\column_cnt[4] ), .D0(\column_cnt[7] ), .C0(\column_cnt[6] ), 
    .F0(\display_inst.pattern_gen_initial.n5 ), 
    .F1(\display_inst.pattern_gen_initial.n11196 ));
  display_inst_pattern_gen_initial_SLICE_394 
    \display_inst.pattern_gen_initial.SLICE_394 ( .D1(\column_cnt[4] ), 
    .C1(\display_inst.pattern_gen_initial.n7717 ), .B1(\column_cnt[6] ), 
    .A1(\column_cnt[5] ), .D0(\column_cnt[1] ), .C0(\column_cnt[2] ), 
    .B0(\column_cnt[0] ), .A0(\column_cnt[3] ), 
    .F0(\display_inst.pattern_gen_initial.n7717 ), 
    .F1(\display_inst.pattern_gen_initial.n11202 ));
  display_inst_pattern_gen_initial_SLICE_396 
    \display_inst.pattern_gen_initial.SLICE_396 ( 
    .D1(\display_inst.pattern_gen_initial.n244 ), 
    .C1(\display_inst.pattern_gen_initial.n265 ), .B1(\snake_arr[32] ), 
    .A1(\snake_arr[31] ), .D0(\column_cnt[7] ), 
    .C0(\display_inst.pattern_gen_initial.n11196 ), 
    .B0(\display_inst.pattern_gen_initial.n5181 ), 
    .A0(\display_inst.pattern_gen_initial.n14_adj_418 ), 
    .F0(\display_inst.pattern_gen_initial.n265 ), 
    .F1(\display_inst.pattern_gen_initial.n12_adj_442 ));
  display_inst_pattern_gen_initial_SLICE_399 
    \display_inst.pattern_gen_initial.SLICE_399 ( 
    .D1(\display_inst.pattern_gen_initial.n4395 ), 
    .C1(\display_inst.pattern_gen_initial.n11178 ), 
    .B1(\display_inst.pattern_gen_initial.n10783 ), 
    .A1(\display_inst.pattern_gen_initial.n3_adj_419 ), 
    .D0(\display_inst.pattern_gen_initial.n8_adj_420 ), 
    .C0(\display_inst.n5213 ), .B0(\column_cnt[0] ), .A0(\column_cnt[6] ), 
    .F0(\display_inst.pattern_gen_initial.n11178 ), 
    .F1(\display_inst.pattern_gen_initial.n307 ));
  display_inst_pattern_gen_initial_SLICE_400 
    \display_inst.pattern_gen_initial.SLICE_400 ( .D0(\column_cnt[2] ), 
    .C0(\column_cnt[4] ), .B0(\column_cnt[3] ), 
    .F0(\display_inst.pattern_gen_initial.n3_adj_419 ));
  display_inst_pattern_gen_initial_SLICE_401 
    \display_inst.pattern_gen_initial.SLICE_401 ( 
    .D1(\display_inst.pattern_gen_initial.n7882 ), 
    .C1(\display_inst.pattern_gen_initial.n5157 ), 
    .B1(\display_inst.pattern_gen_initial.n5 ), .A1(\column_cnt[8] ), 
    .D0(\column_cnt[4] ), .C0(\column_cnt[5] ), 
    .F0(\display_inst.pattern_gen_initial.n5157 ), 
    .F1(\display_inst.pattern_gen_initial.n11174 ));
  display_inst_pattern_gen_initial_SLICE_405 
    \display_inst.pattern_gen_initial.SLICE_405 ( .D1(\column_cnt[8] ), 
    .B1(\column_cnt[7] ), .C0(\column_cnt[8] ), .A0(\column_cnt[7] ), 
    .F0(\display_inst.pattern_gen_initial.n5101 ), 
    .F1(\display_inst.pattern_gen_initial.n5177 ));
  display_inst_pattern_gen_initial_SLICE_406 
    \display_inst.pattern_gen_initial.SLICE_406 ( 
    .D1(\display_inst.pattern_gen_initial.n391 ), 
    .C1(\display_inst.pattern_gen_initial.n370_adj_423 ), .B1(\snake_arr[8] ), 
    .A1(\snake_arr[7] ), .D0(\display_inst.pattern_gen_initial.n4781 ), 
    .C0(\display_inst.pattern_gen_initial.n11174 ), 
    .B0(\display_inst.pattern_gen_initial.n5101 ), .A0(\column_cnt[9] ), 
    .F0(\display_inst.pattern_gen_initial.n370_adj_423 ), 
    .F1(\display_inst.pattern_gen_initial.n12_adj_452 ));
  display_inst_pattern_gen_initial_SLICE_409 
    \display_inst.pattern_gen_initial.SLICE_409 ( 
    .D1(\display_inst.pattern_gen_initial.n328 ), 
    .C1(\display_inst.pattern_gen_initial.n349 ), .B1(\snake_arr[45] ), 
    .A1(\snake_arr[46] ), .D0(\display_inst.pattern_gen_initial.n11560 ), 
    .C0(\display_inst.pattern_gen_initial.n11202 ), 
    .B0(\display_inst.pattern_gen_initial.n10786 ), .A0(\column_cnt[7] ), 
    .F0(\display_inst.pattern_gen_initial.n349 ), 
    .F1(\display_inst.pattern_gen_initial.n13 ));
  display_inst_pattern_gen_initial_SLICE_410 
    \display_inst.pattern_gen_initial.SLICE_410 ( .D1(\column_cnt[2] ), 
    .C1(\display_inst.pattern_gen_initial.n7353 ), .B1(\column_cnt[3] ), 
    .A1(\column_cnt[4] ), .D0(\column_cnt[6] ), .C0(\column_cnt[5] ), 
    .F0(\display_inst.pattern_gen_initial.n7353 ), 
    .F1(\display_inst.pattern_gen_initial.n11560 ));
  display_inst_pattern_gen_initial_SLICE_411 
    \display_inst.pattern_gen_initial.SLICE_411 ( .D1(\column_cnt[5] ), 
    .C1(\display_inst.pattern_gen_initial.n12_c ), .B1(\column_cnt[7] ), 
    .A1(\column_cnt[6] ), .D0(\column_cnt[4] ), .C0(\column_cnt[3] ), 
    .F0(\display_inst.pattern_gen_initial.n12_c ), 
    .F1(\display_inst.pattern_gen_initial.n11558 ));
  display_inst_pattern_gen_initial_SLICE_413 
    \display_inst.pattern_gen_initial.SLICE_413 ( .D1(\column_cnt[2] ), 
    .C1(\display_inst.pattern_gen_initial.n7719 ), .B1(\column_cnt[3] ), 
    .A1(\column_cnt[4] ), .D0(\column_cnt[1] ), .C0(\column_cnt[0] ), 
    .F0(\display_inst.pattern_gen_initial.n7719 ), 
    .F1(\display_inst.pattern_gen_initial.n10772 ));
  display_inst_pattern_gen_initial_SLICE_415 
    \display_inst.pattern_gen_initial.SLICE_415 ( 
    .D1(\display_inst.pattern_gen_initial.n5154 ), 
    .C1(\display_inst.pattern_gen_initial.n7882 ), .A1(\column_cnt[4] ), 
    .D0(\column_cnt[1] ), .C0(\column_cnt[2] ), .B0(\column_cnt[0] ), 
    .A0(\column_cnt[3] ), .F0(\display_inst.pattern_gen_initial.n7882 ), 
    .F1(\display_inst.pattern_gen_initial.n7920 ));
  display_inst_pattern_gen_initial_SLICE_416 
    \display_inst.pattern_gen_initial.SLICE_416 ( .D1(\column_cnt[5] ), 
    .C1(\column_cnt[6] ), .B1(\column_cnt[4] ), .A1(\column_cnt[3] ), 
    .D0(\column_cnt[6] ), .C0(\column_cnt[5] ), .A0(\column_cnt[7] ), 
    .F0(\display_inst.pattern_gen_initial.n5154 ), 
    .F1(\display_inst.pattern_gen_initial.n4781 ));
  display_inst_pattern_gen_initial_SLICE_417 
    \display_inst.pattern_gen_initial.SLICE_417 ( .D1(\snake_arr[89] ), 
    .C1(\display_inst.pattern_gen_initial.n286 ), 
    .B1(\display_inst.pattern_gen_initial.n412_adj_434 ), .A1(\snake_arr[83] ), 
    .D0(\display_inst.pattern_gen_initial.n11558 ), 
    .C0(\display_inst.pattern_gen_initial.n7920 ), .B0(\column_cnt[8] ), 
    .A0(\column_cnt[9] ), .F0(\display_inst.pattern_gen_initial.n286 ), 
    .F1(\display_inst.pattern_gen_initial.n10_adj_465 ));
  display_inst_pattern_gen_initial_SLICE_418 
    \display_inst.pattern_gen_initial.SLICE_418 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_482 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_481 ), 
    .B1(\display_inst.pattern_gen_initial.n307 ), .A1(\snake_arr[54] ), 
    .D0(\display_inst.pattern_gen_initial.n412_adj_434 ), .C0(\snake_arr[59] ), 
    .B0(\display_inst.pattern_gen_initial.n286 ), .A0(\snake_arr[53] ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_481 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_492 ));
  display_inst_pattern_gen_initial_SLICE_419 
    \display_inst.pattern_gen_initial.SLICE_419 ( 
    .D1(\display_inst.pattern_gen_initial.n307 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_435 ), .B1(\snake_arr[94] ), 
    .D0(\display_inst.pattern_gen_initial.n286 ), 
    .C0(\display_inst.pattern_gen_initial.n412_adj_434 ), .B0(\snake_arr[99] ), 
    .A0(\snake_arr[93] ), .F0(\display_inst.pattern_gen_initial.n10_adj_435 ), 
    .F1(\display_inst.pattern_gen_initial.n14_adj_484 ));
  display_inst_pattern_gen_initial_SLICE_421 
    \display_inst.pattern_gen_initial.SLICE_421 ( 
    .D1(\display_inst.pattern_gen_initial.n13 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_436 ), .B1(\snake_arr[44] ), 
    .A1(\display_inst.pattern_gen_initial.n307 ), 
    .D0(\display_inst.pattern_gen_initial.n412_adj_434 ), .C0(\snake_arr[43] ), 
    .B0(\display_inst.pattern_gen_initial.n286 ), .A0(\snake_arr[49] ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_436 ), 
    .F1(\display_inst.n16 ));
  display_inst_pattern_gen_initial_SLICE_424 
    \display_inst.pattern_gen_initial.SLICE_424 ( 
    .D1(\display_inst.pattern_gen_initial.n10783 ), 
    .C1(\display_inst.pattern_gen_initial.n7850 ), .B1(\column_cnt[6] ), 
    .A1(\column_cnt[5] ), .D0(\display_inst.pattern_gen_initial.n7719 ), 
    .C0(\column_cnt[2] ), .B0(\column_cnt[4] ), .A0(\column_cnt[3] ), 
    .F0(\display_inst.pattern_gen_initial.n7850 ), 
    .F1(\display_inst.pattern_gen_initial.n328 ));
  display_inst_pattern_gen_initial_SLICE_425 
    \display_inst.pattern_gen_initial.SLICE_425 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_440 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_437 ), 
    .B1(\display_inst.pattern_gen_initial.n307 ), .A1(\snake_arr[34] ), 
    .D0(\display_inst.pattern_gen_initial.n412_adj_434 ), 
    .C0(\display_inst.pattern_gen_initial.n286 ), .B0(\snake_arr[39] ), 
    .A0(\snake_arr[33] ), .F0(\display_inst.pattern_gen_initial.n10_adj_437 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_443 ));
  display_inst_pattern_gen_initial_SLICE_429 
    \display_inst.pattern_gen_initial.SLICE_429 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_449 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_448 ), 
    .B1(\display_inst.pattern_gen_initial.n307 ), .A1(\snake_arr[4] ), 
    .D0(\display_inst.pattern_gen_initial.n412_adj_434 ), 
    .C0(\display_inst.pattern_gen_initial.n286 ), .B0(\snake_arr[9] ), 
    .A0(\snake_arr[3] ), .F0(\display_inst.pattern_gen_initial.n10_adj_448 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_453 ));
  display_inst_pattern_gen_initial_SLICE_432 
    \display_inst.pattern_gen_initial.SLICE_432 ( 
    .D1(\display_inst.pattern_gen_initial.n16_adj_453 ), 
    .C1(\display_inst.pattern_gen_initial.n11_adj_454 ), 
    .B1(\display_inst.pattern_gen_initial.n12_adj_452 ), 
    .A1(\display_inst.pattern_gen_initial.n5006 ), 
    .D0(\display_inst.pattern_gen_initial.n244 ), 
    .C0(\display_inst.pattern_gen_initial.n265 ), .B0(\snake_arr[1] ), 
    .A0(\snake_arr[2] ), .F0(\display_inst.pattern_gen_initial.n11_adj_454 ), 
    .F1(\display_inst.pattern_gen_initial.n5250 ));
  display_inst_pattern_gen_initial_SLICE_433 
    \display_inst.pattern_gen_initial.SLICE_433 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_458 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_457 ), 
    .B1(\display_inst.pattern_gen_initial.n307 ), .A1(\snake_arr[24] ), 
    .D0(\display_inst.pattern_gen_initial.n412_adj_434 ), .C0(\snake_arr[23] ), 
    .B0(\display_inst.pattern_gen_initial.n286 ), .A0(\snake_arr[29] ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_457 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_460 ));
  display_inst_pattern_gen_initial_SLICE_435 
    \display_inst.pattern_gen_initial.SLICE_435 ( 
    .D1(\display_inst.pattern_gen_initial.n11_adj_461 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_459 ), 
    .B1(\display_inst.n5031 ), 
    .A1(\display_inst.pattern_gen_initial.n16_adj_460 ), 
    .D0(\display_inst.pattern_gen_initial.n370_adj_423 ), 
    .C0(\display_inst.pattern_gen_initial.n391 ), .B0(\snake_arr[27] ), 
    .A0(\snake_arr[28] ), .F0(\display_inst.pattern_gen_initial.n12_adj_459 ), 
    .F1(\display_inst.pattern_gen_initial.n5244 ));
  display_inst_pattern_gen_initial_SLICE_437 
    \display_inst.pattern_gen_initial.SLICE_437 ( 
    .D1(\display_inst.pattern_gen_initial.n307 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_462 ), .B1(\snake_arr[14] ), 
    .A1(\display_inst.pattern_gen_initial.n13_adj_463 ), 
    .D0(\display_inst.pattern_gen_initial.n412_adj_434 ), 
    .C0(\display_inst.pattern_gen_initial.n286 ), .B0(\snake_arr[19] ), 
    .A0(\snake_arr[13] ), .F0(\display_inst.pattern_gen_initial.n10_adj_462 ), 
    .F1(\display_inst.n16_adj_520 ));
  display_inst_pattern_gen_initial_SLICE_440 
    \display_inst.pattern_gen_initial.SLICE_440 ( 
    .D1(\display_inst.pattern_gen_initial.n11_adj_469 ), 
    .C1(\display_inst.pattern_gen_initial.n14_adj_466 ), 
    .B1(\display_inst.pattern_gen_initial.n13_adj_468 ), 
    .A1(\display_inst.pattern_gen_initial.n12_adj_467 ), .D0(\snake_arr[84] ), 
    .C0(\display_inst.pattern_gen_initial.n10_adj_465 ), 
    .A0(\display_inst.pattern_gen_initial.n307 ), 
    .F0(\display_inst.pattern_gen_initial.n14_adj_466 ), 
    .F1(\display_inst.pattern_gen_initial.n10159 ));
  display_inst_pattern_gen_initial_SLICE_441 
    \display_inst.pattern_gen_initial.SLICE_441 ( 
    .D1(\display_inst.pattern_gen_initial.n244 ), 
    .C1(\display_inst.pattern_gen_initial.n265 ), .B1(\snake_arr[91] ), 
    .A1(\snake_arr[92] ), .D0(\snake_arr[81] ), 
    .C0(\display_inst.pattern_gen_initial.n244 ), .B0(\snake_arr[82] ), 
    .A0(\display_inst.pattern_gen_initial.n265 ), 
    .F0(\display_inst.pattern_gen_initial.n12_adj_467 ), 
    .F1(\display_inst.pattern_gen_initial.n12_adj_485 ));
  display_inst_pattern_gen_initial_SLICE_443 
    \display_inst.pattern_gen_initial.SLICE_443 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_471 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_470 ), 
    .B1(\display_inst.pattern_gen_initial.n307 ), .A1(\snake_arr[74] ), 
    .D0(\display_inst.pattern_gen_initial.n412_adj_434 ), 
    .C0(\display_inst.pattern_gen_initial.n286 ), .B0(\snake_arr[79] ), 
    .A0(\snake_arr[73] ), .F0(\display_inst.pattern_gen_initial.n10_adj_470 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_473 ));
  display_inst_pattern_gen_initial_SLICE_445 
    \display_inst.pattern_gen_initial.SLICE_445 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_476 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_475 ), 
    .B1(\display_inst.pattern_gen_initial.n307 ), .A1(\snake_arr[64] ), 
    .D0(\display_inst.pattern_gen_initial.n412_adj_434 ), .C0(\snake_arr[69] ), 
    .B0(\display_inst.pattern_gen_initial.n286 ), .A0(\snake_arr[63] ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_475 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_478 ));
  display_inst_pattern_gen_initial_SLICE_447 
    \display_inst.pattern_gen_initial.SLICE_447 ( 
    .D1(\display_inst.pattern_gen_initial.n370_adj_479 ), 
    .C1(\display_inst.pattern_gen_initial.n369 ), 
    .B1(\display_inst.pattern_gen_initial.n11154 ), 
    .D0(\display_inst.pattern_gen_initial.n174_adj_408 ), 
    .C0(\display_inst.pattern_gen_initial.n173_adj_404 ), 
    .B0(\display_inst.pattern_gen_initial.n226_adj_405 ), 
    .A0(\display_inst.pattern_gen_initial.n225_adj_401 ), 
    .F0(\display_inst.pattern_gen_initial.n369 ), 
    .F1(\display_inst.pattern_gen_initial.n411 ));
  display_inst_pattern_gen_initial_SLICE_448 
    \display_inst.pattern_gen_initial.SLICE_448 ( 
    .D1(\display_inst.pattern_gen_initial.n173_adj_404 ), 
    .C1(\display_inst.pattern_gen_initial.n174_adj_408 ), 
    .B1(\display_inst.pattern_gen_initial.n225_adj_401 ), 
    .A1(\display_inst.pattern_gen_initial.n226_adj_405 ), 
    .D0(\display_inst.pattern_gen_initial.n174_adj_408 ), 
    .C0(\display_inst.pattern_gen_initial.n173_adj_404 ), 
    .B0(\display_inst.pattern_gen_initial.n226_adj_405 ), 
    .A0(\display_inst.pattern_gen_initial.n225_adj_401 ), 
    .F0(\display_inst.pattern_gen_initial.n370_adj_479 ), 
    .F1(\display_inst.pattern_gen_initial.n371_adj_483 ));
  display_inst_pattern_gen_initial_SLICE_449 
    \display_inst.pattern_gen_initial.SLICE_449 ( 
    .D0(\display_inst.pattern_gen_initial.n349 ), 
    .C0(\display_inst.pattern_gen_initial.n328 ), .B0(\snake_arr[56] ), 
    .A0(\snake_arr[55] ), .F0(\display_inst.pattern_gen_initial.n13_adj_482 ));
  display_inst_pattern_gen_initial_SLICE_452 
    \display_inst.pattern_gen_initial.SLICE_452 ( 
    .D1(\display_inst.pattern_gen_initial.n371_adj_483 ), 
    .C1(\display_inst.pattern_gen_initial.n11150 ), 
    .B1(\display_inst.pattern_gen_initial.n11160 ), 
    .A1(\display_inst.pattern_gen_initial.n369 ), 
    .D0(\display_inst.pattern_gen_initial.n10199 ), 
    .C0(\display_inst.pattern_gen_initial.n175_adj_407 ), 
    .F0(\display_inst.pattern_gen_initial.n11150 ), 
    .F1(\display_inst.pattern_gen_initial.n413 ));
  display_inst_pattern_gen_initial_SLICE_459 
    \display_inst.pattern_gen_initial.SLICE_459 ( 
    .D1(\display_inst.pattern_gen_initial.n14_adj_495 ), 
    .C1(\display_inst.pattern_gen_initial.n10780 ), .B1(\display_inst.n5090 ), 
    .A1(\snake_arr[70] ), .D0(\snake_arr[80] ), 
    .C0(\display_inst.pattern_gen_initial.n8_adj_410 ), .B0(\row_cnt[9] ), 
    .A0(\row_cnt[8] ), .F0(\display_inst.pattern_gen_initial.n10780 ), 
    .F1(\display_inst.pattern_gen_initial.n17 ));
  display_inst_pattern_gen_initial_SLICE_461 
    \display_inst.pattern_gen_initial.SLICE_461 ( 
    .D1(\display_inst.pattern_gen_initial.n5068 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_491 ), 
    .B1(\display_inst.pattern_gen_initial.n11_adj_493 ), 
    .A1(\display_inst.pattern_gen_initial.n16_adj_492 ), 
    .D0(\display_inst.pattern_gen_initial.n244 ), 
    .C0(\display_inst.pattern_gen_initial.n265 ), .B0(\snake_arr[51] ), 
    .A0(\snake_arr[52] ), .F0(\display_inst.pattern_gen_initial.n12_adj_491 ), 
    .F1(\display_inst.pattern_gen_initial.n5235 ));
  display_inst_pattern_gen_initial_SLICE_465 
    \display_inst.pattern_gen_initial.SLICE_465 ( .D1(\row_cnt[5] ), 
    .C1(\display_inst.pattern_gen_initial.n7731 ), .B1(\row_cnt[4] ), 
    .A1(\row_cnt[6] ), .D0(\row_cnt[3] ), .C0(\row_cnt[2] ), .B0(\row_cnt[1] ), 
    .A0(\row_cnt[0] ), .F0(\display_inst.pattern_gen_initial.n7731 ), 
    .F1(\display_inst.n7655 ));
  display_inst_pattern_gen_initial_SLICE_468 
    \display_inst.pattern_gen_initial.SLICE_468 ( 
    .D1(\display_inst.pattern_gen_initial.n369_adj_504 ), 
    .C1(\display_inst.pattern_gen_initial.n370 ), 
    .B1(\display_inst.pattern_gen_initial.n175 ), 
    .A1(\display_inst.pattern_gen_initial.n11156 ), 
    .D0(\display_inst.pattern_gen_initial.n174 ), 
    .C0(\display_inst.pattern_gen_initial.n226 ), 
    .B0(\display_inst.pattern_gen_initial.n225 ), 
    .A0(\display_inst.pattern_gen_initial.n173 ), 
    .F0(\display_inst.pattern_gen_initial.n370 ), 
    .F1(\display_inst.pattern_gen_initial.n4842 ));
  NES_inst_SLICE_471 \NES_inst.SLICE_471 ( .D1(\NES_inst.NEScount[0] ), 
    .C1(\NES_inst.n10799 ), .B1(\NES_inst.NEScount[2] ), 
    .A1(\NES_inst.NEScount[1] ), .D0(\NES_inst.NEScount[10] ), 
    .C0(\NES_inst.NEScount[8] ), .B0(\NES_inst.NEScount[11] ), 
    .A0(\NES_inst.NEScount[9] ), .F0(\NES_inst.n10799 ), .F1(\NES_inst.n4959 ));
  NES_inst_SLICE_473 \NES_inst.SLICE_473 ( .D1(\NES_inst.NEScount[4] ), 
    .C1(\NES_inst.n5198 ), .B1(\NES_inst.n10799 ), .D0(\NES_inst.NEScount[6] ), 
    .C0(\NES_inst.NEScount[5] ), .B0(\NES_inst.NEScount[7] ), 
    .F0(\NES_inst.n5198 ), .F1(\NES_inst.output_7__N_34 ));
  NES_inst_SLICE_474 \NES_inst.SLICE_474 ( .D1(\digital[6] ), 
    .C1(\NES_inst.n10165 ), .A1(\NES_inst.output[6] ), 
    .D0(\NES_inst.NEScount[3] ), .C0(\NES_inst.n4959 ), 
    .B0(\NES_inst.NEScount[4] ), .A0(\NES_inst.n5198 ), .F0(\NES_inst.n10165 ), 
    .F1(\digital[6] ));
  NES_inst_SLICE_475 \NES_inst.SLICE_475 ( .D1(\NES_inst.NEScount[3] ), 
    .C1(\NES_inst.n4971 ), .B1(\NES_inst.NEScount[4] ), .A1(\NES_inst.NESclk ), 
    .D0(\NES_inst.NEScount[6] ), .C0(\NES_inst.NEScount[5] ), 
    .B0(\NES_inst.NEScount[7] ), .A0(\NES_inst.n10799 ), .F0(\NES_inst.n4971 ), 
    .F1(continCLK_c));
  NES_inst_SLICE_477 \NES_inst.SLICE_477 ( .D1(\NES_inst.NEScount[4] ), 
    .C1(\NES_inst.n10 ), .B1(\NES_inst.NEScount[5] ), 
    .D0(\NES_inst.NEScount[6] ), .C0(\NES_inst.n4959 ), 
    .B0(\NES_inst.NEScount[7] ), .A0(\NES_inst.NEScount[3] ), 
    .F0(\NES_inst.n10 ), .F1(latch_c));
  SLICE_479 SLICE_479( .D1(n43_adj_635), .C1(n10_adj_614), 
    .B1(\column_cnt[5] ), .D0(n44_adj_601), .C0(n8_adj_615), 
    .B0(\column_cnt[4] ), .F0(n10_adj_614), .F1(n12_adj_612));
  board_inst_snakePos_inst_SLICE_481 \board_inst.snakePos_inst.SLICE_481 ( 
    .D0(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .B0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[4] ), .F0(n12_adj_581));
  board_inst_snakePos_inst_SLICE_482 \board_inst.snakePos_inst.SLICE_482 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .A1(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .B0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[4] ), .F0(n12_adj_587), 
    .F1(n12_adj_620));
  board_inst_snakePos_inst_SLICE_484 \board_inst.snakePos_inst.SLICE_484 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .A1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .B0(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[4] ), .F0(n12_adj_597), 
    .F1(n12));
  board_inst_snakePos_inst_SLICE_486 \board_inst.snakePos_inst.SLICE_486 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .A1(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .B0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[4] ), .F0(n12_adj_590), 
    .F1(n12_adj_638));
  board_inst_snakePos_inst_SLICE_488 \board_inst.snakePos_inst.SLICE_488 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .A1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .B0(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[4] ), .F0(n12_adj_604), 
    .F1(n12_adj_583));
  board_inst_snakePos_inst_SLICE_489 \board_inst.snakePos_inst.SLICE_489 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[1] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[1] ), .F0(n9), 
    .F1(n9_adj_618));
  board_inst_snakePos_inst_SLICE_491 \board_inst.snakePos_inst.SLICE_491 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[1] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[1] ), .F0(n9_adj_611), 
    .F1(n9_adj_634));
  board_inst_snakePos_inst_SLICE_493 \board_inst.snakePos_inst.SLICE_493 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[1] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[1] ), .F0(n9_adj_627), 
    .F1(n9_adj_636));
  board_inst_snakePos_inst_SLICE_495 \board_inst.snakePos_inst.SLICE_495 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[1] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[1] ), .F0(n9_adj_584), 
    .F1(n7741));
  display_inst_vga_init_SLICE_497 \display_inst.vga_init.SLICE_497 ( 
    .D1(\column_cnt[9] ), .C1(\column_cnt[8] ), .B1(\column_cnt[7] ), 
    .D0(\column_cnt[8] ), .C0(\display_inst.vga_init.n10176 ), 
    .B0(\column_cnt[7] ), .A0(\column_cnt[9] ), 
    .F0(\display_inst.vga_init.valid_N_335 ), 
    .F1(\display_inst.pattern_gen_initial.n10783 ));
  display_inst_vga_init_SLICE_499 \display_inst.vga_init.SLICE_499 ( 
    .DI1(\display_inst.vga_init.HSYNC_N_338 ), .D1(\column_cnt[8] ), 
    .C1(\display_inst.vga_init.n7747 ), .B1(\column_cnt[7] ), 
    .A1(\column_cnt[9] ), .D0(\column_cnt[6] ), .C0(\column_cnt[4] ), 
    .B0(\column_cnt[5] ), .LSR(\display_inst.vga_init.HSYNC_N_339 ), 
    .CLK(\display_inst.clk ), .Q1(HSYNC_c), .F0(\display_inst.vga_init.n7747 ), 
    .F1(\display_inst.vga_init.HSYNC_N_338 ));
  display_inst_vga_init_SLICE_501 \display_inst.vga_init.SLICE_501 ( 
    .DI1(\display_inst.vga_init.VSYNC_N_341 ), .D1(\display_inst.n7721 ), 
    .C1(\display_inst.vga_init.n7673 ), .B1(\row_cnt[9] ), .A1(\row_cnt[5] ), 
    .D0(\row_cnt[4] ), .C0(\row_cnt[3] ), .B0(\row_cnt[1] ), .A0(\row_cnt[2] ), 
    .LSR(\display_inst.vga_init.VSYNC_N_342 ), .CLK(\display_inst.clk ), 
    .Q1(VSYNC_c), .F0(\display_inst.vga_init.n7673 ), 
    .F1(\display_inst.vga_init.VSYNC_N_341 ));
  display_inst_pattern_gen_initial_SLICE_502 
    \display_inst.pattern_gen_initial.SLICE_502 ( 
    .D1(\display_inst.vga_init.n5203 ), .C1(\display_inst.n7760 ), 
    .B1(\row_cnt[3] ), .A1(\row_cnt[9] ), .D0(\row_cnt[2] ), .C0(\row_cnt[4] ), 
    .A0(\row_cnt[3] ), .F0(\display_inst.pattern_gen_initial.n10_adj_403 ), 
    .F1(\display_inst.vga_init.VSYNC_N_342 ));
  display_inst_pattern_gen_initial_SLICE_509 
    \display_inst.pattern_gen_initial.SLICE_509 ( 
    .D0(\display_inst.pattern_gen_initial.n13_adj_502 ), 
    .C0(\display_inst.pattern_gen_initial.n5229 ), 
    .B0(\display_inst.pattern_gen_initial.n5232 ), 
    .A0(\display_inst.pattern_gen_initial.n18_adj_501 ), 
    .F0(\display_inst.pattern_gen_initial.n10206 ));
  display_inst_pattern_gen_initial_SLICE_511 
    \display_inst.pattern_gen_initial.SLICE_511 ( 
    .D0(\display_inst.pattern_gen_initial.n9_adj_383 ), 
    .C0(\display_inst.pattern_gen_initial.n12_adj_379 ), 
    .B0(\display_inst.pattern_gen_initial.n11_c ), 
    .A0(\display_inst.pattern_gen_initial.n10_adj_382 ), 
    .F0(\display_inst.pattern_gen_initial.n10203 ));
  display_inst_pattern_gen_initial_SLICE_512 
    \display_inst.pattern_gen_initial.SLICE_512 ( 
    .D0(\display_inst.pattern_gen_initial.n3185[5] ), 
    .C0(\display_inst.pattern_gen_initial.n454_adj_414 ), 
    .A0(\display_inst.pattern_gen_initial.n461_adj_416 ), 
    .F0(\display_inst.pattern_gen_initial.n490_adj_370 ));
  display_inst_pattern_gen_initial_SLICE_515 
    \display_inst.pattern_gen_initial.SLICE_515 ( 
    .D0(\display_inst.pattern_gen_initial.n10130 ), 
    .C0(\display_inst.pattern_gen_initial.n5001 ), 
    .B0(\display_inst.pattern_gen_initial.n10773 ), 
    .A0(\display_inst.pattern_gen_initial.n858 ), .F0(rgb_c_3));
  board_inst_snakePos_inst_SLICE_517 \board_inst.snakePos_inst.SLICE_517 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .F0(\board_inst.snakePos_inst.n7295 ), .F1(\board_inst.snakePos_inst.n10 ));
  board_inst_snakePos_inst_SLICE_518 \board_inst.snakePos_inst.SLICE_518 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .F0(\board_inst.snakePos_inst.n11_adj_556 ), 
    .F1(\board_inst.snakePos_inst.n11 ));
  display_inst_pattern_gen_initial_SLICE_522 
    \display_inst.pattern_gen_initial.SLICE_522 ( 
    .D1(\display_inst.pattern_gen_initial.n244 ), 
    .C1(\display_inst.pattern_gen_initial.n265 ), .B1(\snake_arr[22] ), 
    .A1(\snake_arr[21] ), .D0(\display_inst.pattern_gen_initial.n265 ), 
    .C0(\display_inst.pattern_gen_initial.n244 ), .B0(\snake_arr[62] ), 
    .A0(\snake_arr[61] ), .F0(\display_inst.pattern_gen_initial.n11_adj_480 ), 
    .F1(\display_inst.pattern_gen_initial.n11_adj_461 ));
  display_inst_pattern_gen_initial_SLICE_524 
    \display_inst.pattern_gen_initial.SLICE_524 ( 
    .D1(\display_inst.pattern_gen_initial.n328 ), 
    .C1(\display_inst.pattern_gen_initial.n349 ), .B1(\snake_arr[65] ), 
    .A1(\snake_arr[66] ), .D0(\display_inst.pattern_gen_initial.n349 ), 
    .C0(\display_inst.pattern_gen_initial.n328 ), .B0(\snake_arr[96] ), 
    .A0(\snake_arr[95] ), .F0(\display_inst.pattern_gen_initial.n13_adj_486 ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_476 ));
  display_inst_pattern_gen_initial_SLICE_527 
    \display_inst.pattern_gen_initial.SLICE_527 ( .D0(\display_inst.n5031 ), 
    .C0(\display_inst.pattern_gen_initial.n5115 ), .B0(\snake_arr[20] ), 
    .A0(\snake_arr[90] ), .F0(\display_inst.pattern_gen_initial.n11_adj_497 ));
  display_inst_pattern_gen_initial_SLICE_530 
    \display_inst.pattern_gen_initial.SLICE_530 ( 
    .DI1(\display_inst.vga_init.valid_N_334 ), .D1(\display_inst.vga_init.n4 ), 
    .C1(\display_inst.vga_init.valid_N_335 ), .B1(\row_cnt[9] ), 
    .A1(\row_cnt[8] ), .D0(\display_inst.pattern_gen_initial.rgb_5__N_343[0] ), 
    .C0(\display_inst.valid ), .CLK(\display_inst.clk ), 
    .Q1(\display_inst.valid ), .F0(rgb_c_0), 
    .F1(\display_inst.vga_init.valid_N_334 ));
  display_inst_pattern_gen_initial_SLICE_537 
    \display_inst.pattern_gen_initial.SLICE_537 ( 
    .D0(\display_inst.pattern_gen_initial.n370_adj_423 ), 
    .C0(\display_inst.pattern_gen_initial.n391 ), .B0(\snake_arr[17] ), 
    .A0(\snake_arr[18] ), .F0(\display_inst.n11_adj_519 ));
  display_inst_pattern_gen_initial_SLICE_538 
    \display_inst.pattern_gen_initial.SLICE_538 ( 
    .D1(\display_inst.pattern_gen_initial.n391 ), 
    .C1(\display_inst.pattern_gen_initial.n370_adj_423 ), .B1(\snake_arr[47] ), 
    .A1(\snake_arr[48] ), .D0(\display_inst.pattern_gen_initial.n370_adj_423 ), 
    .C0(\display_inst.pattern_gen_initial.n391 ), .B0(\snake_arr[58] ), 
    .A0(\snake_arr[57] ), .F0(\display_inst.pattern_gen_initial.n11_adj_493 ), 
    .F1(\display_inst.n11_adj_517 ));
  display_inst_pattern_gen_initial_SLICE_540 
    \display_inst.pattern_gen_initial.SLICE_540 ( 
    .D1(\display_inst.pattern_gen_initial.n391 ), 
    .C1(\display_inst.pattern_gen_initial.n370_adj_423 ), .B1(\snake_arr[77] ), 
    .A1(\snake_arr[78] ), .D0(\display_inst.pattern_gen_initial.n370_adj_423 ), 
    .C0(\display_inst.pattern_gen_initial.n391 ), .B0(\snake_arr[98] ), 
    .A0(\snake_arr[97] ), .F0(\display_inst.pattern_gen_initial.n11_adj_487 ), 
    .F1(\display_inst.pattern_gen_initial.n11_adj_474 ));
  display_inst_pattern_gen_initial_SLICE_547 
    \display_inst.pattern_gen_initial.SLICE_547 ( 
    .D1(\display_inst.pattern_gen_initial.n328 ), 
    .C1(\display_inst.pattern_gen_initial.n349 ), .B1(\snake_arr[86] ), 
    .A1(\snake_arr[85] ), .D0(\display_inst.pattern_gen_initial.n349 ), 
    .C0(\display_inst.pattern_gen_initial.n328 ), .B0(\snake_arr[76] ), 
    .A0(\snake_arr[75] ), .F0(\display_inst.pattern_gen_initial.n13_adj_471 ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_468 ));
  display_inst_pattern_gen_initial_SLICE_549 
    \display_inst.pattern_gen_initial.SLICE_549 ( 
    .D1(\display_inst.pattern_gen_initial.n391 ), 
    .C1(\display_inst.pattern_gen_initial.n370_adj_423 ), .B1(\snake_arr[38] ), 
    .A1(\snake_arr[37] ), .D0(\display_inst.pattern_gen_initial.n370_adj_423 ), 
    .C0(\display_inst.pattern_gen_initial.n391 ), .B0(\snake_arr[88] ), 
    .A0(\snake_arr[87] ), .F0(\display_inst.pattern_gen_initial.n11_adj_469 ), 
    .F1(\display_inst.pattern_gen_initial.n11_adj_445 ));
  display_inst_pattern_gen_initial_SLICE_551 
    \display_inst.pattern_gen_initial.SLICE_551 ( 
    .D1(\display_inst.pattern_gen_initial.n328 ), 
    .C1(\display_inst.pattern_gen_initial.n349 ), .B1(\snake_arr[26] ), 
    .A1(\snake_arr[25] ), .D0(\snake_arr[16] ), 
    .C0(\display_inst.pattern_gen_initial.n328 ), .B0(\snake_arr[15] ), 
    .A0(\display_inst.pattern_gen_initial.n349 ), 
    .F0(\display_inst.pattern_gen_initial.n13_adj_463 ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_458 ));
  display_inst_pattern_gen_initial_SLICE_555 
    \display_inst.pattern_gen_initial.SLICE_555 ( 
    .D1(\display_inst.pattern_gen_initial.n349 ), 
    .C1(\display_inst.pattern_gen_initial.n328 ), .B1(\snake_arr[36] ), 
    .A1(\snake_arr[35] ), .D0(\display_inst.pattern_gen_initial.n328 ), 
    .C0(\display_inst.pattern_gen_initial.n349 ), .B0(\snake_arr[6] ), 
    .A0(\snake_arr[5] ), .F0(\display_inst.pattern_gen_initial.n13_adj_449 ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_440 ));
  NES_inst_SLICE_557 \NES_inst.SLICE_557 ( .DI1(n12604), .D1(n10767), 
    .C1(\digital[7] ), .B1(n7754), .A1(n18_adj_586), .D0(\NES_inst.n10165 ), 
    .C0(\NES_inst.output[7] ), .B0(\digital[7] ), .CLK(CLK), 
    .Q1(\board_inst.button[3] ), .F0(\digital[7] ), .F1(n12604));
  SLICE_561 SLICE_561( .F0(GND_net));
  board_inst_SLICE_562 \board_inst.SLICE_562 ( .DI1(\board_inst.n65[2] ), 
    .D1(\digital[3] ), .D0(\board_inst.button[3] ), 
    .C0(\board_inst.button[2] ), .LSR(n18_adj_586), .CLK(CLK), 
    .Q1(\board_inst.button[2] ), .F0(\board_inst.n5680 ), 
    .F1(\board_inst.n65[2] ));
  SLICE_575 SLICE_575( .F0(VCC_net));
  HSOSC_inst HSOSC_inst( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), .CLKHF(CLK));
  display_inst_pll_init_lscc_pll_inst_u_PLL_B 
    \display_inst.pll_init.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(pll_in_clock_c), 
    .FEEDBACK(\display_inst.pll_init.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), 
    .INTFBOUT(\display_inst.pll_init.lscc_pll_inst.feedback_w ), 
    .OUTCORE(pll_outcore_o_c), .OUTGLOBAL(\display_inst.clk ));
  display_inst_pattern_gen_initial_mult_8 
    \display_inst.pattern_gen_initial.mult_8 ( .A3(VCC_net), .A1(VCC_net), 
    .A0(VCC_net), .B2(_7), .B0(_5), 
    .O7(\display_inst.pattern_gen_initial.n146[9] ), 
    .O6(\display_inst.pattern_gen_initial.n146[8] ), 
    .O5(\display_inst.pattern_gen_initial.n146[7] ), 
    .O4(\display_inst.pattern_gen_initial.n146[6] ), 
    .O3(\display_inst.pattern_gen_initial.n146[5] ), 
    .O2(\display_inst.pattern_gen_initial.n146[4] ), 
    .O1(\display_inst.pattern_gen_initial.n146[3] ), 
    .O0(\display_inst.pattern_gen_initial.n146[2] ));
  display_inst_pattern_gen_initial_mult_7 
    \display_inst.pattern_gen_initial.mult_7 ( .A3(VCC_net), .A1(VCC_net), 
    .A0(VCC_net), .B2(_7), .B0(\<NoName> ), 
    .O7(\display_inst.pattern_gen_initial.n90[9] ), 
    .O6(\display_inst.pattern_gen_initial.n90[8] ), 
    .O5(\display_inst.pattern_gen_initial.n90[7] ), 
    .O4(\display_inst.pattern_gen_initial.n90[6] ), 
    .O3(\display_inst.pattern_gen_initial.n90[5] ), 
    .O2(\display_inst.pattern_gen_initial.n90[4] ), 
    .O1(\display_inst.pattern_gen_initial.n90[3] ), 
    .O0(\display_inst.pattern_gen_initial.n90[2] ));
  NES_inst_output_i0_i0 \NES_inst.output_i0_i0 ( .PADDI(data_c), 
    .CE(\NES_inst.output_7__N_34 ), .INCLK(\NES_inst.NESclk ), 
    .DI0(\NES_inst.output[0] ));
  pll_in_clock pll_in_clock_I( .PADDI(pll_in_clock_c), 
    .pll_in_clock(pll_in_clock));
  data data_I( .PADDI(data_c), .data(data));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_0), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_3), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_3), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_5), .rgb5(rgb[5]));
  delete_me_0_ \delete_me[0]_I ( .PADDO(GND_net), .deleteme0(delete_me[0]));
  delete_me_1_ \delete_me[1]_I ( .PADDO(GND_net), .deleteme1(delete_me[1]));
  delete_me_2_ \delete_me[2]_I ( .PADDO(GND_net), .deleteme2(delete_me[2]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  pll_outcore_o pll_outcore_o_I( .PADDO(pll_outcore_o_c), 
    .pll_outcore_o(pll_outcore_o));
  continCLK continCLK_I( .PADDO(continCLK_c), .continCLK(continCLK));
  latch latch_I( .PADDO(latch_c), .latch(latch));
endmodule

module board_inst_snakePos_inst_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1226_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i10 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i11 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module board_inst_snakePos_inst_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1226_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i8 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i9 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1226_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i6 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i7 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1226_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1226_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_5 ( input DI1, D1, C1, B1, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \board_inst/snakePos_inst/counter_1226_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/slow_test_counter_1227_add_4_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1227__i5 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1227__i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/slow_test_counter_1227_add_4_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1227__i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1227__i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/slow_test_counter_1227_add_4_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1227__i1 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1227__i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_9 ( input DI1, D1, C1, B1, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \board_inst/snakePos_inst/slow_test_counter_1227_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1227__i0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_10 ( input DI0, D1, D0, C0, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \board_inst/snakePos_inst/counter_1226_add_4_31 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i30 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1226_add_4_29 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i28 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i29 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1226_add_4_27 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i26 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i27 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1226_add_4_25 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i24 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i25 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1226_add_4_23 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i22 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i23 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1226_add_4_21 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i20 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i21 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1226_add_4_19 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i18 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i19 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1226_add_4_17 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i16 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i17 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1226_add_4_15 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i14 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i15 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1226_add_4_13 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i12 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1226__i13 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_20 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_1229_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_1229__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_1229_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_1229__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_1229__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_1229_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_1229__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_1229__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_1229_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_1229__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_1229__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_24 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_1229_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_1229__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_1229__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_25 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_1229_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_1229__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_26 ( input DI0, D1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_1228_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_1228__i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_1228_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_1228__i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_1228__i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_28 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_1228_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_1228__i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_1228__i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_29 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_1228_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_1228__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_1228__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_30 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_1228_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_1228__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_1228__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_31 ( input DI1, D1, C1, B1, CE, LSR, CLK, 
    CIN1, output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_1228_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/y_pos_1228__i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_32 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_9 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_33 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_34 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_9 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_35 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_7 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_36 ( input D1, B1, D0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_5 ( .A0(GNDI), 
    .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_37 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_38 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2029_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_39 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_3 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_40 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_41 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1221_add_5_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_42 ( input D1, C1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1221_add_5_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_43 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1221_add_5_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_44 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_45 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2029_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_46 ( input D1, C1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1221_add_5_3 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_47 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_1221_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_48 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_9 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_49 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_7 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_50 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_5 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_51 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2052_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_52 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_53 ( input D1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_3 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_54 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_55 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1224_add_5_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_56 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2052_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_57 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2029_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_58 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1224_add_5_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_59 ( input D1, C1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1224_add_5_5 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_60 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2052_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_61 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1224_add_5_3 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_62 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_2052_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_63 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_1224_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_64 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1223_add_5_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_65 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2039_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_66 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_2029_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_67 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_68 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1223_add_5_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_69 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1223_add_5_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_70 ( input D1, C1, B1, D0, C0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1223_add_5_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_71 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_1223_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_72 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1222_add_5_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_73 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_9 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_74 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2039_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_75 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1222_add_5_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_76 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2039_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_77 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1222_add_5_5 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_78 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1222_add_5_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_79 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_2039_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_80 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2025_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_81 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2025_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_82 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_83 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_1222_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_84 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2025_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_85 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_86 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_2025_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_87 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module NES_inst_SLICE_88 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1225_1298_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1225_1298__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1225_1298__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_89 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \NES_inst/count_1225_1298_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1225_1298__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module NES_inst_SLICE_90 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \NES_inst/count_1225_1298_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1225_1298__i20 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_91 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1225_1298_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1225_1298__i18 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1225_1298__i19 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_92 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1225_1298_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1225_1298__i16 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1225_1298__i17 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_93 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1225_1298_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1225_1298__i14 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1225_1298__i15 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_94 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1225_1298_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1225_1298__i12 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1225_1298__i13 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_95 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1225_1298_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1225_1298__i10 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1225_1298__i11 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_96 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1225_1298_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1225_1298__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1225_1298__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_97 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1225_1298_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1225_1298__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1225_1298__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_98 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1225_1298_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1225_1298__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1225_1298__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_SLICE_99 ( input DI1, DI0, D1, C1, D0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \board_inst/i1986_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \board_inst/i1981_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \board_inst/apple_id_res1_i0_i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/apple_id_res2_i0_i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_SLICE_100 ( input DI1, DI0, D1, C1, C0, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \board_inst.SLICE_100_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \board_inst/i3033_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \board_inst/apple_id_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/apple_id_res2_i0_i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_105 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 \NES_inst/i1_4_lut_adj_3 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20005 \board_inst/button_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x40F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20005 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module board_inst_snakePos_inst_SLICE_106 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \board_inst/snakePos_inst/i6119_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40007 \board_inst/snakePos_inst/i6118_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i29 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i28 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_108 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 \board_inst/snakePos_inst/i6121_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40009 \board_inst/snakePos_inst/i6120_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i31 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i30 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xCECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_110 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 \board_inst/snakePos_inst/i6116_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40011 \board_inst/snakePos_inst/i6122_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_111 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 \board_inst/snakePos_inst/i6125_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40013 \board_inst/snakePos_inst/i6123_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i33 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i32 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_112 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40014 \board_inst/snakePos_inst/i6130_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40011 \board_inst/snakePos_inst/i6124_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_114 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 \board_inst/snakePos_inst/i6127_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40013 \board_inst/snakePos_inst/i6126_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i35 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i34 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_116 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 \board_inst/snakePos_inst/i6129_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40013 \board_inst/snakePos_inst/i6128_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i37 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i36 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_119 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40016 \board_inst/snakePos_inst/i6135_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40017 \board_inst/snakePos_inst/i6131_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i39 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i38 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFF02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_120 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \board_inst/snakePos_inst/i6136_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40019 \board_inst/snakePos_inst/i6132_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_123 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40020 \board_inst/snakePos_inst/i6117_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40021 \board_inst/snakePos_inst/i6137_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i27 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i26 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_124 ( input DI1, DI0, D1, C1, A1, D0, C0, 
    B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40022 i6139_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \board_inst/snakePos_inst/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i41 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i40 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_126 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40024 i6141_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 i6140_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i43 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i42 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_128 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 i6143_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 i6142_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i45 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i44 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_130 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40026 i6145_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 i6144_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i47 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i46 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xFF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_132 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 i6149_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 i6146_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i49 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i48 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_134 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40028 i6152_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 i6150_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i51 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i50 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xFF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_135 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40030 \board_inst/snakePos_inst/i6231_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40031 \board_inst/snakePos_inst/i6151_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i24 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i25 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xFF02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_137 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40032 i6154_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 i6153_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i53 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i52 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_139 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40034 i6156_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 i6155_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i55 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i54 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_141 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40035 \board_inst/snakePos_inst/i6158_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40007 \board_inst/snakePos_inst/i6157_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i57 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i56 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_143 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40020 \board_inst/snakePos_inst/i6160_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40036 \board_inst/snakePos_inst/i6159_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i59 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i58 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_145 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40037 \board_inst/snakePos_inst/i6162_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40036 \board_inst/snakePos_inst/i6161_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i61 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i60 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xAABA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_147 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40038 \board_inst/snakePos_inst/i6164_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40039 \board_inst/snakePos_inst/i6163_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i63 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i62 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xAABA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_149 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40032 i6166_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 i6165_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i65 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i64 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_151 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40028 i6168_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 i6167_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i67 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i66 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_153 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40028 i6170_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 i6169_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i69 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i68 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xFF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_155 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40042 i6172_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 i6171_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i71 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i70 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_157 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 i6174_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 i6173_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i73 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i72 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_159 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 i6176_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 i6175_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i75 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i74 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_161 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 i6178_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 i6177_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i77 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i76 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_163 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40042 i6180_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 i6179_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i79 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i78 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_164 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 i6247_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 i6246_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_166 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 i6182_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 i6181_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i81 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i80 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_168 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 i6184_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 i6183_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i83 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i82 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_170 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 i6186_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 i6185_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i85 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i84 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_172 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40042 i6188_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 i6187_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i87 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i86 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_174 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 i6190_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 i6189_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i89 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i88 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_176 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 i6192_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 i6191_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i91 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i90 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_178 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 i6194_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 i6193_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i93 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i92 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_180 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40026 i6196_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 i6195_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i95 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i94 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_182 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 \board_inst/snakePos_inst/i1_3_lut_adj_142 ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 i6252_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_184 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40045 i6255_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 i6254_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_186 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 \board_inst/snakePos_inst/i6298_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40046 \board_inst/snakePos_inst/i6262_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xABAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_190 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 i6198_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 i6197_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i97 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i96 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_192 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40024 i6228_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 i6227_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i99 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i98 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_195 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 i6233_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 i6232_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i22 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i23 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_197 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40045 i6235_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 i6234_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i20 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i21 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_199 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 i6239_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 i6236_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i18 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i19 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_201 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 i6243_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 i6242_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i16 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i17 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_203 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 i6245_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 i6244_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i15 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_210 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40048 \NES_inst.SLICE_210_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \NES_inst.SLICE_210_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \NES_inst/output_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \NES_inst/output_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_212 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40048 \NES_inst.SLICE_212_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \NES_inst.SLICE_212_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \NES_inst/output_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \NES_inst/output_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module NES_inst_SLICE_214 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40048 \NES_inst.SLICE_214_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \NES_inst.SLICE_214_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \NES_inst/output_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \NES_inst/output_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module NES_inst_SLICE_216 ( input DI0, D0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40049 \NES_inst.SLICE_216_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/output_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_217 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40050 \display_inst/pattern_gen_initial/i9175_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40051 \display_inst/pattern_gen_initial/i2_4_lut_adj_23 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xF070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_219 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40052 \display_inst/pattern_gen_initial/i146_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40053 \display_inst/pattern_gen_initial/i6411_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x0E0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_221 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40054 \display_inst/pattern_gen_initial/mod_7_i311_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \display_inst/pattern_gen_initial/i9484_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x5A78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_222 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40056 \display_inst/pattern_gen_initial/mod_7_i308_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40057 \display_inst.pattern_gen_initial.i9177_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xE444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_223 ( input D1, C1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40058 \display_inst/pattern_gen_initial/i1332_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_4_lut_adj_118 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_224 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40060 \display_inst/pattern_gen_initial/i3_4_lut_adj_41 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40061 \display_inst.pattern_gen_initial.i1_3_lut_adj_40 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x0EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_225 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40062 \display_inst/pattern_gen_initial/i3_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40063 \display_inst/pattern_gen_initial/i24_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x54FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_226 ( input D1, C1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40058 \display_inst/pattern_gen_initial/i1295_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \display_inst/pattern_gen_initial/i6309_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_227 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40065 \display_inst/pattern_gen_initial/i9487_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \display_inst/pattern_gen_initial/i6071_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x8778") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_228 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40067 \display_inst/pattern_gen_initial/i2_4_lut_adj_34 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40068 \display_inst/pattern_gen_initial/i5977_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x1011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x090F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_230 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \display_inst.pattern_gen_initial.i9230_3_lut_4_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \display_inst/pattern_gen_initial/i9173_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x76EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_SLICE_231 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40071 \board_inst/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \NES_inst/digital_7__I_0_i5_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_232 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40073 \NES_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \NES_inst/digital_7__I_0_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20005 \board_inst/button_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x7000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_SLICE_233 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40071 \board_inst/i6301_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \NES_inst/digital_7__I_0_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_235 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40074 \display_inst/pattern_gen_initial/mod_7_i357_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \display_inst/pattern_gen_initial/mod_7_i334_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_236 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40076 \display_inst/pattern_gen_initial/i3_4_lut_adj_7 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40077 \display_inst/pattern_gen_initial/i6303_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_237 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40078 \display_inst/pattern_gen_initial/mod_7_i309_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \display_inst/pattern_gen_initial/mod_7_i282_3_lut_4_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x3C30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_238 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \display_inst/pattern_gen_initial/mod_7_i313_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \display_inst/pattern_gen_initial/i2_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x0051") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_239 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \display_inst/pattern_gen_initial/mod_7_i363_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \display_inst/pattern_gen_initial/i4_4_lut_adj_9 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_240 ( input D0, C0, B0, A0, 
    output F0 );

  lut40084 \display_inst/pattern_gen_initial/i2_4_lut_adj_17 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_241 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40085 \display_inst/pattern_gen_initial/i4_4_lut_adj_11 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40086 \display_inst/pattern_gen_initial/i1_4_lut_adj_10 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_242 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \display_inst/pattern_gen_initial/i2_4_lut_adj_13 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40088 \display_inst/pattern_gen_initial/mod_4_i363_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_243 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40089 \display_inst/pattern_gen_initial/i4_4_lut_adj_12 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40090 \display_inst/pattern_gen_initial/mod_4_i356_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_245 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40074 \display_inst/pattern_gen_initial/mod_7_i356_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \display_inst/pattern_gen_initial/mod_7_i333_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_246 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40092 \display_inst/pattern_gen_initial/i7_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40093 \display_inst/pattern_gen_initial/i4_4_lut_adj_16 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_247 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40074 \display_inst/pattern_gen_initial/mod_7_i362_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \display_inst/pattern_gen_initial/mod_7_i339_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_248 ( input D0, C0, B0, A0, 
    output F0 );

  lut40095 \display_inst/pattern_gen_initial/i1_4_lut_adj_19 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_249 ( input D1, C1, A1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40074 \display_inst/pattern_gen_initial/mod_4_i362_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \display_inst/pattern_gen_initial/mod_4_i339_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_250 ( input D0, C0, B0, A0, 
    output F0 );

  lut40095 \display_inst/pattern_gen_initial/i1_4_lut_adj_15 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_251 ( input D1, C1, A1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40074 \display_inst/pattern_gen_initial/mod_4_i357_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 \display_inst/pattern_gen_initial/mod_4_i334_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_252 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 \display_inst/pattern_gen_initial/i3_4_lut_adj_14 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40096 \display_inst/pattern_gen_initial/mod_4_i338_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFEDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_254 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40098 \display_inst/pattern_gen_initial/i3_4_lut_adj_18 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40094 \display_inst/pattern_gen_initial/mod_7_i338_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_255 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40099 \display_inst/pattern_gen_initial/i1_4_lut_adj_25 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40100 \display_inst/pattern_gen_initial/i1_4_lut_adj_21 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x0006") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_257 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40101 \display_inst/pattern_gen_initial/i6337_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40102 \display_inst/pattern_gen_initial/i6299_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_258 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40103 \display_inst/pattern_gen_initial/i1_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40059 \display_inst/vga_init/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x1110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_260 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40074 \display_inst/pattern_gen_initial/mod_4_i333_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \display_inst/pattern_gen_initial/mod_4_i308_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_261 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40105 \display_inst.pattern_gen_initial.i6205_2_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40106 \display_inst/pattern_gen_initial/i3_4_lut_adj_36 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xA808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_262 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40107 \display_inst/pattern_gen_initial/mod_4_i335_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \display_inst/pattern_gen_initial/mod_4_i310_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_263 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40108 \display_inst/pattern_gen_initial/i2_4_lut_adj_37 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40109 \display_inst/vga_init/i1_2_lut_3_lut_adj_136 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x040C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_264 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40110 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_125 ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \display_inst/pattern_gen_initial/i1346_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_265 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \display_inst/pattern_gen_initial/i9171_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x5788") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_266 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 \display_inst/pattern_gen_initial/i6095_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_4_lut_adj_100 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x0555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x556A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_267 ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40116 \NES_inst/i7775_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \NES_inst/i9721_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x0FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_268 ( input C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40118 \NES_inst/i4240_1_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \NES_inst/digital_7__I_0_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_270 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40119 \NES_inst/i9726_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \NES_inst/i7774_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_271 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40120 LessThan_1191_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 LessThan_1191_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_273 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 LessThan_1197_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 LessThan_1197_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x4DCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_275 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40120 LessThan_1197_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 LessThan_1197_i10_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_277 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40124 LessThan_1197_i16_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 LessThan_1197_i14_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_279 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40120 LessThan_1191_i20_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 LessThan_1191_i18_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_281 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40123 LessThan_1197_i18_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_282 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40126 \display_inst/pattern_gen_initial/i4_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40127 \display_inst/pattern_gen_initial/i1_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xB020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_283 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40124 LessThan_1188_i8_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 LessThan_1188_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x8E0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_285 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40129 LessThan_1188_i12_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40130 LessThan_1188_i10_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_287 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40131 LessThan_1188_i16_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 LessThan_1188_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_289 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 LessThan_1188_i20_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 LessThan_1188_i18_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_291 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 LessThan_1194_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 LessThan_1194_i6_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_293 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40120 LessThan_1194_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 LessThan_1194_i10_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_295 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40124 LessThan_1194_i16_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 LessThan_1194_i14_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_297 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40124 LessThan_1194_i20_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 LessThan_1194_i18_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_299 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 LessThan_1191_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 LessThan_1191_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x71F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_301 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40135 \display_inst/vga_init/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40136 \display_inst/pattern_gen_initial/i1272_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_303 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40137 \display_inst/vga_init/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \display_inst/vga_init/i7055_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x3E7E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_304 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40139 \display_inst/pattern_gen_initial/i1_4_lut_adj_110 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40140 \display_inst/pattern_gen_initial/i3_4_lut_adj_77 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_305 ( input D1, C1, B1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40141 \display_inst/vga_init/i4_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 \display_inst/vga_init/i2_3_lut_adj_129 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_306 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40143 \display_inst/pattern_gen_initial/i2_4_lut_adj_103 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40144 \display_inst/vga_init/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x1300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_307 ( input D1, C1, B1, A1, D0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40145 \display_inst/vga_init/i9221_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \display_inst/pattern_gen_initial/i1437_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_309 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40147 \display_inst/pattern_gen_initial/i4_4_lut_adj_102 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40148 \display_inst/vga_init/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_310 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40149 \display_inst.pattern_gen_initial.i1_2_lut_adj_35 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40150 \display_inst/pattern_gen_initial/i1_2_lut_4_lut_adj_124 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_311 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40151 \display_inst/vga_init/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_312 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \display_inst/pattern_gen_initial/i19_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40153 \display_inst/pattern_gen_initial/i9219_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x4E0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_313 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40154 \display_inst/vga_init/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40155 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_122 ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_315 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40156 \display_inst/vga_init/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40157 \display_inst/vga_init/i1_2_lut_3_lut_adj_137 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_317 ( input D1, C1, B1, A1, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40158 \display_inst/vga_init/i1_4_lut_adj_130 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40159 \display_inst/vga_init/i1_2_lut_adj_131 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0x040E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_318 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40160 \display_inst/vga_init/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40161 \display_inst.vga_init.i9489_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_320 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40162 \display_inst/pattern_gen_initial/i3_4_lut_adj_22 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40155 \display_inst/vga_init/i1_2_lut_3_lut_adj_138 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_321 ( input D1, C1, B1, A1, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40163 \display_inst/pattern_gen_initial/i1_2_lut_4_lut_adj_126 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 \display_inst/vga_init/i1_2_lut_adj_132 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_323 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40165 \display_inst/pattern_gen_initial/i5_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40166 \display_inst/vga_init/i2_4_lut_adj_133 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_325 ( input C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40167 \display_inst/vga_init/i1_2_lut_adj_139 ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \display_inst/vga_init/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_326 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40169 \display_inst/pattern_gen_initial/i2_4_lut_adj_26 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40170 \display_inst/pattern_gen_initial/i6413_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x0C08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_327 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40171 \display_inst/vga_init/i1_4_lut_adj_134 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40172 \display_inst/pattern_gen_initial/i3_4_lut_adj_91 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_328 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40173 \display_inst/pattern_gen_initial/i6_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40174 \display_inst/pattern_gen_initial/i1_4_lut_adj_94 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_329 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40171 \display_inst/vga_init/i1_4_lut_adj_135 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40175 \display_inst/pattern_gen_initial/i3_4_lut_adj_106 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_330 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40176 \display_inst/pattern_gen_initial/i3_4_lut_adj_113 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40177 \display_inst/pattern_gen_initial/i1_2_lut_adj_33 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_331 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40178 \display_inst/vga_init/i9199_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40179 \display_inst/pattern_gen_initial/i6307_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_336 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40180 \display_inst/pattern_gen_initial/i3_4_lut_adj_29 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40181 \display_inst/pattern_gen_initial/i9203_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_337 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40085 \display_inst/vga_init/i3_4_lut_adj_141 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40182 \display_inst/vga_init/i1_2_lut_adj_140 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_338 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40183 \display_inst/pattern_gen_initial/i1_4_lut_adj_31 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40184 \display_inst/pattern_gen_initial/i6347_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_340 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40185 \display_inst/vga_init/i9743_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40186 \display_inst.vga_init.i2_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_341 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40187 \display_inst/vga_init/i1381_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 \display_inst/pattern_gen_initial/i1_3_lut_4_lut_adj_127 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_344 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \display_inst/vga_init/i9741_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40151 \display_inst/pattern_gen_initial/i5906_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_346 ( input D1, C1, B1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40190 \display_inst/pattern_gen_initial/i1_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40191 \display_inst/pattern_gen_initial/i6088_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_347 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40177 \display_inst/pattern_gen_initial/i1_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_348 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40192 \display_inst/pattern_gen_initial/i1_4_lut_adj_115 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40083 \display_inst/pattern_gen_initial/i9_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xFF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_349 ( input D1, C1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40193 \display_inst/pattern_gen_initial/i1_2_lut_adj_5 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \display_inst/pattern_gen_initial/i1_3_lut_4_lut_adj_120 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_351 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40195 \display_inst/pattern_gen_initial/i3_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40196 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_128 ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_353 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40197 \display_inst/pattern_gen_initial/i1_4_lut_adj_6 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40198 \display_inst/pattern_gen_initial/i2_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_355 ( input D1, C1, A1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40074 \display_inst/pattern_gen_initial/mod_7_i335_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \display_inst/pattern_gen_initial/mod_7_i310_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_357 ( input D1, C1, A1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40074 \display_inst/pattern_gen_initial/mod_7_i337_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \display_inst/pattern_gen_initial/mod_7_i312_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_360 ( input D0, C0, A0, output 
    F0 );
  wire   GNDI;

  lut40090 \display_inst/pattern_gen_initial/mod_7_i336_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_364 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40200 \display_inst/pattern_gen_initial/i1_4_lut_adj_8 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40201 \display_inst.pattern_gen_initial.i6073_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xA808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_370 ( input D0, C0, B0, A0, 
    output F0 );

  lut40202 \display_inst/pattern_gen_initial/i5841_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xFCA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_371 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40203 \display_inst/pattern_gen_initial/i3_4_lut_adj_24 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40204 \display_inst/pattern_gen_initial/i1_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0x4FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_374 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40205 \display_inst/pattern_gen_initial/i8_4_lut_adj_112 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40206 \display_inst/pattern_gen_initial/i8_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_375 ( input C1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40207 \display_inst/pattern_gen_initial/i6423_2_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \display_inst/pattern_gen_initial/i6339_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_377 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40209 \display_inst/pattern_gen_initial/mod_4_i283_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40210 \display_inst/pattern_gen_initial/i9169_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xF30C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0x30C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_378 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40211 \display_inst/pattern_gen_initial/i1_2_lut_4_lut_adj_123 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40212 \display_inst.pattern_gen_initial.i9485_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x002A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x62AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_379 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40213 \display_inst/pattern_gen_initial/i6321_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40214 \display_inst/pattern_gen_initial/mod_4_i313_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_382 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40139 \display_inst/pattern_gen_initial/i1_4_lut_adj_111 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40175 \display_inst/pattern_gen_initial/i3_4_lut_adj_82 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_383 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40107 \display_inst/pattern_gen_initial/mod_4_i336_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 \display_inst/pattern_gen_initial/mod_4_i311_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_385 ( input D1, C1, B1, A1, D0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40216 \display_inst/pattern_gen_initial/i3_4_lut_adj_32 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40217 \display_inst/pattern_gen_initial/i3066_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_387 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40078 \display_inst/pattern_gen_initial/mod_4_i309_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40218 \display_inst.pattern_gen_initial.mod_4_i282_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x3C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_390 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40219 \display_inst/pattern_gen_initial/mod_4_i312_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40220 \display_inst/pattern_gen_initial/i9229_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x7B48") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_391 ( input D1, C1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40002 \display_inst/pattern_gen_initial/i1_2_lut_adj_47 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \display_inst/pattern_gen_initial/i1_2_lut_adj_38 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_392 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40221 \display_inst/pattern_gen_initial/i9165_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40102 \display_inst/pattern_gen_initial/i3070_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_393 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40222 \display_inst/pattern_gen_initial/i9211_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40151 \display_inst/pattern_gen_initial/i1_2_lut_adj_44 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_394 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40223 \display_inst/pattern_gen_initial/i9217_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40224 \display_inst/pattern_gen_initial/i6264_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_396 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40165 \display_inst/pattern_gen_initial/i3_4_lut_adj_56 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40166 \display_inst/pattern_gen_initial/i1_4_lut_adj_39 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_399 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40225 \display_inst/pattern_gen_initial/i1_4_lut_adj_42 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40226 \display_inst/pattern_gen_initial/i9193_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0x0C08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_400 ( input D0, C0, B0, output 
    F0 );
  wire   GNDI;

  lut40227 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_121 ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_401 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40228 \display_inst/pattern_gen_initial/i9189_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40102 \display_inst/pattern_gen_initial/i1_2_lut_adj_43 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_405 ( input D1, B1, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40229 \display_inst/pattern_gen_initial/i1_2_lut_adj_28 ( .A(GNDI), 
    .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40230 \display_inst/pattern_gen_initial/i1_2_lut_adj_45 ( .A(A0), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_406 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40231 \display_inst/pattern_gen_initial/i3_4_lut_adj_61 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40232 \display_inst/pattern_gen_initial/i1_4_lut_adj_46 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_409 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40233 \display_inst/pattern_gen_initial/i4_4_lut_adj_53 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40234 \display_inst/pattern_gen_initial/i1_4_lut_adj_48 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x4C08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_410 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40235 \display_inst/pattern_gen_initial/i9483_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 \display_inst/pattern_gen_initial/i5901_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_411 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40236 \display_inst.pattern_gen_initial.i9479_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40102 \display_inst/pattern_gen_initial/equal_19_i12_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_413 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40237 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_4_lut_adj_119 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \display_inst/pattern_gen_initial/i6266_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_415 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \display_inst/pattern_gen_initial/i6467_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40239 \display_inst/pattern_gen_initial/i6429_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_416 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40240 \display_inst/pattern_gen_initial/i1_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40241 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_116 ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_417 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40242 \display_inst/pattern_gen_initial/i1_4_lut_adj_71 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40243 \display_inst/pattern_gen_initial/i1_4_lut_adj_50 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x1504") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_418 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40244 \display_inst/pattern_gen_initial/i7_4_lut_adj_98 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40245 \display_inst/pattern_gen_initial/i1_4_lut_adj_85 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_419 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40246 \display_inst/pattern_gen_initial/i5_3_lut_adj_87 ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40247 \display_inst/pattern_gen_initial/i1_4_lut_adj_51 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_421 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40248 \display_inst/pattern_gen_initial/i7_4_lut_adj_92 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40249 \display_inst/pattern_gen_initial/i1_4_lut_adj_52 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_424 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40250 \display_inst.pattern_gen_initial.i2_4_lut_adj_49 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40251 \display_inst/pattern_gen_initial/i6397_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0x4C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_425 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40244 \display_inst/pattern_gen_initial/i7_4_lut_adj_57 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40172 \display_inst/pattern_gen_initial/i1_4_lut_adj_54 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_429 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40244 \display_inst/pattern_gen_initial/i7_4_lut_adj_62 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40140 \display_inst/pattern_gen_initial/i1_4_lut_adj_59 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_432 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40252 \display_inst/pattern_gen_initial/i1_4_lut_adj_95 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40172 \display_inst/pattern_gen_initial/i2_4_lut_adj_63 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_433 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40244 \display_inst/pattern_gen_initial/i7_4_lut_adj_67 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40253 \display_inst/pattern_gen_initial/i1_4_lut_adj_64 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_435 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40254 \display_inst/pattern_gen_initial/i1_4_lut_adj_96 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40172 \display_inst/pattern_gen_initial/i3_4_lut_adj_66 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_437 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40255 \display_inst/pattern_gen_initial/i7_4_lut_adj_107 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40172 \display_inst/pattern_gen_initial/i1_4_lut_adj_69 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_440 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40256 \display_inst/pattern_gen_initial/i8_4_lut_adj_109 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40257 \display_inst/pattern_gen_initial/i5_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_441 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40233 \display_inst/pattern_gen_initial/i3_4_lut_adj_88 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40258 \display_inst/pattern_gen_initial/i3_4_lut_adj_72 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_443 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40244 \display_inst/pattern_gen_initial/i7_4_lut_adj_78 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40172 \display_inst/pattern_gen_initial/i1_4_lut_adj_75 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_445 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40244 \display_inst/pattern_gen_initial/i7_4_lut_adj_83 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40259 \display_inst/pattern_gen_initial/i1_4_lut_adj_80 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_447 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40260 \display_inst/pattern_gen_initial/i9232_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40261 \display_inst/pattern_gen_initial/i1_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x0222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_448 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40262 \display_inst/pattern_gen_initial/i9490_3_lut_4_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40263 \display_inst/pattern_gen_initial/mod_7_i253_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0x3F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xC444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_449 ( input D0, C0, B0, A0, 
    output F0 );

  lut40140 \display_inst/pattern_gen_initial/i4_4_lut_adj_86 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_452 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40264 \display_inst/pattern_gen_initial/mod_7_i283_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 \display_inst/pattern_gen_initial/i9167_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xF10E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_459 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40160 \display_inst/pattern_gen_initial/i7_4_lut_adj_105 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40265 \display_inst/pattern_gen_initial/i2_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_461 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40266 \display_inst/pattern_gen_initial/i1_4_lut_adj_101 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40172 \display_inst/pattern_gen_initial/i3_4_lut_adj_97 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_465 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40267 \display_inst/pattern_gen_initial/i6203_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40268 \display_inst/pattern_gen_initial/i6278_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_468 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40269 \display_inst.pattern_gen_initial.i1_2_lut_adj_30 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40270 \display_inst/pattern_gen_initial/mod_4_i253_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x336C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xB030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_471 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40271 \NES_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40272 \NES_inst/i1_4_lut_adj_4 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_473 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40273 \NES_inst/i9735_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40155 \NES_inst/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_474 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40274 \NES_inst/digital_7__I_0_i7_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40275 \NES_inst/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_475 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40276 \NES_inst/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40277 \NES_inst.i1_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_477 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \NES_inst/i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40279 \NES_inst/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_479 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40133 LessThan_1191_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 LessThan_1191_i10_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_481 ( input D0, C0, B0, A0, output F0 );

  lut40280 \board_inst/snakePos_inst/equal_72_i12_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_482 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40281 \board_inst/snakePos_inst/equal_63_i12_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40282 \board_inst/snakePos_inst/equal_130_i12_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_484 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40283 \board_inst/snakePos_inst/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40284 \board_inst/snakePos_inst/equal_97_i12_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_486 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40285 \board_inst/snakePos_inst/equal_79_i12_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40286 \board_inst/snakePos_inst/equal_122_i12_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_488 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40287 \board_inst/snakePos_inst/equal_49_i12_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40288 \board_inst/snakePos_inst/equal_89_i12_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_489 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40289 \board_inst/snakePos_inst/equal_79_i9_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40290 \board_inst/snakePos_inst/equal_69_i9_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xFF5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_491 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40291 \board_inst/snakePos_inst/equal_56_i9_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40292 \board_inst/snakePos_inst/equal_62_i9_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_493 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40293 \board_inst/snakePos_inst/equal_50_i9_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40294 \board_inst/snakePos_inst/equal_59_i9_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0xAFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_495 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40137 \board_inst/snakePos_inst/i6288_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40295 \board_inst/snakePos_inst/equal_52_i9_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_497 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40296 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_117 ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40297 \display_inst/vga_init/i1362_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_499 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40298 \display_inst/vga_init/i9732_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40299 \display_inst/vga_init/i6294_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20005 \display_inst/vga_init/HSYNC ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0x557F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_501 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40300 \display_inst/vga_init/i9729_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40301 \display_inst/vga_init/i6221_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20005 \display_inst/vga_init/VSYNC ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0x1333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_502 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40302 \display_inst/vga_init/i1447_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40303 \display_inst/pattern_gen_initial/i1396_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_509 ( input D0, C0, B0, A0, 
    output F0 );

  lut40083 \display_inst/pattern_gen_initial/i9_4_lut_adj_114 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_511 ( input D0, C0, B0, A0, 
    output F0 );

  lut40206 \display_inst/pattern_gen_initial/i7_4_lut_adj_20 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_512 ( input D0, C0, A0, output 
    F0 );
  wire   GNDI;

  lut40097 \display_inst/pattern_gen_initial/mod_4_i337_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_515 ( input D0, C0, B0, A0, 
    output F0 );

  lut40304 \display_inst/pattern_gen_initial/i1_4_lut_adj_27 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0x4440") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_517 ( input D1, C1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40058 \board_inst/snakePos_inst/equal_75_i10_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 \board_inst/snakePos_inst/i5843_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_518 ( input D1, C1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40305 \board_inst/snakePos_inst/equal_82_i11_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40182 \board_inst/snakePos_inst/equal_113_i11_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_522 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40165 \display_inst/pattern_gen_initial/i2_4_lut_adj_68 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40140 \display_inst/pattern_gen_initial/i2_4_lut_adj_84 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_524 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40233 \display_inst/pattern_gen_initial/i4_4_lut_adj_81 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40140 \display_inst/pattern_gen_initial/i4_4_lut_adj_89 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_527 ( input D0, C0, B0, A0, 
    output F0 );

  lut40172 \display_inst/pattern_gen_initial/i1_4_lut_adj_104 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_530 ( input DI1, D1, C1, B1, A1, 
    D0, C0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40306 \display_inst/vga_init/i9717_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40151 \display_inst/pattern_gen_initial/i5860_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/valid_c ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0x0103") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_537 ( input D0, C0, B0, A0, 
    output F0 );

  lut40172 \display_inst/pattern_gen_initial/i2_4_lut_adj_108 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_538 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40307 \display_inst/pattern_gen_initial/i2_4_lut_adj_93 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40175 \display_inst/pattern_gen_initial/i2_4_lut_adj_99 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_540 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40307 \display_inst/pattern_gen_initial/i2_4_lut_adj_79 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40175 \display_inst/pattern_gen_initial/i2_4_lut_adj_90 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_547 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40165 \display_inst/pattern_gen_initial/i4_4_lut_adj_73 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40140 \display_inst/pattern_gen_initial/i4_4_lut_adj_76 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_549 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40231 \display_inst/pattern_gen_initial/i2_4_lut_adj_58 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40175 \display_inst/pattern_gen_initial/i2_4_lut_adj_74 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_551 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40165 \display_inst/pattern_gen_initial/i4_4_lut_adj_65 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40308 \display_inst/pattern_gen_initial/i4_4_lut_adj_70 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_555 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40231 \display_inst/pattern_gen_initial/i4_4_lut_adj_55 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40175 \display_inst/pattern_gen_initial/i4_4_lut_adj_60 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module NES_inst_SLICE_557 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40309 i3_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \NES_inst/digital_7__I_0_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/button_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_561 ( output F0 );
  wire   GNDI;

  lut40310 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_SLICE_562 ( input DI1, D1, D0, C0, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40311 \board_inst/i2038_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40312 \board_inst/i4241_1_lut_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20005 \board_inst/button_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_575 ( output F0 );
  wire   GNDI;

  lut40313 i10610( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module HSOSC_inst ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B HSOSC_inst( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module display_inst_pll_init_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, 
    FEEDBACK, RESET_N, output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \display_inst/pll_init/lscc_pll_inst/u_PLL_B ( 
    .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), 
    .DYNAMICDELAY6(GNDI), .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), 
    .DYNAMICDELAY3(GNDI), .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), 
    .DYNAMICDELAY0(GNDI), .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), 
    .SDI(GNDI), .LATCH(GNDI), .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), 
    .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module display_inst_pattern_gen_initial_mult_8 ( input A3, A1, A0, B2, B0, 
    output O7, O6, O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \display_inst/pattern_gen_initial/mult_8 ( .CLK(GNDI), .CE(GNDI), 
    .C15(GNDI), .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), 
    .C9(GNDI), .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), 
    .C3(GNDI), .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(GNDI), .A14(GNDI), 
    .A13(GNDI), .A12(GNDI), .A11(GNDI), .A10(GNDI), .A9(GNDI), .A8(GNDI), 
    .A7(GNDI), .A6(GNDI), .A5(GNDI), .A4(GNDI), .A3(A3), .A2(GNDI), .A1(A1), 
    .A0(A0), .B15(GNDI), .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), 
    .B10(GNDI), .B9(GNDI), .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), 
    .B4(GNDI), .B3(GNDI), .B2(B2), .B1(GNDI), .B0(B0), .D15(GNDI), .D14(GNDI), 
    .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), .D8(GNDI), 
    .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), .D2(GNDI), 
    .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), 
    .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), .O27(), 
    .O26(), .O25(), .O24(), .O23(), .O22(), .O21(), .O20(), .O19(), .O18(), 
    .O17(), .O16(), .O15(), .O14(), .O13(), .O12(), .O11(), .O10(), .O9(), 
    .O8(), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), .O2(O2), .O1(O1), 
    .O0(O0), .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A3 => O7) = (0:0:0,0:0:0);
    (A3 => O6) = (0:0:0,0:0:0);
    (A3 => O5) = (0:0:0,0:0:0);
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A1 => O7) = (0:0:0,0:0:0);
    (A1 => O6) = (0:0:0,0:0:0);
    (A1 => O5) = (0:0:0,0:0:0);
    (A1 => O4) = (0:0:0,0:0:0);
    (A1 => O3) = (0:0:0,0:0:0);
    (A1 => O2) = (0:0:0,0:0:0);
    (A1 => O1) = (0:0:0,0:0:0);
    (A0 => O7) = (0:0:0,0:0:0);
    (A0 => O6) = (0:0:0,0:0:0);
    (A0 => O5) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module MAC16_B ( input CLK, CE, C15, C14, C13, C12, C11, C10, C9, C8, C7, C6, 
    C5, C4, C3, C2, C1, C0, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, 
    A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, 
    B3, B2, B1, B0, D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, 
    D2, D1, D0, AHOLD, BHOLD, CHOLD, DHOLD, IRSTTOP, IRSTBOT, ORSTTOP, ORSTBOT, 
    OLOADTOP, OLOADBOT, ADDSUBTOP, ADDSUBBOT, OHOLDTOP, OHOLDBOT, CI, ACCUMCI, 
    SIGNEXTIN, output O31, O30, O29, O28, O27, O26, O25, O24, O23, O22, O21, 
    O20, O19, O18, O17, O16, O15, O14, O13, O12, O11, O10, O9, O8, O7, O6, O5, 
    O4, O3, O2, O1, O0, CO, ACCUMCO, SIGNEXTOUT );

  MAC16 INST10( .CLK(CLK), .CE(CE), .C15(C15), .C14(C14), .C13(C13), .C12(C12), 
    .C11(C11), .C10(C10), .C9(C9), .C8(C8), .C7(C7), .C6(C6), .C5(C5), .C4(C4), 
    .C3(C3), .C2(C2), .C1(C1), .C0(C0), .A15(A15), .A14(A14), .A13(A13), 
    .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(D15), 
    .D14(D14), .D13(D13), .D12(D12), .D11(D11), .D10(D10), .D9(D9), .D8(D8), 
    .D7(D7), .D6(D6), .D5(D5), .D4(D4), .D3(D3), .D2(D2), .D1(D1), .D0(D0), 
    .AHOLD(AHOLD), .BHOLD(BHOLD), .CHOLD(CHOLD), .DHOLD(DHOLD), 
    .IRSTTOP(IRSTTOP), .IRSTBOT(IRSTBOT), .ORSTTOP(ORSTTOP), .ORSTBOT(ORSTBOT), 
    .OLOADTOP(OLOADTOP), .OLOADBOT(OLOADBOT), .ADDSUBTOP(ADDSUBTOP), 
    .ADDSUBBOT(ADDSUBBOT), .OHOLDTOP(OHOLDTOP), .OHOLDBOT(OHOLDBOT), .CI(CI), 
    .ACCUMCI(ACCUMCI), .SIGNEXTIN(SIGNEXTIN), .O31(O31), .O30(O30), .O29(O29), 
    .O28(O28), .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), 
    .O22(O22), .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), 
    .O16(O16), .O15(O15), .O14(O14), .O13(O13), .O12(O12), .O11(O11), 
    .O10(O10), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), 
    .O2(O2), .O1(O1), .O0(O0), .CO(CO), .ACCUMCO(ACCUMCO), 
    .SIGNEXTOUT(SIGNEXTOUT));
  defparam INST10.NEG_TRIGGER = "0b0";
  defparam INST10.A_REG = "0b0";
  defparam INST10.B_REG = "0b0";
  defparam INST10.C_REG = "0b0";
  defparam INST10.D_REG = "0b0";
  defparam INST10.TOP_8x8_MULT_REG = "0b0";
  defparam INST10.BOT_8x8_MULT_REG = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG1 = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG2 = "0b0";
  defparam INST10.TOPOUTPUT_SELECT = "0b10";
  defparam INST10.TOPADDSUB_LOWERINPUT = "0b00";
  defparam INST10.TOPADDSUB_UPPERINPUT = "0b0";
  defparam INST10.TOPADDSUB_CARRYSELECT = "0b00";
  defparam INST10.BOTOUTPUT_SELECT = "0b10";
  defparam INST10.BOTADDSUB_LOWERINPUT = "0b00";
  defparam INST10.BOTADDSUB_UPPERINPUT = "0b0";
  defparam INST10.BOTADDSUB_CARRYSELECT = "0b00";
  defparam INST10.MODE_8x8 = "0b1";
  defparam INST10.A_SIGNED = "0b0";
  defparam INST10.B_SIGNED = "0b0";
endmodule

module display_inst_pattern_gen_initial_mult_7 ( input A3, A1, A0, B2, B0, 
    output O7, O6, O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \display_inst/pattern_gen_initial/mult_7 ( .CLK(GNDI), .CE(GNDI), 
    .C15(GNDI), .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), 
    .C9(GNDI), .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), 
    .C3(GNDI), .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(GNDI), .A14(GNDI), 
    .A13(GNDI), .A12(GNDI), .A11(GNDI), .A10(GNDI), .A9(GNDI), .A8(GNDI), 
    .A7(GNDI), .A6(GNDI), .A5(GNDI), .A4(GNDI), .A3(A3), .A2(GNDI), .A1(A1), 
    .A0(A0), .B15(GNDI), .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), 
    .B10(GNDI), .B9(GNDI), .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), 
    .B4(GNDI), .B3(GNDI), .B2(B2), .B1(GNDI), .B0(B0), .D15(GNDI), .D14(GNDI), 
    .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), .D8(GNDI), 
    .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), .D2(GNDI), 
    .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), 
    .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), .O27(), 
    .O26(), .O25(), .O24(), .O23(), .O22(), .O21(), .O20(), .O19(), .O18(), 
    .O17(), .O16(), .O15(), .O14(), .O13(), .O12(), .O11(), .O10(), .O9(), 
    .O8(), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), .O2(O2), .O1(O1), 
    .O0(O0), .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A3 => O7) = (0:0:0,0:0:0);
    (A3 => O6) = (0:0:0,0:0:0);
    (A3 => O5) = (0:0:0,0:0:0);
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A1 => O7) = (0:0:0,0:0:0);
    (A1 => O6) = (0:0:0,0:0:0);
    (A1 => O5) = (0:0:0,0:0:0);
    (A1 => O4) = (0:0:0,0:0:0);
    (A1 => O3) = (0:0:0,0:0:0);
    (A1 => O2) = (0:0:0,0:0:0);
    (A1 => O1) = (0:0:0,0:0:0);
    (A0 => O7) = (0:0:0,0:0:0);
    (A0 => O6) = (0:0:0,0:0:0);
    (A0 => O5) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module NES_inst_output_i0_i0 ( input PADDI, CE, INCLK, output DI0 );
  wire   GNDI, PADDI_dly, INCLK_dly, CE_dly;

  IOL_B_B \NES_inst/output_i0_i0 ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), .OUTCLK(GNDI), 
    .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
    $setuphold (posedge INCLK, CE, 0:0:0, 0:0:0,,,, INCLK_dly, CE_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module pll_in_clock ( output PADDI, input pll_in_clock );
  wire   GNDI;

  BB_B_B \pll_in_clock_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(pll_in_clock));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pll_in_clock => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module data ( output PADDI, input data );
  wire   GNDI;

  BB_B_B \data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module delete_me_0_ ( input PADDO, output deleteme0 );
  wire   VCCI;

  BB_B_B \delete_me_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme0) = (0:0:0,0:0:0);
  endspecify

endmodule

module delete_me_1_ ( input PADDO, output deleteme1 );
  wire   VCCI;

  BB_B_B \delete_me_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme1) = (0:0:0,0:0:0);
  endspecify

endmodule

module delete_me_2_ ( input PADDO, output deleteme2 );
  wire   VCCI;

  BB_B_B \delete_me_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme2) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module pll_outcore_o ( input PADDO, output pll_outcore_o );
  wire   VCCI;

  BB_B_B \pll_outcore_o_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(pll_outcore_o));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => pll_outcore_o) = (0:0:0,0:0:0);
  endspecify

endmodule

module continCLK ( input PADDO, output continCLK );
  wire   VCCI;

  BB_B_B \continCLK_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(continCLK));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => continCLK) = (0:0:0,0:0:0);
  endspecify

endmodule

module latch ( input PADDO, output latch );
  wire   VCCI;

  BB_B_B \latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => latch) = (0:0:0,0:0:0);
  endspecify

endmodule
