0.7
2020.2
May  7 2023
15:10:42
/home/ryxiao/FPGA-3D/get_vertices_tb/get_vertices_tb.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
/home/ryxiao/FPGA-3D/hdl/get_vertices.sv,1702515113,systemVerilog,,/home/ryxiao/FPGA-3D/sim/get_vertices_tb.sv,,get_vertices,,uvm,,,,,,
/home/ryxiao/FPGA-3D/hdl/xilinx_single_port_ram_read_first.v,1701371719,verilog,,,,xilinx_single_port_ram_read_first,,uvm,,,,,,
/home/ryxiao/FPGA-3D/sim/get_vertices_tb.sv,1702520250,systemVerilog,,,,get_vertices_tb,,uvm,,,,,,
