-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity calculateLayer3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    Layer2_Neurons_CPU_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Layer2_Neurons_CPU_ce0 : OUT STD_LOGIC;
    Layer2_Neurons_CPU_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Layer2_Neurons_CPU_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Layer2_Neurons_CPU_ce1 : OUT STD_LOGIC;
    Layer2_Neurons_CPU_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    Layer3_Neurons_CPU_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    Layer3_Neurons_CPU_ce0 : OUT STD_LOGIC;
    Layer3_Neurons_CPU_we0 : OUT STD_LOGIC;
    Layer3_Neurons_CPU_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of calculateLayer3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (59 downto 0) := "000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (59 downto 0) := "000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (59 downto 0) := "000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (59 downto 0) := "000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (59 downto 0) := "000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (59 downto 0) := "000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (59 downto 0) := "000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (59 downto 0) := "000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (59 downto 0) := "000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (59 downto 0) := "001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (59 downto 0) := "010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (59 downto 0) := "100000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv64_3FE55555571F7693 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111100101010101010101010101010111000111110111011010010011";
    constant ap_const_lv64_3FFB74538EF34D6A : STD_LOGIC_VECTOR (63 downto 0) := "0011111111111011011101000101001110001110111100110100110101101010";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv11_19 : STD_LOGIC_VECTOR (10 downto 0) := "00000011001";
    constant ap_const_lv13_9C : STD_LOGIC_VECTOR (12 downto 0) := "0000010011100";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv10_2A4 : STD_LOGIC_VECTOR (9 downto 0) := "1010100100";
    constant ap_const_lv8_A9 : STD_LOGIC_VECTOR (7 downto 0) := "10101001";
    constant ap_const_lv9_152 : STD_LOGIC_VECTOR (8 downto 0) := "101010010";
    constant ap_const_lv9_14D : STD_LOGIC_VECTOR (8 downto 0) := "101001101";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv9_5 : STD_LOGIC_VECTOR (8 downto 0) := "000000101";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal Layer2_Weights_CPU_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal Layer2_Weights_CPU_ce0 : STD_LOGIC;
    signal Layer2_Weights_CPU_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Layer2_Weights_CPU_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal Layer2_Weights_CPU_ce1 : STD_LOGIC;
    signal Layer2_Weights_CPU_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_356 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal reg_361 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_334_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_367 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal grp_fu_329_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_372 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_fu_350_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_377 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal add_ln35_3_fu_383_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln35_3_reg_865 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln35_4_fu_389_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln35_4_reg_870 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_fu_401_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_reg_878 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln20_fu_395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln28_2_fu_418_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln28_2_reg_888 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln28_3_fu_422_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln28_3_reg_893 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln30_2_fu_432_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln30_2_reg_901 : STD_LOGIC_VECTOR (14 downto 0);
    signal somme_reg_906 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_fu_446_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_reg_914 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal shl_ln28_1_fu_452_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln28_1_reg_919 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln21_fu_440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln35_1_fu_474_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln35_1_reg_924 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln22_fu_478_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln22_reg_929 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal k_fu_488_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_reg_937 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln28_4_fu_502_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln28_4_reg_942 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln22_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln25_fu_506_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln25_reg_948 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal m_fu_516_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal m_reg_956 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln28_2_fu_522_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln28_2_reg_961 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln25_fu_510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln28_fu_539_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln28_reg_966 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln29_2_fu_550_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln29_2_reg_971 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln31_2_fu_554_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln31_2_reg_978 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln35_1_fu_563_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln35_1_reg_984 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln26_1_fu_572_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln26_1_reg_989 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln26_3_fu_580_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln26_3_reg_995 : STD_LOGIC_VECTOR (7 downto 0);
    signal n_fu_590_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal n_reg_1003 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln28_1_fu_605_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln28_1_reg_1008 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln26_fu_584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln28_4_fu_615_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln28_4_reg_1014 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln31_3_fu_634_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln31_3_reg_1019 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln32_3_fu_645_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln32_3_reg_1024 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln28_fu_672_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln28_reg_1029 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal add_ln30_fu_739_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln30_reg_1056 : STD_LOGIC_VECTOR (14 downto 0);
    signal Layer2_Weights_CPU_l_1_reg_1061 : STD_LOGIC_VECTOR (31 downto 0);
    signal Layer2_Neurons_CPU_l_1_reg_1066 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_338_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_reg_1071 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln33_3_fu_772_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln33_3_reg_1086 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln33_1_fu_840_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln33_1_reg_1111 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal grp_fu_346_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_reg_1131 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal grp_generic_tanh_double_s_fu_318_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i_reg_1136 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal grp_generic_tanh_double_s_fu_318_ap_ready : STD_LOGIC;
    signal grp_generic_tanh_double_s_fu_318_ap_done : STD_LOGIC;
    signal grp_generic_tanh_double_s_fu_318_ap_start : STD_LOGIC;
    signal grp_generic_tanh_double_s_fu_318_ap_idle : STD_LOGIC;
    signal i_0_reg_217 : STD_LOGIC_VECTOR (5 downto 0);
    signal phi_mul_reg_228 : STD_LOGIC_VECTOR (12 downto 0);
    signal phi_mul1_reg_240 : STD_LOGIC_VECTOR (10 downto 0);
    signal j_0_reg_252 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_0_reg_263 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal somme_0_reg_274 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_0_reg_284 : STD_LOGIC_VECTOR (2 downto 0);
    signal somme_1_reg_295 : STD_LOGIC_VECTOR (31 downto 0);
    signal n_0_reg_307 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_generic_tanh_double_s_fu_318_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal zext_ln23_fu_407_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln28_fu_695_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln28_1_fu_700_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln29_fu_715_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln29_1_fu_734_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln30_fu_747_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln30_1_fu_762_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln31_fu_795_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln31_1_fu_800_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln32_fu_822_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln32_1_fu_827_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln33_fu_848_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln33_1_fu_856_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln35_fu_861_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_342_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_329_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_329_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal grp_fu_350_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_350_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal or_ln28_fu_412_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln30_fu_426_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln21_fu_436_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln_fu_460_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln35_fu_468_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln1_fu_494_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln28_fu_530_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln28_fu_539_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln29_1_fu_545_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln35_2_fu_558_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln26_2_fu_576_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln28_3_fu_596_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln28_6_fu_601_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln28_5_fu_610_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln31_2_fu_620_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln31_2_fu_626_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln31_3_fu_630_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln26_fu_568_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln32_2_fu_639_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln28_3_fu_650_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln28_4_fu_661_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln28_7_fu_657_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln28_8_fu_668_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln28_1_fu_682_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln28_2_fu_686_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln28_2_fu_691_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln28_fu_678_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln29_fu_704_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln29_fu_710_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln29_2_fu_720_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln29_3_fu_725_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln29_3_fu_729_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln30_fu_744_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln30_1_fu_752_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln30_2_fu_757_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln33_2_fu_767_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln31_fu_777_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln31_fu_782_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln31_1_fu_786_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln31_1_fu_791_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln32_fu_804_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln32_fu_809_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln32_1_fu_813_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln32_1_fu_818_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln33_fu_831_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln33_fu_836_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln33_1_fu_845_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln33_2_fu_853_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (59 downto 0);
    signal mul_ln28_fu_539_p00 : STD_LOGIC_VECTOR (7 downto 0);

    component generic_tanh_double_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t_in : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component nerons_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component nerons_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component nerons_fptrunc_64ns_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component nerons_fpext_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component nerons_dmul_64ns_64ns_64_6_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component calculateLayer3_Layer2_Weights_CPU IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    Layer2_Weights_CPU_U : component calculateLayer3_Layer2_Weights_CPU
    generic map (
        DataWidth => 32,
        AddressRange => 7800,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Layer2_Weights_CPU_address0,
        ce0 => Layer2_Weights_CPU_ce0,
        q0 => Layer2_Weights_CPU_q0,
        address1 => Layer2_Weights_CPU_address1,
        ce1 => Layer2_Weights_CPU_ce1,
        q1 => Layer2_Weights_CPU_q1);

    grp_generic_tanh_double_s_fu_318 : component generic_tanh_double_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_generic_tanh_double_s_fu_318_ap_start,
        ap_done => grp_generic_tanh_double_s_fu_318_ap_done,
        ap_idle => grp_generic_tanh_double_s_fu_318_ap_idle,
        ap_ready => grp_generic_tanh_double_s_fu_318_ap_ready,
        t_in => reg_377,
        ap_return => grp_generic_tanh_double_s_fu_318_ap_return);

    nerons_fadd_32ns_32ns_32_5_full_dsp_1_U24 : component nerons_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_329_p0,
        din1 => grp_fu_329_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_329_p2);

    nerons_fmul_32ns_32ns_32_4_max_dsp_1_U25 : component nerons_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_356,
        din1 => reg_361,
        ce => ap_const_logic_1,
        dout => grp_fu_334_p2);

    nerons_fmul_32ns_32ns_32_4_max_dsp_1_U26 : component nerons_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => Layer2_Weights_CPU_l_1_reg_1061,
        din1 => Layer2_Neurons_CPU_l_1_reg_1066,
        ce => ap_const_logic_1,
        dout => grp_fu_338_p2);

    nerons_fptrunc_64ns_32_2_1_U27 : component nerons_fptrunc_64ns_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_377,
        ce => ap_const_logic_1,
        dout => grp_fu_342_p1);

    nerons_fpext_32ns_64_2_1_U28 : component nerons_fpext_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => somme_0_reg_274,
        ce => ap_const_logic_1,
        dout => grp_fu_346_p1);

    nerons_dmul_64ns_64ns_64_6_max_dsp_1_U29 : component nerons_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_350_p0,
        din1 => grp_fu_350_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_350_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_generic_tanh_double_s_fu_318_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_generic_tanh_double_s_fu_318_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
                    grp_generic_tanh_double_s_fu_318_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_tanh_double_s_fu_318_ap_ready = ap_const_logic_1)) then 
                    grp_generic_tanh_double_s_fu_318_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_0_reg_217_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln21_fu_440_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i_0_reg_217 <= i_reg_878;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_reg_217 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    j_0_reg_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln22_fu_482_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                j_0_reg_252 <= j_reg_914;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                j_0_reg_252 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    k_0_reg_263_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln21_fu_440_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                k_0_reg_263 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
                k_0_reg_263 <= k_reg_937;
            end if; 
        end if;
    end process;

    m_0_reg_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_fu_584_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                m_0_reg_284 <= m_reg_956;
            elsif (((icmp_ln22_fu_482_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                m_0_reg_284 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    n_0_reg_307_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln25_fu_510_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                n_0_reg_307 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
                n_0_reg_307 <= n_reg_1003;
            end if; 
        end if;
    end process;

    phi_mul1_reg_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln21_fu_440_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_mul1_reg_240 <= add_ln35_3_reg_865;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul1_reg_240 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln21_fu_440_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_mul_reg_228 <= add_ln35_4_reg_870;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul_reg_228 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;

    reg_361_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
                reg_361 <= Layer2_Neurons_CPU_q1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                reg_361 <= Layer2_Neurons_CPU_q0;
            end if; 
        end if;
    end process;

    somme_0_reg_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_fu_584_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                somme_0_reg_274 <= somme_1_reg_295;
            elsif (((icmp_ln22_fu_482_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                somme_0_reg_274 <= somme_reg_906;
            end if; 
        end if;
    end process;

    somme_1_reg_295_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln25_fu_510_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                somme_1_reg_295 <= somme_0_reg_274;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
                somme_1_reg_295 <= grp_fu_329_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                Layer2_Neurons_CPU_l_1_reg_1066 <= Layer2_Neurons_CPU_q1;
                Layer2_Weights_CPU_l_1_reg_1061 <= Layer2_Weights_CPU_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_fu_584_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                add_ln28_1_reg_1008 <= add_ln28_1_fu_605_p2;
                add_ln28_4_reg_1014 <= add_ln28_4_fu_615_p2;
                add_ln31_3_reg_1019 <= add_ln31_3_fu_634_p2;
                add_ln32_3_reg_1024 <= add_ln32_3_fu_645_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                    add_ln30_reg_1056(14 downto 1) <= add_ln30_fu_739_p2(14 downto 1);
                    sub_ln28_reg_1029(8 downto 1) <= sub_ln28_fu_672_p2(8 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                    add_ln33_1_reg_1111(14 downto 1) <= add_ln33_1_fu_840_p2(14 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                add_ln33_3_reg_1086 <= add_ln33_3_fu_772_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln25_fu_510_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                add_ln35_1_reg_984 <= add_ln35_1_fu_563_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln35_3_reg_865 <= add_ln35_3_fu_383_p2;
                add_ln35_4_reg_870 <= add_ln35_4_fu_389_p2;
                i_reg_878 <= i_fu_401_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                j_reg_914 <= j_fu_446_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                k_reg_937 <= k_fu_488_p2;
                    zext_ln22_reg_929(2 downto 0) <= zext_ln22_fu_478_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                m_reg_956 <= m_fu_516_p2;
                    zext_ln25_reg_948(2 downto 0) <= zext_ln25_fu_506_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln25_fu_510_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mul_ln28_reg_966 <= mul_ln28_fu_539_p2;
                    shl_ln28_2_reg_961(4 downto 2) <= shl_ln28_2_fu_522_p3(4 downto 2);
                    zext_ln29_2_reg_971(7 downto 0) <= zext_ln29_2_fu_550_p1(7 downto 0);
                    zext_ln31_2_reg_978(7 downto 0) <= zext_ln31_2_fu_554_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                n_reg_1003 <= n_fu_590_p2;
                    zext_ln26_1_reg_989(2 downto 0) <= zext_ln26_1_fu_572_p1(2 downto 0);
                    zext_ln26_3_reg_995(2 downto 0) <= zext_ln26_3_fu_580_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state9))) then
                reg_356 <= Layer2_Weights_CPU_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state13))) then
                reg_367 <= grp_fu_334_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state23))) then
                reg_372 <= grp_fu_329_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state50))) then
                reg_377 <= grp_fu_350_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln21_fu_440_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    shl_ln28_1_reg_919(3 downto 1) <= shl_ln28_1_fu_452_p3(3 downto 1);
                    zext_ln35_1_reg_924(4 downto 0) <= zext_ln35_1_fu_474_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                somme_reg_906 <= Layer2_Weights_CPU_q0;
                    zext_ln28_2_reg_888(12 downto 1) <= zext_ln28_2_fu_418_p1(12 downto 1);
                    zext_ln28_3_reg_893(12 downto 1) <= zext_ln28_3_fu_422_p1(12 downto 1);
                    zext_ln30_2_reg_901(12 downto 2) <= zext_ln30_2_fu_432_p1(12 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                tmp_2_reg_1071 <= grp_fu_338_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_generic_tanh_double_s_fu_318_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then
                tmp_i_reg_1136 <= grp_generic_tanh_double_s_fu_318_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then
                tmp_reg_1131 <= grp_fu_346_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln22_fu_482_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    zext_ln28_4_reg_942(3 downto 1) <= zext_ln28_4_fu_502_p1(3 downto 1);
            end if;
        end if;
    end process;
    zext_ln28_2_reg_888(0) <= '1';
    zext_ln28_2_reg_888(31 downto 13) <= "0000000000000000000";
    zext_ln28_3_reg_893(0) <= '1';
    zext_ln28_3_reg_893(14 downto 13) <= "00";
    zext_ln30_2_reg_901(1 downto 0) <= "11";
    zext_ln30_2_reg_901(14 downto 13) <= "00";
    shl_ln28_1_reg_919(0) <= '0';
    zext_ln35_1_reg_924(10 downto 5) <= "000000";
    zext_ln22_reg_929(10 downto 3) <= "00000000";
    zext_ln28_4_reg_942(0) <= '0';
    zext_ln28_4_reg_942(7 downto 4) <= "0000";
    zext_ln25_reg_948(3) <= '0';
    shl_ln28_2_reg_961(1 downto 0) <= "00";
    zext_ln29_2_reg_971(8) <= '0';
    zext_ln31_2_reg_978(9 downto 8) <= "00";
    zext_ln26_1_reg_989(8 downto 3) <= "000000";
    zext_ln26_3_reg_995(7 downto 3) <= "00000";
    sub_ln28_reg_1029(0) <= '0';
    add_ln30_reg_1056(0) <= '1';
    add_ln33_1_reg_1111(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln20_fu_395_p2, ap_CS_fsm_state4, icmp_ln21_fu_440_p2, ap_CS_fsm_state5, icmp_ln22_fu_482_p2, ap_CS_fsm_state6, icmp_ln25_fu_510_p2, ap_CS_fsm_state7, icmp_ln26_fu_584_p2, ap_CS_fsm_state52, grp_generic_tanh_double_s_fu_318_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln20_fu_395_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln21_fu_440_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln22_fu_482_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln25_fu_510_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln26_fu_584_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                if (((grp_generic_tanh_double_s_fu_318_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then
                    ap_NS_fsm <= ap_ST_fsm_state53;
                else
                    ap_NS_fsm <= ap_ST_fsm_state52;
                end if;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    Layer2_Neurons_CPU_address0_assign_proc : process(ap_CS_fsm_state28, ap_CS_fsm_state18, ap_CS_fsm_state8, zext_ln28_1_fu_700_p1, zext_ln30_1_fu_762_p1, zext_ln32_1_fu_827_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            Layer2_Neurons_CPU_address0 <= zext_ln32_1_fu_827_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Layer2_Neurons_CPU_address0 <= zext_ln30_1_fu_762_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Layer2_Neurons_CPU_address0 <= zext_ln28_1_fu_700_p1(10 - 1 downto 0);
        else 
            Layer2_Neurons_CPU_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Layer2_Neurons_CPU_address1_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state33, ap_CS_fsm_state8, zext_ln29_1_fu_734_p1, zext_ln31_1_fu_800_p1, zext_ln33_1_fu_856_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            Layer2_Neurons_CPU_address1 <= zext_ln33_1_fu_856_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            Layer2_Neurons_CPU_address1 <= zext_ln31_1_fu_800_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Layer2_Neurons_CPU_address1 <= zext_ln29_1_fu_734_p1(10 - 1 downto 0);
        else 
            Layer2_Neurons_CPU_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    Layer2_Neurons_CPU_ce0_assign_proc : process(ap_CS_fsm_state28, ap_CS_fsm_state18, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            Layer2_Neurons_CPU_ce0 <= ap_const_logic_1;
        else 
            Layer2_Neurons_CPU_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Layer2_Neurons_CPU_ce1_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state33, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            Layer2_Neurons_CPU_ce1 <= ap_const_logic_1;
        else 
            Layer2_Neurons_CPU_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Layer2_Weights_CPU_address0_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state28, ap_CS_fsm_state33, ap_CS_fsm_state18, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln23_fu_407_p1, zext_ln28_fu_695_p1, zext_ln30_fu_747_p1, zext_ln31_fu_795_p1, zext_ln32_fu_822_p1, zext_ln33_fu_848_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            Layer2_Weights_CPU_address0 <= zext_ln33_fu_848_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            Layer2_Weights_CPU_address0 <= zext_ln32_fu_822_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            Layer2_Weights_CPU_address0 <= zext_ln31_fu_795_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Layer2_Weights_CPU_address0 <= zext_ln30_fu_747_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Layer2_Weights_CPU_address0 <= zext_ln28_fu_695_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Layer2_Weights_CPU_address0 <= zext_ln23_fu_407_p1(13 - 1 downto 0);
        else 
            Layer2_Weights_CPU_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    Layer2_Weights_CPU_address1 <= zext_ln29_fu_715_p1(13 - 1 downto 0);

    Layer2_Weights_CPU_ce0_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state28, ap_CS_fsm_state33, ap_CS_fsm_state18, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            Layer2_Weights_CPU_ce0 <= ap_const_logic_1;
        else 
            Layer2_Weights_CPU_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Layer2_Weights_CPU_ce1_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Layer2_Weights_CPU_ce1 <= ap_const_logic_1;
        else 
            Layer2_Weights_CPU_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    Layer3_Neurons_CPU_address0 <= zext_ln35_fu_861_p1(11 - 1 downto 0);

    Layer3_Neurons_CPU_ce0_assign_proc : process(ap_CS_fsm_state60)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            Layer3_Neurons_CPU_ce0 <= ap_const_logic_1;
        else 
            Layer3_Neurons_CPU_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Layer3_Neurons_CPU_d0 <= grp_fu_342_p1;

    Layer3_Neurons_CPU_we0_assign_proc : process(ap_CS_fsm_state60)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            Layer3_Neurons_CPU_we0 <= ap_const_logic_1;
        else 
            Layer3_Neurons_CPU_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln28_1_fu_605_p2 <= std_logic_vector(unsigned(shl_ln28_2_reg_961) + unsigned(zext_ln28_6_fu_601_p1));
    add_ln28_2_fu_686_p2 <= std_logic_vector(signed(sext_ln28_1_fu_682_p1) + signed(zext_ln28_3_reg_893));
    add_ln28_3_fu_596_p2 <= std_logic_vector(unsigned(zext_ln26_2_fu_576_p1) + unsigned(zext_ln25_reg_948));
    add_ln28_4_fu_615_p2 <= std_logic_vector(unsigned(zext_ln28_4_reg_942) + unsigned(add_ln28_5_fu_610_p2));
    add_ln28_5_fu_610_p2 <= std_logic_vector(unsigned(zext_ln26_3_fu_580_p1) + unsigned(mul_ln28_reg_966));
    add_ln28_fu_530_p2 <= std_logic_vector(unsigned(zext_ln25_fu_506_p1) + unsigned(shl_ln28_1_reg_919));
    add_ln29_1_fu_545_p2 <= std_logic_vector(unsigned(mul_ln28_fu_539_p2) + unsigned(zext_ln28_4_reg_942));
    add_ln29_2_fu_720_p2 <= std_logic_vector(unsigned(zext_ln26_3_reg_995) + unsigned(ap_const_lv8_A9));
    add_ln29_3_fu_729_p2 <= std_logic_vector(unsigned(zext_ln29_2_reg_971) + unsigned(zext_ln29_3_fu_725_p1));
    add_ln29_fu_710_p2 <= std_logic_vector(unsigned(zext_ln28_2_reg_888) + unsigned(or_ln29_fu_704_p2));
    add_ln30_1_fu_752_p2 <= std_logic_vector(unsigned(zext_ln26_1_reg_989) + unsigned(ap_const_lv9_152));
    add_ln30_2_fu_757_p2 <= std_logic_vector(unsigned(zext_ln29_2_reg_971) + unsigned(add_ln30_1_fu_752_p2));
    add_ln30_fu_739_p2 <= std_logic_vector(signed(sext_ln28_1_fu_682_p1) + signed(zext_ln30_2_reg_901));
    add_ln31_1_fu_786_p2 <= std_logic_vector(unsigned(zext_ln28_3_reg_893) + unsigned(sext_ln31_fu_782_p1));
    add_ln31_2_fu_620_p2 <= std_logic_vector(unsigned(zext_ln26_2_fu_576_p1) + unsigned(ap_const_lv4_B));
    add_ln31_3_fu_634_p2 <= std_logic_vector(unsigned(zext_ln31_2_reg_978) + unsigned(zext_ln31_3_fu_630_p1));
    add_ln31_fu_777_p2 <= std_logic_vector(signed(sub_ln28_reg_1029) + signed(ap_const_lv9_3));
    add_ln32_1_fu_813_p2 <= std_logic_vector(unsigned(zext_ln28_3_reg_893) + unsigned(sext_ln32_fu_809_p1));
    add_ln32_2_fu_639_p2 <= std_logic_vector(unsigned(zext_ln26_fu_568_p1) + unsigned(ap_const_lv10_2A4));
    add_ln32_3_fu_645_p2 <= std_logic_vector(unsigned(zext_ln31_2_reg_978) + unsigned(add_ln32_2_fu_639_p2));
    add_ln32_fu_804_p2 <= std_logic_vector(signed(sub_ln28_reg_1029) + signed(ap_const_lv9_4));
    add_ln33_1_fu_840_p2 <= std_logic_vector(unsigned(zext_ln28_3_reg_893) + unsigned(sext_ln33_fu_836_p1));
    add_ln33_2_fu_767_p2 <= std_logic_vector(unsigned(zext_ln26_1_reg_989) + unsigned(ap_const_lv9_14D));
    add_ln33_3_fu_772_p2 <= std_logic_vector(unsigned(zext_ln29_2_reg_971) + unsigned(add_ln33_2_fu_767_p2));
    add_ln33_fu_831_p2 <= std_logic_vector(signed(sub_ln28_reg_1029) + signed(ap_const_lv9_5));
    add_ln35_1_fu_563_p2 <= std_logic_vector(unsigned(add_ln35_2_fu_558_p2) + unsigned(zext_ln35_1_reg_924));
    add_ln35_2_fu_558_p2 <= std_logic_vector(unsigned(phi_mul1_reg_240) + unsigned(zext_ln22_reg_929));
    add_ln35_3_fu_383_p2 <= std_logic_vector(unsigned(phi_mul1_reg_240) + unsigned(ap_const_lv11_19));
    add_ln35_4_fu_389_p2 <= std_logic_vector(unsigned(phi_mul_reg_228) + unsigned(ap_const_lv13_9C));
    add_ln35_fu_468_p2 <= std_logic_vector(unsigned(zext_ln21_fu_436_p1) + unsigned(shl_ln_fu_460_p3));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln20_fu_395_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln20_fu_395_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln20_fu_395_p2)
    begin
        if (((icmp_ln20_fu_395_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_329_p0_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state34, reg_372, somme_1_reg_295, ap_CS_fsm_state14, ap_CS_fsm_state39)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            grp_fu_329_p0 <= reg_372;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_329_p0 <= somme_1_reg_295;
        else 
            grp_fu_329_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_329_p1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state34, reg_367, tmp_2_reg_1071, ap_CS_fsm_state14, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_329_p1 <= tmp_2_reg_1071;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            grp_fu_329_p1 <= reg_367;
        else 
            grp_fu_329_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_350_p0_assign_proc : process(tmp_reg_1131, tmp_i_reg_1136, ap_CS_fsm_state45, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            grp_fu_350_p0 <= tmp_i_reg_1136;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_350_p0 <= tmp_reg_1131;
        else 
            grp_fu_350_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_350_p1_assign_proc : process(ap_CS_fsm_state45, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            grp_fu_350_p1 <= ap_const_lv64_3FFB74538EF34D6A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_350_p1 <= ap_const_lv64_3FE55555571F7693;
        else 
            grp_fu_350_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_generic_tanh_double_s_fu_318_ap_start <= grp_generic_tanh_double_s_fu_318_ap_start_reg;
    i_fu_401_p2 <= std_logic_vector(unsigned(i_0_reg_217) + unsigned(ap_const_lv6_1));
    icmp_ln20_fu_395_p2 <= "1" when (i_0_reg_217 = ap_const_lv6_32) else "0";
    icmp_ln21_fu_440_p2 <= "1" when (j_0_reg_252 = ap_const_lv3_5) else "0";
    icmp_ln22_fu_482_p2 <= "1" when (k_0_reg_263 = ap_const_lv3_5) else "0";
    icmp_ln25_fu_510_p2 <= "1" when (m_0_reg_284 = ap_const_lv3_5) else "0";
    icmp_ln26_fu_584_p2 <= "1" when (n_0_reg_307 = ap_const_lv3_5) else "0";
    j_fu_446_p2 <= std_logic_vector(unsigned(j_0_reg_252) + unsigned(ap_const_lv3_1));
    k_fu_488_p2 <= std_logic_vector(unsigned(k_0_reg_263) + unsigned(ap_const_lv3_1));
    m_fu_516_p2 <= std_logic_vector(unsigned(m_0_reg_284) + unsigned(ap_const_lv3_1));
    mul_ln28_fu_539_p0 <= mul_ln28_fu_539_p00(4 - 1 downto 0);
    mul_ln28_fu_539_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln28_fu_530_p2),8));
    mul_ln28_fu_539_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln28_fu_539_p0) * unsigned(ap_const_lv8_D), 8));
    n_fu_590_p2 <= std_logic_vector(unsigned(n_0_reg_307) + unsigned(ap_const_lv3_1));
    or_ln28_fu_412_p2 <= (phi_mul_reg_228 or ap_const_lv13_1);
    or_ln29_fu_704_p2 <= (sext_ln28_fu_678_p1 or ap_const_lv32_1);
    or_ln30_fu_426_p2 <= (phi_mul_reg_228 or ap_const_lv13_3);
        sext_ln28_1_fu_682_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln28_fu_672_p2),15));

        sext_ln28_2_fu_691_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln28_2_fu_686_p2),32));

        sext_ln28_fu_678_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln28_fu_672_p2),32));

        sext_ln30_fu_744_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln30_reg_1056),32));

        sext_ln31_1_fu_791_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln31_1_fu_786_p2),32));

        sext_ln31_2_fu_626_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln31_2_fu_620_p2),9));

        sext_ln31_fu_782_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln31_fu_777_p2),15));

        sext_ln32_1_fu_818_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln32_1_fu_813_p2),32));

        sext_ln32_fu_809_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln32_fu_804_p2),15));

        sext_ln33_1_fu_845_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln33_1_reg_1111),32));

        sext_ln33_2_fu_853_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln33_3_reg_1086),10));

        sext_ln33_fu_836_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln33_fu_831_p2),15));

    shl_ln1_fu_494_p3 <= (k_0_reg_263 & ap_const_lv1_0);
    shl_ln28_1_fu_452_p3 <= (j_0_reg_252 & ap_const_lv1_0);
    shl_ln28_2_fu_522_p3 <= (m_0_reg_284 & ap_const_lv2_0);
    shl_ln28_3_fu_650_p3 <= (add_ln28_1_reg_1008 & ap_const_lv3_0);
    shl_ln28_4_fu_661_p3 <= (add_ln28_1_reg_1008 & ap_const_lv1_0);
    shl_ln_fu_460_p3 <= (j_0_reg_252 & ap_const_lv2_0);
    sub_ln28_fu_672_p2 <= std_logic_vector(unsigned(zext_ln28_7_fu_657_p1) - unsigned(zext_ln28_8_fu_668_p1));
    zext_ln21_fu_436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_252),5));
    zext_ln22_fu_478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_0_reg_263),11));
    zext_ln23_fu_407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_mul_reg_228),64));
    zext_ln25_fu_506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_0_reg_284),4));
    zext_ln26_1_fu_572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_0_reg_307),9));
    zext_ln26_2_fu_576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_0_reg_307),4));
    zext_ln26_3_fu_580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_0_reg_307),8));
    zext_ln26_fu_568_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_0_reg_307),10));
    zext_ln28_1_fu_700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln28_4_reg_1014),64));
    zext_ln28_2_fu_418_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln28_fu_412_p2),32));
    zext_ln28_3_fu_422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln28_fu_412_p2),15));
    zext_ln28_4_fu_502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_494_p3),8));
    zext_ln28_6_fu_601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln28_3_fu_596_p2),5));
    zext_ln28_7_fu_657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln28_3_fu_650_p3),9));
    zext_ln28_8_fu_668_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln28_4_fu_661_p3),9));
    zext_ln28_fu_695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln28_2_fu_691_p1),64));
    zext_ln29_1_fu_734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln29_3_fu_729_p2),64));
    zext_ln29_2_fu_550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln29_1_fu_545_p2),9));
    zext_ln29_3_fu_725_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln29_2_fu_720_p2),9));
    zext_ln29_fu_715_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln29_fu_710_p2),64));
    zext_ln30_1_fu_762_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln30_2_fu_757_p2),64));
    zext_ln30_2_fu_432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln30_fu_426_p2),15));
    zext_ln30_fu_747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln30_fu_744_p1),64));
    zext_ln31_1_fu_800_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln31_3_reg_1019),64));
    zext_ln31_2_fu_554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln29_1_fu_545_p2),10));
    zext_ln31_3_fu_630_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln31_2_fu_626_p1),10));
    zext_ln31_fu_795_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln31_1_fu_791_p1),64));
    zext_ln32_1_fu_827_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln32_3_reg_1024),64));
    zext_ln32_fu_822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln32_1_fu_818_p1),64));
    zext_ln33_1_fu_856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln33_2_fu_853_p1),64));
    zext_ln33_fu_848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln33_1_fu_845_p1),64));
    zext_ln35_1_fu_474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln35_fu_468_p2),11));
    zext_ln35_fu_861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln35_1_reg_984),64));
end behav;
