{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722325814159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722325814160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 30 15:50:14 2024 " "Processing started: Tue Jul 30 15:50:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722325814160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722325814160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_CPU -c RISCV_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_CPU -c RISCV_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722325814160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1722325814489 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(89) " "Verilog HDL information at timer.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/perips/timer.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/timer.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1722325814527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMER_CTRL timer_ctrl timer.v(17) " "Verilog HDL Declaration information at timer.v(17): object \"TIMER_CTRL\" differs only in case from object \"timer_ctrl\" in the same scope" {  } { { "../rtl/perips/timer.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/timer.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325814528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMER_COUNT timer_count timer.v(17) " "Verilog HDL Declaration information at timer.v(17): object \"TIMER_COUNT\" differs only in case from object \"timer_count\" in the same scope" {  } { { "../rtl/perips/timer.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/timer.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325814528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMER_EVALUE timer_evalue timer.v(17) " "Verilog HDL Declaration information at timer.v(17): object \"TIMER_EVALUE\" differs only in case from object \"timer_evalue\" in the same scope" {  } { { "../rtl/perips/timer.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/timer.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325814528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/perips/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/perips/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../rtl/perips/timer.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/timer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/csr_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/csr_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_control " "Found entity 1: csr_control" {  } { { "../rtl/cpu/csr_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/csr_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "../rtl/cpu/csr.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/csr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "csr_mstatus CSR_MSTATUS clint.v(24) " "Verilog HDL Declaration information at clint.v(24): object \"csr_mstatus\" differs only in case from object \"CSR_MSTATUS\" in the same scope" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325814541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "csr_mepc CSR_MEPC clint.v(23) " "Verilog HDL Declaration information at clint.v(23): object \"csr_mepc\" differs only in case from object \"CSR_MEPC\" in the same scope" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325814542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/clint.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/clint.v" { { "Info" "ISGN_ENTITY_NAME" "1 clint " "Found entity 1: clint" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/top/risc_v_soc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/top/risc_v_soc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_SOC_TOP " "Found entity 1: RISC_V_SOC_TOP" {  } { { "../rtl/top/RISC_V_SOC_TOP.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/bus/bus.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/bus/bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "../rtl/bus/bus.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/bus/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_CTRL uart_ctrl uart.v(19) " "Verilog HDL Declaration information at uart.v(19): object \"UART_CTRL\" differs only in case from object \"uart_ctrl\" in the same scope" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/uart.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325814551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_TX_DATA_BUF uart_tx_data_buf uart.v(19) " "Verilog HDL Declaration information at uart.v(19): object \"UART_TX_DATA_BUF\" differs only in case from object \"uart_tx_data_buf\" in the same scope" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/uart.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325814551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_RX_DATA_BUF uart_rx_data_buf uart.v(19) " "Verilog HDL Declaration information at uart.v(19): object \"UART_RX_DATA_BUF\" differs only in case from object \"uart_rx_data_buf\" in the same scope" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/uart.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325814551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/perips/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/perips/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/uart.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GPIO_CTRL gpio_ctrl gpio.v(17) " "Verilog HDL Declaration information at gpio.v(17): object \"GPIO_CTRL\" differs only in case from object \"gpio_ctrl\" in the same scope" {  } { { "../rtl/perips/gpio.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/gpio.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325814555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GPIO_DATA gpio_data gpio.v(17) " "Verilog HDL Declaration information at gpio.v(17): object \"GPIO_DATA\" differs only in case from object \"gpio_data\" in the same scope" {  } { { "../rtl/perips/gpio.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/gpio.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325814555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/perips/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/perips/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "../rtl/perips/gpio.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/gpio.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_CPU " "Found entity 1: RISCV_CPU" {  } { { "../rtl/cpu/RISCV_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/malu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/malu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MALU " "Found entity 1: MALU" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814564 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DALU.v(26) " "Verilog HDL information at DALU.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/cpu/DALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/DALU.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1722325814569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/dalu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/dalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DALU " "Found entity 1: DALU" {  } { { "../rtl/cpu/DALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/DALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../rtl/cpu/mux3.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/pcim_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/pcim_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcIm_control " "Found entity 1: pcIm_control" {  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/cmp_op.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/cmp_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp_op " "Found entity 1: cmp_op" {  } { { "../rtl/cpu/cmp_op.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/cmp_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/branch_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/branch_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_control " "Found entity 1: branch_control" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/controlmux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/controlmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlMUX " "Found entity 1: controlMUX" {  } { { "../rtl/cpu/controlMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../rtl/cpu/adder.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/hazard_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/hazard_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "../rtl/cpu/hazard_detection.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/forwardingmux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/forwardingmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingMUX " "Found entity 1: forwardingMUX" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "../rtl/cpu/forwarding_unit.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "../rtl/cpu/MEM_WB.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "../rtl/cpu/EX_MEM.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../rtl/cpu/ALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814610 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../rtl/cpu/mux.v " "Entity \"mux\" obtained from \"../rtl/cpu/mux.v\" instead of from Quartus II megafunction library" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1722325814615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "../rtl/cpu/SignExtend.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift " "Found entity 1: Shift" {  } { { "../rtl/cpu/Shift.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Shift.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../rtl/cpu/control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/rigister.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/rigister.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../rtl/cpu/pc.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325814639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/cpu_define.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/cpu_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325814640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hold_flag RISCV_CPU.v(180) " "Verilog HDL Implicit Net warning at RISCV_CPU.v(180): created implicit net for \"hold_flag\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722325814640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address RISCV_CPU.v(385) " "Verilog HDL Implicit Net warning at RISCV_CPU.v(385): created implicit net for \"address\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 385 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722325814640 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_SOC_TOP " "Elaborating entity \"RISC_V_SOC_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1722325814695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISCV_CPU RISCV_CPU:RISCV_CPU " "Elaborating entity \"RISCV_CPU\" for hierarchy \"RISCV_CPU:RISCV_CPU\"" {  } { { "../rtl/top/RISC_V_SOC_TOP.v" "RISCV_CPU" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux RISCV_CPU:RISCV_CPU\|mux:pc_MUX " "Elaborating entity \"mux\" for hierarchy \"RISCV_CPU:RISCV_CPU\|mux:pc_MUX\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "pc_MUX" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc RISCV_CPU:RISCV_CPU\|pc:pc " "Elaborating entity \"pc\" for hierarchy \"RISCV_CPU:RISCV_CPU\|pc:pc\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "pc" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder RISCV_CPU:RISCV_CPU\|adder:add_PC " "Elaborating entity \"adder\" for hierarchy \"RISCV_CPU:RISCV_CPU\|adder:add_PC\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "add_PC" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory RISCV_CPU:RISCV_CPU\|instruction_memory:instruction_memory " "Elaborating entity \"instruction_memory\" for hierarchy \"RISCV_CPU:RISCV_CPU\|instruction_memory:instruction_memory\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "instruction_memory" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814773 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "498 0 255 instruction_memory.v(27) " "Verilog HDL warning at instruction_memory.v(27): number of words (498) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 27 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1722325814774 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_memory.data_a 0 instruction_memory.v(23) " "Net \"instr_memory.data_a\" at instruction_memory.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1722325814778 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_memory.waddr_a 0 instruction_memory.v(23) " "Net \"instr_memory.waddr_a\" at instruction_memory.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1722325814778 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_memory.we_a 0 instruction_memory.v(23) " "Net \"instr_memory.we_a\" at instruction_memory.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1722325814779 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|instruction_memory:instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcIm_control RISCV_CPU:RISCV_CPU\|pcIm_control:pcIm_control " "Elaborating entity \"pcIm_control\" for hierarchy \"RISCV_CPU:RISCV_CPU\|pcIm_control:pcIm_control\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "pcIm_control" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814787 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pcIm_control.v(10) " "Verilog HDL Case Statement warning at pcIm_control.v(10): incomplete case statement has no default case item" {  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1722325814788 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|pcIm_control:pcIm_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_type pcIm_control.v(10) " "Verilog HDL Always Construct warning at pcIm_control.v(10): inferring latch(es) for variable \"pc_type\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722325814788 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|pcIm_control:pcIm_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_type\[0\] pcIm_control.v(10) " "Inferred latch for \"pc_type\[0\]\" at pcIm_control.v(10)" {  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814788 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|pcIm_control:pcIm_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_type\[1\] pcIm_control.v(10) " "Inferred latch for \"pc_type\[1\]\" at pcIm_control.v(10)" {  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814788 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|pcIm_control:pcIm_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 RISCV_CPU:RISCV_CPU\|mux3:pcIm_MUX " "Elaborating entity \"mux3\" for hierarchy \"RISCV_CPU:RISCV_CPU\|mux3:pcIm_MUX\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "pcIm_MUX" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID " "Elaborating entity \"IF_ID\" for hierarchy \"RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "IF_ID" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control RISCV_CPU:RISCV_CPU\|control:Control " "Elaborating entity \"control\" for hierarchy \"RISCV_CPU:RISCV_CPU\|control:Control\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "Control" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlMUX RISCV_CPU:RISCV_CPU\|controlMUX:ControlMUX " "Elaborating entity \"controlMUX\" for hierarchy \"RISCV_CPU:RISCV_CPU\|controlMUX:ControlMUX\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "ControlMUX" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RISCV_CPU:RISCV_CPU\|Register:Register_file " "Elaborating entity \"Register\" for hierarchy \"RISCV_CPU:RISCV_CPU\|Register:Register_file\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "Register_file" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814811 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Rigister.v(34) " "Verilog HDL Always Construct warning at Rigister.v(34): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722325814816 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|Register:Register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend RISCV_CPU:RISCV_CPU\|SignExtend:SignExtend " "Elaborating entity \"SignExtend\" for hierarchy \"RISCV_CPU:RISCV_CPU\|SignExtend:SignExtend\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "SignExtend" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 SignExtend.v(28) " "Verilog HDL assignment warning at SignExtend.v(28): truncated value with size 40 to match size of target (32)" {  } { { "../rtl/cpu/SignExtend.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325814819 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|SignExtend:SignExtend"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX " "Elaborating entity \"ID_EX\" for hierarchy \"RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "ID_EX" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection RISCV_CPU:RISCV_CPU\|hazard_detection:hazard_detection " "Elaborating entity \"hazard_detection\" for hierarchy \"RISCV_CPU:RISCV_CPU\|hazard_detection:hazard_detection\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "hazard_detection" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit RISCV_CPU:RISCV_CPU\|forwarding_unit:ForwardingUnit " "Elaborating entity \"forwarding_unit\" for hierarchy \"RISCV_CPU:RISCV_CPU\|forwarding_unit:ForwardingUnit\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "ForwardingUnit" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingMUX RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1 " "Elaborating entity \"forwardingMUX\" for hierarchy \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "ForwardToData1" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814829 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "forwardingMUX.v(13) " "Verilog HDL Case Statement warning at forwardingMUX.v(13): incomplete case statement has no default case item" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_o forwardingMUX.v(13) " "Verilog HDL Always Construct warning at forwardingMUX.v(13): inferring latch(es) for variable \"data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[0\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[0\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[1\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[1\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[2\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[2\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[3\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[3\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[4\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[4\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[5\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[5\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[6\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[6\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[7\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[7\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[8\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[9\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[10\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[10\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[11\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[11\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[12\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[12\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[13\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[13\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[14\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[14\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[15\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[15\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[16\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[16\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[17\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[17\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[18\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[18\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[19\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[19\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[20\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[20\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[21\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[21\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[22\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[22\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[23\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[23\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[24\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[24\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[25\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[25\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[26\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[26\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[27\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[27\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[28\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[28\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[29\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[29\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[30\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[30\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[31\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[31\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814830 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control " "Elaborating entity \"ALU_control\" for hierarchy \"RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "ALU_control" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814836 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_control.v(25) " "Verilog HDL Case Statement warning at ALU_control.v(25): incomplete case statement has no default case item" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1722325814836 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|ALU_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_control.v(37) " "Verilog HDL Case Statement warning at ALU_control.v(37): incomplete case statement has no default case item" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1722325814836 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|ALU_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_Ctrl_o ALU_control.v(15) " "Verilog HDL Always Construct warning at ALU_control.v(15): inferring latch(es) for variable \"ALU_Ctrl_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722325814837 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|ALU_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Ctrl_o\[0\] ALU_control.v(15) " "Inferred latch for \"ALU_Ctrl_o\[0\]\" at ALU_control.v(15)" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814837 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|ALU_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Ctrl_o\[1\] ALU_control.v(15) " "Inferred latch for \"ALU_Ctrl_o\[1\]\" at ALU_control.v(15)" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814837 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|ALU_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Ctrl_o\[2\] ALU_control.v(15) " "Inferred latch for \"ALU_Ctrl_o\[2\]\" at ALU_control.v(15)" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814837 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|ALU_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Ctrl_o\[3\] ALU_control.v(15) " "Inferred latch for \"ALU_Ctrl_o\[3\]\" at ALU_control.v(15)" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814837 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|ALU_control:ALU_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RISCV_CPU:RISCV_CPU\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"RISCV_CPU:RISCV_CPU\|ALU:ALU\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "ALU" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(17) " "Verilog HDL assignment warning at ALU.v(17): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/ALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325814846 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MALU RISCV_CPU:RISCV_CPU\|MALU:MALU " "Elaborating entity \"MALU\" for hierarchy \"RISCV_CPU:RISCV_CPU\|MALU:MALU\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "MALU" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814857 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MALU.v(29) " "Verilog HDL Case Statement warning at MALU.v(29): incomplete case statement has no default case item" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1722325814859 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_data0 MALU.v(29) " "Verilog HDL Always Construct warning at MALU.v(29): inferring latch(es) for variable \"unsigned_data0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722325814860 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_data1 MALU.v(29) " "Verilog HDL Always Construct warning at MALU.v(29): inferring latch(es) for variable \"unsigned_data1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722325814860 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_o MALU.v(29) " "Verilog HDL Always Construct warning at MALU.v(29): inferring latch(es) for variable \"data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722325814860 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negative_product MALU.v(29) " "Verilog HDL Always Construct warning at MALU.v(29): inferring latch(es) for variable \"negative_product\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722325814860 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[0\] MALU.v(29) " "Inferred latch for \"data_o\[0\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814863 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[1\] MALU.v(29) " "Inferred latch for \"data_o\[1\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814863 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[2\] MALU.v(29) " "Inferred latch for \"data_o\[2\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814863 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[3\] MALU.v(29) " "Inferred latch for \"data_o\[3\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814863 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[4\] MALU.v(29) " "Inferred latch for \"data_o\[4\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814863 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[5\] MALU.v(29) " "Inferred latch for \"data_o\[5\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814863 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[6\] MALU.v(29) " "Inferred latch for \"data_o\[6\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814864 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[7\] MALU.v(29) " "Inferred latch for \"data_o\[7\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814864 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] MALU.v(29) " "Inferred latch for \"data_o\[8\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814864 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] MALU.v(29) " "Inferred latch for \"data_o\[9\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814864 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[10\] MALU.v(29) " "Inferred latch for \"data_o\[10\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814864 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[11\] MALU.v(29) " "Inferred latch for \"data_o\[11\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814864 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[12\] MALU.v(29) " "Inferred latch for \"data_o\[12\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814864 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[13\] MALU.v(29) " "Inferred latch for \"data_o\[13\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814864 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[14\] MALU.v(29) " "Inferred latch for \"data_o\[14\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814864 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[15\] MALU.v(29) " "Inferred latch for \"data_o\[15\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814864 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[16\] MALU.v(29) " "Inferred latch for \"data_o\[16\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814864 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[17\] MALU.v(29) " "Inferred latch for \"data_o\[17\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814864 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[18\] MALU.v(29) " "Inferred latch for \"data_o\[18\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814865 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[19\] MALU.v(29) " "Inferred latch for \"data_o\[19\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814865 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[20\] MALU.v(29) " "Inferred latch for \"data_o\[20\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814865 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[21\] MALU.v(29) " "Inferred latch for \"data_o\[21\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814865 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[22\] MALU.v(29) " "Inferred latch for \"data_o\[22\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814865 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[23\] MALU.v(29) " "Inferred latch for \"data_o\[23\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814865 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[24\] MALU.v(29) " "Inferred latch for \"data_o\[24\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814865 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[25\] MALU.v(29) " "Inferred latch for \"data_o\[25\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814865 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[26\] MALU.v(29) " "Inferred latch for \"data_o\[26\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814866 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[27\] MALU.v(29) " "Inferred latch for \"data_o\[27\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814866 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[28\] MALU.v(29) " "Inferred latch for \"data_o\[28\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814866 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[29\] MALU.v(29) " "Inferred latch for \"data_o\[29\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814866 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[30\] MALU.v(29) " "Inferred latch for \"data_o\[30\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814866 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[31\] MALU.v(29) " "Inferred latch for \"data_o\[31\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814866 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[0\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[0\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814866 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[1\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[1\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814866 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[2\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[2\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814866 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[3\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[3\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814866 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[4\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[4\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814867 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[5\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[5\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814867 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[6\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[6\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814867 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[7\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[7\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814867 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[8\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[8\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814867 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[9\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[9\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814867 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[10\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[10\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814867 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[11\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[11\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814867 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[12\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[12\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814867 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[13\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[13\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814867 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[14\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[14\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814867 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[15\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[15\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814867 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[16\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[16\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814867 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[17\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[17\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814868 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[18\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[18\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814868 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[19\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[19\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814868 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[20\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[20\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814868 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[21\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[21\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814868 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[22\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[22\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814868 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[23\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[23\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814868 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[24\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[24\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814868 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[25\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[25\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814868 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[26\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[26\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814868 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[27\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[27\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814868 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[28\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[28\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814868 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[29\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[29\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814868 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[30\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[30\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814868 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[31\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[31\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814868 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[0\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[0\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[1\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[1\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[2\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[2\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[3\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[3\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[4\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[4\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[5\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[5\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[6\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[6\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[7\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[7\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[8\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[8\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[9\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[9\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[10\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[10\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[11\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[11\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[12\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[12\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[13\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[13\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[14\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[14\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[15\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[15\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[16\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[16\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[17\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[17\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[18\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[18\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[19\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[19\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[20\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[20\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814869 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[21\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[21\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814870 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[22\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[22\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814870 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[23\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[23\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814870 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[24\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[24\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814870 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[25\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[25\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814870 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[26\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[26\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814870 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[27\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[27\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814870 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[28\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[28\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814870 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[29\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[29\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814870 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[30\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[30\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814870 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[31\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[31\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325814870 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DALU RISCV_CPU:RISCV_CPU\|DALU:DALU " "Elaborating entity \"DALU\" for hierarchy \"RISCV_CPU:RISCV_CPU\|DALU:DALU\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "DALU" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DALU.v(124) " "Verilog HDL assignment warning at DALU.v(124): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/cpu/DALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/DALU.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325814890 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|DALU:DALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_control RISCV_CPU:RISCV_CPU\|csr_control:csr_control " "Elaborating entity \"csr_control\" for hierarchy \"RISCV_CPU:RISCV_CPU\|csr_control:csr_control\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "csr_control" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr RISCV_CPU:RISCV_CPU\|csr:csr " "Elaborating entity \"csr\" for hierarchy \"RISCV_CPU:RISCV_CPU\|csr:csr\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "csr" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clint RISCV_CPU:RISCV_CPU\|clint:clint " "Elaborating entity \"clint\" for hierarchy \"RISCV_CPU:RISCV_CPU\|clint:clint\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "clint" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325814973 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clint.v(195) " "Verilog HDL Case Statement information at clint.v(195): all case item expressions in this case statement are onehot" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 195 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1722325814976 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|clint:clint"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clint.v(245) " "Verilog HDL Case Statement information at clint.v(245): all case item expressions in this case statement are onehot" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 245 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1722325814977 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|clint:clint"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM RISCV_CPU:RISCV_CPU\|EX_MEM:EX_MEM " "Elaborating entity \"EX_MEM\" for hierarchy \"RISCV_CPU:RISCV_CPU\|EX_MEM:EX_MEM\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "EX_MEM" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325815000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_control RISCV_CPU:RISCV_CPU\|branch_control:branch_control " "Elaborating entity \"branch_control\" for hierarchy \"RISCV_CPU:RISCV_CPU\|branch_control:branch_control\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "branch_control" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325815004 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_control.v(15) " "Verilog HDL assignment warning at branch_control.v(15): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325815004 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|branch_control:branch_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_control.v(19) " "Verilog HDL assignment warning at branch_control.v(19): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325815004 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|branch_control:branch_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_control.v(23) " "Verilog HDL assignment warning at branch_control.v(23): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325815004 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|branch_control:branch_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_control.v(27) " "Verilog HDL assignment warning at branch_control.v(27): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325815005 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|branch_control:branch_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_control.v(31) " "Verilog HDL assignment warning at branch_control.v(31): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325815005 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|branch_control:branch_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_control.v(35) " "Verilog HDL assignment warning at branch_control.v(35): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325815005 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|branch_control:branch_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory RISCV_CPU:RISCV_CPU\|data_memory:data_memory " "Elaborating entity \"data_memory\" for hierarchy \"RISCV_CPU:RISCV_CPU\|data_memory:data_memory\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "data_memory" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325815006 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out_0 data_memory.v(34) " "Verilog HDL or VHDL warning at data_memory.v(34): object \"data_out_0\" assigned a value but never read" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1722325815007 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|data_memory:data_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out_1 data_memory.v(35) " "Verilog HDL or VHDL warning at data_memory.v(35): object \"data_out_1\" assigned a value but never read" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1722325815007 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|data_memory:data_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out_2 data_memory.v(36) " "Verilog HDL or VHDL warning at data_memory.v(36): object \"data_out_2\" assigned a value but never read" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1722325815008 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|data_memory:data_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out_3 data_memory.v(37) " "Verilog HDL or VHDL warning at data_memory.v(37): object \"data_out_3\" assigned a value but never read" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1722325815008 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|data_memory:data_memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i data_memory.v(87) " "Verilog HDL Always Construct warning at data_memory.v(87): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722325815033 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|data_memory:data_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB RISCV_CPU:RISCV_CPU\|MEM_WB:MEM_WB " "Elaborating entity \"MEM_WB\" for hierarchy \"RISCV_CPU:RISCV_CPU\|MEM_WB:MEM_WB\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "MEM_WB" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325815284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:bus " "Elaborating entity \"bus\" for hierarchy \"bus:bus\"" {  } { { "../rtl/top/RISC_V_SOC_TOP.v" "bus" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325815289 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.v(54) " "Verilog HDL Case Statement information at bus.v(54): all case item expressions in this case statement are onehot" {  } { { "../rtl/bus/bus.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/bus/bus.v" 54 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1722325815291 "|RISC_V_SOC_TOP|bus:bus"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.v(85) " "Verilog HDL Case Statement information at bus.v(85): all case item expressions in this case statement are onehot" {  } { { "../rtl/bus/bus.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/bus/bus.v" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1722325815291 "|RISC_V_SOC_TOP|bus:bus"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.v(108) " "Verilog HDL Case Statement information at bus.v(108): all case item expressions in this case statement are onehot" {  } { { "../rtl/bus/bus.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/bus/bus.v" 108 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1722325815291 "|RISC_V_SOC_TOP|bus:bus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart " "Elaborating entity \"uart\" for hierarchy \"uart:uart\"" {  } { { "../rtl/top/RISC_V_SOC_TOP.v" "uart" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325815293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart.v(143) " "Verilog HDL assignment warning at uart.v(143): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/uart.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325815295 "|RISC_V_SOC_TOP|uart:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart.v(186) " "Verilog HDL assignment warning at uart.v(186): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/uart.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325815295 "|RISC_V_SOC_TOP|uart:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart.v(246) " "Verilog HDL assignment warning at uart.v(246): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/uart.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325815296 "|RISC_V_SOC_TOP|uart:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio gpio:gpio " "Elaborating entity \"gpio\" for hierarchy \"gpio:gpio\"" {  } { { "../rtl/top/RISC_V_SOC_TOP.v" "gpio" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325815317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer " "Elaborating entity \"timer\" for hierarchy \"timer:timer\"" {  } { { "../rtl/top/RISC_V_SOC_TOP.v" "timer" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325815330 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISCV_CPU:RISCV_CPU\|address " "Net \"RISCV_CPU:RISCV_CPU\|address\" is missing source, defaulting to GND" {  } { { "../rtl/cpu/RISCV_CPU.v" "address" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 385 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1722325815650 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1722325815650 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[31\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[31\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[30\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[30\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[29\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[29\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[28\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[28\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[27\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[27\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[26\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[26\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[25\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[25\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[24\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[24\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[23\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[23\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[22\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[22\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[21\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[21\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[20\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[20\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[19\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[19\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[18\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[18\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[17\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[17\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[16\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[16\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[15\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[15\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[14\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[14\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[13\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[13\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[12\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[12\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[11\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[11\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[10\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[10\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[9\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[9\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[8\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[8\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[7\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[7\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[6\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[6\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[5\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[5\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[4\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[4\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[3\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[3\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[2\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[2\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[1\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[1\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[0\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[0\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[31\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[31\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[30\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[30\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[29\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[29\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[28\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[28\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[27\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[27\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[26\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[26\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[25\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[25\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[24\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[24\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[23\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[23\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[22\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[22\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[21\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[21\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[20\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[20\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[19\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[19\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[18\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[18\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[17\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[17\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[16\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[16\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[15\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[15\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[14\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[14\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[13\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[13\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[12\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[12\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[11\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[11\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820576 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[10\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[10\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820576 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[9\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[9\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820576 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[8\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[8\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820576 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[7\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[7\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820576 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[6\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[6\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820576 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[5\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[5\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820576 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[4\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[4\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820576 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[3\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[3\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820576 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[2\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[2\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820576 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[1\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[1\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820576 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[0\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[0\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325820576 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "RISCV_CPU:RISCV_CPU\|MALU:MALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RISCV_CPU:RISCV_CPU\|MALU:MALU\|Mult0\"" {  } { { "../rtl/cpu/MALU.v" "Mult0" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722325827656 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1722325827656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RISCV_CPU:RISCV_CPU\|MALU:MALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"RISCV_CPU:RISCV_CPU\|MALU:MALU\|lpm_mult:Mult0\"" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722325827693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RISCV_CPU:RISCV_CPU\|MALU:MALU\|lpm_mult:Mult0 " "Instantiated megafunction \"RISCV_CPU:RISCV_CPU\|MALU:MALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325827693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325827693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325827693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325827693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325827693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325827693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325827693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325827693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325827693 ""}  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1722325827693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/user/side project/RISV-V CPU/quartus_prj/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325827739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325827739 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1722325829234 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1722325829277 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1722325829277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[1\] " "Latch RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[2\] " "Ports D and ENA on the latch are fed by the same signal RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[2\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722325829424 ""}  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722325829424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\] " "Latch RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[2\] " "Ports D and ENA on the latch are fed by the same signal RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[2\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722325829424 ""}  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722325829424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[0\] " "Latch RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[2\] " "Ports D and ENA on the latch are fed by the same signal RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[2\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722325829424 ""}  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722325829424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[3\] " "Latch RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[2\] " "Ports D and ENA on the latch are fed by the same signal RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[2\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722325829424 ""}  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722325829424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV_CPU:RISCV_CPU\|pcIm_control:pcIm_control\|pc_type\[0\] " "Latch RISCV_CPU:RISCV_CPU\|pcIm_control:pcIm_control\|pc_type\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\]" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722325829425 ""}  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722325829425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV_CPU:RISCV_CPU\|pcIm_control:pcIm_control\|pc_type\[1\] " "Latch RISCV_CPU:RISCV_CPU\|pcIm_control:pcIm_control\|pc_type\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\]" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722325829425 ""}  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722325829425 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/uart.v" 9 -1 0 } } { "../rtl/cpu/RISCV_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 54 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1722325829452 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1722325829452 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1722325834881 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "226 " "226 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1722325847790 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/side project/RISV-V CPU/quartus_prj/output_files/RISCV_CPU.map.smsg " "Generated suppressed messages file C:/Users/user/side project/RISV-V CPU/quartus_prj/output_files/RISCV_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1722325847987 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1722325848428 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722325848428 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rx " "No output dependent on input pin \"uart_rx\"" {  } { { "../rtl/top/RISC_V_SOC_TOP.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722325848966 "|RISC_V_SOC_TOP|uart_rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1722325848966 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11508 " "Implemented 11508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1722325848966 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1722325848966 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11492 " "Implemented 11492 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1722325848966 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1722325848966 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1722325848966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722325849009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 30 15:50:49 2024 " "Processing ended: Tue Jul 30 15:50:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722325849009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722325849009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722325849009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722325849009 ""}
