$comment
	File created using the following command:
		vcd file ALU_final.msim.vcd -direction
$end
$date
	Thu Nov 17 21:58:45 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU_final_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 3 " ALU_Sel [2:0] $end
$var reg 8 # B [7:0] $end
$var wire 1 $ Display0 [6] $end
$var wire 1 % Display0 [5] $end
$var wire 1 & Display0 [4] $end
$var wire 1 ' Display0 [3] $end
$var wire 1 ( Display0 [2] $end
$var wire 1 ) Display0 [1] $end
$var wire 1 * Display0 [0] $end
$var wire 1 + Display1 [6] $end
$var wire 1 , Display1 [5] $end
$var wire 1 - Display1 [4] $end
$var wire 1 . Display1 [3] $end
$var wire 1 / Display1 [2] $end
$var wire 1 0 Display1 [1] $end
$var wire 1 1 Display1 [0] $end
$var wire 1 2 Display2 [6] $end
$var wire 1 3 Display2 [5] $end
$var wire 1 4 Display2 [4] $end
$var wire 1 5 Display2 [3] $end
$var wire 1 6 Display2 [2] $end
$var wire 1 7 Display2 [1] $end
$var wire 1 8 Display2 [0] $end
$var wire 1 9 Display3 [6] $end
$var wire 1 : Display3 [5] $end
$var wire 1 ; Display3 [4] $end
$var wire 1 < Display3 [3] $end
$var wire 1 = Display3 [2] $end
$var wire 1 > Display3 [1] $end
$var wire 1 ? Display3 [0] $end
$var wire 1 @ NZVC [3] $end
$var wire 1 A NZVC [2] $end
$var wire 1 B NZVC [1] $end
$var wire 1 C NZVC [0] $end
$var wire 1 D sampler $end
$scope module i1 $end
$var wire 1 E gnd $end
$var wire 1 F vcc $end
$var wire 1 G unknown $end
$var tri1 1 H devclrn $end
$var tri1 1 I devpor $end
$var tri1 1 J devoe $end
$var wire 1 K Display0[0]~output_o $end
$var wire 1 L Display0[1]~output_o $end
$var wire 1 M Display0[2]~output_o $end
$var wire 1 N Display0[3]~output_o $end
$var wire 1 O Display0[4]~output_o $end
$var wire 1 P Display0[5]~output_o $end
$var wire 1 Q Display0[6]~output_o $end
$var wire 1 R Display1[0]~output_o $end
$var wire 1 S Display1[1]~output_o $end
$var wire 1 T Display1[2]~output_o $end
$var wire 1 U Display1[3]~output_o $end
$var wire 1 V Display1[4]~output_o $end
$var wire 1 W Display1[5]~output_o $end
$var wire 1 X Display1[6]~output_o $end
$var wire 1 Y Display2[0]~output_o $end
$var wire 1 Z Display2[1]~output_o $end
$var wire 1 [ Display2[2]~output_o $end
$var wire 1 \ Display2[3]~output_o $end
$var wire 1 ] Display2[4]~output_o $end
$var wire 1 ^ Display2[5]~output_o $end
$var wire 1 _ Display2[6]~output_o $end
$var wire 1 ` Display3[0]~output_o $end
$var wire 1 a Display3[1]~output_o $end
$var wire 1 b Display3[2]~output_o $end
$var wire 1 c Display3[3]~output_o $end
$var wire 1 d Display3[4]~output_o $end
$var wire 1 e Display3[5]~output_o $end
$var wire 1 f Display3[6]~output_o $end
$var wire 1 g NZVC[0]~output_o $end
$var wire 1 h NZVC[1]~output_o $end
$var wire 1 i NZVC[2]~output_o $end
$var wire 1 j NZVC[3]~output_o $end
$var wire 1 k B[7]~input_o $end
$var wire 1 l ALU_Sel[1]~input_o $end
$var wire 1 m ALU_Sel[0]~input_o $end
$var wire 1 n ALU_Sel[2]~input_o $end
$var wire 1 o P5|Add0|auto_generated|_~7_combout $end
$var wire 1 p A[7]~input_o $end
$var wire 1 q B[6]~input_o $end
$var wire 1 r P5|Add0|auto_generated|_~6_combout $end
$var wire 1 s A[6]~input_o $end
$var wire 1 t A[5]~input_o $end
$var wire 1 u B[5]~input_o $end
$var wire 1 v P5|Add0|auto_generated|_~5_combout $end
$var wire 1 w B[4]~input_o $end
$var wire 1 x P5|Add0|auto_generated|_~0_combout $end
$var wire 1 y A[4]~input_o $end
$var wire 1 z B[3]~input_o $end
$var wire 1 { P5|Add0|auto_generated|_~1_combout $end
$var wire 1 | A[3]~input_o $end
$var wire 1 } A[2]~input_o $end
$var wire 1 ~ B[2]~input_o $end
$var wire 1 !! P5|Add0|auto_generated|_~2_combout $end
$var wire 1 "! B[1]~input_o $end
$var wire 1 #! P5|Add0|auto_generated|_~3_combout $end
$var wire 1 $! A[1]~input_o $end
$var wire 1 %! B[0]~input_o $end
$var wire 1 &! P5|Add0|auto_generated|_~4_combout $end
$var wire 1 '! A[0]~input_o $end
$var wire 1 (! P5|Equal0~0_combout $end
$var wire 1 )! P5|Add0|auto_generated|result_int[0]~1_cout $end
$var wire 1 *! P5|Add0|auto_generated|result_int[1]~3 $end
$var wire 1 +! P5|Add0|auto_generated|result_int[2]~5 $end
$var wire 1 ,! P5|Add0|auto_generated|result_int[3]~7 $end
$var wire 1 -! P5|Add0|auto_generated|result_int[4]~9 $end
$var wire 1 .! P5|Add0|auto_generated|result_int[5]~11 $end
$var wire 1 /! P5|Add0|auto_generated|result_int[6]~13 $end
$var wire 1 0! P5|Add0|auto_generated|result_int[7]~15 $end
$var wire 1 1! P5|Add0|auto_generated|result_int[8]~16_combout $end
$var wire 1 2! P5|Equal0~1_combout $end
$var wire 1 3! P5|Equal0~1clkctrl_outclk $end
$var wire 1 4! P5|Add0|auto_generated|result_int[7]~14_combout $end
$var wire 1 5! P5|Add0|auto_generated|result_int[6]~12_combout $end
$var wire 1 6! P5|Add0|auto_generated|result_int[5]~10_combout $end
$var wire 1 7! P1|Mux6~0_combout $end
$var wire 1 8! P1|Mux5~0_combout $end
$var wire 1 9! P1|Mux4~0_combout $end
$var wire 1 :! P1|Mux3~0_combout $end
$var wire 1 ;! P1|Mux2~0_combout $end
$var wire 1 <! P1|Mux1~0_combout $end
$var wire 1 =! P1|Mux0~0_combout $end
$var wire 1 >! P5|Add0|auto_generated|result_int[1]~2_combout $end
$var wire 1 ?! P5|Add0|auto_generated|result_int[4]~8_combout $end
$var wire 1 @! P5|Add0|auto_generated|result_int[2]~4_combout $end
$var wire 1 A! P5|Add0|auto_generated|result_int[3]~6_combout $end
$var wire 1 B! P2|Mux6~0_combout $end
$var wire 1 C! P2|Mux5~0_combout $end
$var wire 1 D! P2|Mux4~0_combout $end
$var wire 1 E! P2|Mux3~0_combout $end
$var wire 1 F! P2|Mux2~0_combout $end
$var wire 1 G! P2|Mux1~0_combout $end
$var wire 1 H! P2|Mux0~0_combout $end
$var wire 1 I! P3|Mux6~0_combout $end
$var wire 1 J! P3|Mux5~0_combout $end
$var wire 1 K! P3|Mux4~0_combout $end
$var wire 1 L! P3|Mux3~0_combout $end
$var wire 1 M! P3|Mux2~0_combout $end
$var wire 1 N! P3|Mux1~0_combout $end
$var wire 1 O! P3|Mux0~0_combout $end
$var wire 1 P! P4|Mux6~0_combout $end
$var wire 1 Q! P4|Mux5~0_combout $end
$var wire 1 R! P4|Mux4~0_combout $end
$var wire 1 S! P4|Mux3~0_combout $end
$var wire 1 T! P4|Mux2~0_combout $end
$var wire 1 U! P4|Mux1~0_combout $end
$var wire 1 V! P4|Mux0~0_combout $end
$var wire 1 W! P5|Add0|auto_generated|result_int[8]~17 $end
$var wire 1 X! P5|Add0|auto_generated|result_int[9]~18_combout $end
$var wire 1 Y! P5|Add1~1 $end
$var wire 1 Z! P5|Add1~3 $end
$var wire 1 [! P5|Add1~5 $end
$var wire 1 \! P5|Add1~7 $end
$var wire 1 ]! P5|Add1~9 $end
$var wire 1 ^! P5|Add1~11 $end
$var wire 1 _! P5|Add1~13 $end
$var wire 1 `! P5|Add1~14_combout $end
$var wire 1 a! P5|LessThan0~1_cout $end
$var wire 1 b! P5|LessThan0~3_cout $end
$var wire 1 c! P5|LessThan0~5_cout $end
$var wire 1 d! P5|LessThan0~7_cout $end
$var wire 1 e! P5|LessThan0~9_cout $end
$var wire 1 f! P5|LessThan0~11_cout $end
$var wire 1 g! P5|LessThan0~13_cout $end
$var wire 1 h! P5|LessThan0~14_combout $end
$var wire 1 i! P5|NZVC[1]~1_combout $end
$var wire 1 j! P5|NZVC[1]~2_combout $end
$var wire 1 k! P5|Add0~1 $end
$var wire 1 l! P5|Add0~3 $end
$var wire 1 m! P5|Add0~5 $end
$var wire 1 n! P5|Add0~7 $end
$var wire 1 o! P5|Add0~9 $end
$var wire 1 p! P5|Add0~11 $end
$var wire 1 q! P5|Add0~13 $end
$var wire 1 r! P5|Add0~14_combout $end
$var wire 1 s! P5|NZVC[1]~0_combout $end
$var wire 1 t! P5|Add1~12_combout $end
$var wire 1 u! P5|Add1~6_combout $end
$var wire 1 v! P5|Add1~10_combout $end
$var wire 1 w! P5|Add1~4_combout $end
$var wire 1 x! P5|Add1~8_combout $end
$var wire 1 y! P5|NZVC[2]~7_combout $end
$var wire 1 z! P5|Add0~8_combout $end
$var wire 1 {! P5|Add0~6_combout $end
$var wire 1 |! P5|Add0~10_combout $end
$var wire 1 }! P5|Add0~4_combout $end
$var wire 1 ~! P5|NZVC[2]~4_combout $end
$var wire 1 !" P5|Add0~12_combout $end
$var wire 1 "" P5|Add0~0_combout $end
$var wire 1 #" P5|Add0~2_combout $end
$var wire 1 $" P5|NZVC[2]~3_combout $end
$var wire 1 %" P5|NZVC[2]~5_combout $end
$var wire 1 &" P5|Add1~2_combout $end
$var wire 1 '" P5|Add1~0_combout $end
$var wire 1 (" P5|NZVC[2]~6_combout $end
$var wire 1 )" P5|NZVC[2]~8_combout $end
$var wire 1 *" P5|Result [7] $end
$var wire 1 +" P5|Result [6] $end
$var wire 1 ," P5|Result [5] $end
$var wire 1 -" P5|Result [4] $end
$var wire 1 ." P5|Result [3] $end
$var wire 1 /" P5|Result [2] $end
$var wire 1 0" P5|Result [1] $end
$var wire 1 1" P5|Result [0] $end
$var wire 1 2" P5|NZVC [3] $end
$var wire 1 3" P5|NZVC [2] $end
$var wire 1 4" P5|NZVC [1] $end
$var wire 1 5" P5|NZVC [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 !
b0 "
b1 #
1*
0)
0(
0'
0&
0%
0$
01
00
1/
0.
0-
1,
0+
18
07
06
05
04
03
02
0?
0>
1=
1<
0;
0:
19
0C
0B
0A
0@
xD
0E
1F
xG
1H
1I
1J
1K
0L
0M
0N
0O
0P
0Q
0R
0S
1T
0U
0V
1W
0X
1Y
0Z
0[
0\
0]
0^
0_
0`
0a
1b
1c
0d
0e
1f
0g
0h
0i
0j
0k
0l
0m
0n
1o
0p
0q
1r
0s
0t
0u
1v
0w
1x
0y
0z
1{
0|
1}
0~
1!!
0"!
1#!
0$!
1%!
0&!
0'!
1(!
0)!
1*!
0+!
1,!
0-!
1.!
0/!
10!
01!
12!
13!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
1>!
0?!
0@!
1A!
1B!
0C!
1D!
0E!
0F!
1G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
0Q!
1R!
1S!
0T!
0U!
1V!
0W!
0X!
0Y!
1Z!
1[!
0\!
1]!
0^!
1_!
0`!
1a!
0b!
0c!
1d!
0e!
1f!
0g!
0h!
1i!
1j!
0k!
1l!
0m!
1n!
0o!
1p!
0q!
0r!
1s!
0t!
0u!
0v!
0w!
0x!
1y!
0z!
0{!
0|!
1}!
0~!
0!"
1""
0#"
0$"
0%"
1&"
1'"
0("
0)"
11"
00"
1/"
0."
0-"
0,"
0+"
0*"
05"
04"
03"
z2"
$end
#20000000
