// Seed: 994822631
module module_0 ();
  uwire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output tri id_2,
    input tri id_3,
    input wire id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wor id_10,
    input wire id_11,
    input wand id_12,
    output tri0 id_13,
    input wand id_14,
    output tri0 id_15,
    input uwire id_16,
    output wire id_17
);
  wand id_19 = 1'h0;
  assign id_17 = 1'b0;
  id_20 :
  assert property (@(1'b0) |id_9)
  else id_17 = 1;
  assign id_13 = id_16;
  module_0();
  wire id_21;
  wire id_22;
  wire id_23;
  initial
  fork
  join
endmodule
