

================================================================
== Vivado HLS Report for 'apply_rotary_pos_emb'
================================================================
* Date:           Thu Nov 28 23:10:22 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    11653|    11653| 0.117 ms | 0.117 ms |  11653|  11653|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_rotate_half_fu_254  |rotate_half  |     2337|     2337| 23.370 us | 23.370 us |  2337|  2337|   none  |
        |grp_rotate_half_fu_261  |rotate_half  |     2337|     2337| 23.370 us | 23.370 us |  2337|  2337|   none  |
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1       |     1568|     1568|        98|          -|          -|    16|    no    |
        | + Loop 1.1    |       96|       96|         1|          -|          -|    96|    no    |
        |- Loop 2       |     1568|     1568|        98|          -|          -|    16|    no    |
        | + Loop 2.1    |       96|       96|         1|          -|          -|    96|    no    |
        |- l_S_h_0_h2   |     6176|     6176|       386|          -|          -|    16|    no    |
        | + l_S_d_0_d2  |      384|      384|         4|          -|          -|    96|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     16|       0|    402|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     388|    470|    -|
|Memory           |        8|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    317|    -|
|Register         |        -|      -|     476|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|     16|     864|   1189|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      7|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+-----+-----+-----+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------+-------------+---------+-------+-----+-----+-----+
    |grp_rotate_half_fu_254  |rotate_half  |        0|      0|  194|  235|    0|
    |grp_rotate_half_fu_261  |rotate_half  |        0|      0|  194|  235|    0|
    +------------------------+-------------+---------+-------+-----+-----+-----+
    |Total                   |             |        0|      0|  388|  470|    0|
    +------------------------+-------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |rotated_q_0_V_U  |apply_rotary_pos_zec  |        4|  0|   0|    0|  1536|   32|     1|        49152|
    |rotated_k_0_V_U  |apply_rotary_pos_zec  |        4|  0|   0|    0|  1536|   32|     1|        49152|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        8|  0|   0|    0|  3072|   64|     2|        98304|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_3_fu_507_p2           |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_4_fu_526_p2           |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_5_fu_545_p2           |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_fu_485_p2             |     *    |      4|  0|  20|          32|          32|
    |add_ln203_14_fu_386_p2           |     +    |      0|  0|  12|          12|          12|
    |add_ln203_fu_322_p2              |     +    |      0|  0|  12|          12|          12|
    |add_ln255_fu_312_p2              |     +    |      0|  0|  15|           7|           1|
    |add_ln263_fu_376_p2              |     +    |      0|  0|  15|           7|           1|
    |add_ln272_fu_440_p2              |     +    |      0|  0|  15|           7|           1|
    |add_ln274_fu_467_p2              |     +    |      0|  0|  14|          10|           9|
    |add_ln281_fu_454_p2              |     +    |      0|  0|  12|          12|          12|
    |h2_fu_402_p2                     |     +    |      0|  0|  15|           5|           1|
    |v153_0_V_d0                      |     +    |      0|  0|  39|          32|          32|
    |v154_0_V_d0                      |     +    |      0|  0|  39|          32|          32|
    |v157_fu_274_p2                   |     +    |      0|  0|  15|           5|           1|
    |v161_fu_338_p2                   |     +    |      0|  0|  15|           5|           1|
    |sub_ln203_11_fu_364_p2           |     -    |      0|  0|  12|          12|          12|
    |sub_ln203_fu_300_p2              |     -    |      0|  0|  12|          12|          12|
    |sub_ln281_fu_428_p2              |     -    |      0|  0|  12|          12|          12|
    |icmp_ln253_fu_268_p2             |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln255_fu_306_p2             |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln261_fu_332_p2             |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln263_fu_370_p2             |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln270_fu_396_p2             |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln272_fu_434_p2             |   icmp   |      0|  0|  11|           7|           7|
    |ap_block_state6_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |     16|  0| 402|         347|         319|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  53|         12|    1|         12|
    |d2_0_0_reg_243          |   9|          2|    7|         14|
    |h2_0_reg_232            |   9|          2|    5|         10|
    |k_proj_V_0_address0     |  15|          3|   11|         33|
    |k_proj_V_0_ce0          |  15|          3|    1|          3|
    |k_proj_V_0_ce1          |   9|          2|    1|          2|
    |q_proj_V_0_address0     |  15|          3|   11|         33|
    |q_proj_V_0_ce0          |  15|          3|    1|          3|
    |q_proj_V_0_ce1          |   9|          2|    1|          2|
    |rotated_k_0_V_address0  |  21|          4|   11|         44|
    |rotated_k_0_V_ce0       |  15|          3|    1|          3|
    |rotated_k_0_V_d0        |  15|          3|   32|         96|
    |rotated_k_0_V_we0       |  15|          3|    1|          3|
    |rotated_q_0_V_address0  |  21|          4|   11|         44|
    |rotated_q_0_V_ce0       |  15|          3|    1|          3|
    |rotated_q_0_V_d0        |  15|          3|   32|         96|
    |rotated_q_0_V_we0       |  15|          3|    1|          3|
    |v157_0_reg_188          |   9|          2|    5|         10|
    |v159_0_0_reg_199        |   9|          2|    7|         14|
    |v161_0_reg_210          |   9|          2|    5|         10|
    |v163_0_0_reg_221        |   9|          2|    7|         14|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 317|         66|  153|        452|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln272_reg_629                    |   7|   0|    7|          0|
    |ap_CS_fsm                            |  11|   0|   11|          0|
    |d2_0_0_reg_243                       |   7|   0|    7|          0|
    |grp_rotate_half_fu_254_ap_start_reg  |   1|   0|    1|          0|
    |grp_rotate_half_fu_261_ap_start_reg  |   1|   0|    1|          0|
    |h2_0_reg_232                         |   5|   0|    5|          0|
    |h2_reg_616                           |   5|   0|    5|          0|
    |k_proj_V_0_load_reg_690              |  32|   0|   32|          0|
    |q_proj_V_0_load_reg_670              |  32|   0|   32|          0|
    |rotated_k_0_V_load_reg_695           |  32|   0|   32|          0|
    |rotated_q_0_V_load_reg_680           |  32|   0|   32|          0|
    |sext_ln281_reg_634                   |  64|   0|   64|          0|
    |sub_ln203_11_reg_600                 |   7|   0|   12|          5|
    |sub_ln203_reg_579                    |   7|   0|   12|          5|
    |sub_ln281_reg_621                    |   7|   0|   12|          5|
    |trunc_ln708_1_reg_710                |  32|   0|   32|          0|
    |trunc_ln708_2_reg_715                |  32|   0|   32|          0|
    |trunc_ln708_s_reg_705                |  32|   0|   32|          0|
    |trunc_ln_reg_700                     |  32|   0|   32|          0|
    |v151_V_load_reg_675                  |  32|   0|   32|          0|
    |v152_V_load_reg_685                  |  32|   0|   32|          0|
    |v157_0_reg_188                       |   5|   0|    5|          0|
    |v157_reg_574                         |   5|   0|    5|          0|
    |v159_0_0_reg_199                     |   7|   0|    7|          0|
    |v161_0_reg_210                       |   5|   0|    5|          0|
    |v161_reg_595                         |   5|   0|    5|          0|
    |v163_0_0_reg_221                     |   7|   0|    7|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 476|   0|  491|         15|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_start             |  in |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_done              | out |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_idle              | out |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_ready             | out |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|v151_V_address0      | out |   10|  ap_memory |        v151_V        |     array    |
|v151_V_ce0           | out |    1|  ap_memory |        v151_V        |     array    |
|v151_V_q0            |  in |   32|  ap_memory |        v151_V        |     array    |
|v152_V_address0      | out |   10|  ap_memory |        v152_V        |     array    |
|v152_V_ce0           | out |    1|  ap_memory |        v152_V        |     array    |
|v152_V_q0            |  in |   32|  ap_memory |        v152_V        |     array    |
|v153_0_V_address0    | out |   11|  ap_memory |       v153_0_V       |     array    |
|v153_0_V_ce0         | out |    1|  ap_memory |       v153_0_V       |     array    |
|v153_0_V_we0         | out |    1|  ap_memory |       v153_0_V       |     array    |
|v153_0_V_d0          | out |   32|  ap_memory |       v153_0_V       |     array    |
|v154_0_V_address0    | out |   11|  ap_memory |       v154_0_V       |     array    |
|v154_0_V_ce0         | out |    1|  ap_memory |       v154_0_V       |     array    |
|v154_0_V_we0         | out |    1|  ap_memory |       v154_0_V       |     array    |
|v154_0_V_d0          | out |   32|  ap_memory |       v154_0_V       |     array    |
|q_proj_V_0_address0  | out |   11|  ap_memory |      q_proj_V_0      |     array    |
|q_proj_V_0_ce0       | out |    1|  ap_memory |      q_proj_V_0      |     array    |
|q_proj_V_0_q0        |  in |   32|  ap_memory |      q_proj_V_0      |     array    |
|q_proj_V_0_address1  | out |   11|  ap_memory |      q_proj_V_0      |     array    |
|q_proj_V_0_ce1       | out |    1|  ap_memory |      q_proj_V_0      |     array    |
|q_proj_V_0_q1        |  in |   32|  ap_memory |      q_proj_V_0      |     array    |
|k_proj_V_0_address0  | out |   11|  ap_memory |      k_proj_V_0      |     array    |
|k_proj_V_0_ce0       | out |    1|  ap_memory |      k_proj_V_0      |     array    |
|k_proj_V_0_q0        |  in |   32|  ap_memory |      k_proj_V_0      |     array    |
|k_proj_V_0_address1  | out |   11|  ap_memory |      k_proj_V_0      |     array    |
|k_proj_V_0_ce1       | out |    1|  ap_memory |      k_proj_V_0      |     array    |
|k_proj_V_0_q1        |  in |   32|  ap_memory |      k_proj_V_0      |     array    |
+---------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 6 5 
5 --> 5 4 
6 --> 7 
7 --> 8 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%rotated_q_0_V = alloca [1536 x i32], align 4" [kernel.cpp:252]   --->   Operation 12 'alloca' 'rotated_q_0_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%rotated_k_0_V = alloca [1536 x i32], align 4" [kernel.cpp:260]   --->   Operation 13 'alloca' 'rotated_k_0_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader431" [kernel.cpp:253]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%v157_0 = phi i5 [ 0, %.preheader431.preheader ], [ %v157, %.preheader431.loopexit ]"   --->   Operation 15 'phi' 'v157_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.36ns)   --->   "%icmp_ln253 = icmp eq i5 %v157_0, -16" [kernel.cpp:253]   --->   Operation 16 'icmp' 'icmp_ln253' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.78ns)   --->   "%v157 = add i5 %v157_0, 1" [kernel.cpp:253]   --->   Operation 18 'add' 'v157' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln253, label %.preheader428.preheader, label %.preheader430.preheader" [kernel.cpp:253]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v157_0, i7 0)" [kernel.cpp:256]   --->   Operation 20 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_43 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v157_0, i5 0)" [kernel.cpp:256]   --->   Operation 21 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %tmp_43 to i12" [kernel.cpp:256]   --->   Operation 22 'zext' 'zext_ln203' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.54ns)   --->   "%sub_ln203 = sub i12 %tmp_s, %zext_ln203" [kernel.cpp:256]   --->   Operation 23 'sub' 'sub_ln203' <Predicate = (!icmp_ln253)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %.preheader429.0" [kernel.cpp:255]   --->   Operation 24 'br' <Predicate = (!icmp_ln253)> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader428" [kernel.cpp:261]   --->   Operation 25 'br' <Predicate = (icmp_ln253)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.80>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%v159_0_0 = phi i7 [ %add_ln255, %0 ], [ 0, %.preheader430.preheader ]" [kernel.cpp:255]   --->   Operation 26 'phi' 'v159_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.48ns)   --->   "%icmp_ln255 = icmp eq i7 %v159_0_0, -32" [kernel.cpp:255]   --->   Operation 27 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 28 'speclooptripcount' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.87ns)   --->   "%add_ln255 = add i7 %v159_0_0, 1" [kernel.cpp:255]   --->   Operation 29 'add' 'add_ln255' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln255, label %.preheader431.loopexit, label %0" [kernel.cpp:255]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln203_27 = zext i7 %v159_0_0 to i12" [kernel.cpp:256]   --->   Operation 31 'zext' 'zext_ln203_27' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.54ns)   --->   "%add_ln203 = add i12 %sub_ln203, %zext_ln203_27" [kernel.cpp:256]   --->   Operation 32 'add' 'add_ln203' <Predicate = (!icmp_ln255)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i12 %add_ln203 to i64" [kernel.cpp:256]   --->   Operation 33 'sext' 'sext_ln203' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%rotated_q_0_V_addr = getelementptr [1536 x i32]* %rotated_q_0_V, i64 0, i64 %sext_ln203" [kernel.cpp:256]   --->   Operation 34 'getelementptr' 'rotated_q_0_V_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.25ns)   --->   "store i32 0, i32* %rotated_q_0_V_addr, align 4" [kernel.cpp:256]   --->   Operation 35 'store' <Predicate = (!icmp_ln255)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %.preheader429.0" [kernel.cpp:255]   --->   Operation 36 'br' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader431"   --->   Operation 37 'br' <Predicate = (icmp_ln255)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.78>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%v161_0 = phi i5 [ %v161, %.preheader428.loopexit ], [ 0, %.preheader428.preheader ]"   --->   Operation 38 'phi' 'v161_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.36ns)   --->   "%icmp_ln261 = icmp eq i5 %v161_0, -16" [kernel.cpp:261]   --->   Operation 39 'icmp' 'icmp_ln261' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 40 'speclooptripcount' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.78ns)   --->   "%v161 = add i5 %v161_0, 1" [kernel.cpp:261]   --->   Operation 41 'add' 'v161' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln261, label %2, label %.preheader427.preheader" [kernel.cpp:261]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_44 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v161_0, i7 0)" [kernel.cpp:264]   --->   Operation 43 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_45 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v161_0, i5 0)" [kernel.cpp:264]   --->   Operation 44 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln203_26 = zext i10 %tmp_45 to i12" [kernel.cpp:264]   --->   Operation 45 'zext' 'zext_ln203_26' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.54ns)   --->   "%sub_ln203_11 = sub i12 %tmp_44, %zext_ln203_26" [kernel.cpp:264]   --->   Operation 46 'sub' 'sub_ln203_11' <Predicate = (!icmp_ln261)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.76ns)   --->   "br label %.preheader.0" [kernel.cpp:263]   --->   Operation 47 'br' <Predicate = (!icmp_ln261)> <Delay = 1.76>
ST_4 : Operation 48 [2/2] (1.76ns)   --->   "call fastcc void @rotate_half([1536 x i32]* @q_proj_V_0, [1536 x i32]* %rotated_q_0_V)" [kernel.cpp:268]   --->   Operation 48 'call' <Predicate = (icmp_ln261)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 49 [2/2] (1.76ns)   --->   "call fastcc void @rotate_half([1536 x i32]* @k_proj_V_0, [1536 x i32]* %rotated_k_0_V)" [kernel.cpp:269]   --->   Operation 49 'call' <Predicate = (icmp_ln261)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 4.80>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%v163_0_0 = phi i7 [ %add_ln263, %1 ], [ 0, %.preheader427.preheader ]" [kernel.cpp:263]   --->   Operation 50 'phi' 'v163_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.48ns)   --->   "%icmp_ln263 = icmp eq i7 %v163_0_0, -32" [kernel.cpp:263]   --->   Operation 51 'icmp' 'icmp_ln263' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 52 'speclooptripcount' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.87ns)   --->   "%add_ln263 = add i7 %v163_0_0, 1" [kernel.cpp:263]   --->   Operation 53 'add' 'add_ln263' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln263, label %.preheader428.loopexit, label %1" [kernel.cpp:263]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln203_28 = zext i7 %v163_0_0 to i12" [kernel.cpp:264]   --->   Operation 55 'zext' 'zext_ln203_28' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.54ns)   --->   "%add_ln203_14 = add i12 %sub_ln203_11, %zext_ln203_28" [kernel.cpp:264]   --->   Operation 56 'add' 'add_ln203_14' <Predicate = (!icmp_ln263)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln203_8 = sext i12 %add_ln203_14 to i64" [kernel.cpp:264]   --->   Operation 57 'sext' 'sext_ln203_8' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%rotated_k_0_V_addr = getelementptr [1536 x i32]* %rotated_k_0_V, i64 0, i64 %sext_ln203_8" [kernel.cpp:264]   --->   Operation 58 'getelementptr' 'rotated_k_0_V_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (3.25ns)   --->   "store i32 0, i32* %rotated_k_0_V_addr, align 4" [kernel.cpp:264]   --->   Operation 59 'store' <Predicate = (!icmp_ln263)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader.0" [kernel.cpp:263]   --->   Operation 60 'br' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader428"   --->   Operation 61 'br' <Predicate = (icmp_ln263)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 62 [1/2] (0.00ns)   --->   "call fastcc void @rotate_half([1536 x i32]* @q_proj_V_0, [1536 x i32]* %rotated_q_0_V)" [kernel.cpp:268]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @rotate_half([1536 x i32]* @k_proj_V_0, [1536 x i32]* %rotated_k_0_V)" [kernel.cpp:269]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 64 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:270]   --->   Operation 64 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 4> <Delay = 1.78>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%h2_0 = phi i5 [ 0, %2 ], [ %h2, %l_S_s_0_s2_end ]"   --->   Operation 65 'phi' 'h2_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (1.36ns)   --->   "%icmp_ln270 = icmp eq i5 %h2_0, -16" [kernel.cpp:270]   --->   Operation 66 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 67 'speclooptripcount' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.78ns)   --->   "%h2 = add i5 %h2_0, 1" [kernel.cpp:270]   --->   Operation 68 'add' 'h2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln270, label %5, label %l_S_s_0_s2_begin" [kernel.cpp:270]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str18) nounwind" [kernel.cpp:270]   --->   Operation 70 'specloopname' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_46 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h2_0, i7 0)" [kernel.cpp:281]   --->   Operation 71 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_47 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h2_0, i5 0)" [kernel.cpp:281]   --->   Operation 72 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i10 %tmp_47 to i12" [kernel.cpp:281]   --->   Operation 73 'zext' 'zext_ln281' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.54ns)   --->   "%sub_ln281 = sub i12 %tmp_46, %zext_ln281" [kernel.cpp:281]   --->   Operation 74 'sub' 'sub_ln281' <Predicate = (!icmp_ln270)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str19)" [kernel.cpp:271]   --->   Operation 75 'specregionbegin' 'tmp' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (1.76ns)   --->   "br label %4" [kernel.cpp:272]   --->   Operation 76 'br' <Predicate = (!icmp_ln270)> <Delay = 1.76>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:292]   --->   Operation 77 'ret' <Predicate = (icmp_ln270)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 4.98>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%d2_0_0 = phi i7 [ 0, %l_S_s_0_s2_begin ], [ %add_ln272, %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit80.0 ]" [kernel.cpp:272]   --->   Operation 78 'phi' 'd2_0_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (1.48ns)   --->   "%icmp_ln272 = icmp eq i7 %d2_0_0, -32" [kernel.cpp:272]   --->   Operation 79 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 80 'speclooptripcount' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (1.87ns)   --->   "%add_ln272 = add i7 %d2_0_0, 1" [kernel.cpp:272]   --->   Operation 81 'add' 'add_ln272' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln272, label %l_S_s_0_s2_end, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit80.0" [kernel.cpp:272]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln281_1 = zext i7 %d2_0_0 to i10" [kernel.cpp:281]   --->   Operation 83 'zext' 'zext_ln281_1' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln281_2 = zext i7 %d2_0_0 to i12" [kernel.cpp:281]   --->   Operation 84 'zext' 'zext_ln281_2' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (1.54ns)   --->   "%add_ln281 = add i12 %sub_ln281, %zext_ln281_2" [kernel.cpp:281]   --->   Operation 85 'add' 'add_ln281' <Predicate = (!icmp_ln272)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln281 = sext i12 %add_ln281 to i64" [kernel.cpp:281]   --->   Operation 86 'sext' 'sext_ln281' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%k_proj_V_0_addr = getelementptr [1536 x i32]* @k_proj_V_0, i64 0, i64 %sext_ln281" [kernel.cpp:281]   --->   Operation 87 'getelementptr' 'k_proj_V_0_addr' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%q_proj_V_0_addr = getelementptr [1536 x i32]* @q_proj_V_0, i64 0, i64 %sext_ln281" [kernel.cpp:273]   --->   Operation 88 'getelementptr' 'q_proj_V_0_addr' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.73ns)   --->   "%add_ln274 = add i10 %zext_ln281_1, 480" [kernel.cpp:274]   --->   Operation 89 'add' 'add_ln274' <Predicate = (!icmp_ln272)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i10 %add_ln274 to i64" [kernel.cpp:274]   --->   Operation 90 'zext' 'zext_ln274' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%v151_V_addr = getelementptr [960 x i32]* %v151_V, i64 0, i64 %zext_ln274" [kernel.cpp:274]   --->   Operation 91 'getelementptr' 'v151_V_addr' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%v152_V_addr = getelementptr [960 x i32]* %v152_V, i64 0, i64 %zext_ln274" [kernel.cpp:277]   --->   Operation 92 'getelementptr' 'v152_V_addr' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%rotated_q_0_V_addr_1 = getelementptr [1536 x i32]* %rotated_q_0_V, i64 0, i64 %sext_ln281" [kernel.cpp:276]   --->   Operation 93 'getelementptr' 'rotated_q_0_V_addr_1' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%rotated_k_0_V_addr_1 = getelementptr [1536 x i32]* %rotated_k_0_V, i64 0, i64 %sext_ln281" [kernel.cpp:284]   --->   Operation 94 'getelementptr' 'rotated_k_0_V_addr_1' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_8 : Operation 95 [2/2] (3.25ns)   --->   "%q_proj_V_0_load = load i32* %q_proj_V_0_addr, align 4" [kernel.cpp:273]   --->   Operation 95 'load' 'q_proj_V_0_load' <Predicate = (!icmp_ln272)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 96 [2/2] (3.25ns)   --->   "%v151_V_load = load i32* %v151_V_addr, align 4" [kernel.cpp:274]   --->   Operation 96 'load' 'v151_V_load' <Predicate = (!icmp_ln272)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 97 [2/2] (3.25ns)   --->   "%rotated_q_0_V_load = load i32* %rotated_q_0_V_addr_1, align 4" [kernel.cpp:276]   --->   Operation 97 'load' 'rotated_q_0_V_load' <Predicate = (!icmp_ln272)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 98 [2/2] (3.25ns)   --->   "%v152_V_load = load i32* %v152_V_addr, align 4" [kernel.cpp:277]   --->   Operation 98 'load' 'v152_V_load' <Predicate = (!icmp_ln272)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 99 [2/2] (3.25ns)   --->   "%k_proj_V_0_load = load i32* %k_proj_V_0_addr, align 4" [kernel.cpp:281]   --->   Operation 99 'load' 'k_proj_V_0_load' <Predicate = (!icmp_ln272)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 100 [2/2] (3.25ns)   --->   "%rotated_k_0_V_load = load i32* %rotated_k_0_V_addr_1, align 4" [kernel.cpp:284]   --->   Operation 100 'load' 'rotated_k_0_V_load' <Predicate = (!icmp_ln272)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str19, i32 %tmp)" [kernel.cpp:290]   --->   Operation 101 'specregionend' 'empty_124' <Predicate = (icmp_ln272)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:270]   --->   Operation 102 'br' <Predicate = (icmp_ln272)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 3.25>
ST_9 : Operation 103 [1/2] (3.25ns)   --->   "%q_proj_V_0_load = load i32* %q_proj_V_0_addr, align 4" [kernel.cpp:273]   --->   Operation 103 'load' 'q_proj_V_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 104 [1/2] (3.25ns)   --->   "%v151_V_load = load i32* %v151_V_addr, align 4" [kernel.cpp:274]   --->   Operation 104 'load' 'v151_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 105 [1/2] (3.25ns)   --->   "%rotated_q_0_V_load = load i32* %rotated_q_0_V_addr_1, align 4" [kernel.cpp:276]   --->   Operation 105 'load' 'rotated_q_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 106 [1/2] (3.25ns)   --->   "%v152_V_load = load i32* %v152_V_addr, align 4" [kernel.cpp:277]   --->   Operation 106 'load' 'v152_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 107 [1/2] (3.25ns)   --->   "%k_proj_V_0_load = load i32* %k_proj_V_0_addr, align 4" [kernel.cpp:281]   --->   Operation 107 'load' 'k_proj_V_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 108 [1/2] (3.25ns)   --->   "%rotated_k_0_V_load = load i32* %rotated_k_0_V_addr_1, align 4" [kernel.cpp:284]   --->   Operation 108 'load' 'rotated_k_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 10 <SV = 7> <Delay = 8.51>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %q_proj_V_0_load to i44" [kernel.cpp:275]   --->   Operation 109 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i32 %v151_V_load to i44" [kernel.cpp:275]   --->   Operation 110 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i44 %sext_ln1118_4, %sext_ln1118" [kernel.cpp:275]   --->   Operation 111 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118, i32 12, i32 43)" [kernel.cpp:275]   --->   Operation 112 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i32 %rotated_q_0_V_load to i44" [kernel.cpp:278]   --->   Operation 113 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i32 %v152_V_load to i44" [kernel.cpp:278]   --->   Operation 114 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (8.51ns)   --->   "%mul_ln1118_3 = mul i44 %sext_ln1118_6, %sext_ln1118_5" [kernel.cpp:278]   --->   Operation 115 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118_3, i32 12, i32 43)" [kernel.cpp:278]   --->   Operation 116 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i32 %k_proj_V_0_load to i44" [kernel.cpp:283]   --->   Operation 117 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (8.51ns)   --->   "%mul_ln1118_4 = mul i44 %sext_ln1118_4, %sext_ln1118_7" [kernel.cpp:283]   --->   Operation 118 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118_4, i32 12, i32 43)" [kernel.cpp:283]   --->   Operation 119 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i32 %rotated_k_0_V_load to i44" [kernel.cpp:286]   --->   Operation 120 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (8.51ns)   --->   "%mul_ln1118_5 = mul i44 %sext_ln1118_6, %sext_ln1118_8" [kernel.cpp:286]   --->   Operation 121 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118_5, i32 12, i32 43)" [kernel.cpp:286]   --->   Operation 122 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 5.80>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str20) nounwind" [kernel.cpp:272]   --->   Operation 123 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%v153_0_V_addr = getelementptr [1536 x i32]* %v153_0_V, i64 0, i64 %sext_ln281" [kernel.cpp:280]   --->   Operation 124 'getelementptr' 'v153_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%v154_0_V_addr = getelementptr [1536 x i32]* %v154_0_V, i64 0, i64 %sext_ln281" [kernel.cpp:288]   --->   Operation 125 'getelementptr' 'v154_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (2.55ns)   --->   "%add_ln703 = add i32 %trunc_ln708_s, %trunc_ln" [kernel.cpp:279]   --->   Operation 126 'add' 'add_ln703' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (3.25ns)   --->   "store i32 %add_ln703, i32* %v153_0_V_addr, align 4" [kernel.cpp:280]   --->   Operation 127 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_11 : Operation 128 [1/1] (2.55ns)   --->   "%add_ln703_6 = add i32 %trunc_ln708_2, %trunc_ln708_1" [kernel.cpp:287]   --->   Operation 128 'add' 'add_ln703_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (3.25ns)   --->   "store i32 %add_ln703_6, i32* %v154_0_V_addr, align 4" [kernel.cpp:288]   --->   Operation 129 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:272]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v151_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v152_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v153_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v154_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ q_proj_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ k_proj_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rotated_q_0_V        (alloca           ) [ 001111111111]
rotated_k_0_V        (alloca           ) [ 001111111111]
br_ln253             (br               ) [ 011100000000]
v157_0               (phi              ) [ 001000000000]
icmp_ln253           (icmp             ) [ 001100000000]
empty                (speclooptripcount) [ 000000000000]
v157                 (add              ) [ 011100000000]
br_ln253             (br               ) [ 000000000000]
tmp_s                (bitconcatenate   ) [ 000000000000]
tmp_43               (bitconcatenate   ) [ 000000000000]
zext_ln203           (zext             ) [ 000000000000]
sub_ln203            (sub              ) [ 000100000000]
br_ln255             (br               ) [ 001100000000]
br_ln261             (br               ) [ 001111000000]
v159_0_0             (phi              ) [ 000100000000]
icmp_ln255           (icmp             ) [ 001100000000]
empty_120            (speclooptripcount) [ 000000000000]
add_ln255            (add              ) [ 001100000000]
br_ln255             (br               ) [ 000000000000]
zext_ln203_27        (zext             ) [ 000000000000]
add_ln203            (add              ) [ 000000000000]
sext_ln203           (sext             ) [ 000000000000]
rotated_q_0_V_addr   (getelementptr    ) [ 000000000000]
store_ln256          (store            ) [ 000000000000]
br_ln255             (br               ) [ 001100000000]
br_ln0               (br               ) [ 011100000000]
v161_0               (phi              ) [ 000010000000]
icmp_ln261           (icmp             ) [ 000011000000]
empty_121            (speclooptripcount) [ 000000000000]
v161                 (add              ) [ 001011000000]
br_ln261             (br               ) [ 000000000000]
tmp_44               (bitconcatenate   ) [ 000000000000]
tmp_45               (bitconcatenate   ) [ 000000000000]
zext_ln203_26        (zext             ) [ 000000000000]
sub_ln203_11         (sub              ) [ 000001000000]
br_ln263             (br               ) [ 000011000000]
v163_0_0             (phi              ) [ 000001000000]
icmp_ln263           (icmp             ) [ 000011000000]
empty_122            (speclooptripcount) [ 000000000000]
add_ln263            (add              ) [ 000011000000]
br_ln263             (br               ) [ 000000000000]
zext_ln203_28        (zext             ) [ 000000000000]
add_ln203_14         (add              ) [ 000000000000]
sext_ln203_8         (sext             ) [ 000000000000]
rotated_k_0_V_addr   (getelementptr    ) [ 000000000000]
store_ln264          (store            ) [ 000000000000]
br_ln263             (br               ) [ 000011000000]
br_ln0               (br               ) [ 001011000000]
call_ln268           (call             ) [ 000000000000]
call_ln269           (call             ) [ 000000000000]
br_ln270             (br               ) [ 000000111111]
h2_0                 (phi              ) [ 000000010000]
icmp_ln270           (icmp             ) [ 000000011111]
empty_123            (speclooptripcount) [ 000000000000]
h2                   (add              ) [ 000000111111]
br_ln270             (br               ) [ 000000000000]
specloopname_ln270   (specloopname     ) [ 000000000000]
tmp_46               (bitconcatenate   ) [ 000000000000]
tmp_47               (bitconcatenate   ) [ 000000000000]
zext_ln281           (zext             ) [ 000000000000]
sub_ln281            (sub              ) [ 000000001111]
tmp                  (specregionbegin  ) [ 000000001111]
br_ln272             (br               ) [ 000000011111]
ret_ln292            (ret              ) [ 000000000000]
d2_0_0               (phi              ) [ 000000001000]
icmp_ln272           (icmp             ) [ 000000011111]
empty_125            (speclooptripcount) [ 000000000000]
add_ln272            (add              ) [ 000000011111]
br_ln272             (br               ) [ 000000000000]
zext_ln281_1         (zext             ) [ 000000000000]
zext_ln281_2         (zext             ) [ 000000000000]
add_ln281            (add              ) [ 000000000000]
sext_ln281           (sext             ) [ 000000000111]
k_proj_V_0_addr      (getelementptr    ) [ 000000000100]
q_proj_V_0_addr      (getelementptr    ) [ 000000000100]
add_ln274            (add              ) [ 000000000000]
zext_ln274           (zext             ) [ 000000000000]
v151_V_addr          (getelementptr    ) [ 000000000100]
v152_V_addr          (getelementptr    ) [ 000000000100]
rotated_q_0_V_addr_1 (getelementptr    ) [ 000000000100]
rotated_k_0_V_addr_1 (getelementptr    ) [ 000000000100]
empty_124            (specregionend    ) [ 000000000000]
br_ln270             (br               ) [ 000000111111]
q_proj_V_0_load      (load             ) [ 000000000010]
v151_V_load          (load             ) [ 000000000010]
rotated_q_0_V_load   (load             ) [ 000000000010]
v152_V_load          (load             ) [ 000000000010]
k_proj_V_0_load      (load             ) [ 000000000010]
rotated_k_0_V_load   (load             ) [ 000000000010]
sext_ln1118          (sext             ) [ 000000000000]
sext_ln1118_4        (sext             ) [ 000000000000]
mul_ln1118           (mul              ) [ 000000000000]
trunc_ln             (partselect       ) [ 000000000001]
sext_ln1118_5        (sext             ) [ 000000000000]
sext_ln1118_6        (sext             ) [ 000000000000]
mul_ln1118_3         (mul              ) [ 000000000000]
trunc_ln708_s        (partselect       ) [ 000000000001]
sext_ln1118_7        (sext             ) [ 000000000000]
mul_ln1118_4         (mul              ) [ 000000000000]
trunc_ln708_1        (partselect       ) [ 000000000001]
sext_ln1118_8        (sext             ) [ 000000000000]
mul_ln1118_5         (mul              ) [ 000000000000]
trunc_ln708_2        (partselect       ) [ 000000000001]
specloopname_ln272   (specloopname     ) [ 000000000000]
v153_0_V_addr        (getelementptr    ) [ 000000000000]
v154_0_V_addr        (getelementptr    ) [ 000000000000]
add_ln703            (add              ) [ 000000000000]
store_ln280          (store            ) [ 000000000000]
add_ln703_6          (add              ) [ 000000000000]
store_ln288          (store            ) [ 000000000000]
br_ln272             (br               ) [ 000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v151_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v151_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v152_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v152_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v153_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v153_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v154_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v154_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q_proj_V_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_proj_V_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="k_proj_V_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_proj_V_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rotate_half"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="rotated_q_0_V_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rotated_q_0_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="rotated_k_0_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rotated_k_0_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="rotated_q_0_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="12" slack="0"/>
<pin id="74" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_q_0_V_addr/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="11" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln256/3 rotated_q_0_V_load/8 "/>
</bind>
</comp>

<comp id="83" class="1004" name="rotated_k_0_V_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="12" slack="0"/>
<pin id="87" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_k_0_V_addr/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="11" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln264/5 rotated_k_0_V_load/8 "/>
</bind>
</comp>

<comp id="96" class="1004" name="k_proj_V_0_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="12" slack="0"/>
<pin id="100" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_proj_V_0_addr/8 "/>
</bind>
</comp>

<comp id="103" class="1004" name="q_proj_V_0_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="12" slack="0"/>
<pin id="107" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_proj_V_0_addr/8 "/>
</bind>
</comp>

<comp id="110" class="1004" name="v151_V_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="10" slack="0"/>
<pin id="114" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v151_V_addr/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="v152_V_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="10" slack="0"/>
<pin id="121" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v152_V_addr/8 "/>
</bind>
</comp>

<comp id="124" class="1004" name="rotated_q_0_V_addr_1_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="12" slack="0"/>
<pin id="128" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_q_0_V_addr_1/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="rotated_k_0_V_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="12" slack="0"/>
<pin id="134" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_k_0_V_addr_1/8 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_proj_V_0_load/8 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v151_V_load/8 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v152_V_load/8 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_proj_V_0_load/8 "/>
</bind>
</comp>

<comp id="162" class="1004" name="v153_0_V_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="12" slack="3"/>
<pin id="166" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v153_0_V_addr/11 "/>
</bind>
</comp>

<comp id="169" class="1004" name="v154_0_V_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="12" slack="3"/>
<pin id="173" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v154_0_V_addr/11 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln280_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln280/11 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln288_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln288/11 "/>
</bind>
</comp>

<comp id="188" class="1005" name="v157_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="1"/>
<pin id="190" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="v157_0 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="v157_0_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v157_0/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="v159_0_0_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="1"/>
<pin id="201" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="v159_0_0 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="v159_0_0_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v159_0_0/3 "/>
</bind>
</comp>

<comp id="210" class="1005" name="v161_0_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="1"/>
<pin id="212" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="v161_0 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="v161_0_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v161_0/4 "/>
</bind>
</comp>

<comp id="221" class="1005" name="v163_0_0_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="1"/>
<pin id="223" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="v163_0_0 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="v163_0_0_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="1" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v163_0_0/5 "/>
</bind>
</comp>

<comp id="232" class="1005" name="h2_0_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="1"/>
<pin id="234" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h2_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="h2_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h2_0/7 "/>
</bind>
</comp>

<comp id="243" class="1005" name="d2_0_0_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="1"/>
<pin id="245" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="d2_0_0 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="d2_0_0_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="7" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d2_0_0/8 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_rotate_half_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln268/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_rotate_half_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln269/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln253_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="5" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="v157_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v157/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_s_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="12" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_43_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="0" index="1" bw="5" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_43/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln203_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sub_ln203_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="0"/>
<pin id="302" dir="0" index="1" bw="10" slack="0"/>
<pin id="303" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln255_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln255/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln255_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln255/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln203_27_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_27/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln203_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="1"/>
<pin id="324" dir="0" index="1" bw="7" slack="0"/>
<pin id="325" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sext_ln203_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="12" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln261_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="5" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln261/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="v161_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v161/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_44_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="12" slack="0"/>
<pin id="346" dir="0" index="1" bw="5" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_45_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="0"/>
<pin id="354" dir="0" index="1" bw="5" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln203_26_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="10" slack="0"/>
<pin id="362" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_26/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sub_ln203_11_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="12" slack="0"/>
<pin id="366" dir="0" index="1" bw="10" slack="0"/>
<pin id="367" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_11/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln263_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="0"/>
<pin id="372" dir="0" index="1" bw="7" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln263/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln263_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln263/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln203_28_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_28/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln203_14_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="12" slack="1"/>
<pin id="388" dir="0" index="1" bw="7" slack="0"/>
<pin id="389" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_14/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln203_8_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_8/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln270_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="0"/>
<pin id="398" dir="0" index="1" bw="5" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln270/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="h2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h2/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_46_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="0"/>
<pin id="410" dir="0" index="1" bw="5" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_47_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="0"/>
<pin id="418" dir="0" index="1" bw="5" slack="0"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln281_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="0"/>
<pin id="426" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln281/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sub_ln281_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="0" index="1" bw="10" slack="0"/>
<pin id="431" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln281/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln272_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="0"/>
<pin id="436" dir="0" index="1" bw="7" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln272_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln272/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln281_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="7" slack="0"/>
<pin id="448" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln281_1/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln281_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="7" slack="0"/>
<pin id="452" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln281_2/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln281_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="12" slack="1"/>
<pin id="456" dir="0" index="1" bw="7" slack="0"/>
<pin id="457" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln281/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sext_ln281_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="12" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln281/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln274_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="0"/>
<pin id="469" dir="0" index="1" bw="10" slack="0"/>
<pin id="470" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln274/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln274_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="10" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274/8 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sext_ln1118_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/10 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln1118_4_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/10 "/>
</bind>
</comp>

<comp id="485" class="1004" name="mul_ln1118_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/10 "/>
</bind>
</comp>

<comp id="491" class="1004" name="trunc_ln_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="44" slack="0"/>
<pin id="494" dir="0" index="2" bw="5" slack="0"/>
<pin id="495" dir="0" index="3" bw="7" slack="0"/>
<pin id="496" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/10 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln1118_5_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/10 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sext_ln1118_6_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/10 "/>
</bind>
</comp>

<comp id="507" class="1004" name="mul_ln1118_3_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/10 "/>
</bind>
</comp>

<comp id="513" class="1004" name="trunc_ln708_s_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="0" index="1" bw="44" slack="0"/>
<pin id="516" dir="0" index="2" bw="5" slack="0"/>
<pin id="517" dir="0" index="3" bw="7" slack="0"/>
<pin id="518" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/10 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sext_ln1118_7_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/10 "/>
</bind>
</comp>

<comp id="526" class="1004" name="mul_ln1118_4_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/10 "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln708_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="44" slack="0"/>
<pin id="535" dir="0" index="2" bw="5" slack="0"/>
<pin id="536" dir="0" index="3" bw="7" slack="0"/>
<pin id="537" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/10 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sext_ln1118_8_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/10 "/>
</bind>
</comp>

<comp id="545" class="1004" name="mul_ln1118_5_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_5/10 "/>
</bind>
</comp>

<comp id="551" class="1004" name="trunc_ln708_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="0" index="1" bw="44" slack="0"/>
<pin id="554" dir="0" index="2" bw="5" slack="0"/>
<pin id="555" dir="0" index="3" bw="7" slack="0"/>
<pin id="556" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/10 "/>
</bind>
</comp>

<comp id="561" class="1004" name="add_ln703_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="0" index="1" bw="32" slack="1"/>
<pin id="564" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/11 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln703_6_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="0" index="1" bw="32" slack="1"/>
<pin id="569" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_6/11 "/>
</bind>
</comp>

<comp id="574" class="1005" name="v157_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="0"/>
<pin id="576" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="v157 "/>
</bind>
</comp>

<comp id="579" class="1005" name="sub_ln203_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="12" slack="1"/>
<pin id="581" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="587" class="1005" name="add_ln255_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="7" slack="0"/>
<pin id="589" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln255 "/>
</bind>
</comp>

<comp id="595" class="1005" name="v161_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="0"/>
<pin id="597" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="v161 "/>
</bind>
</comp>

<comp id="600" class="1005" name="sub_ln203_11_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="12" slack="1"/>
<pin id="602" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203_11 "/>
</bind>
</comp>

<comp id="608" class="1005" name="add_ln263_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="7" slack="0"/>
<pin id="610" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln263 "/>
</bind>
</comp>

<comp id="616" class="1005" name="h2_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="0"/>
<pin id="618" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h2 "/>
</bind>
</comp>

<comp id="621" class="1005" name="sub_ln281_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="12" slack="1"/>
<pin id="623" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln281 "/>
</bind>
</comp>

<comp id="629" class="1005" name="add_ln272_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="7" slack="0"/>
<pin id="631" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln272 "/>
</bind>
</comp>

<comp id="634" class="1005" name="sext_ln281_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="3"/>
<pin id="636" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln281 "/>
</bind>
</comp>

<comp id="640" class="1005" name="k_proj_V_0_addr_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="1"/>
<pin id="642" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_proj_V_0_addr "/>
</bind>
</comp>

<comp id="645" class="1005" name="q_proj_V_0_addr_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="11" slack="1"/>
<pin id="647" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="q_proj_V_0_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="v151_V_addr_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="10" slack="1"/>
<pin id="652" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v151_V_addr "/>
</bind>
</comp>

<comp id="655" class="1005" name="v152_V_addr_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="10" slack="1"/>
<pin id="657" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v152_V_addr "/>
</bind>
</comp>

<comp id="660" class="1005" name="rotated_q_0_V_addr_1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="11" slack="1"/>
<pin id="662" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="rotated_q_0_V_addr_1 "/>
</bind>
</comp>

<comp id="665" class="1005" name="rotated_k_0_V_addr_1_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="11" slack="1"/>
<pin id="667" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="rotated_k_0_V_addr_1 "/>
</bind>
</comp>

<comp id="670" class="1005" name="q_proj_V_0_load_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="q_proj_V_0_load "/>
</bind>
</comp>

<comp id="675" class="1005" name="v151_V_load_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v151_V_load "/>
</bind>
</comp>

<comp id="680" class="1005" name="rotated_q_0_V_load_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rotated_q_0_V_load "/>
</bind>
</comp>

<comp id="685" class="1005" name="v152_V_load_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v152_V_load "/>
</bind>
</comp>

<comp id="690" class="1005" name="k_proj_V_0_load_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_proj_V_0_load "/>
</bind>
</comp>

<comp id="695" class="1005" name="rotated_k_0_V_load_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rotated_k_0_V_load "/>
</bind>
</comp>

<comp id="700" class="1005" name="trunc_ln_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="705" class="1005" name="trunc_ln708_s_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="710" class="1005" name="trunc_ln708_1_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="715" class="1005" name="trunc_ln708_2_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="36" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="38" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="103" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="110" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="124" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="154"><net_src comp="117" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="96" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="130" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="162" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="169" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="235"><net_src comp="14" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="8" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="10" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="192" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="192" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="22" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="192" pin="4"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="192" pin="4"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="280" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="203" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="30" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="203" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="203" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="322" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="336"><net_src comp="214" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="16" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="214" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="22" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="24" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="214" pin="4"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="26" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="28" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="214" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="14" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="344" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="225" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="30" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="225" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="34" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="225" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="400"><net_src comp="236" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="16" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="236" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="22" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="24" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="236" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="26" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="28" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="236" pin="4"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="14" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="416" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="408" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="247" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="30" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="247" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="34" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="247" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="247" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="454" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="466"><net_src comp="459" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="471"><net_src comp="446" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="50" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="489"><net_src comp="482" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="479" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="497"><net_src comp="54" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="56" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="58" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="511"><net_src comp="504" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="501" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="519"><net_src comp="54" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="507" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="56" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="522"><net_src comp="58" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="530"><net_src comp="482" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="538"><net_src comp="54" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="526" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="540"><net_src comp="56" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="541"><net_src comp="58" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="549"><net_src comp="504" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="557"><net_src comp="54" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="545" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="56" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="560"><net_src comp="58" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="565"><net_src comp="561" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="570"><net_src comp="566" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="577"><net_src comp="274" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="582"><net_src comp="300" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="590"><net_src comp="312" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="598"><net_src comp="338" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="603"><net_src comp="364" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="611"><net_src comp="376" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="619"><net_src comp="402" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="624"><net_src comp="428" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="632"><net_src comp="440" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="637"><net_src comp="459" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="643"><net_src comp="96" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="648"><net_src comp="103" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="653"><net_src comp="110" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="658"><net_src comp="117" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="663"><net_src comp="124" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="668"><net_src comp="130" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="673"><net_src comp="136" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="678"><net_src comp="142" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="683"><net_src comp="76" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="688"><net_src comp="149" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="693"><net_src comp="155" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="698"><net_src comp="89" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="703"><net_src comp="491" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="708"><net_src comp="513" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="713"><net_src comp="532" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="718"><net_src comp="551" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="566" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v151_V | {}
	Port: v152_V | {}
	Port: v153_0_V | {11 }
	Port: v154_0_V | {11 }
	Port: q_proj_V_0 | {}
	Port: k_proj_V_0 | {}
 - Input state : 
	Port: apply_rotary_pos_emb : v151_V | {8 9 }
	Port: apply_rotary_pos_emb : v152_V | {8 9 }
	Port: apply_rotary_pos_emb : q_proj_V_0 | {4 6 8 9 }
	Port: apply_rotary_pos_emb : k_proj_V_0 | {4 6 8 9 }
  - Chain level:
	State 1
	State 2
		icmp_ln253 : 1
		v157 : 1
		br_ln253 : 2
		tmp_s : 1
		tmp_43 : 1
		zext_ln203 : 2
		sub_ln203 : 3
	State 3
		icmp_ln255 : 1
		add_ln255 : 1
		br_ln255 : 2
		zext_ln203_27 : 1
		add_ln203 : 2
		sext_ln203 : 3
		rotated_q_0_V_addr : 4
		store_ln256 : 5
	State 4
		icmp_ln261 : 1
		v161 : 1
		br_ln261 : 2
		tmp_44 : 1
		tmp_45 : 1
		zext_ln203_26 : 2
		sub_ln203_11 : 3
	State 5
		icmp_ln263 : 1
		add_ln263 : 1
		br_ln263 : 2
		zext_ln203_28 : 1
		add_ln203_14 : 2
		sext_ln203_8 : 3
		rotated_k_0_V_addr : 4
		store_ln264 : 5
	State 6
	State 7
		icmp_ln270 : 1
		h2 : 1
		br_ln270 : 2
		tmp_46 : 1
		tmp_47 : 1
		zext_ln281 : 2
		sub_ln281 : 3
	State 8
		icmp_ln272 : 1
		add_ln272 : 1
		br_ln272 : 2
		zext_ln281_1 : 1
		zext_ln281_2 : 1
		add_ln281 : 2
		sext_ln281 : 3
		k_proj_V_0_addr : 4
		q_proj_V_0_addr : 4
		add_ln274 : 2
		zext_ln274 : 3
		v151_V_addr : 4
		v152_V_addr : 4
		rotated_q_0_V_addr_1 : 4
		rotated_k_0_V_addr_1 : 4
		q_proj_V_0_load : 5
		v151_V_load : 5
		rotated_q_0_V_load : 5
		v152_V_load : 5
		k_proj_V_0_load : 5
		rotated_k_0_V_load : 5
	State 9
	State 10
		mul_ln1118 : 1
		trunc_ln : 2
		mul_ln1118_3 : 1
		trunc_ln708_s : 2
		mul_ln1118_4 : 1
		trunc_ln708_1 : 2
		mul_ln1118_5 : 1
		trunc_ln708_2 : 2
	State 11
		store_ln280 : 1
		store_ln288 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|   call   | grp_rotate_half_fu_254 |    0    |  7.076  |   216   |   190   |
|          | grp_rotate_half_fu_261 |    0    |  7.076  |   216   |   190   |
|----------|------------------------|---------|---------|---------|---------|
|          |       v157_fu_274      |    0    |    0    |    0    |    15   |
|          |    add_ln255_fu_312    |    0    |    0    |    0    |    15   |
|          |    add_ln203_fu_322    |    0    |    0    |    0    |    12   |
|          |       v161_fu_338      |    0    |    0    |    0    |    15   |
|          |    add_ln263_fu_376    |    0    |    0    |    0    |    15   |
|    add   |   add_ln203_14_fu_386  |    0    |    0    |    0    |    12   |
|          |        h2_fu_402       |    0    |    0    |    0    |    15   |
|          |    add_ln272_fu_440    |    0    |    0    |    0    |    15   |
|          |    add_ln281_fu_454    |    0    |    0    |    0    |    12   |
|          |    add_ln274_fu_467    |    0    |    0    |    0    |    14   |
|          |    add_ln703_fu_561    |    0    |    0    |    0    |    39   |
|          |   add_ln703_6_fu_566   |    0    |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|---------|
|          |    mul_ln1118_fu_485   |    4    |    0    |    0    |    20   |
|    mul   |   mul_ln1118_3_fu_507  |    4    |    0    |    0    |    20   |
|          |   mul_ln1118_4_fu_526  |    4    |    0    |    0    |    20   |
|          |   mul_ln1118_5_fu_545  |    4    |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|---------|
|          |    icmp_ln253_fu_268   |    0    |    0    |    0    |    11   |
|          |    icmp_ln255_fu_306   |    0    |    0    |    0    |    11   |
|   icmp   |    icmp_ln261_fu_332   |    0    |    0    |    0    |    11   |
|          |    icmp_ln263_fu_370   |    0    |    0    |    0    |    11   |
|          |    icmp_ln270_fu_396   |    0    |    0    |    0    |    11   |
|          |    icmp_ln272_fu_434   |    0    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|---------|
|          |    sub_ln203_fu_300    |    0    |    0    |    0    |    12   |
|    sub   |   sub_ln203_11_fu_364  |    0    |    0    |    0    |    12   |
|          |    sub_ln281_fu_428    |    0    |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_s_fu_280      |    0    |    0    |    0    |    0    |
|          |      tmp_43_fu_288     |    0    |    0    |    0    |    0    |
|bitconcatenate|      tmp_44_fu_344     |    0    |    0    |    0    |    0    |
|          |      tmp_45_fu_352     |    0    |    0    |    0    |    0    |
|          |      tmp_46_fu_408     |    0    |    0    |    0    |    0    |
|          |      tmp_47_fu_416     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    zext_ln203_fu_296   |    0    |    0    |    0    |    0    |
|          |  zext_ln203_27_fu_318  |    0    |    0    |    0    |    0    |
|          |  zext_ln203_26_fu_360  |    0    |    0    |    0    |    0    |
|   zext   |  zext_ln203_28_fu_382  |    0    |    0    |    0    |    0    |
|          |    zext_ln281_fu_424   |    0    |    0    |    0    |    0    |
|          |   zext_ln281_1_fu_446  |    0    |    0    |    0    |    0    |
|          |   zext_ln281_2_fu_450  |    0    |    0    |    0    |    0    |
|          |    zext_ln274_fu_473   |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    sext_ln203_fu_327   |    0    |    0    |    0    |    0    |
|          |   sext_ln203_8_fu_391  |    0    |    0    |    0    |    0    |
|          |    sext_ln281_fu_459   |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_fu_479   |    0    |    0    |    0    |    0    |
|   sext   |  sext_ln1118_4_fu_482  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_5_fu_501  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_6_fu_504  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_7_fu_523  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_8_fu_542  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |     trunc_ln_fu_491    |    0    |    0    |    0    |    0    |
|partselect|  trunc_ln708_s_fu_513  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_1_fu_532  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_2_fu_551  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    16   |  14.152 |   432   |   780   |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|rotated_k_0_V|    4   |    0   |    0   |    0   |
|rotated_q_0_V|    4   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    8   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln255_reg_587     |    7   |
|      add_ln263_reg_608     |    7   |
|      add_ln272_reg_629     |    7   |
|       d2_0_0_reg_243       |    7   |
|        h2_0_reg_232        |    5   |
|         h2_reg_616         |    5   |
|   k_proj_V_0_addr_reg_640  |   11   |
|   k_proj_V_0_load_reg_690  |   32   |
|   q_proj_V_0_addr_reg_645  |   11   |
|   q_proj_V_0_load_reg_670  |   32   |
|rotated_k_0_V_addr_1_reg_665|   11   |
| rotated_k_0_V_load_reg_695 |   32   |
|rotated_q_0_V_addr_1_reg_660|   11   |
| rotated_q_0_V_load_reg_680 |   32   |
|     sext_ln281_reg_634     |   64   |
|    sub_ln203_11_reg_600    |   12   |
|      sub_ln203_reg_579     |   12   |
|      sub_ln281_reg_621     |   12   |
|    trunc_ln708_1_reg_710   |   32   |
|    trunc_ln708_2_reg_715   |   32   |
|    trunc_ln708_s_reg_705   |   32   |
|      trunc_ln_reg_700      |   32   |
|     v151_V_addr_reg_650    |   10   |
|     v151_V_load_reg_675    |   32   |
|     v152_V_addr_reg_655    |   10   |
|     v152_V_load_reg_685    |   32   |
|       v157_0_reg_188       |    5   |
|        v157_reg_574        |    5   |
|      v159_0_0_reg_199      |    7   |
|       v161_0_reg_210       |    5   |
|        v161_reg_595        |    5   |
|      v163_0_0_reg_221      |    7   |
+----------------------------+--------+
|            Total           |   556  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_76 |  p0  |   3  |  11  |   33   ||    15   |
|  grp_access_fu_89 |  p0  |   3  |  11  |   33   ||    15   |
| grp_access_fu_136 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_142 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_149 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_155 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   150  || 10.7055 ||    66   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |   14   |   432  |   780  |    -   |
|   Memory  |    8   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   66   |    -   |
|  Register |    -   |    -   |    -   |   556  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |   16   |   24   |   988  |   846  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
