Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep 24 11:45:54 2024
| Host         : MININT-7LTFL4B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7vx690t-ffg1927
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     93.930        0.000                      0                  358        0.102        0.000                      0                  358        1.100        0.000                       0                   187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_wiz_10m/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0      {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0      {0.000 10.000}       20.000          50.000          
sys_clk_p                 {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_10m/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0           93.930        0.000                      0                  358        0.102        0.000                      0                  358       49.600        0.000                       0                   183  
  clkfbout_clk_wiz_0                                                                                                                                                       18.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_10m/inst/clk_in1
  To Clock:  clk_wiz_10m/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_10m/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_10m/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_wiz_10m/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clk_wiz_10m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_wiz_10m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_wiz_10m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_wiz_10m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_wiz_10m/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       93.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.930ns  (required time - arrival time)
  Source:                 icape2_inst/inst/ICAPE2_CSIB_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.259ns (46.151%)  route 0.302ns (53.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.579ns = ( 97.421 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.311ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.190    -6.109 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -4.646    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.553 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.242    -3.311    icape2_inst/inst/clk
    SLICE_X92Y230        FDRE                                         r  icape2_inst/inst/ICAPE2_CSIB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y230        FDRE (Prop_fdre_C_Q)         0.259    -3.052 r  icape2_inst/inst/ICAPE2_CSIB_reg/Q
                         net (fo=2, routed)           0.302    -2.750    icape2_inst/inst/ICAPE2_CSIB
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AU20                 IBUFDS                       0.000   100.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.986   100.986    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    94.840 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    96.190    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.273 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.148    97.421    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism             -0.740    96.681    
                         clock uncertainty           -0.145    96.537    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -5.356    91.181    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         91.181    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                 93.930    

Slack (MET) :             95.666ns  (required time - arrival time)
  Source:                 icape2_inst/inst/ICAPE2_CSIB_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/CSIB
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.259ns (38.584%)  route 0.412ns (61.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.579ns = ( 97.421 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.311ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.190    -6.109 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -4.646    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.553 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.242    -3.311    icape2_inst/inst/clk
    SLICE_X92Y230        FDRE                                         r  icape2_inst/inst/ICAPE2_CSIB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y230        FDRE (Prop_fdre_C_Q)         0.259    -3.052 r  icape2_inst/inst/ICAPE2_CSIB_reg/Q
                         net (fo=2, routed)           0.412    -2.640    icape2_inst/inst/ICAPE2_CSIB
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CSIB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AU20                 IBUFDS                       0.000   100.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.986   100.986    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    94.840 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    96.190    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.273 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.148    97.421    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism             -0.740    96.681    
                         clock uncertainty           -0.145    96.537    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_CSIB)
                                                     -3.510    93.027    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         93.027    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                 95.666    

Slack (MET) :             96.703ns  (required time - arrival time)
  Source:                 icape2_inst/inst/wrdat_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/I[19]
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.204ns (28.866%)  route 0.503ns (71.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.579ns = ( 97.421 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.310ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.190    -6.109 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -4.646    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.553 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.243    -3.310    icape2_inst/inst/clk
    SLICE_X90Y229        FDRE                                         r  icape2_inst/inst/wrdat_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y229        FDRE (Prop_fdre_C_Q)         0.204    -3.106 r  icape2_inst/inst/wrdat_reg[20]/Q
                         net (fo=1, routed)           0.503    -2.603    icape2_inst/inst/ICAPE2_DATA_I[19]
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/I[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AU20                 IBUFDS                       0.000   100.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.986   100.986    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    94.840 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    96.190    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.273 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.148    97.421    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism             -0.717    96.704    
                         clock uncertainty           -0.145    96.560    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[19])
                                                     -2.460    94.100    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         94.100    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                 96.703    

Slack (MET) :             96.733ns  (required time - arrival time)
  Source:                 icape2_inst/inst/wrdat_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/I[15]
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.204ns (30.148%)  route 0.473ns (69.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.579ns = ( 97.421 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.309ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.190    -6.109 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -4.646    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.553 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.244    -3.309    icape2_inst/inst/clk
    SLICE_X91Y230        FDRE                                         r  icape2_inst/inst/wrdat_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y230        FDRE (Prop_fdre_C_Q)         0.204    -3.105 r  icape2_inst/inst/wrdat_reg[8]/Q
                         net (fo=1, routed)           0.473    -2.632    icape2_inst/inst/ICAPE2_DATA_I[15]
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/I[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AU20                 IBUFDS                       0.000   100.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.986   100.986    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    94.840 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    96.190    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.273 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.148    97.421    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism             -0.717    96.704    
                         clock uncertainty           -0.145    96.560    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[15])
                                                     -2.459    94.101    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         94.101    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                 96.733    

Slack (MET) :             96.764ns  (required time - arrival time)
  Source:                 icape2_inst/inst/wrdat_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/I[18]
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.236ns (37.916%)  route 0.386ns (62.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.579ns = ( 97.421 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.311ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.190    -6.109 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -4.646    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.553 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.242    -3.311    icape2_inst/inst/clk
    SLICE_X92Y230        FDRE                                         r  icape2_inst/inst/wrdat_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y230        FDRE (Prop_fdre_C_Q)         0.236    -3.075 r  icape2_inst/inst/wrdat_reg[21]/Q
                         net (fo=1, routed)           0.386    -2.689    icape2_inst/inst/ICAPE2_DATA_I[18]
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/I[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AU20                 IBUFDS                       0.000   100.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.986   100.986    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    94.840 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    96.190    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.273 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.148    97.421    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism             -0.740    96.681    
                         clock uncertainty           -0.145    96.537    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[18])
                                                     -2.461    94.076    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         94.076    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                 96.764    

Slack (MET) :             96.771ns  (required time - arrival time)
  Source:                 icape2_inst/inst/wrdat_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/I[23]
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.236ns (38.164%)  route 0.382ns (61.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.579ns = ( 97.421 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.311ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.190    -6.109 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -4.646    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.553 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.242    -3.311    icape2_inst/inst/clk
    SLICE_X92Y230        FDRE                                         r  icape2_inst/inst/wrdat_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y230        FDRE (Prop_fdre_C_Q)         0.236    -3.075 r  icape2_inst/inst/wrdat_reg[16]/Q
                         net (fo=1, routed)           0.382    -2.693    icape2_inst/inst/ICAPE2_DATA_I[23]
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/I[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AU20                 IBUFDS                       0.000   100.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.986   100.986    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    94.840 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    96.190    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.273 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.148    97.421    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism             -0.740    96.681    
                         clock uncertainty           -0.145    96.537    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[23])
                                                     -2.458    94.079    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         94.079    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                 96.771    

Slack (MET) :             96.805ns  (required time - arrival time)
  Source:                 icape2_inst/inst/wrdat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/I[0]
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.204ns (33.641%)  route 0.402ns (66.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.579ns = ( 97.421 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.310ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.190    -6.109 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -4.646    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.553 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.243    -3.310    icape2_inst/inst/clk
    SLICE_X91Y229        FDRE                                         r  icape2_inst/inst/wrdat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y229        FDRE (Prop_fdre_C_Q)         0.204    -3.106 r  icape2_inst/inst/wrdat_reg[7]/Q
                         net (fo=1, routed)           0.402    -2.704    icape2_inst/inst/ICAPE2_DATA_I[0]
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/I[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AU20                 IBUFDS                       0.000   100.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.986   100.986    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    94.840 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    96.190    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.273 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.148    97.421    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism             -0.717    96.704    
                         clock uncertainty           -0.145    96.560    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[0])
                                                     -2.458    94.102    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         94.102    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                 96.805    

Slack (MET) :             96.817ns  (required time - arrival time)
  Source:                 icape2_inst/inst/wrdat_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/I[21]
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.204ns (34.355%)  route 0.390ns (65.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.579ns = ( 97.421 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.310ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.190    -6.109 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -4.646    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.553 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.243    -3.310    icape2_inst/inst/clk
    SLICE_X90Y229        FDRE                                         r  icape2_inst/inst/wrdat_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y229        FDRE (Prop_fdre_C_Q)         0.204    -3.106 r  icape2_inst/inst/wrdat_reg[18]/Q
                         net (fo=1, routed)           0.390    -2.716    icape2_inst/inst/ICAPE2_DATA_I[21]
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/I[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AU20                 IBUFDS                       0.000   100.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.986   100.986    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    94.840 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    96.190    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.273 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.148    97.421    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism             -0.717    96.704    
                         clock uncertainty           -0.145    96.560    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[21])
                                                     -2.459    94.101    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         94.101    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                 96.817    

Slack (MET) :             96.822ns  (required time - arrival time)
  Source:                 icape2_inst/inst/wrdat_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/I[29]
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.223ns (33.329%)  route 0.446ns (66.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.579ns = ( 97.421 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.309ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.190    -6.109 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -4.646    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.553 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.244    -3.309    icape2_inst/inst/clk
    SLICE_X90Y230        FDRE                                         r  icape2_inst/inst/wrdat_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y230        FDRE (Prop_fdre_C_Q)         0.223    -3.086 r  icape2_inst/inst/wrdat_reg[26]/Q
                         net (fo=1, routed)           0.446    -2.640    icape2_inst/inst/ICAPE2_DATA_I[29]
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/I[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AU20                 IBUFDS                       0.000   100.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.986   100.986    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    94.840 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    96.190    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.273 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.148    97.421    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism             -0.717    96.704    
                         clock uncertainty           -0.145    96.560    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[29])
                                                     -2.378    94.182    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         94.182    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                 96.822    

Slack (MET) :             96.823ns  (required time - arrival time)
  Source:                 icape2_inst/inst/wrdat_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/I[31]
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.259ns (40.040%)  route 0.388ns (59.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.579ns = ( 97.421 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.311ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.190    -6.109 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -4.646    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.553 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.242    -3.311    icape2_inst/inst/clk
    SLICE_X92Y230        FDRE                                         r  icape2_inst/inst/wrdat_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y230        FDRE (Prop_fdre_C_Q)         0.259    -3.052 r  icape2_inst/inst/wrdat_reg[24]/Q
                         net (fo=1, routed)           0.388    -2.664    icape2_inst/inst/ICAPE2_DATA_I[31]
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/I[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AU20                 IBUFDS                       0.000   100.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.986   100.986    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    94.840 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    96.190    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.273 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.148    97.421    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism             -0.740    96.681    
                         clock uncertainty           -0.145    96.537    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[31])
                                                     -2.378    94.159    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         94.159    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                 96.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u0_led_blink/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.266ns (69.422%)  route 0.117ns (30.578%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.025ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.629    -2.126 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -1.556    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.530 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.631    -0.899    u0_led_blink/clk_out1
    SLICE_X166Y249       FDRE                                         r  u0_led_blink/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y249       FDRE (Prop_fdre_C_Q)         0.118    -0.781 r  u0_led_blink/count_reg[23]/Q
                         net (fo=2, routed)           0.116    -0.665    u0_led_blink/count[23]
    SLICE_X166Y249       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107    -0.558 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.557    u0_led_blink/count0_carry__4_n_0
    SLICE_X166Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.516 r  u0_led_blink/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000    -0.516    u0_led_blink/p_1_in[25]
    SLICE_X166Y250       FDRE                                         r  u0_led_blink/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.063    -2.510 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -1.875    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.845 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.820    -1.025    u0_led_blink/clk_out1
    SLICE_X166Y250       FDRE                                         r  u0_led_blink/count_reg[25]/C
                         clock pessimism              0.315    -0.710    
    SLICE_X166Y250       FDRE (Hold_fdre_C_D)         0.092    -0.618    u0_led_blink/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u0_led_blink/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.278ns (70.351%)  route 0.117ns (29.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.025ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.629    -2.126 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -1.556    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.530 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.631    -0.899    u0_led_blink/clk_out1
    SLICE_X166Y249       FDRE                                         r  u0_led_blink/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y249       FDRE (Prop_fdre_C_Q)         0.118    -0.781 r  u0_led_blink/count_reg[23]/Q
                         net (fo=2, routed)           0.116    -0.665    u0_led_blink/count[23]
    SLICE_X166Y249       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107    -0.558 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.557    u0_led_blink/count0_carry__4_n_0
    SLICE_X166Y250       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053    -0.504 r  u0_led_blink/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000    -0.504    u0_led_blink/p_1_in[27]
    SLICE_X166Y250       FDRE                                         r  u0_led_blink/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.063    -2.510 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -1.875    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.845 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.820    -1.025    u0_led_blink/clk_out1
    SLICE_X166Y250       FDRE                                         r  u0_led_blink/count_reg[27]/C
                         clock pessimism              0.315    -0.710    
    SLICE_X166Y250       FDRE (Hold_fdre_C_D)         0.092    -0.618    u0_led_blink/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u0_led_blink/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.285ns (70.867%)  route 0.117ns (29.133%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.025ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.629    -2.126 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -1.556    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.530 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.631    -0.899    u0_led_blink/clk_out1
    SLICE_X166Y249       FDRE                                         r  u0_led_blink/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y249       FDRE (Prop_fdre_C_Q)         0.118    -0.781 r  u0_led_blink/count_reg[23]/Q
                         net (fo=2, routed)           0.116    -0.665    u0_led_blink/count[23]
    SLICE_X166Y249       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107    -0.558 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.557    u0_led_blink/count0_carry__4_n_0
    SLICE_X166Y250       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.497 r  u0_led_blink/count0_carry__5/O[1]
                         net (fo=1, routed)           0.000    -0.497    u0_led_blink/p_1_in[26]
    SLICE_X166Y250       FDRE                                         r  u0_led_blink/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.063    -2.510 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -1.875    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.845 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.820    -1.025    u0_led_blink/clk_out1
    SLICE_X166Y250       FDRE                                         r  u0_led_blink/count_reg[26]/C
                         clock pessimism              0.315    -0.710    
    SLICE_X166Y250       FDRE (Hold_fdre_C_D)         0.092    -0.618    u0_led_blink/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u0_led_blink/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.365%)  route 0.117ns (28.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.025ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.629    -2.126 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -1.556    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.530 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.631    -0.899    u0_led_blink/clk_out1
    SLICE_X166Y249       FDRE                                         r  u0_led_blink/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y249       FDRE (Prop_fdre_C_Q)         0.118    -0.781 r  u0_led_blink/count_reg[23]/Q
                         net (fo=2, routed)           0.116    -0.665    u0_led_blink/count[23]
    SLICE_X166Y249       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107    -0.558 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.557    u0_led_blink/count0_carry__4_n_0
    SLICE_X166Y250       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067    -0.490 r  u0_led_blink/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000    -0.490    u0_led_blink/p_1_in[28]
    SLICE_X166Y250       FDRE                                         r  u0_led_blink/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.063    -2.510 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -1.875    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.845 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.820    -1.025    u0_led_blink/clk_out1
    SLICE_X166Y250       FDRE                                         r  u0_led_blink/count_reg[28]/C
                         clock pessimism              0.315    -0.710    
    SLICE_X166Y250       FDRE (Hold_fdre_C_D)         0.092    -0.618    u0_led_blink/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u0_led_blink/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.293ns (71.435%)  route 0.117ns (28.565%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.025ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.629    -2.126 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -1.556    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.530 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.631    -0.899    u0_led_blink/clk_out1
    SLICE_X166Y249       FDRE                                         r  u0_led_blink/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y249       FDRE (Prop_fdre_C_Q)         0.118    -0.781 r  u0_led_blink/count_reg[23]/Q
                         net (fo=2, routed)           0.116    -0.665    u0_led_blink/count[23]
    SLICE_X166Y249       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107    -0.558 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.557    u0_led_blink/count0_carry__4_n_0
    SLICE_X166Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.530 r  u0_led_blink/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    -0.530    u0_led_blink/count0_carry__5_n_0
    SLICE_X166Y251       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.489 r  u0_led_blink/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000    -0.489    u0_led_blink/p_1_in[29]
    SLICE_X166Y251       FDRE                                         r  u0_led_blink/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.063    -2.510 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -1.875    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.845 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.820    -1.025    u0_led_blink/clk_out1
    SLICE_X166Y251       FDRE                                         r  u0_led_blink/count_reg[29]/C
                         clock pessimism              0.315    -0.710    
    SLICE_X166Y251       FDRE (Hold_fdre_C_D)         0.092    -0.618    u0_led_blink/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u0_led_blink/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.305ns (72.247%)  route 0.117ns (27.753%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.025ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.629    -2.126 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -1.556    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.530 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.631    -0.899    u0_led_blink/clk_out1
    SLICE_X166Y249       FDRE                                         r  u0_led_blink/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y249       FDRE (Prop_fdre_C_Q)         0.118    -0.781 r  u0_led_blink/count_reg[23]/Q
                         net (fo=2, routed)           0.116    -0.665    u0_led_blink/count[23]
    SLICE_X166Y249       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107    -0.558 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.557    u0_led_blink/count0_carry__4_n_0
    SLICE_X166Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.530 r  u0_led_blink/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    -0.530    u0_led_blink/count0_carry__5_n_0
    SLICE_X166Y251       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053    -0.477 r  u0_led_blink/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000    -0.477    u0_led_blink/p_1_in[31]
    SLICE_X166Y251       FDRE                                         r  u0_led_blink/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.063    -2.510 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -1.875    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.845 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.820    -1.025    u0_led_blink/clk_out1
    SLICE_X166Y251       FDRE                                         r  u0_led_blink/count_reg[31]/C
                         clock pessimism              0.315    -0.710    
    SLICE_X166Y251       FDRE (Hold_fdre_C_D)         0.092    -0.618    u0_led_blink/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.541%)  route 0.115ns (53.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.095ns
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.629    -2.126 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -1.556    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.530 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.553    -0.977    icape2_inst/inst/clk
    SLICE_X90Y231        FDRE                                         r  icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y231        FDRE (Prop_fdre_C_Q)         0.100    -0.877 r  icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d0_reg/Q
                         net (fo=3, routed)           0.115    -0.762    icape2_inst/inst/multiboot_start_d0
    SLICE_X93Y230        FDRE                                         r  icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.063    -2.510 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -1.875    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.845 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.750    -1.095    icape2_inst/inst/clk
    SLICE_X93Y230        FDRE                                         r  icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d1_reg/C
                         clock pessimism              0.147    -0.948    
    SLICE_X93Y230        FDRE (Hold_fdre_C_D)         0.040    -0.908    icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d1_reg
  -------------------------------------------------------------------
                         required time                          0.908    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u0_led_blink/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.312ns (72.700%)  route 0.117ns (27.300%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.025ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.629    -2.126 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -1.556    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.530 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.631    -0.899    u0_led_blink/clk_out1
    SLICE_X166Y249       FDRE                                         r  u0_led_blink/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y249       FDRE (Prop_fdre_C_Q)         0.118    -0.781 r  u0_led_blink/count_reg[23]/Q
                         net (fo=2, routed)           0.116    -0.665    u0_led_blink/count[23]
    SLICE_X166Y249       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107    -0.558 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.557    u0_led_blink/count0_carry__4_n_0
    SLICE_X166Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.530 r  u0_led_blink/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    -0.530    u0_led_blink/count0_carry__5_n_0
    SLICE_X166Y251       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.470 r  u0_led_blink/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000    -0.470    u0_led_blink/p_1_in[30]
    SLICE_X166Y251       FDRE                                         r  u0_led_blink/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.063    -2.510 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -1.875    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.845 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.820    -1.025    u0_led_blink/clk_out1
    SLICE_X166Y251       FDRE                                         r  u0_led_blink/count_reg[30]/C
                         clock pessimism              0.315    -0.710    
    SLICE_X166Y251       FDRE (Hold_fdre_C_D)         0.092    -0.618    u0_led_blink/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 key0/key_s_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.157ns (73.831%)  route 0.056ns (26.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.092ns
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    -0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.629    -2.126 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -1.556    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.530 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.553    -0.977    key0/clk_out1
    SLICE_X90Y231        FDRE                                         r  key0/key_s_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y231        FDRE (Prop_fdre_C_Q)         0.091    -0.886 f  key0/key_s_r_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.830    key0/key_s_r[1]
    SLICE_X90Y231        LUT4 (Prop_lut4_I2_O)        0.066    -0.764 r  key0/key_cap/O
                         net (fo=1, routed)           0.000    -0.764    icape2_inst/inst/icape2_start
    SLICE_X90Y231        FDRE                                         r  icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.063    -2.510 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -1.875    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.845 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.753    -1.092    icape2_inst/inst/clk
    SLICE_X90Y231        FDRE                                         r  icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d0_reg/C
                         clock pessimism              0.115    -0.977    
    SLICE_X90Y231        FDRE (Hold_fdre_C_D)         0.060    -0.917    icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d0_reg
  -------------------------------------------------------------------
                         required time                          0.917    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 icape2_inst/inst/wrdat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/I[6]
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.825%)  route 0.109ns (52.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.056ns
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    -0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.629    -2.126 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -1.556    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.530 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.553    -0.977    icape2_inst/inst/clk
    SLICE_X90Y231        FDRE                                         r  icape2_inst/inst/wrdat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y231        FDRE (Prop_fdre_C_Q)         0.100    -0.877 r  icape2_inst/inst/wrdat_reg[1]/Q
                         net (fo=1, routed)           0.109    -0.768    icape2_inst/inst/ICAPE2_DATA_I[6]
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/I[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.063    -2.510 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -1.875    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.845 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.789    -1.056    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism              0.127    -0.929    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_I[6])
                                                      0.000    -0.929    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          0.929    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     ICAPE2/CLK          n/a            10.000        100.000     90.000     ICAP_X0Y1        icape2_inst/inst/ICAPE2_inst/CLK
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y16   clk_wiz_10m/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y5  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X93Y230    icape2_inst/inst/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X92Y229    icape2_inst/inst/state_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X91Y229    icape2_inst/inst/state_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X90Y230    icape2_inst/inst/wrdat_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X90Y229    icape2_inst/inst/wrdat_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X92Y230    icape2_inst/inst/wrdat_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X90Y229    icape2_inst/inst/wrdat_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y5  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X93Y230    icape2_inst/inst/state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X93Y230    icape2_inst/inst/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X92Y229    icape2_inst/inst/state_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X92Y229    icape2_inst/inst/state_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X91Y229    icape2_inst/inst/state_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X91Y229    icape2_inst/inst/state_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X90Y230    icape2_inst/inst/wrdat_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X90Y230    icape2_inst/inst/wrdat_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X90Y229    icape2_inst/inst/wrdat_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X90Y229    icape2_inst/inst/wrdat_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X92Y230    icape2_inst/inst/ICAPE2_CSIB_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X92Y230    icape2_inst/inst/ICAPE2_CSIB_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X90Y231    icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X90Y231    icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X93Y230    icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X93Y230    icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d1_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         50.000      49.650     SLICE_X92Y230    icape2_inst/inst/state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         50.000      49.650     SLICE_X92Y230    icape2_inst/inst/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X93Y230    icape2_inst/inst/state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X93Y230    icape2_inst/inst/state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_10m/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         20.000      18.591     BUFGCTRL_X0Y17   clk_wiz_10m/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y5  clk_wiz_10m/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y5  clk_wiz_10m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y5  clk_wiz_10m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y5  clk_wiz_10m/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 icape2_inst/inst/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.415ns  (logic 2.597ns (40.480%)  route 3.818ns (59.520%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.190    -6.109 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -4.646    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.553 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.241    -3.312    icape2_inst/inst/clk
    SLICE_X92Y229        FDRE                                         r  icape2_inst/inst/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y229        FDRE (Prop_fdre_C_Q)         0.259    -3.053 r  icape2_inst/inst/state_reg[8]/Q
                         net (fo=9, routed)           0.499    -2.554    icape2_inst/inst/state[8]
    SLICE_X90Y229        LUT5 (Prop_lut5_I4_O)        0.049    -2.505 r  icape2_inst/inst/busy_INST_0_i_2/O
                         net (fo=5, routed)           0.190    -2.315    icape2_inst/inst/busy_INST_0_i_2_n_0
    SLICE_X91Y230        LUT4 (Prop_lut4_I3_O)        0.136    -2.179 r  icape2_inst/inst/busy_INST_0_i_1/O
                         net (fo=4, routed)           0.248    -1.931    icape2_inst/inst/busy_INST_0_i_1_n_0
    SLICE_X91Y230        LUT3 (Prop_lut3_I2_O)        0.043    -1.888 r  icape2_inst/inst/busy_INST_0/O
                         net (fo=1, routed)           2.881     0.993    busy_OBUF
    AV25                 OBUF (Prop_obuf_I_O)         2.110     3.103 r  busy_OBUF_inst/O
                         net (fo=0)                   0.000     3.103    busy
    AV25                                                              r  busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.546ns (65.743%)  route 0.805ns (34.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.063    -2.510 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -1.875    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.845 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.800    -1.045    u1_uart_top/uart_tx_u/clk_out1
    SLICE_X49Y277        FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y277        FDRE (Prop_fdre_C_Q)         0.113    -0.932 r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.805    -0.127    lopt
    AN23                 OBUF (Prop_obuf_I_O)         1.433     1.306 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.306    uart_tx
    AN23                                                              r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0_led_blink/led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.471ns (73.970%)  route 0.518ns (26.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.063    -2.510 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -1.875    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.845 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.820    -1.025    u0_led_blink/clk_out1
    SLICE_X169Y251       FDRE                                         r  u0_led_blink/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y251       FDRE (Prop_fdre_C_Q)         0.124    -0.901 r  u0_led_blink/led_reg/Q
                         net (fo=2, routed)           0.518    -0.383    led_OBUF
    AK19                 OBUF (Prop_obuf_I_O)         1.347     0.964 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     0.964    led
    AK19                                                              r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0_led_blink/led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.114ns  (logic 2.081ns (66.833%)  route 1.033ns (33.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -5.160 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    -3.810    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.727 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.214    -2.513    u0_led_blink/clk_out1
    SLICE_X169Y251       FDRE                                         r  u0_led_blink/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y251       FDRE (Prop_fdre_C_Q)         0.178    -2.335 r  u0_led_blink/led_reg/Q
                         net (fo=2, routed)           1.033    -1.302    led_OBUF
    AK19                 OBUF (Prop_obuf_I_O)         1.903     0.601 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     0.601    led
    AK19                                                              r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.295ns (68.144%)  route 0.605ns (31.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.629    -2.126 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -1.556    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.530 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.594    -0.936    u1_uart_top/uart_tx_u/clk_out1
    SLICE_X49Y277        FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y277        FDRE (Prop_fdre_C_Q)         0.091    -0.845 r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.605    -0.240    lopt
    AN23                 OBUF (Prop_obuf_I_O)         1.204     0.964 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     0.964    uart_tx
    AN23                                                              r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icape2_inst/inst/state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            busy
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.037ns  (logic 1.330ns (43.789%)  route 1.707ns (56.211%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.629    -2.126 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -1.556    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.530 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.551    -0.979    icape2_inst/inst/clk
    SLICE_X91Y229        FDRE                                         r  icape2_inst/inst/state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y229        FDRE (Prop_fdre_C_Q)         0.100    -0.879 r  icape2_inst/inst/state_reg[9]/Q
                         net (fo=11, routed)          0.308    -0.571    icape2_inst/inst/state[9]
    SLICE_X91Y230        LUT3 (Prop_lut3_I1_O)        0.028    -0.543 r  icape2_inst/inst/busy_INST_0/O
                         net (fo=1, routed)           1.399     0.856    busy_OBUF
    AV25                 OBUF (Prop_obuf_I_O)         1.202     2.058 r  busy_OBUF_inst/O
                         net (fo=0)                   0.000     2.058    busy
    AV25                                                              r  busy (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_10m/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_10m/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.475ns  (logic 0.030ns (2.034%)  route 1.445ns (97.966%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    AU20                 IBUFDS                       0.000    10.000 f  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.553    10.553    clk_wiz_10m/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.063     7.490 f  clk_wiz_10m/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.635     8.125    clk_wiz_10m/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     8.155 f  clk_wiz_10m/inst/clkf_buf/O
                         net (fo=1, routed)           0.810     8.965    clk_wiz_10m/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV                                   f  clk_wiz_10m/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_10m/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_10m/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.694ns  (logic 0.083ns (3.081%)  route 2.611ns (96.919%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_wiz_10m/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.146    -5.160 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.350    -3.810    clk_wiz_10m/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -3.727 r  clk_wiz_10m/inst/clkf_buf/O
                         net (fo=1, routed)           1.261    -2.466    clk_wiz_10m/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV                                   r  clk_wiz_10m/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key[0]
                            (input port)
  Destination:            key0/key_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.452ns  (logic 0.712ns (16.001%)  route 3.740ns (83.999%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK33                                              0.000     0.000 f  key[0] (IN)
                         net (fo=0)                   0.000     0.000    key[0]
    AK33                 IBUF (Prop_ibuf_I_O)         0.669     0.669 f  key_IBUF[0]_inst/O
                         net (fo=2, routed)           3.740     4.409    key0/key_IBUF[0]
    SLICE_X90Y231        LUT4 (Prop_lut4_I1_O)        0.043     4.452 r  key0/key_s[1]_i_1/O
                         net (fo=1, routed)           0.000     4.452    key0/key_s[1]_i_1_n_0
    SLICE_X90Y231        FDRE                                         r  key0/key_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -5.160 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    -3.810    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.727 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.113    -2.614    key0/clk_out1
    SLICE_X90Y231        FDRE                                         r  key0/key_s_reg[1]/C

Slack:                    inf
  Source:                 key[0]
                            (input port)
  Destination:            key0/key_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.450ns  (logic 0.712ns (16.007%)  route 3.738ns (83.993%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK33                                              0.000     0.000 r  key[0] (IN)
                         net (fo=0)                   0.000     0.000    key[0]
    AK33                 IBUF (Prop_ibuf_I_O)         0.669     0.669 r  key_IBUF[0]_inst/O
                         net (fo=2, routed)           3.738     4.407    key0/key_IBUF[0]
    SLICE_X90Y231        LUT4 (Prop_lut4_I0_O)        0.043     4.450 r  key0/key_s[0]_i_1/O
                         net (fo=1, routed)           0.000     4.450    key0/key_s[0]_i_1_n_0
    SLICE_X90Y231        FDRE                                         r  key0/key_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -5.160 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    -3.810    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.727 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         1.113    -2.614    key0/clk_out1
    SLICE_X90Y231        FDRE                                         r  key0/key_s_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key[0]
                            (input port)
  Destination:            key0/key_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.270ns  (logic 0.204ns (8.969%)  route 2.067ns (91.031%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK33                                              0.000     0.000 f  key[0] (IN)
                         net (fo=0)                   0.000     0.000    key[0]
    AK33                 IBUF (Prop_ibuf_I_O)         0.176     0.176 f  key_IBUF[0]_inst/O
                         net (fo=2, routed)           2.067     2.242    key0/key_IBUF[0]
    SLICE_X90Y231        LUT4 (Prop_lut4_I1_O)        0.028     2.270 r  key0/key_s[1]_i_1/O
                         net (fo=1, routed)           0.000     2.270    key0/key_s[1]_i_1_n_0
    SLICE_X90Y231        FDRE                                         r  key0/key_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.063    -2.510 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -1.875    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.845 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.753    -1.092    key0/clk_out1
    SLICE_X90Y231        FDRE                                         r  key0/key_s_reg[1]/C

Slack:                    inf
  Source:                 key[0]
                            (input port)
  Destination:            key0/key_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.272ns  (logic 0.204ns (8.963%)  route 2.068ns (91.037%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK33                                              0.000     0.000 r  key[0] (IN)
                         net (fo=0)                   0.000     0.000    key[0]
    AK33                 IBUF (Prop_ibuf_I_O)         0.176     0.176 r  key_IBUF[0]_inst/O
                         net (fo=2, routed)           2.068     2.244    key0/key_IBUF[0]
    SLICE_X90Y231        LUT4 (Prop_lut4_I0_O)        0.028     2.272 r  key0/key_s[0]_i_1/O
                         net (fo=1, routed)           0.000     2.272    key0/key_s[0]_i_1_n_0
    SLICE_X90Y231        FDRE                                         r  key0/key_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU20                 IBUFDS                       0.000     0.000 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_wiz_10m/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.063    -2.510 r  clk_wiz_10m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -1.875    clk_wiz_10m/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.845 r  clk_wiz_10m/inst/clkout1_buf/O
                         net (fo=181, routed)         0.753    -1.092    key0/clk_out1
    SLICE_X90Y231        FDRE                                         r  key0/key_s_reg[0]/C





