Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 39a7487a5a984f1c86fb433075c11d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_slave_func_impl xil_defaultlib.cfg_tb_slave -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'slave' remains a black box since it has no binding entity [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sim_1/imports/Desktop/tb_slave.vhd:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture tb of entity xil_defaultlib.tb_slave [tb_slave]
Built simulation snapshot cfg_tb_slave_func_impl
