
==============================================================================
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.2) on 2021-10-14-04:41:01
   Version:                2.12.427
   Kernels:                xilLz4Unpacker, xilLz4Compress, xilLz4Packer, xilLz4P2PDecompress
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          645559b7-74e4-fd53-822c-bef25ac173f9
   UUID (IINTF):           cf21a4fc8a7202d80393d25a2c6be95f
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u2
   Name:                   gen3x4_xdma_gc_2
   Version:                202110.1
   Generated Version:      Vivado 2021.1 (SW Build: 3247384)
   Created:                Mon Aug 23 19:11:19 2021
   FPGA Device:            xcku15p
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:u2:1.0
   Board Part:             xilinx.com:u2:part0:1.0
   Platform VBNV:          xilinx_u2_gen3x4_xdma_gc_2_202110_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 223 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x100000000
   Bank Used:    Yes

   Name:         plram
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x4100000000
   Address Size: 0x8000
   Bank Used:    No
==============================================================================
Kernel: xilLz4Unpacker

Definition
----------
   Signature: xilLz4Unpacker (void* in, void* unpacker_block_info, void* unpacker_chunk_info, unsigned int block_size_in_kb, unsigned int first_chunk, unsigned int total_no_cu, unsigned int num_blocks)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x54
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        xilLz4Unpacker_1
   Base Address: 0x1840000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            bank0 (MEM_DDR4)

   Argument:          unpacker_block_info
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            bank0 (MEM_DDR4)

   Argument:          unpacker_chunk_info
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            bank0 (MEM_DDR4)

   Argument:          block_size_in_kb
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          first_chunk
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          total_no_cu
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_blocks
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: xilLz4Compress

Definition
----------
   Signature: xilLz4Compress (void* in, void* out, void* compressd_size, void* in_block_size, unsigned int block_size_in_kb, unsigned int input_size)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x50
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        xilLz4Compress_1
   Base Address: 0x1810000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          compressd_size
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            bank0 (MEM_DDR4)

   Argument:          in_block_size
   Register Offset:   0x34
   Port:              M_AXI_GMEM1
   Memory:            bank0 (MEM_DDR4)

   Argument:          block_size_in_kb
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          input_size
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: xilLz4Packer

Definition
----------
   Signature: xilLz4Packer (void* in, void* out, void* head_prev_blk, void* compressd_size, void* in_block_size, void* encoded_size, void* orig_input_data, unsigned int head_res_size, unsigned int offset, unsigned int block_size_in_kb, unsigned int no_blocks, unsigned int tail_bytes)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x8C
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        xilLz4Packer_1
   Base Address: 0x1830000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          head_prev_blk
   Register Offset:   0x28
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          compressd_size
   Register Offset:   0x34
   Port:              M_AXI_GMEM1
   Memory:            bank0 (MEM_DDR4)

   Argument:          in_block_size
   Register Offset:   0x40
   Port:              M_AXI_GMEM1
   Memory:            bank0 (MEM_DDR4)

   Argument:          encoded_size
   Register Offset:   0x4C
   Port:              M_AXI_GMEM1
   Memory:            bank0 (MEM_DDR4)

   Argument:          orig_input_data
   Register Offset:   0x58
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          head_res_size
   Register Offset:   0x64
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          offset
   Register Offset:   0x6C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          block_size_in_kb
   Register Offset:   0x74
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          no_blocks
   Register Offset:   0x7C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          tail_bytes
   Register Offset:   0x84
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: xilLz4P2PDecompress

Definition
----------
   Signature: xilLz4P2PDecompress (void* in, void* out, void* decompress_block_info, void* decompress_chunk_info, unsigned int block_size_in_kb, unsigned int compute_unit, unsigned int total_no_cu, unsigned int num_blocks)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x60
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        xilLz4P2PDecompress_1
   Base Address: 0x1820000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            bank0 (MEM_DDR4)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            bank0 (MEM_DDR4)

   Argument:          decompress_block_info
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            bank0 (MEM_DDR4)

   Argument:          decompress_chunk_info
   Register Offset:   0x34
   Port:              M_AXI_GMEM
   Memory:            bank0 (MEM_DDR4)

   Argument:          block_size_in_kb
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          compute_unit
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          total_no_cu
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_blocks
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.2 - 2021-10-14-04:41:01 (SW BUILD: 3363252)
   Command Line:  v++ --config /mnt/smartssd/kernel/compression.ini --connectivity.nk xilLz4Compress:1 --connectivity.nk xilLz4Packer:1 --connectivity.nk xilLz4P2PDecompress:1 --connectivity.nk xilLz4Unpacker:1 --include /mnt/smartssd/kernel/include/ --input_files xf_compress.xo --input_files xf_packer.xo --input_files xf_uncompress.xo --input_files xf_unpacker.xo --kernel_frequency 250 --link --optimize 0 --output compression.xclbin --platform /opt/xilinx/xrt/../platforms/xilinx_u2_gen3x4_xdma_gc_2_202110_1/xilinx_u2_gen3x4_xdma_gc_2_202110_1.xpfm --report_level 0 --target hw 
   Options:       --config /mnt/smartssd/kernel/compression.ini
                  --connectivity.nk xilLz4Compress:1
                  --connectivity.nk xilLz4Packer:1
                  --connectivity.nk xilLz4P2PDecompress:1
                  --connectivity.nk xilLz4Unpacker:1
                  --include /mnt/smartssd/kernel/include/
                  --input_files xf_compress.xo
                  --input_files xf_packer.xo
                  --input_files xf_uncompress.xo
                  --input_files xf_unpacker.xo
                  --kernel_frequency 250
                  --link
                  --optimize 0
                  --output compression.xclbin
                  --platform /opt/xilinx/xrt/../platforms/xilinx_u2_gen3x4_xdma_gc_2_202110_1/xilinx_u2_gen3x4_xdma_gc_2_202110_1.xpfm
                  --report_level 0
                  --target hw 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
