{"Source Block": ["hdl/library/axi_ad9434/axi_ad9434_if.v@147:185@HdlStmFor", "  // output assignment for adc clock (1:4 of the sampling clock)\n  assign  adc_clk = adc_div_clk;\n\n  // data interface\n  generate\n  for (l_inst = 0; l_inst <= 11; l_inst = l_inst + 1) begin : g_adc_if\n    ad_serdes_in #(\n      .DEVICE_TYPE(PCORE_DEVTYPE),\n      .IODELAY_CTRL(0),\n      .IODELAY_GROUP(PCORE_IODELAY_GROUP),\n      .IF_TYPE(SDR),\n      .PARALLEL_WIDTH(4))\n    i_adc_data (\n      .rst(adc_rst),\n      .clk(adc_clk_in),\n      .div_clk(adc_div_clk),\n      .data_s0(adc_data[(3*12)+l_inst]),\n      .data_s1(adc_data[(2*12)+l_inst]),\n      .data_s2(adc_data[(1*12)+l_inst]),\n      .data_s3(adc_data[(0*12)+l_inst]),\n      .data_s4(),\n      .data_s5(),\n      .data_s6(),\n      .data_s7(),\n      .data_in_p(adc_data_in_p[l_inst]),\n      .data_in_n(adc_data_in_n[l_inst]),\n      .up_clk (up_clk),\n      .up_dld (up_adc_dld[l_inst]),\n      .up_dwdata (up_adc_dwdata[((l_inst*5)+4):(l_inst*5)]),\n      .up_drdata (up_adc_drdata[((l_inst*5)+4):(l_inst*5)]),\n      .delay_clk(delay_clk),\n      .delay_rst(delay_rst),\n      .delay_locked());\n    end\n  endgenerate\n\n  // over-range interface\n  ad_serdes_in #(\n    .DEVICE_TYPE(PCORE_DEVTYPE),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[154, "      .DEVICE_TYPE(PCORE_DEVTYPE),\n"], [156, "      .IODELAY_GROUP(PCORE_IODELAY_GROUP),\n"], [157, "      .IF_TYPE(SDR),\n"], [158, "      .PARALLEL_WIDTH(4))\n"]], "Add": [[154, "      .DEVICE_TYPE(DEVICE_TYPE),\n"], [158, "      .IODELAY_GROUP(IO_DELAY_GROUP),\n"], [158, "      .DDR_OR_SDR_N(SDR),\n"], [158, "      .DATA_WIDTH(4))\n"]]}}