# ğŸš€ A Custom VLSI Cell Library

This repository contains a compact VLSI cell library designed for educational and experimental purposes. It includes full schematics, simulations, and layouts for basic digital logic gates and components.

## ğŸ›  Tools Used

- **Cadence Virtuoso** â€“ for schematic capture and layout design  
- **Cadence Spectre** â€“ for circuit simulation  
- **Calibre (Mentor Graphics)** â€“ for DRC and LVS verification

## ğŸ“ Contents

- âœ… **Schematic Designs**
  - NAND, NOR, AND, OR, XOR, Inverter
  - Transmission Gate (TG)
  - 2x1 Multiplexer (MUX)
![image](https://github.com/user-attachments/assets/01771b97-0288-4564-9d1b-9ad0c2d81d80)


- ğŸ§ª **Simulation Results**
- ![image](https://github.com/user-attachments/assets/b97d05c9-6695-4bfc-a7c4-01b3e91726ff)
  - Waveform verification for all logic components

- ğŸ§± **Layout & Verification**
  - Custom layouts optimized for area efficiency
    ![image](https://github.com/user-attachments/assets/f41e0f29-2a6b-4203-bd0e-2f25e7d50f5b)
  - DRC (Design Rule Check) passed
    ![image](https://github.com/user-attachments/assets/26d3a2dc-6855-498a-b1e4-8670c8cfbe20)
  - LVS (Layout vs. Schematic) clean
    ![image](https://github.com/user-attachments/assets/5e083447-ff75-44e8-bc8b-10386f19ee71)

## âš™ï¸ Design Features

- Tapless layout techniques to prevent latch-up
- Multi-finger shared source/drain transistors for compact design and reduced routing complexity

## ğŸ“ Layout Area

3.175Î¼m Ã— 2.145Î¼m = 6.810375
