#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr  4 23:09:27 2024
# Process ID: 1264
# Current directory: S:/Downloads/Testing/Real_Time_Video_Filter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40672 S:\Downloads\Testing\Real_Time_Video_Filter\Real_Time_Video_Filter.xpr
# Log file: S:/Downloads/Testing/Real_Time_Video_Filter/vivado.log
# Journal file: S:/Downloads/Testing/Real_Time_Video_Filter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project S:/Downloads/Testing/Real_Time_Video_Filter/Real_Time_Video_Filter.xpr
INFO: [Project 1-313] Project file moved from 'S:/Documents/GitHub/Real_Time_Video_Filter' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/Downloads/Testing/Real_Time_Video_Filter/Real_Time_Video_Filter.ip_user_files'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'S:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 998.621 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {S:/Downloads/Testing/Real_Time_Video_Filter/Real_Time_Video_Filter.srcs/sources_1/bd/Real_Time_Video_Filter/Real_Time_Video_Filter.bd}
Reading block design file <S:/Downloads/Testing/Real_Time_Video_Filter/Real_Time_Video_Filter.srcs/sources_1/bd/Real_Time_Video_Filter/Real_Time_Video_Filter.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- ShakeebZacky:user:RGB_to_RGBX:1.0 - RGB_to_RGBX_0
Adding component instance block -- Andrew_Ha:user:RGBX_AXI_Stream:1.0 - RGBX_AXI_Stream_0
Adding component instance block -- xilinx.com:module_ref:ov7670_capture:1.0 - ov7670_capture_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- user.org:user:vga_controller:1.0 - vga_controller_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M_1
Adding component instance block -- xilinx.com:module_ref:ov7670_controller:1.0 - ov7670_controller_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Successfully read diagram <Real_Time_Video_Filter> from block design file <S:/Downloads/Testing/Real_Time_Video_Filter/Real_Time_Video_Filter.srcs/sources_1/bd/Real_Time_Video_Filter/Real_Time_Video_Filter.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 998.621 ; gain = 0.000
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
set_property offset 0x11000000 [get_bd_addr_segs {axi_vdma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property offset 0x12000000 [get_bd_addr_segs {vga_controller_0/M_AXI/SEG_processing_system7_0_HP2_DDR_LOWOCM}]
startgroup
set_property -dict [list CONFIG.image_buffer2_baseaddr {0x180E9001} CONFIG.image_buffer1_baseaddr {0x12000000}] [get_bd_cells vga_controller_0]
endgroup
save_bd_design
Wrote  : <S:\Downloads\Testing\Real_Time_Video_Filter\Real_Time_Video_Filter.srcs\sources_1\bd\Real_Time_Video_Filter\Real_Time_Video_Filter.bd> 
Wrote  : <S:/Downloads/Testing/Real_Time_Video_Filter/Real_Time_Video_Filter.srcs/sources_1/bd/Real_Time_Video_Filter/ui/bd_78f81c8d.ui> 
reset_run synth_1
reset_run Real_Time_Video_Filter_vga_controller_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP2(0) and /vga_controller_0/M_AXI(5)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP2(0) and /vga_controller_0/M_AXI(5)
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/clk have been updated from connected ip, but BD cell '/vga_controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </vga_controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/pixel_clk have been updated from connected ip, but BD cell '/vga_controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </vga_controller_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/vga_controller_0/fifo_rst
/vga_controller_0/switch_buffer
/ov7670_controller_0/resend

Wrote  : <S:\Downloads\Testing\Real_Time_Video_Filter\Real_Time_Video_Filter.srcs\sources_1\bd\Real_Time_Video_Filter\Real_Time_Video_Filter.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to pin: '/vga_controller_0/M_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_RID'(3) to pin: '/processing_system7_0/S_AXI_HP2_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_BID'(3) to pin: '/processing_system7_0/S_AXI_HP2_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to pin: '/vga_controller_0/M_AXI_ARID'(3) - Only lower order bits will be connected.
VHDL Output written to : s:/Downloads/Testing/Real_Time_Video_Filter/Real_Time_Video_Filter.gen/sources_1/bd/Real_Time_Video_Filter/synth/Real_Time_Video_Filter.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to pin: '/vga_controller_0/M_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_RID'(3) to pin: '/processing_system7_0/S_AXI_HP2_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_BID'(3) to pin: '/processing_system7_0/S_AXI_HP2_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to pin: '/vga_controller_0/M_AXI_ARID'(3) - Only lower order bits will be connected.
VHDL Output written to : s:/Downloads/Testing/Real_Time_Video_Filter/Real_Time_Video_Filter.gen/sources_1/bd/Real_Time_Video_Filter/sim/Real_Time_Video_Filter.vhd
VHDL Output written to : s:/Downloads/Testing/Real_Time_Video_Filter/Real_Time_Video_Filter.gen/sources_1/bd/Real_Time_Video_Filter/hdl/Real_Time_Video_Filter_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_controller_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 's:/Downloads/Testing/Real_Time_Video_Filter/Real_Time_Video_Filter.gen/sources_1/bd/Real_Time_Video_Filter/ip/Real_Time_Video_Filter_auto_pc_0/Real_Time_Video_Filter_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 's:/Downloads/Testing/Real_Time_Video_Filter/Real_Time_Video_Filter.gen/sources_1/bd/Real_Time_Video_Filter/ip/Real_Time_Video_Filter_auto_pc_1/Real_Time_Video_Filter_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file s:/Downloads/Testing/Real_Time_Video_Filter/Real_Time_Video_Filter.gen/sources_1/bd/Real_Time_Video_Filter/hw_handoff/Real_Time_Video_Filter.hwh
Generated Block Design Tcl file s:/Downloads/Testing/Real_Time_Video_Filter/Real_Time_Video_Filter.gen/sources_1/bd/Real_Time_Video_Filter/hw_handoff/Real_Time_Video_Filter_bd.tcl
Generated Hardware Definition File s:/Downloads/Testing/Real_Time_Video_Filter/Real_Time_Video_Filter.gen/sources_1/bd/Real_Time_Video_Filter/synth/Real_Time_Video_Filter.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP Real_Time_Video_Filter_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP Real_Time_Video_Filter_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP Real_Time_Video_Filter_vga_controller_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Real_Time_Video_Filter_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 16.529 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Real_Time_Video_Filter_auto_pc_1, cache-ID = fa36317bf2da8287; cache size = 16.529 MB.
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See S:/Downloads/Testing/Real_Time_Video_Filter/vivado_pid1264.debug)
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 23:17:19 2024...
