module mux2to1_tb;
reg a, b, s;
wire y;
mux2to1 sp(y, a, b, s);
initial 
begin
  $dumpfile("mux2to1.vcd");
  $dumpvars(0, mux2to1_tb);
a = 0; b = 0; s = 0; #1;
a = 0; b = 1; s = 0; #1;
a = 1; b = 0; s = 0; #1;
a = 1; b = 1; s = 0; #1;
a = 0; b = 0; s = 1; #1;
a = 0; b = 1; s = 1; #1;
a = 1; b = 0; s = 1; #1;
a = 1; b = 1; s = 1; #1;

$finish;
end
endmodule
