Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jan 21 11:41:00 2024
| Host         : Tolgahan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       2           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/xup_clk_divider_0/inst/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.767        0.000                      0                   55        0.484        0.000                      0                   55        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.767        0.000                      0                   55        0.484        0.000                      0                   55        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.484ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.704ns (15.767%)  route 3.761ns (84.233%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 13.655 - 10.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.845     4.303    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y44          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     4.759 r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/Q
                         net (fo=2, routed)           1.945     6.704    design_1_i/xup_clk_divider_0/inst/count_reg[17]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124     6.828 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.789     7.617    design_1_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X0Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.741 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=28, routed)          1.027     8.768    design_1_i/xup_clk_divider_0/inst/clear
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.267    13.655    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[0]/C
                         clock pessimism              0.344    13.999    
                         clock uncertainty           -0.035    13.964    
    SLICE_X1Y40          FDRE (Setup_fdre_C_R)       -0.429    13.535    design_1_i/xup_clk_divider_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.704ns (15.767%)  route 3.761ns (84.233%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 13.655 - 10.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.845     4.303    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y44          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     4.759 r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/Q
                         net (fo=2, routed)           1.945     6.704    design_1_i/xup_clk_divider_0/inst/count_reg[17]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124     6.828 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.789     7.617    design_1_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X0Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.741 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=28, routed)          1.027     8.768    design_1_i/xup_clk_divider_0/inst/clear
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.267    13.655    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
                         clock pessimism              0.344    13.999    
                         clock uncertainty           -0.035    13.964    
    SLICE_X1Y40          FDRE (Setup_fdre_C_R)       -0.429    13.535    design_1_i/xup_clk_divider_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.704ns (15.767%)  route 3.761ns (84.233%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 13.655 - 10.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.845     4.303    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y44          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     4.759 r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/Q
                         net (fo=2, routed)           1.945     6.704    design_1_i/xup_clk_divider_0/inst/count_reg[17]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124     6.828 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.789     7.617    design_1_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X0Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.741 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=28, routed)          1.027     8.768    design_1_i/xup_clk_divider_0/inst/clear
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.267    13.655    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[2]/C
                         clock pessimism              0.344    13.999    
                         clock uncertainty           -0.035    13.964    
    SLICE_X1Y40          FDRE (Setup_fdre_C_R)       -0.429    13.535    design_1_i/xup_clk_divider_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.704ns (15.767%)  route 3.761ns (84.233%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 13.655 - 10.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.845     4.303    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y44          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     4.759 r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/Q
                         net (fo=2, routed)           1.945     6.704    design_1_i/xup_clk_divider_0/inst/count_reg[17]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124     6.828 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.789     7.617    design_1_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X0Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.741 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=28, routed)          1.027     8.768    design_1_i/xup_clk_divider_0/inst/clear
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.267    13.655    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[3]/C
                         clock pessimism              0.344    13.999    
                         clock uncertainty           -0.035    13.964    
    SLICE_X1Y40          FDRE (Setup_fdre_C_R)       -0.429    13.535    design_1_i/xup_clk_divider_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.704ns (15.942%)  route 3.712ns (84.058%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns = ( 13.839 - 10.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.845     4.303    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y44          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     4.759 r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/Q
                         net (fo=2, routed)           1.945     6.704    design_1_i/xup_clk_divider_0/inst/count_reg[17]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124     6.828 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.789     7.617    design_1_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X0Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.741 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=28, routed)          0.978     8.719    design_1_i/xup_clk_divider_0/inst/clear
    SLICE_X1Y41          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.451    13.839    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y41          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[4]/C
                         clock pessimism              0.375    14.214    
                         clock uncertainty           -0.035    14.179    
    SLICE_X1Y41          FDRE (Setup_fdre_C_R)       -0.429    13.750    design_1_i/xup_clk_divider_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.750    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.704ns (15.942%)  route 3.712ns (84.058%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns = ( 13.839 - 10.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.845     4.303    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y44          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     4.759 r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/Q
                         net (fo=2, routed)           1.945     6.704    design_1_i/xup_clk_divider_0/inst/count_reg[17]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124     6.828 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.789     7.617    design_1_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X0Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.741 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=28, routed)          0.978     8.719    design_1_i/xup_clk_divider_0/inst/clear
    SLICE_X1Y41          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.451    13.839    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y41          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[5]/C
                         clock pessimism              0.375    14.214    
                         clock uncertainty           -0.035    14.179    
    SLICE_X1Y41          FDRE (Setup_fdre_C_R)       -0.429    13.750    design_1_i/xup_clk_divider_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.750    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.704ns (15.942%)  route 3.712ns (84.058%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns = ( 13.839 - 10.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.845     4.303    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y44          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     4.759 r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/Q
                         net (fo=2, routed)           1.945     6.704    design_1_i/xup_clk_divider_0/inst/count_reg[17]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124     6.828 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.789     7.617    design_1_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X0Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.741 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=28, routed)          0.978     8.719    design_1_i/xup_clk_divider_0/inst/clear
    SLICE_X1Y41          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.451    13.839    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y41          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/C
                         clock pessimism              0.375    14.214    
                         clock uncertainty           -0.035    14.179    
    SLICE_X1Y41          FDRE (Setup_fdre_C_R)       -0.429    13.750    design_1_i/xup_clk_divider_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.750    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.704ns (15.942%)  route 3.712ns (84.058%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns = ( 13.839 - 10.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.845     4.303    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y44          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     4.759 r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/Q
                         net (fo=2, routed)           1.945     6.704    design_1_i/xup_clk_divider_0/inst/count_reg[17]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124     6.828 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.789     7.617    design_1_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X0Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.741 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=28, routed)          0.978     8.719    design_1_i/xup_clk_divider_0/inst/clear
    SLICE_X1Y41          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.451    13.839    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y41          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[7]/C
                         clock pessimism              0.375    14.214    
                         clock uncertainty           -0.035    14.179    
    SLICE_X1Y41          FDRE (Setup_fdre_C_R)       -0.429    13.750    design_1_i/xup_clk_divider_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.750    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.704ns (15.471%)  route 3.846ns (84.529%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 14.082 - 10.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.845     4.303    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y44          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     4.759 r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/Q
                         net (fo=2, routed)           1.945     6.704    design_1_i/xup_clk_divider_0/inst/count_reg[17]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124     6.828 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.789     7.617    design_1_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X0Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.741 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=28, routed)          1.112     8.853    design_1_i/xup_clk_divider_0/inst/clear
    SLICE_X1Y45          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.694    14.082    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y45          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[20]/C
                         clock pessimism              0.444    14.527    
                         clock uncertainty           -0.035    14.491    
    SLICE_X1Y45          FDRE (Setup_fdre_C_R)       -0.429    14.062    design_1_i/xup_clk_divider_0/inst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.062    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.704ns (15.471%)  route 3.846ns (84.529%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 14.082 - 10.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.845     4.303    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y44          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     4.759 r  design_1_i/xup_clk_divider_0/inst/count_reg[17]/Q
                         net (fo=2, routed)           1.945     6.704    design_1_i/xup_clk_divider_0/inst/count_reg[17]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124     6.828 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.789     7.617    design_1_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X0Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.741 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=28, routed)          1.112     8.853    design_1_i/xup_clk_divider_0/inst/clear
    SLICE_X1Y45          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.694    14.082    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y45          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[21]/C
                         clock pessimism              0.444    14.527    
                         clock uncertainty           -0.035    14.491    
    SLICE_X1Y45          FDRE (Setup_fdre_C_R)       -0.429    14.062    design_1_i/xup_clk_divider_0/inst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.062    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.395ns (51.181%)  route 0.377ns (48.819%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.159     1.385    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.377     1.903    design_1_i/xup_clk_divider_0/inst/count_reg[1]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     2.103 r  design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.103    design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.157 r  design_1_i/xup_clk_divider_0/inst/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.157    design_1_i/xup_clk_divider_0/inst/count_reg[4]_i_1_n_7
    SLICE_X1Y41          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.470     1.884    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y41          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[4]/C
                         clock pessimism             -0.316     1.568    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.105     1.673    design_1_i/xup_clk_divider_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.406ns (51.867%)  route 0.377ns (48.133%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.159     1.385    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.377     1.903    design_1_i/xup_clk_divider_0/inst/count_reg[1]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     2.103 r  design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.103    design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.168 r  design_1_i/xup_clk_divider_0/inst/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.168    design_1_i/xup_clk_divider_0/inst/count_reg[4]_i_1_n_5
    SLICE_X1Y41          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.470     1.884    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y41          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/C
                         clock pessimism             -0.316     1.568    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.105     1.673    design_1_i/xup_clk_divider_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.551ns (59.390%)  route 0.377ns (40.610%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.159     1.385    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.377     1.903    design_1_i/xup_clk_divider_0/inst/count_reg[1]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     2.103 r  design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.103    design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.142 r  design_1_i/xup_clk_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.142    design_1_i/xup_clk_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.181 r  design_1_i/xup_clk_divider_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.181    design_1_i/xup_clk_divider_0/inst/count_reg[8]_i_1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.220 r  design_1_i/xup_clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.220    design_1_i/xup_clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.259 r  design_1_i/xup_clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.259    design_1_i/xup_clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.313 r  design_1_i/xup_clk_divider_0/inst/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.313    design_1_i/xup_clk_divider_0/inst/count_reg[20]_i_1_n_7
    SLICE_X1Y45          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.597     2.011    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y45          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[20]/C
                         clock pessimism             -0.316     1.696    
    SLICE_X1Y45          FDRE (Hold_fdre_C_D)         0.105     1.801    design_1_i/xup_clk_divider_0/inst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.431ns (53.357%)  route 0.377ns (46.643%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.159     1.385    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.377     1.903    design_1_i/xup_clk_divider_0/inst/count_reg[1]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     2.103 r  design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.103    design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.193 r  design_1_i/xup_clk_divider_0/inst/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.193    design_1_i/xup_clk_divider_0/inst/count_reg[4]_i_1_n_6
    SLICE_X1Y41          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.470     1.884    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y41          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[5]/C
                         clock pessimism             -0.316     1.568    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.105     1.673    design_1_i/xup_clk_divider_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.431ns (53.357%)  route 0.377ns (46.643%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.159     1.385    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.377     1.903    design_1_i/xup_clk_divider_0/inst/count_reg[1]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     2.103 r  design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.103    design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.193 r  design_1_i/xup_clk_divider_0/inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.193    design_1_i/xup_clk_divider_0/inst/count_reg[4]_i_1_n_4
    SLICE_X1Y41          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.470     1.884    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y41          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[7]/C
                         clock pessimism             -0.316     1.568    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.105     1.673    design_1_i/xup_clk_divider_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.251ns (39.983%)  route 0.377ns (60.017%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.159     1.385    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.377     1.903    design_1_i/xup_clk_divider_0/inst/count_reg[1]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.013 r  design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.013    design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2_n_6
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.329     1.743    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
                         clock pessimism             -0.358     1.385    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.105     1.490    design_1_i/xup_clk_divider_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.562ns (59.866%)  route 0.377ns (40.134%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.159     1.385    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.377     1.903    design_1_i/xup_clk_divider_0/inst/count_reg[1]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     2.103 r  design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.103    design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.142 r  design_1_i/xup_clk_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.142    design_1_i/xup_clk_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.181 r  design_1_i/xup_clk_divider_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.181    design_1_i/xup_clk_divider_0/inst/count_reg[8]_i_1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.220 r  design_1_i/xup_clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.220    design_1_i/xup_clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.259 r  design_1_i/xup_clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.259    design_1_i/xup_clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.324 r  design_1_i/xup_clk_divider_0/inst/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.324    design_1_i/xup_clk_divider_0/inst/count_reg[20]_i_1_n_5
    SLICE_X1Y45          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.597     2.011    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y45          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[22]/C
                         clock pessimism             -0.316     1.696    
    SLICE_X1Y45          FDRE (Hold_fdre_C_D)         0.105     1.801    design_1_i/xup_clk_divider_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.473ns (55.662%)  route 0.377ns (44.338%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.159     1.385    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.377     1.903    design_1_i/xup_clk_divider_0/inst/count_reg[1]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     2.103 r  design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.103    design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.142 r  design_1_i/xup_clk_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.142    design_1_i/xup_clk_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.181 r  design_1_i/xup_clk_divider_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.181    design_1_i/xup_clk_divider_0/inst/count_reg[8]_i_1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.235 r  design_1_i/xup_clk_divider_0/inst/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.235    design_1_i/xup_clk_divider_0/inst/count_reg[12]_i_1_n_7
    SLICE_X1Y43          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.497     1.911    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y43          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[12]/C
                         clock pessimism             -0.316     1.596    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.105     1.701    design_1_i/xup_clk_divider_0/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.484ns (56.229%)  route 0.377ns (43.771%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.159     1.385    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.377     1.903    design_1_i/xup_clk_divider_0/inst/count_reg[1]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     2.103 r  design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.103    design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.142 r  design_1_i/xup_clk_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.142    design_1_i/xup_clk_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.181 r  design_1_i/xup_clk_divider_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.181    design_1_i/xup_clk_divider_0/inst/count_reg[8]_i_1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.246 r  design_1_i/xup_clk_divider_0/inst/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.246    design_1_i/xup_clk_divider_0/inst/count_reg[12]_i_1_n_5
    SLICE_X1Y43          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.497     1.911    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y43          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[14]/C
                         clock pessimism             -0.316     1.596    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.105     1.701    design_1_i/xup_clk_divider_0/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.587ns (60.907%)  route 0.377ns (39.093%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.159     1.385    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y40          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.377     1.903    design_1_i/xup_clk_divider_0/inst/count_reg[1]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     2.103 r  design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.103    design_1_i/xup_clk_divider_0/inst/count_reg[0]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.142 r  design_1_i/xup_clk_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.142    design_1_i/xup_clk_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.181 r  design_1_i/xup_clk_divider_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.181    design_1_i/xup_clk_divider_0/inst/count_reg[8]_i_1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.220 r  design_1_i/xup_clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.220    design_1_i/xup_clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.259 r  design_1_i/xup_clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.259    design_1_i/xup_clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.349 r  design_1_i/xup_clk_divider_0/inst/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.349    design_1_i/xup_clk_divider_0/inst/count_reg[20]_i_1_n_6
    SLICE_X1Y45          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.597     2.011    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X1Y45          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[21]/C
                         clock pessimism             -0.316     1.696    
    SLICE_X1Y45          FDRE (Hold_fdre_C_D)         0.105     1.801    design_1_i/xup_clk_divider_0/inst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.548    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43  design_1_i/xup_clk_divider_0/inst/clkout_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y40  design_1_i/xup_clk_divider_0/inst/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y42  design_1_i/xup_clk_divider_0/inst/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y42  design_1_i/xup_clk_divider_0/inst/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y43  design_1_i/xup_clk_divider_0/inst/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y43  design_1_i/xup_clk_divider_0/inst/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y43  design_1_i/xup_clk_divider_0/inst/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y43  design_1_i/xup_clk_divider_0/inst/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y44  design_1_i/xup_clk_divider_0/inst/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y44  design_1_i/xup_clk_divider_0/inst/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43  design_1_i/xup_clk_divider_0/inst/clkout_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43  design_1_i/xup_clk_divider_0/inst/clkout_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40  design_1_i/xup_clk_divider_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40  design_1_i/xup_clk_divider_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42  design_1_i/xup_clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42  design_1_i/xup_clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42  design_1_i/xup_clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42  design_1_i/xup_clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43  design_1_i/xup_clk_divider_0/inst/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43  design_1_i/xup_clk_divider_0/inst/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43  design_1_i/xup_clk_divider_0/inst/clkout_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43  design_1_i/xup_clk_divider_0/inst/clkout_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40  design_1_i/xup_clk_divider_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40  design_1_i/xup_clk_divider_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42  design_1_i/xup_clk_divider_0/inst/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42  design_1_i/xup_clk_divider_0/inst/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42  design_1_i/xup_clk_divider_0/inst/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42  design_1_i/xup_clk_divider_0/inst/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43  design_1_i/xup_clk_divider_0/inst/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43  design_1_i/xup_clk_divider_0/inst/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X
                            (input port)
  Destination:            Z
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.455ns  (logic 5.066ns (53.581%)  route 4.389ns (46.419%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  X (IN)
                         net (fo=0)                   0.000     0.000    X
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  X_IBUF_inst/O
                         net (fo=4, routed)           2.077     3.518    design_1_i/xup_and2_0/b
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124     3.642 r  design_1_i/xup_and2_0/y_INST_0/O
                         net (fo=1, routed)           2.313     5.954    Z_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501     9.455 r  Z_OBUF_inst/O
                         net (fo=0)                   0.000     9.455    Z
    U19                                                               r  Z (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X
                            (input port)
  Destination:            led_X
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.303ns  (logic 4.946ns (67.723%)  route 2.357ns (32.277%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  X (IN)
                         net (fo=0)                   0.000     0.000    X
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  X_IBUF_inst/O
                         net (fo=4, routed)           2.357     3.799    led_X_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.303 r  led_X_OBUF_inst/O
                         net (fo=0)                   0.000     7.303    led_X
    U16                                                               r  led_X (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X
                            (input port)
  Destination:            design_1_i/S/inst/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.792ns  (logic 1.565ns (41.280%)  route 2.227ns (58.720%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  X (IN)
                         net (fo=0)                   0.000     0.000    X
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  X_IBUF_inst/O
                         net (fo=4, routed)           2.227     3.668    design_1_i/xup_and2_1/a
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     3.792 r  design_1_i/xup_and2_1/y_INST_0/O
                         net (fo=1, routed)           0.000     3.792    design_1_i/S/inst/d
    SLICE_X0Y40          FDRE                                         r  design_1_i/S/inst/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X
                            (input port)
  Destination:            design_1_i/U/inst/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.784ns  (logic 1.565ns (41.366%)  route 2.219ns (58.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  X (IN)
                         net (fo=0)                   0.000     0.000    X
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  X_IBUF_inst/O
                         net (fo=4, routed)           2.219     3.660    design_1_i/xup_inv_0/a
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.124     3.784 r  design_1_i/xup_inv_0/y_INST_0/O
                         net (fo=1, routed)           0.000     3.784    design_1_i/U/inst/lopt
    SLICE_X0Y40          FDRE                                         r  design_1_i/U/inst/q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/U/inst/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/S/inst/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.708%)  route 0.221ns (54.292%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  design_1_i/U/inst/q_reg/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/U/inst/q_reg/Q
                         net (fo=1, routed)           0.221     0.362    design_1_i/xup_and2_1/b
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.045     0.407 r  design_1_i/xup_and2_1/y_INST_0/O
                         net (fo=1, routed)           0.000     0.407    design_1_i/S/inst/d
    SLICE_X0Y40          FDRE                                         r  design_1_i/S/inst/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X
                            (input port)
  Destination:            design_1_i/U/inst/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.187ns  (logic 0.255ns (21.438%)  route 0.933ns (78.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  X (IN)
                         net (fo=0)                   0.000     0.000    X
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  X_IBUF_inst/O
                         net (fo=4, routed)           0.933     1.142    design_1_i/xup_inv_0/a
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.045     1.187 r  design_1_i/xup_inv_0/y_INST_0/O
                         net (fo=1, routed)           0.000     1.187    design_1_i/U/inst/lopt
    SLICE_X0Y40          FDRE                                         r  design_1_i/U/inst/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X
                            (input port)
  Destination:            led_X
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.415ns (68.854%)  route 0.640ns (31.146%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  X (IN)
                         net (fo=0)                   0.000     0.000    X
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  X_IBUF_inst/O
                         net (fo=4, routed)           0.640     0.850    led_X_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.056 r  led_X_OBUF_inst/O
                         net (fo=0)                   0.000     2.056    led_X
    U16                                                               r  led_X (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/S/inst/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Z
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.388ns (64.140%)  route 0.776ns (35.860%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  design_1_i/S/inst/q_reg/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/S/inst/q_reg/Q
                         net (fo=1, routed)           0.155     0.296    design_1_i/xup_and2_0/a
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.045     0.341 r  design_1_i/xup_and2_0/y_INST_0/O
                         net (fo=1, routed)           0.622     0.962    Z_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.164 r  Z_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    Z
    U19                                                               r  Z (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/xup_clk_divider_0/inst/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.168ns  (logic 3.986ns (64.623%)  route 2.182ns (35.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.924     4.383    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X0Y43          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456     4.839 r  design_1_i/xup_clk_divider_0/inst/clkout_reg/Q
                         net (fo=4, routed)           2.182     7.021    led_clk_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530    10.550 r  led_clk_OBUF_inst/O
                         net (fo=0)                   0.000    10.550    led_clk
    E19                                                               r  led_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/xup_clk_divider_0/inst/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.372ns (70.574%)  route 0.572ns (29.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.310     1.537    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X0Y43          FDRE                                         r  design_1_i/xup_clk_divider_0/inst/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  design_1_i/xup_clk_divider_0/inst/clkout_reg/Q
                         net (fo=4, routed)           0.572     2.250    led_clk_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.480 r  led_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.480    led_clk
    E19                                                               r  led_clk (OUT)
  -------------------------------------------------------------------    -------------------





