# This file is Copyright (c) 2018-2019 Florent Kermarrec <florent@enjoy-digital.fr>
# License: BSD

{
    # General ------------------------------------------------------------------
    "cpu":        "vexriscv", # Type of CPU used for init/calib (vexriscv, lm32)
    "speedgrade": -2,         # FPGA speedgrade
    "memtype":    "DDR4",     # DRAM type

    # PHY ----------------------------------------------------------------------
    "cmd_delay":       0,             # Command additional delay (in taps)
    "cmd_latency":     1,             # Command additional latency
    "sdram_module":    "EDY4016A", # SDRAM modules of the board or SO-DIMM
    "sdram_module_nb": 4,             # Number of byte groups
    "sdram_rank_nb":   1,             # Number of ranks
    "sdram_phy":       "USPDDRPHY",      # Type of FPGA PHY

    # Electrical ---------------------------------------------------------------
    #"rtt_nom": "60ohm", # Nominal termination
    #"rtt_wr":  "60ohm", # Write termination
    #"ron":     "34ohm", # Output driver impedance

    # Frequency ----------------------------------------------------------------
    "input_clk_freq":   125e6, # Input clock frequency
    "sys_clk_freq":     125e6, # System clock frequency (DDR_clk = 4 x sys_clk)
    "iodelay_clk_freq": 500e6, # IODELAYs reference clock frequency

    # Core ---------------------------------------------------------------------
    "cmd_buffer_depth": 16,    # Depth of the command buffer

    # User Ports ---------------------------------------------------------------
    "user_ports": {
        "native_0" : {
            "type": "native",
        },
    },

    # CSR Port -----------------------------------------------------------------
    "csr_expose": "False", # Expose CSR bus as I/Os
    "csr_align" : 32,      # CSR alignment
}
