Verilog hardware desciption code for implementing a stopwatch on an FPGA with output to a 7 segment display.
Please refer to Assignment3.docx for details on implementation.
