# Synopsys Constraint Checker(syntax only), version mapact, Build 2172R, built Oct 30 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sat Nov 17 05:10:51 2018


##### DESIGN INFO #######################################################

Top View:                "Reindeer"
Constraint File(s):      "C:\PulseRain\Reindeer\synth\Microsemi\creative\designer\Reindeer\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start            Requested     Requested     Clock        Clock                   Clock
Clock            Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------
Reindeer|clk     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     2329 
=======================================================================================
