{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708818144994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708818144994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 18:42:24 2024 " "Processing started: Sat Feb 24 18:42:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708818144994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1708818144994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1708818144994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1708818146541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1708818146541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ripple_carry_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818167634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818167634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file and_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_vals " "Found entity 1: and_vals" {  } { { "and_vals.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/and_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818167643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818167643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file or_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_vals " "Found entity 1: or_vals" {  } { { "or_vals.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/or_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818167675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818167675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818167690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818167690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818167711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818167711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818167729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818167729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818167741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818167741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_val.v 1 1 " "Found 1 design units, including 1 entities, in source file not_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_val " "Found entity 1: not_val" {  } { { "not_val.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/not_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818167755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818167755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_val.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_val " "Found entity 1: negate_val" {  } { { "negate_val.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/negate_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818167786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818167786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818167809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818167809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818167834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818167834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_pair_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_pair_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_pair_mul " "Found entity 1: booth_pair_mul" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818167849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818167849 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide divide.v " "Entity \"divide\" obtained from \"divide.v\" instead of from Quartus Prime megafunction library" {  } { { "divide.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/divide.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1708818167866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide.v 1 1 " "Found 1 design units, including 1 entities, in source file divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "divide.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/divide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818167866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818167866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818167881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818167881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818167897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818167897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_reg " "Found entity 1: MDR_reg" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818167930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818167930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/reg_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818167953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818167953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818167960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818167960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_substract_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_substract_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_substract_tb " "Found entity 1: add_substract_tb" {  } { { "add_substract_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/add_substract_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818167992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818167992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/and_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818168007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818168007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/or_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818168030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818168030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "mul_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818168054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818168054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "div_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/div_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818168070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818168070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_tb " "Found entity 1: sll_tb" {  } { { "sll_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/sll_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818168086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818168086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slr_tb " "Found entity 1: slr_tb" {  } { { "slr_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/slr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818168103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818168103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slra_tb " "Found entity 1: slra_tb" {  } { { "slra_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/slra_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818168119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818168119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/rol_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818168134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818168134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708818168138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708818168138 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin datapath_tb.v(19) " "Verilog HDL Implicit Net warning at datapath_tb.v(19): created implicit net for \"Zhighin\"" {  } { { "datapath_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/datapath_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708818168150 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPC datapath_tb.v(19) " "Verilog HDL Implicit Net warning at datapath_tb.v(19): created implicit net for \"InPC\"" {  } { { "datapath_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/datapath_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708818168150 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ror_tb " "Elaborating entity \"ror_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1708818168278 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MARin ror_tb.v(6) " "Verilog HDL or VHDL warning at ror_tb.v(6): object \"MARin\" assigned a value but never read" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1708818168278 "|ror_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zin ror_tb.v(6) " "Verilog HDL or VHDL warning at ror_tb.v(6): object \"Zin\" assigned a value but never read" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1708818168278 "|ror_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCin ror_tb.v(6) " "Verilog HDL or VHDL warning at ror_tb.v(6): object \"PCin\" assigned a value but never read" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1708818168278 "|ror_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IRin ror_tb.v(6) " "Verilog HDL or VHDL warning at ror_tb.v(6): object \"IRin\" assigned a value but never read" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1708818168278 "|ror_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AND ror_tb.v(6) " "Verilog HDL or VHDL warning at ror_tb.v(6): object \"AND\" assigned a value but never read" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1708818168278 "|ror_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "Clock ror_tb.v(27) " "Verilog HDL warning at ror_tb.v(27): assignments to Clock create a combinational loop" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 27 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1708818168278 "|ror_tb"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ror_tb.v(31) " "Verilog HDL Case Statement information at ror_tb.v(31): all case item expressions in this case statement are onehot" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 31 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCout ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"PCout\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zhighout ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"Zhighout\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zlowout ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"Zlowout\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRout ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"MDRout\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIOut ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"HIOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOout ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"LOout\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "InPortout ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"InPortout\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yout ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"Yout\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0out ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R0out\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1out ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R1out\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R2out ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R2out\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R3out ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R3out\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R4out ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R4out\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R5out ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R5out\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R6out ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R6out\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R7out ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R7out\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R8out ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R8out\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R9out ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R9out\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R10out ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R10out\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R11out ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R11out\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R12out ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R12out\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R13out ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R13out\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R14out ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R14out\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R15out ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R15out\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRin ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"MDRin\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yin ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"Yin\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "InPC ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"InPC\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"Read\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIin ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"HIin\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "InPortin ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"InPortin\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Loin ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"Loin\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZHighin ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"ZHighin\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zlowin ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"Zlowin\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0in ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R0in\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1in ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R1in\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R2in ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R2in\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R3in ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R3in\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R4in ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R4in\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R5in ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R5in\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R6in ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R6in\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R7in ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R7in\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R8in ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R8in\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R9in ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R9in\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R10in ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R10in\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R11in ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R11in\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R12in ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R12in\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R13in ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R13in\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R14in ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R14in\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R15in ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"R15in\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"clear\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mdatain ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"Mdatain\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op ror_tb.v(42) " "Verilog HDL Always Construct warning at ror_tb.v(42): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] ror_tb.v(42) " "Inferred latch for \"op\[0\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] ror_tb.v(42) " "Inferred latch for \"op\[1\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] ror_tb.v(42) " "Inferred latch for \"op\[2\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] ror_tb.v(42) " "Inferred latch for \"op\[3\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[4\] ror_tb.v(42) " "Inferred latch for \"op\[4\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[0\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[0\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[1\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[1\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[2\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[2\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[3\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[3\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[4\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[4\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[5\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[5\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[6\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[6\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[7\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[7\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[8\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[8\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[9\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[9\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[10\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[10\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[11\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[11\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[12\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[12\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[13\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[13\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[14\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[14\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[15\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[15\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[16\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[16\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[17\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[17\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[18\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[18\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[19\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[19\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[20\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[20\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[21\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[21\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[22\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[22\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168293 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[23\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[23\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168308 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[24\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[24\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168308 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[25\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[25\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168308 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[26\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[26\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168308 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[27\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[27\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[28\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[28\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[29\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[29\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[30\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[30\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[31\] ror_tb.v(42) " "Inferred latch for \"Mdatain\[31\]\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear ror_tb.v(42) " "Inferred latch for \"clear\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15in ror_tb.v(42) " "Inferred latch for \"R15in\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14in ror_tb.v(42) " "Inferred latch for \"R14in\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13in ror_tb.v(42) " "Inferred latch for \"R13in\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12in ror_tb.v(42) " "Inferred latch for \"R12in\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11in ror_tb.v(42) " "Inferred latch for \"R11in\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10in ror_tb.v(42) " "Inferred latch for \"R10in\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9in ror_tb.v(42) " "Inferred latch for \"R9in\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8in ror_tb.v(42) " "Inferred latch for \"R8in\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7in ror_tb.v(42) " "Inferred latch for \"R7in\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6in ror_tb.v(42) " "Inferred latch for \"R6in\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5in ror_tb.v(42) " "Inferred latch for \"R5in\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4in ror_tb.v(42) " "Inferred latch for \"R4in\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in ror_tb.v(42) " "Inferred latch for \"R3in\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in ror_tb.v(42) " "Inferred latch for \"R2in\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in ror_tb.v(42) " "Inferred latch for \"R1in\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0in ror_tb.v(42) " "Inferred latch for \"R0in\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlowin ror_tb.v(42) " "Inferred latch for \"Zlowin\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZHighin ror_tb.v(42) " "Inferred latch for \"ZHighin\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loin ror_tb.v(42) " "Inferred latch for \"Loin\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InPortin ror_tb.v(42) " "Inferred latch for \"InPortin\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIin ror_tb.v(42) " "Inferred latch for \"HIin\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read ror_tb.v(42) " "Inferred latch for \"Read\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InPC ror_tb.v(42) " "Inferred latch for \"InPC\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin ror_tb.v(42) " "Inferred latch for \"Yin\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin ror_tb.v(42) " "Inferred latch for \"MDRin\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15out ror_tb.v(42) " "Inferred latch for \"R15out\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14out ror_tb.v(42) " "Inferred latch for \"R14out\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13out ror_tb.v(42) " "Inferred latch for \"R13out\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12out ror_tb.v(42) " "Inferred latch for \"R12out\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11out ror_tb.v(42) " "Inferred latch for \"R11out\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10out ror_tb.v(42) " "Inferred latch for \"R10out\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9out ror_tb.v(42) " "Inferred latch for \"R9out\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8out ror_tb.v(42) " "Inferred latch for \"R8out\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7out ror_tb.v(42) " "Inferred latch for \"R7out\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6out ror_tb.v(42) " "Inferred latch for \"R6out\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5out ror_tb.v(42) " "Inferred latch for \"R5out\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4out ror_tb.v(42) " "Inferred latch for \"R4out\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out ror_tb.v(42) " "Inferred latch for \"R3out\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out ror_tb.v(42) " "Inferred latch for \"R2out\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1out ror_tb.v(42) " "Inferred latch for \"R1out\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0out ror_tb.v(42) " "Inferred latch for \"R0out\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yout ror_tb.v(42) " "Inferred latch for \"Yout\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InPortout ror_tb.v(42) " "Inferred latch for \"InPortout\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOout ror_tb.v(42) " "Inferred latch for \"LOout\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIOut ror_tb.v(42) " "Inferred latch for \"HIOut\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout ror_tb.v(42) " "Inferred latch for \"MDRout\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlowout ror_tb.v(42) " "Inferred latch for \"Zlowout\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zhighout ror_tb.v(42) " "Inferred latch for \"Zhighout\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout ror_tb.v(42) " "Inferred latch for \"PCout\" at ror_tb.v(42)" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168309 "|ror_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:DUT " "Elaborating entity \"data_path\" for hierarchy \"data_path:DUT\"" {  } { { "ror_tb.v" "DUT" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708818168371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32 data_path:DUT\|reg_32:R0 " "Elaborating entity \"reg_32\" for hierarchy \"data_path:DUT\|reg_32:R0\"" {  } { { "data_path.v" "R0" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/data_path.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708818168388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_reg data_path:DUT\|MDR_reg:MDR " "Elaborating entity \"MDR_reg\" for hierarchy \"data_path:DUT\|MDR_reg:MDR\"" {  } { { "data_path.v" "MDR" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/data_path.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708818168467 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear MDR_reg.v(10) " "Verilog HDL Always Construct warning at MDR_reg.v(10): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable MDR_reg.v(13) " "Verilog HDL Always Construct warning at MDR_reg.v(13): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read MDR_reg.v(16) " "Verilog HDL Always Construct warning at MDR_reg.v(16): variable \"read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Mdatain MDR_reg.v(17) " "Verilog HDL Always Construct warning at MDR_reg.v(17): variable \"Mdatain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxOut MDR_reg.v(19) " "Verilog HDL Always Construct warning at MDR_reg.v(19): variable \"BusMuxOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q MDR_reg.v(8) " "Verilog HDL Always Construct warning at MDR_reg.v(8): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] MDR_reg.v(8) " "Inferred latch for \"q\[0\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] MDR_reg.v(8) " "Inferred latch for \"q\[1\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] MDR_reg.v(8) " "Inferred latch for \"q\[2\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] MDR_reg.v(8) " "Inferred latch for \"q\[3\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] MDR_reg.v(8) " "Inferred latch for \"q\[4\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] MDR_reg.v(8) " "Inferred latch for \"q\[5\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] MDR_reg.v(8) " "Inferred latch for \"q\[6\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] MDR_reg.v(8) " "Inferred latch for \"q\[7\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] MDR_reg.v(8) " "Inferred latch for \"q\[8\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] MDR_reg.v(8) " "Inferred latch for \"q\[9\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] MDR_reg.v(8) " "Inferred latch for \"q\[10\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] MDR_reg.v(8) " "Inferred latch for \"q\[11\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] MDR_reg.v(8) " "Inferred latch for \"q\[12\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] MDR_reg.v(8) " "Inferred latch for \"q\[13\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] MDR_reg.v(8) " "Inferred latch for \"q\[14\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] MDR_reg.v(8) " "Inferred latch for \"q\[15\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] MDR_reg.v(8) " "Inferred latch for \"q\[16\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] MDR_reg.v(8) " "Inferred latch for \"q\[17\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] MDR_reg.v(8) " "Inferred latch for \"q\[18\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] MDR_reg.v(8) " "Inferred latch for \"q\[19\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] MDR_reg.v(8) " "Inferred latch for \"q\[20\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] MDR_reg.v(8) " "Inferred latch for \"q\[21\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] MDR_reg.v(8) " "Inferred latch for \"q\[22\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] MDR_reg.v(8) " "Inferred latch for \"q\[23\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] MDR_reg.v(8) " "Inferred latch for \"q\[24\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] MDR_reg.v(8) " "Inferred latch for \"q\[25\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] MDR_reg.v(8) " "Inferred latch for \"q\[26\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] MDR_reg.v(8) " "Inferred latch for \"q\[27\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] MDR_reg.v(8) " "Inferred latch for \"q\[28\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] MDR_reg.v(8) " "Inferred latch for \"q\[29\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] MDR_reg.v(8) " "Inferred latch for \"q\[30\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] MDR_reg.v(8) " "Inferred latch for \"q\[31\]\" at MDR_reg.v(8)" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168479 "|and_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU data_path:DUT\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"data_path:DUT\|ALU:alu\"" {  } { { "data_path.v" "alu" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/data_path.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708818168488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 64 ALU.v(38) " "Verilog HDL assignment warning at ALU.v(38): truncated value with size 65 to match size of target (64)" {  } { { "ALU.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ALU.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708818168498 "|and_tb|data_path:DUT|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(27) " "Verilog HDL Case Statement warning at ALU.v(27): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ALU.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1708818168498 "|and_tb|data_path:DUT|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z ALU.v(27) " "Verilog HDL Always Construct warning at ALU.v(27): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ALU.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168498 "|and_tb|data_path:DUT|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder data_path:DUT\|ALU:alu\|ripple_carry_adder:add_instance " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"data_path:DUT\|ALU:alu\|ripple_carry_adder:add_instance\"" {  } { { "ALU.v" "add_instance" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ALU.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708818168498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_vals data_path:DUT\|ALU:alu\|and_vals:and_instance " "Elaborating entity \"and_vals\" for hierarchy \"data_path:DUT\|ALU:alu\|and_vals:and_instance\"" {  } { { "ALU.v" "and_instance" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ALU.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708818168513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_vals data_path:DUT\|ALU:alu\|or_vals:or_instance " "Elaborating entity \"or_vals\" for hierarchy \"data_path:DUT\|ALU:alu\|or_vals:or_instance\"" {  } { { "ALU.v" "or_instance" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ALU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708818168520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left data_path:DUT\|ALU:alu\|shift_left:sll_instance " "Elaborating entity \"shift_left\" for hierarchy \"data_path:DUT\|ALU:alu\|shift_left:sll_instance\"" {  } { { "ALU.v" "sll_instance" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708818168529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right data_path:DUT\|ALU:alu\|shift_right:slr_instance " "Elaborating entity \"shift_right\" for hierarchy \"data_path:DUT\|ALU:alu\|shift_right:slr_instance\"" {  } { { "ALU.v" "slr_instance" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ALU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708818168529 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_sign shift_right.v(5) " "Verilog HDL or VHDL warning at shift_right.v(5): object \"new_sign\" assigned a value but never read" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "intermediate shift_right.v(8) " "Verilog HDL Always Construct warning at shift_right.v(8): inferring latch(es) for variable \"intermediate\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[0\] shift_right.v(14) " "Inferred latch for \"intermediate\[0\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[1\] shift_right.v(14) " "Inferred latch for \"intermediate\[1\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[2\] shift_right.v(14) " "Inferred latch for \"intermediate\[2\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[3\] shift_right.v(14) " "Inferred latch for \"intermediate\[3\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[4\] shift_right.v(14) " "Inferred latch for \"intermediate\[4\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[5\] shift_right.v(14) " "Inferred latch for \"intermediate\[5\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[6\] shift_right.v(14) " "Inferred latch for \"intermediate\[6\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[7\] shift_right.v(14) " "Inferred latch for \"intermediate\[7\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[8\] shift_right.v(14) " "Inferred latch for \"intermediate\[8\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[9\] shift_right.v(14) " "Inferred latch for \"intermediate\[9\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[10\] shift_right.v(14) " "Inferred latch for \"intermediate\[10\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[11\] shift_right.v(14) " "Inferred latch for \"intermediate\[11\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[12\] shift_right.v(14) " "Inferred latch for \"intermediate\[12\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[13\] shift_right.v(14) " "Inferred latch for \"intermediate\[13\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[14\] shift_right.v(14) " "Inferred latch for \"intermediate\[14\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[15\] shift_right.v(14) " "Inferred latch for \"intermediate\[15\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[16\] shift_right.v(14) " "Inferred latch for \"intermediate\[16\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[17\] shift_right.v(14) " "Inferred latch for \"intermediate\[17\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[18\] shift_right.v(14) " "Inferred latch for \"intermediate\[18\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[19\] shift_right.v(14) " "Inferred latch for \"intermediate\[19\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168529 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[20\] shift_right.v(14) " "Inferred latch for \"intermediate\[20\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168545 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[21\] shift_right.v(14) " "Inferred latch for \"intermediate\[21\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168545 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[22\] shift_right.v(14) " "Inferred latch for \"intermediate\[22\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168545 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[23\] shift_right.v(14) " "Inferred latch for \"intermediate\[23\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168545 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[24\] shift_right.v(14) " "Inferred latch for \"intermediate\[24\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168545 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[25\] shift_right.v(14) " "Inferred latch for \"intermediate\[25\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168545 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[26\] shift_right.v(14) " "Inferred latch for \"intermediate\[26\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168545 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[27\] shift_right.v(14) " "Inferred latch for \"intermediate\[27\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168545 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[28\] shift_right.v(14) " "Inferred latch for \"intermediate\[28\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168545 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[29\] shift_right.v(14) " "Inferred latch for \"intermediate\[29\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168545 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[30\] shift_right.v(14) " "Inferred latch for \"intermediate\[30\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168545 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[31\] shift_right.v(14) " "Inferred latch for \"intermediate\[31\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168545 "|and_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left data_path:DUT\|ALU:alu\|rotate_left:rol_instance " "Elaborating entity \"rotate_left\" for hierarchy \"data_path:DUT\|ALU:alu\|rotate_left:rol_instance\"" {  } { { "ALU.v" "rol_instance" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ALU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708818168545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right data_path:DUT\|ALU:alu\|rotate_right:ror_instance " "Elaborating entity \"rotate_right\" for hierarchy \"data_path:DUT\|ALU:alu\|rotate_right:ror_instance\"" {  } { { "ALU.v" "ror_instance" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ALU.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708818168561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_val data_path:DUT\|ALU:alu\|not_val:not_instance " "Elaborating entity \"not_val\" for hierarchy \"data_path:DUT\|ALU:alu\|not_val:not_instance\"" {  } { { "ALU.v" "not_instance" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ALU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708818168573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate_val data_path:DUT\|ALU:alu\|negate_val:negate_instance " "Elaborating entity \"negate_val\" for hierarchy \"data_path:DUT\|ALU:alu\|negate_val:negate_instance\"" {  } { { "ALU.v" "negate_instance" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ALU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708818168584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_pair_mul data_path:DUT\|ALU:alu\|booth_pair_mul:booth_instance " "Elaborating entity \"booth_pair_mul\" for hierarchy \"data_path:DUT\|ALU:alu\|booth_pair_mul:booth_instance\"" {  } { { "ALU.v" "booth_instance" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ALU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708818168595 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(19) " "Verilog HDL Case Statement warning at booth_pair_mul.v(19): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 19 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1708818168608 "|and_tb|data_path:DUT|ALU:alu|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(20) " "Verilog HDL Case Statement warning at booth_pair_mul.v(20): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 20 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1708818168608 "|and_tb|data_path:DUT|ALU:alu|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(22) " "Verilog HDL Case Statement warning at booth_pair_mul.v(22): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 22 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1708818168608 "|and_tb|data_path:DUT|ALU:alu|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "booth_pair_mul.v(27) " "Verilog HDL Case Statement warning at booth_pair_mul.v(27): can't check case statement for completeness because the case expression has too many possible states" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 27 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1708818168608 "|and_tb|data_path:DUT|ALU:alu|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "booth_pair_mul.v(27) " "Verilog HDL Case Statement warning at booth_pair_mul.v(27): incomplete case statement has no default case item" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1708818168608 "|and_tb|data_path:DUT|ALU:alu|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry_flag booth_pair_mul.v(1) " "Output port \"carry_flag\" at booth_pair_mul.v(1) has no driver" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1708818168608 "|and_tb|data_path:DUT|ALU:alu|booth_pair_mul:booth_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide data_path:DUT\|ALU:alu\|divide:divide_instance " "Elaborating entity \"divide\" for hierarchy \"data_path:DUT\|ALU:alu\|divide:divide_instance\"" {  } { { "ALU.v" "divide_instance" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ALU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708818168625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus data_path:DUT\|Bus:bus " "Elaborating entity \"Bus\" for hierarchy \"data_path:DUT\|Bus:bus\"" {  } { { "data_path.v" "bus" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/data_path.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708818168640 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q bus.v(13) " "Verilog HDL Always Construct warning at bus.v(13): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] bus.v(36) " "Inferred latch for \"q\[0\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] bus.v(36) " "Inferred latch for \"q\[1\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] bus.v(36) " "Inferred latch for \"q\[2\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] bus.v(36) " "Inferred latch for \"q\[3\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] bus.v(36) " "Inferred latch for \"q\[4\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] bus.v(36) " "Inferred latch for \"q\[5\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] bus.v(36) " "Inferred latch for \"q\[6\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] bus.v(36) " "Inferred latch for \"q\[7\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] bus.v(36) " "Inferred latch for \"q\[8\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] bus.v(36) " "Inferred latch for \"q\[9\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] bus.v(36) " "Inferred latch for \"q\[10\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] bus.v(36) " "Inferred latch for \"q\[11\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] bus.v(36) " "Inferred latch for \"q\[12\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] bus.v(36) " "Inferred latch for \"q\[13\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] bus.v(36) " "Inferred latch for \"q\[14\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] bus.v(36) " "Inferred latch for \"q\[15\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] bus.v(36) " "Inferred latch for \"q\[16\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] bus.v(36) " "Inferred latch for \"q\[17\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] bus.v(36) " "Inferred latch for \"q\[18\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] bus.v(36) " "Inferred latch for \"q\[19\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] bus.v(36) " "Inferred latch for \"q\[20\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] bus.v(36) " "Inferred latch for \"q\[21\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] bus.v(36) " "Inferred latch for \"q\[22\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] bus.v(36) " "Inferred latch for \"q\[23\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] bus.v(36) " "Inferred latch for \"q\[24\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] bus.v(36) " "Inferred latch for \"q\[25\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] bus.v(36) " "Inferred latch for \"q\[26\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] bus.v(36) " "Inferred latch for \"q\[27\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] bus.v(36) " "Inferred latch for \"q\[28\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] bus.v(36) " "Inferred latch for \"q\[29\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] bus.v(36) " "Inferred latch for \"q\[30\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] bus.v(36) " "Inferred latch for \"q\[31\]\" at bus.v(36)" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/bus.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708818168640 "|and_tb|data_path:DUT|Bus:bus"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Clock " "Net \"Clock\" is missing source, defaulting to GND" {  } { { "ror_tb.v" "Clock" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/ror_tb.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708818168940 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708818168940 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1708818169240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708818169366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 24 18:42:49 2024 " "Processing ended: Sat Feb 24 18:42:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708818169366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708818169366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708818169366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1708818169366 ""}
