// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _network_HH_
#define _network_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "depthwise_conv2d_fix.h"
#include "pointwise_conv2d_fix.h"
#include "padding2d_fix16.h"
#include "network_Padding2D_0_array.h"
#include "network_SeparableConv2D_0_m_s.h"
#include "network_input_0_array_0.h"
#include "network_out_0_keep_V.h"
#include "network_out_0_id_V.h"
#include "network_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct network : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<16> > input_data_TDATA;
    sc_in< sc_logic > input_data_TVALID;
    sc_out< sc_logic > input_data_TREADY;
    sc_in< sc_lv<2> > input_data_TKEEP;
    sc_in< sc_lv<2> > input_data_TSTRB;
    sc_in< sc_lv<1> > input_data_TUSER;
    sc_in< sc_lv<1> > input_data_TLAST;
    sc_in< sc_lv<1> > input_data_TID;
    sc_in< sc_lv<1> > input_data_TDEST;
    sc_out< sc_lv<16> > output_data_TDATA;
    sc_out< sc_logic > output_data_TVALID;
    sc_in< sc_logic > output_data_TREADY;
    sc_out< sc_lv<2> > output_data_TKEEP;
    sc_out< sc_lv<2> > output_data_TSTRB;
    sc_out< sc_lv<1> > output_data_TUSER;
    sc_out< sc_lv<1> > output_data_TLAST;
    sc_out< sc_lv<1> > output_data_TID;
    sc_out< sc_lv<1> > output_data_TDEST;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    network(sc_module_name name);
    SC_HAS_PROCESS(network);

    ~network();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    network_Padding2D_0_array* Padding2D_0_array_U;
    network_SeparableConv2D_0_m_s* SeparableConv2D_0_m_s_U;
    network_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* network_AXILiteS_s_axi_U;
    network_input_0_array_0* input_0_array_0_U;
    network_out_0_keep_V* out_0_keep_V_U;
    network_out_0_keep_V* out_0_strb_V_U;
    network_out_0_id_V* out_0_id_V_U;
    network_out_0_id_V* out_0_dest_V_U;
    depthwise_conv2d_fix* grp_depthwise_conv2d_fix_fu_358;
    pointwise_conv2d_fix* grp_pointwise_conv2d_fix_fu_373;
    padding2d_fix16* grp_padding2d_fix16_fu_387;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<15> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<16> > input_data_V_data_V_0_data_out;
    sc_signal< sc_logic > input_data_V_data_V_0_vld_in;
    sc_signal< sc_logic > input_data_V_data_V_0_vld_out;
    sc_signal< sc_logic > input_data_V_data_V_0_ack_in;
    sc_signal< sc_logic > input_data_V_data_V_0_ack_out;
    sc_signal< sc_lv<16> > input_data_V_data_V_0_payload_A;
    sc_signal< sc_lv<16> > input_data_V_data_V_0_payload_B;
    sc_signal< sc_logic > input_data_V_data_V_0_sel_rd;
    sc_signal< sc_logic > input_data_V_data_V_0_sel_wr;
    sc_signal< sc_logic > input_data_V_data_V_0_sel;
    sc_signal< sc_logic > input_data_V_data_V_0_load_A;
    sc_signal< sc_logic > input_data_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_V_data_V_0_state;
    sc_signal< sc_logic > input_data_V_data_V_0_state_cmp_full;
    sc_signal< sc_lv<2> > input_data_V_keep_V_0_data_out;
    sc_signal< sc_logic > input_data_V_keep_V_0_vld_in;
    sc_signal< sc_logic > input_data_V_keep_V_0_vld_out;
    sc_signal< sc_logic > input_data_V_keep_V_0_ack_in;
    sc_signal< sc_logic > input_data_V_keep_V_0_ack_out;
    sc_signal< sc_lv<2> > input_data_V_keep_V_0_payload_A;
    sc_signal< sc_lv<2> > input_data_V_keep_V_0_payload_B;
    sc_signal< sc_logic > input_data_V_keep_V_0_sel_rd;
    sc_signal< sc_logic > input_data_V_keep_V_0_sel_wr;
    sc_signal< sc_logic > input_data_V_keep_V_0_sel;
    sc_signal< sc_logic > input_data_V_keep_V_0_load_A;
    sc_signal< sc_logic > input_data_V_keep_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_V_keep_V_0_state;
    sc_signal< sc_logic > input_data_V_keep_V_0_state_cmp_full;
    sc_signal< sc_lv<2> > input_data_V_strb_V_0_data_out;
    sc_signal< sc_logic > input_data_V_strb_V_0_vld_in;
    sc_signal< sc_logic > input_data_V_strb_V_0_vld_out;
    sc_signal< sc_logic > input_data_V_strb_V_0_ack_in;
    sc_signal< sc_logic > input_data_V_strb_V_0_ack_out;
    sc_signal< sc_lv<2> > input_data_V_strb_V_0_payload_A;
    sc_signal< sc_lv<2> > input_data_V_strb_V_0_payload_B;
    sc_signal< sc_logic > input_data_V_strb_V_0_sel_rd;
    sc_signal< sc_logic > input_data_V_strb_V_0_sel_wr;
    sc_signal< sc_logic > input_data_V_strb_V_0_sel;
    sc_signal< sc_logic > input_data_V_strb_V_0_load_A;
    sc_signal< sc_logic > input_data_V_strb_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_V_strb_V_0_state;
    sc_signal< sc_logic > input_data_V_strb_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > input_data_V_id_V_0_data_out;
    sc_signal< sc_logic > input_data_V_id_V_0_vld_in;
    sc_signal< sc_logic > input_data_V_id_V_0_vld_out;
    sc_signal< sc_logic > input_data_V_id_V_0_ack_in;
    sc_signal< sc_logic > input_data_V_id_V_0_ack_out;
    sc_signal< sc_lv<1> > input_data_V_id_V_0_payload_A;
    sc_signal< sc_lv<1> > input_data_V_id_V_0_payload_B;
    sc_signal< sc_logic > input_data_V_id_V_0_sel_rd;
    sc_signal< sc_logic > input_data_V_id_V_0_sel_wr;
    sc_signal< sc_logic > input_data_V_id_V_0_sel;
    sc_signal< sc_logic > input_data_V_id_V_0_load_A;
    sc_signal< sc_logic > input_data_V_id_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_V_id_V_0_state;
    sc_signal< sc_logic > input_data_V_id_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > input_data_V_dest_V_0_data_out;
    sc_signal< sc_logic > input_data_V_dest_V_0_vld_in;
    sc_signal< sc_logic > input_data_V_dest_V_0_vld_out;
    sc_signal< sc_logic > input_data_V_dest_V_0_ack_in;
    sc_signal< sc_logic > input_data_V_dest_V_0_ack_out;
    sc_signal< sc_lv<1> > input_data_V_dest_V_0_payload_A;
    sc_signal< sc_lv<1> > input_data_V_dest_V_0_payload_B;
    sc_signal< sc_logic > input_data_V_dest_V_0_sel_rd;
    sc_signal< sc_logic > input_data_V_dest_V_0_sel_wr;
    sc_signal< sc_logic > input_data_V_dest_V_0_sel;
    sc_signal< sc_logic > input_data_V_dest_V_0_load_A;
    sc_signal< sc_logic > input_data_V_dest_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_V_dest_V_0_state;
    sc_signal< sc_logic > input_data_V_dest_V_0_state_cmp_full;
    sc_signal< sc_lv<16> > output_data_V_data_V_1_data_out;
    sc_signal< sc_logic > output_data_V_data_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_data_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_data_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_data_V_1_ack_out;
    sc_signal< sc_lv<16> > output_data_V_data_V_1_payload_A;
    sc_signal< sc_lv<16> > output_data_V_data_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_data_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_data_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_data_V_1_sel;
    sc_signal< sc_logic > output_data_V_data_V_1_load_A;
    sc_signal< sc_logic > output_data_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_data_V_1_state;
    sc_signal< sc_logic > output_data_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<2> > output_data_V_keep_V_1_data_out;
    sc_signal< sc_logic > output_data_V_keep_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_keep_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_keep_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_keep_V_1_ack_out;
    sc_signal< sc_lv<2> > output_data_V_keep_V_1_payload_A;
    sc_signal< sc_lv<2> > output_data_V_keep_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_keep_V_1_sel;
    sc_signal< sc_logic > output_data_V_keep_V_1_load_A;
    sc_signal< sc_logic > output_data_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_keep_V_1_state;
    sc_signal< sc_logic > output_data_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<2> > output_data_V_strb_V_1_data_out;
    sc_signal< sc_logic > output_data_V_strb_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_strb_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_strb_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_strb_V_1_ack_out;
    sc_signal< sc_lv<2> > output_data_V_strb_V_1_payload_A;
    sc_signal< sc_lv<2> > output_data_V_strb_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_strb_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_strb_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_strb_V_1_sel;
    sc_signal< sc_logic > output_data_V_strb_V_1_load_A;
    sc_signal< sc_logic > output_data_V_strb_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_strb_V_1_state;
    sc_signal< sc_logic > output_data_V_strb_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_data_V_user_V_1_data_out;
    sc_signal< sc_logic > output_data_V_user_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_user_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_user_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_user_V_1_ack_out;
    sc_signal< sc_lv<1> > output_data_V_user_V_1_payload_A;
    sc_signal< sc_lv<1> > output_data_V_user_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_user_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_user_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_user_V_1_sel;
    sc_signal< sc_logic > output_data_V_user_V_1_load_A;
    sc_signal< sc_logic > output_data_V_user_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_user_V_1_state;
    sc_signal< sc_logic > output_data_V_user_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_data_V_last_V_1_data_out;
    sc_signal< sc_logic > output_data_V_last_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_last_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_last_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > output_data_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > output_data_V_last_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_last_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_last_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_last_V_1_sel;
    sc_signal< sc_logic > output_data_V_last_V_1_load_A;
    sc_signal< sc_logic > output_data_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_last_V_1_state;
    sc_signal< sc_logic > output_data_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_data_V_id_V_1_data_out;
    sc_signal< sc_logic > output_data_V_id_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_id_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_id_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_id_V_1_ack_out;
    sc_signal< sc_lv<1> > output_data_V_id_V_1_payload_A;
    sc_signal< sc_lv<1> > output_data_V_id_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_id_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_id_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_id_V_1_sel;
    sc_signal< sc_logic > output_data_V_id_V_1_load_A;
    sc_signal< sc_logic > output_data_V_id_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_id_V_1_state;
    sc_signal< sc_logic > output_data_V_id_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_data_V_dest_V_1_data_out;
    sc_signal< sc_logic > output_data_V_dest_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_dest_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_dest_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_dest_V_1_ack_out;
    sc_signal< sc_lv<1> > output_data_V_dest_V_1_payload_A;
    sc_signal< sc_lv<1> > output_data_V_dest_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_dest_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_dest_V_1_sel;
    sc_signal< sc_logic > output_data_V_dest_V_1_load_A;
    sc_signal< sc_logic > output_data_V_dest_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_dest_V_1_state;
    sc_signal< sc_logic > output_data_V_dest_V_1_state_cmp_full;
    sc_signal< sc_lv<10> > Padding2D_0_array_address0;
    sc_signal< sc_logic > Padding2D_0_array_ce0;
    sc_signal< sc_logic > Padding2D_0_array_we0;
    sc_signal< sc_lv<16> > Padding2D_0_array_q0;
    sc_signal< sc_lv<16> > Padding2D_0_depth;
    sc_signal< sc_lv<16> > Padding2D_0_height;
    sc_signal< sc_lv<16> > Padding2D_0_width;
    sc_signal< sc_lv<16> > SeparableConv2D_0_de;
    sc_signal< sc_lv<16> > SeparableConv2D_0_he;
    sc_signal< sc_lv<16> > SeparableConv2D_0_wi;
    sc_signal< sc_lv<10> > SeparableConv2D_0_m_s_address0;
    sc_signal< sc_logic > SeparableConv2D_0_m_s_ce0;
    sc_signal< sc_logic > SeparableConv2D_0_m_s_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_0_m_s_q0;
    sc_signal< sc_logic > input_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > exitcond_fu_469_p2;
    sc_signal< sc_logic > output_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<5> > height_2_fu_415_p2;
    sc_signal< sc_lv<5> > height_2_reg_801;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<11> > tmp_3_fu_445_p2;
    sc_signal< sc_lv<11> > tmp_3_reg_806;
    sc_signal< sc_lv<1> > exitcond4_fu_409_p2;
    sc_signal< sc_lv<11> > tmp_6_fu_463_p2;
    sc_signal< sc_lv<11> > tmp_6_reg_811;
    sc_signal< sc_lv<5> > width_1_fu_475_p2;
    sc_signal< bool > ap_block_state3;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > depth_fu_558_p2;
    sc_signal< sc_lv<32> > depth_reg_860;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<38> > tmp_9_fu_588_p2;
    sc_signal< sc_lv<38> > tmp_9_reg_865;
    sc_signal< sc_lv<1> > tmp_20_fu_552_p2;
    sc_signal< sc_lv<32> > height_1_fu_604_p2;
    sc_signal< sc_lv<32> > height_1_reg_873;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<11> > tmp_15_fu_643_p2;
    sc_signal< sc_lv<11> > tmp_15_reg_878;
    sc_signal< sc_lv<1> > tmp_23_fu_598_p2;
    sc_signal< sc_lv<11> > tmp_18_fu_673_p2;
    sc_signal< sc_lv<11> > tmp_18_reg_883;
    sc_signal< sc_lv<17> > tmp_25_cast_fu_683_p1;
    sc_signal< sc_lv<17> > tmp_25_cast_reg_888;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<32> > width_2_fu_693_p2;
    sc_signal< sc_lv<32> > width_2_reg_896;
    sc_signal< sc_lv<1> > tmp_26_fu_687_p2;
    sc_signal< sc_lv<11> > tmp_21_fu_713_p2;
    sc_signal< sc_lv<11> > tmp_21_reg_906;
    sc_signal< sc_lv<1> > tmp_user_V_fu_730_p2;
    sc_signal< sc_lv<1> > tmp_user_V_reg_911;
    sc_signal< sc_lv<1> > tmp_29_fu_750_p2;
    sc_signal< sc_lv<1> > tmp_29_reg_916;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<16> > tmp_data_V_1_reg_940;
    sc_signal< sc_lv<2> > out_0_keep_V_q0;
    sc_signal< sc_lv<2> > out_0_strb_V_q0;
    sc_signal< sc_lv<1> > out_0_id_V_q0;
    sc_signal< sc_lv<1> > out_0_dest_V_q0;
    sc_signal< sc_lv<10> > input_0_array_0_address0;
    sc_signal< sc_logic > input_0_array_0_ce0;
    sc_signal< sc_logic > input_0_array_0_we0;
    sc_signal< sc_lv<16> > input_0_array_0_q0;
    sc_signal< sc_lv<10> > out_0_keep_V_address0;
    sc_signal< sc_logic > out_0_keep_V_ce0;
    sc_signal< sc_logic > out_0_keep_V_we0;
    sc_signal< sc_lv<10> > out_0_strb_V_address0;
    sc_signal< sc_logic > out_0_strb_V_ce0;
    sc_signal< sc_logic > out_0_strb_V_we0;
    sc_signal< sc_lv<10> > out_0_id_V_address0;
    sc_signal< sc_logic > out_0_id_V_ce0;
    sc_signal< sc_logic > out_0_id_V_we0;
    sc_signal< sc_lv<10> > out_0_dest_V_address0;
    sc_signal< sc_logic > out_0_dest_V_ce0;
    sc_signal< sc_logic > out_0_dest_V_we0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_358_ap_start;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_358_ap_done;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_358_ap_idle;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_358_ap_ready;
    sc_signal< sc_lv<10> > grp_depthwise_conv2d_fix_fu_358_input_r_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_358_input_r_ce0;
    sc_signal< sc_lv<10> > grp_depthwise_conv2d_fix_fu_358_output_r_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_358_output_r_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_358_output_r_we0;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_fu_358_output_r_d0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_373_ap_start;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_373_ap_done;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_373_ap_idle;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_373_ap_ready;
    sc_signal< sc_lv<10> > grp_pointwise_conv2d_fix_fu_373_SeparableConv2D_0_m_s_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_373_SeparableConv2D_0_m_s_ce0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_387_ap_start;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_387_ap_done;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_387_ap_idle;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_387_ap_ready;
    sc_signal< sc_lv<10> > grp_padding2d_fix16_fu_387_input_0_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_387_input_0_ce0;
    sc_signal< sc_lv<10> > grp_padding2d_fix16_fu_387_output_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_387_output_r_ce0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_387_output_r_we0;
    sc_signal< sc_lv<16> > grp_padding2d_fix16_fu_387_output_r_d0;
    sc_signal< sc_lv<5> > height_reg_284;
    sc_signal< sc_lv<5> > width_reg_295;
    sc_signal< sc_lv<32> > depth7_reg_306;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<32> > height8_reg_318;
    sc_signal< sc_lv<32> > width9_reg_330;
    sc_signal< sc_lv<1> > tmp_last_V_reg_342;
    sc_signal< sc_lv<1> > tmp_33_fu_792_p2;
    sc_signal< sc_lv<1> > tmp_31_fu_777_p2;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_358_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_373_ap_start_reg;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_387_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > tmp_10_cast_fu_515_p1;
    sc_signal< sc_lv<64> > tmp_11_cast_fu_525_p1;
    sc_signal< sc_lv<64> > tmp_19_cast_fu_708_p1;
    sc_signal< sc_lv<64> > tmp_21_cast_fu_756_p1;
    sc_signal< sc_lv<10> > tmp_1_fu_421_p3;
    sc_signal< sc_lv<7> > tmp_2_fu_433_p3;
    sc_signal< sc_lv<11> > p_shl2_cast_fu_429_p1;
    sc_signal< sc_lv<11> > p_shl3_cast_fu_441_p1;
    sc_signal< sc_lv<6> > tmp_5_fu_451_p3;
    sc_signal< sc_lv<11> > p_shl1_cast_fu_459_p1;
    sc_signal< sc_lv<11> > tmp_28_cast_fu_506_p1;
    sc_signal< sc_lv<11> > tmp_10_fu_510_p2;
    sc_signal< sc_lv<11> > tmp_11_fu_520_p2;
    sc_signal< sc_lv<32> > tmp_s_fu_548_p1;
    sc_signal< sc_lv<37> > tmp_7_fu_564_p3;
    sc_signal< sc_lv<33> > tmp_8_fu_576_p3;
    sc_signal< sc_lv<38> > p_shl4_cast_fu_572_p1;
    sc_signal< sc_lv<38> > p_shl5_cast_fu_584_p1;
    sc_signal< sc_lv<32> > tmp_22_fu_594_p1;
    sc_signal< sc_lv<38> > tmp_24_cast_fu_610_p1;
    sc_signal< sc_lv<38> > tmp_12_fu_614_p2;
    sc_signal< sc_lv<6> > tmp_13_fu_619_p1;
    sc_signal< sc_lv<10> > tmp_14_fu_631_p1;
    sc_signal< sc_lv<11> > p_shl8_cast_fu_623_p3;
    sc_signal< sc_lv<11> > p_shl9_cast_fu_635_p3;
    sc_signal< sc_lv<6> > tmp_16_fu_649_p1;
    sc_signal< sc_lv<10> > tmp_17_fu_661_p1;
    sc_signal< sc_lv<11> > p_shl6_cast_fu_653_p3;
    sc_signal< sc_lv<11> > p_shl7_cast_fu_665_p3;
    sc_signal< sc_lv<32> > tmp_25_fu_679_p1;
    sc_signal< sc_lv<11> > tmp_24_fu_699_p1;
    sc_signal< sc_lv<11> > tmp_19_fu_703_p2;
    sc_signal< sc_lv<32> > tmp_fu_718_p2;
    sc_signal< sc_lv<32> > tmp_27_fu_724_p2;
    sc_signal< sc_lv<17> > tmp_31_cast_fu_736_p1;
    sc_signal< sc_lv<17> > tmp_28_fu_740_p2;
    sc_signal< sc_lv<32> > tmp_32_cast_fu_746_p1;
    sc_signal< sc_lv<17> > tmp_34_cast_fu_763_p1;
    sc_signal< sc_lv<17> > tmp_30_fu_767_p2;
    sc_signal< sc_lv<32> > tmp_35_cast_fu_773_p1;
    sc_signal< sc_lv<17> > tmp_32_fu_783_p2;
    sc_signal< sc_lv<32> > tmp_37_cast_fu_788_p1;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< bool > ap_block_state15;
    sc_signal< sc_lv<15> > ap_NS_fsm;
    sc_signal< bool > ap_condition_1173;
    sc_signal< bool > ap_condition_1179;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<15> ap_ST_fsm_state1;
    static const sc_lv<15> ap_ST_fsm_state2;
    static const sc_lv<15> ap_ST_fsm_state3;
    static const sc_lv<15> ap_ST_fsm_state4;
    static const sc_lv<15> ap_ST_fsm_state5;
    static const sc_lv<15> ap_ST_fsm_state6;
    static const sc_lv<15> ap_ST_fsm_state7;
    static const sc_lv<15> ap_ST_fsm_state8;
    static const sc_lv<15> ap_ST_fsm_state9;
    static const sc_lv<15> ap_ST_fsm_state10;
    static const sc_lv<15> ap_ST_fsm_state11;
    static const sc_lv<15> ap_ST_fsm_state12;
    static const sc_lv<15> ap_ST_fsm_state13;
    static const sc_lv<15> ap_ST_fsm_state14;
    static const sc_lv<15> ap_ST_fsm_state15;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<17> ap_const_lv17_1FFFF;
    static const sc_lv<32> ap_const_lv32_E;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Padding2D_0_array_address0();
    void thread_Padding2D_0_array_ce0();
    void thread_Padding2D_0_array_we0();
    void thread_SeparableConv2D_0_m_s_address0();
    void thread_SeparableConv2D_0_m_s_ce0();
    void thread_SeparableConv2D_0_m_s_we0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state15();
    void thread_ap_block_state3();
    void thread_ap_condition_1173();
    void thread_ap_condition_1179();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_depth_fu_558_p2();
    void thread_exitcond4_fu_409_p2();
    void thread_exitcond_fu_469_p2();
    void thread_grp_depthwise_conv2d_fix_fu_358_ap_start();
    void thread_grp_padding2d_fix16_fu_387_ap_start();
    void thread_grp_pointwise_conv2d_fix_fu_373_ap_start();
    void thread_height_1_fu_604_p2();
    void thread_height_2_fu_415_p2();
    void thread_input_0_array_0_address0();
    void thread_input_0_array_0_ce0();
    void thread_input_0_array_0_we0();
    void thread_input_data_TDATA_blk_n();
    void thread_input_data_TREADY();
    void thread_input_data_V_data_V_0_ack_in();
    void thread_input_data_V_data_V_0_ack_out();
    void thread_input_data_V_data_V_0_data_out();
    void thread_input_data_V_data_V_0_load_A();
    void thread_input_data_V_data_V_0_load_B();
    void thread_input_data_V_data_V_0_sel();
    void thread_input_data_V_data_V_0_state_cmp_full();
    void thread_input_data_V_data_V_0_vld_in();
    void thread_input_data_V_data_V_0_vld_out();
    void thread_input_data_V_dest_V_0_ack_in();
    void thread_input_data_V_dest_V_0_ack_out();
    void thread_input_data_V_dest_V_0_data_out();
    void thread_input_data_V_dest_V_0_load_A();
    void thread_input_data_V_dest_V_0_load_B();
    void thread_input_data_V_dest_V_0_sel();
    void thread_input_data_V_dest_V_0_state_cmp_full();
    void thread_input_data_V_dest_V_0_vld_in();
    void thread_input_data_V_dest_V_0_vld_out();
    void thread_input_data_V_id_V_0_ack_in();
    void thread_input_data_V_id_V_0_ack_out();
    void thread_input_data_V_id_V_0_data_out();
    void thread_input_data_V_id_V_0_load_A();
    void thread_input_data_V_id_V_0_load_B();
    void thread_input_data_V_id_V_0_sel();
    void thread_input_data_V_id_V_0_state_cmp_full();
    void thread_input_data_V_id_V_0_vld_in();
    void thread_input_data_V_id_V_0_vld_out();
    void thread_input_data_V_keep_V_0_ack_in();
    void thread_input_data_V_keep_V_0_ack_out();
    void thread_input_data_V_keep_V_0_data_out();
    void thread_input_data_V_keep_V_0_load_A();
    void thread_input_data_V_keep_V_0_load_B();
    void thread_input_data_V_keep_V_0_sel();
    void thread_input_data_V_keep_V_0_state_cmp_full();
    void thread_input_data_V_keep_V_0_vld_in();
    void thread_input_data_V_keep_V_0_vld_out();
    void thread_input_data_V_strb_V_0_ack_in();
    void thread_input_data_V_strb_V_0_ack_out();
    void thread_input_data_V_strb_V_0_data_out();
    void thread_input_data_V_strb_V_0_load_A();
    void thread_input_data_V_strb_V_0_load_B();
    void thread_input_data_V_strb_V_0_sel();
    void thread_input_data_V_strb_V_0_state_cmp_full();
    void thread_input_data_V_strb_V_0_vld_in();
    void thread_input_data_V_strb_V_0_vld_out();
    void thread_out_0_dest_V_address0();
    void thread_out_0_dest_V_ce0();
    void thread_out_0_dest_V_we0();
    void thread_out_0_id_V_address0();
    void thread_out_0_id_V_ce0();
    void thread_out_0_id_V_we0();
    void thread_out_0_keep_V_address0();
    void thread_out_0_keep_V_ce0();
    void thread_out_0_keep_V_we0();
    void thread_out_0_strb_V_address0();
    void thread_out_0_strb_V_ce0();
    void thread_out_0_strb_V_we0();
    void thread_output_data_TDATA();
    void thread_output_data_TDATA_blk_n();
    void thread_output_data_TDEST();
    void thread_output_data_TID();
    void thread_output_data_TKEEP();
    void thread_output_data_TLAST();
    void thread_output_data_TSTRB();
    void thread_output_data_TUSER();
    void thread_output_data_TVALID();
    void thread_output_data_V_data_V_1_ack_in();
    void thread_output_data_V_data_V_1_ack_out();
    void thread_output_data_V_data_V_1_data_out();
    void thread_output_data_V_data_V_1_load_A();
    void thread_output_data_V_data_V_1_load_B();
    void thread_output_data_V_data_V_1_sel();
    void thread_output_data_V_data_V_1_state_cmp_full();
    void thread_output_data_V_data_V_1_vld_in();
    void thread_output_data_V_data_V_1_vld_out();
    void thread_output_data_V_dest_V_1_ack_in();
    void thread_output_data_V_dest_V_1_ack_out();
    void thread_output_data_V_dest_V_1_data_out();
    void thread_output_data_V_dest_V_1_load_A();
    void thread_output_data_V_dest_V_1_load_B();
    void thread_output_data_V_dest_V_1_sel();
    void thread_output_data_V_dest_V_1_state_cmp_full();
    void thread_output_data_V_dest_V_1_vld_in();
    void thread_output_data_V_dest_V_1_vld_out();
    void thread_output_data_V_id_V_1_ack_in();
    void thread_output_data_V_id_V_1_ack_out();
    void thread_output_data_V_id_V_1_data_out();
    void thread_output_data_V_id_V_1_load_A();
    void thread_output_data_V_id_V_1_load_B();
    void thread_output_data_V_id_V_1_sel();
    void thread_output_data_V_id_V_1_state_cmp_full();
    void thread_output_data_V_id_V_1_vld_in();
    void thread_output_data_V_id_V_1_vld_out();
    void thread_output_data_V_keep_V_1_ack_in();
    void thread_output_data_V_keep_V_1_ack_out();
    void thread_output_data_V_keep_V_1_data_out();
    void thread_output_data_V_keep_V_1_load_A();
    void thread_output_data_V_keep_V_1_load_B();
    void thread_output_data_V_keep_V_1_sel();
    void thread_output_data_V_keep_V_1_state_cmp_full();
    void thread_output_data_V_keep_V_1_vld_in();
    void thread_output_data_V_keep_V_1_vld_out();
    void thread_output_data_V_last_V_1_ack_in();
    void thread_output_data_V_last_V_1_ack_out();
    void thread_output_data_V_last_V_1_data_out();
    void thread_output_data_V_last_V_1_load_A();
    void thread_output_data_V_last_V_1_load_B();
    void thread_output_data_V_last_V_1_sel();
    void thread_output_data_V_last_V_1_state_cmp_full();
    void thread_output_data_V_last_V_1_vld_in();
    void thread_output_data_V_last_V_1_vld_out();
    void thread_output_data_V_strb_V_1_ack_in();
    void thread_output_data_V_strb_V_1_ack_out();
    void thread_output_data_V_strb_V_1_data_out();
    void thread_output_data_V_strb_V_1_load_A();
    void thread_output_data_V_strb_V_1_load_B();
    void thread_output_data_V_strb_V_1_sel();
    void thread_output_data_V_strb_V_1_state_cmp_full();
    void thread_output_data_V_strb_V_1_vld_in();
    void thread_output_data_V_strb_V_1_vld_out();
    void thread_output_data_V_user_V_1_ack_in();
    void thread_output_data_V_user_V_1_ack_out();
    void thread_output_data_V_user_V_1_data_out();
    void thread_output_data_V_user_V_1_load_A();
    void thread_output_data_V_user_V_1_load_B();
    void thread_output_data_V_user_V_1_sel();
    void thread_output_data_V_user_V_1_state_cmp_full();
    void thread_output_data_V_user_V_1_vld_in();
    void thread_output_data_V_user_V_1_vld_out();
    void thread_p_shl1_cast_fu_459_p1();
    void thread_p_shl2_cast_fu_429_p1();
    void thread_p_shl3_cast_fu_441_p1();
    void thread_p_shl4_cast_fu_572_p1();
    void thread_p_shl5_cast_fu_584_p1();
    void thread_p_shl6_cast_fu_653_p3();
    void thread_p_shl7_cast_fu_665_p3();
    void thread_p_shl8_cast_fu_623_p3();
    void thread_p_shl9_cast_fu_635_p3();
    void thread_tmp_10_cast_fu_515_p1();
    void thread_tmp_10_fu_510_p2();
    void thread_tmp_11_cast_fu_525_p1();
    void thread_tmp_11_fu_520_p2();
    void thread_tmp_12_fu_614_p2();
    void thread_tmp_13_fu_619_p1();
    void thread_tmp_14_fu_631_p1();
    void thread_tmp_15_fu_643_p2();
    void thread_tmp_16_fu_649_p1();
    void thread_tmp_17_fu_661_p1();
    void thread_tmp_18_fu_673_p2();
    void thread_tmp_19_cast_fu_708_p1();
    void thread_tmp_19_fu_703_p2();
    void thread_tmp_1_fu_421_p3();
    void thread_tmp_20_fu_552_p2();
    void thread_tmp_21_cast_fu_756_p1();
    void thread_tmp_21_fu_713_p2();
    void thread_tmp_22_fu_594_p1();
    void thread_tmp_23_fu_598_p2();
    void thread_tmp_24_cast_fu_610_p1();
    void thread_tmp_24_fu_699_p1();
    void thread_tmp_25_cast_fu_683_p1();
    void thread_tmp_25_fu_679_p1();
    void thread_tmp_26_fu_687_p2();
    void thread_tmp_27_fu_724_p2();
    void thread_tmp_28_cast_fu_506_p1();
    void thread_tmp_28_fu_740_p2();
    void thread_tmp_29_fu_750_p2();
    void thread_tmp_2_fu_433_p3();
    void thread_tmp_30_fu_767_p2();
    void thread_tmp_31_cast_fu_736_p1();
    void thread_tmp_31_fu_777_p2();
    void thread_tmp_32_cast_fu_746_p1();
    void thread_tmp_32_fu_783_p2();
    void thread_tmp_33_fu_792_p2();
    void thread_tmp_34_cast_fu_763_p1();
    void thread_tmp_35_cast_fu_773_p1();
    void thread_tmp_37_cast_fu_788_p1();
    void thread_tmp_3_fu_445_p2();
    void thread_tmp_5_fu_451_p3();
    void thread_tmp_6_fu_463_p2();
    void thread_tmp_7_fu_564_p3();
    void thread_tmp_8_fu_576_p3();
    void thread_tmp_9_fu_588_p2();
    void thread_tmp_fu_718_p2();
    void thread_tmp_s_fu_548_p1();
    void thread_tmp_user_V_fu_730_p2();
    void thread_width_1_fu_475_p2();
    void thread_width_2_fu_693_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
