# do sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/vineesh/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:04 on Apr 17,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# End time: 11:26:04 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:04 on Apr 17,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 11:26:04 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 11:26:04 on Apr 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 300 us
# 
# stdin: <EOF>
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/run_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:23 on Apr 17,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# End time: 11:26:23 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:23 on Apr 17,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 11:26:23 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 11:26:24 on Apr 17,2018, Elapsed time: 0:00:20
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 11:26:24 on Apr 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/command
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/cmd_d_nxt
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/p_s
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/n_s
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/command_nxt
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 250 ns
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/run_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:35 on Apr 17,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# End time: 11:30:35 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:35 on Apr 17,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 11:30:35 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 11:30:36 on Apr 17,2018, Elapsed time: 0:04:12
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 11:30:36 on Apr 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/command
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/cmd_d_nxt
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/p_s
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/n_s
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/command_nxt
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/address_out_r
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 250 ns
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/run_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:06 on Apr 17,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# End time: 11:39:06 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:06 on Apr 17,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 11:39:06 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 11:39:07 on Apr 17,2018, Elapsed time: 0:08:31
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 11:39:07 on Apr 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/command
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/cmd_d_nxt
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/p_s
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/n_s
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/command_nxt
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/address_out_r
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 250 ns
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/run_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:16 on Apr 17,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# End time: 11:49:16 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:16 on Apr 17,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 11:49:16 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 11:49:16 on Apr 17,2018, Elapsed time: 0:10:09
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 11:49:16 on Apr 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/command
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/cmd_d
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/p_s
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/n_s
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/command_nxt
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/address_out_r
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 250 ns
