/home/athieka/gowin/SynplifyPro/bin/m_generic  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /home/athieka/tang/src/PSRAM_RDFIFO/temp/FIFO/rev_1   -part GW1N_1  -package QFN48  -grade -5    -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile /home/athieka/tang/src/PSRAM_RDFIFO/temp/FIFO/rev_1/synlog/report/PSRAM_RDFIFO_fpga_mapper.xml -merge_inferred_clocks 0  -implementation  rev_1  -flow mapping  -multisrs  -ovm  /home/athieka/tang/src/PSRAM_RDFIFO/temp/FIFO/rev_1/PSRAM_RDFIFO.vm   -autoconstraint  -freq 100.000   /home/athieka/tang/src/PSRAM_RDFIFO/temp/FIFO/rev_1/synwork/PSRAM_RDFIFO_prem.srd  -sap  /home/athieka/tang/src/PSRAM_RDFIFO/temp/FIFO/rev_1/PSRAM_RDFIFO.sap  -otap  /home/athieka/tang/src/PSRAM_RDFIFO/temp/FIFO/rev_1/PSRAM_RDFIFO.tap  -omap  /home/athieka/tang/src/PSRAM_RDFIFO/temp/FIFO/rev_1/PSRAM_RDFIFO.map  -devicelib  /home/athieka/gowin/SynplifyPro/lib/generic/gw1n.v  -ologparam  /home/athieka/tang/src/PSRAM_RDFIFO/temp/FIFO/rev_1/syntmp/PSRAM_RDFIFO.plg  -osyn  /home/athieka/tang/src/PSRAM_RDFIFO/temp/FIFO/rev_1/PSRAM_RDFIFO.srm  -prjdir  /home/athieka/tang/src/PSRAM_RDFIFO/temp/FIFO/  -prjname  FIFO  -log  /home/athieka/tang/src/PSRAM_RDFIFO/temp/FIFO/rev_1/synlog/PSRAM_RDFIFO_fpga_mapper.srr  -sn  2019.03  -jobname  "fpga_mapper" 
relcom:../../../../../../../gowin/SynplifyPro/bin/m_generic -prodtype synplify_pro -encrypt -pro -rundir ../../rev_1 -part GW1N_1 -package QFN48 -grade -5 -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ../synlog/report/PSRAM_RDFIFO_fpga_mapper.xml -merge_inferred_clocks 0 -implementation rev_1 -flow mapping -multisrs -ovm ../PSRAM_RDFIFO.vm -autoconstraint -freq 100.000 ../synwork/PSRAM_RDFIFO_prem.srd -sap ../PSRAM_RDFIFO.sap -otap ../PSRAM_RDFIFO.tap -omap ../PSRAM_RDFIFO.map -devicelib ../../../../../../../gowin/SynplifyPro/lib/generic/gw1n.v -ologparam PSRAM_RDFIFO.plg -osyn ../PSRAM_RDFIFO.srm -prjdir ../../ -prjname FIFO -log ../synlog/PSRAM_RDFIFO_fpga_mapper.srr -sn 2019.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:6
file:../PSRAM_RDFIFO.vm|io:o|time:1567970734|size:75602|exec:0|csum:
file:../synwork/PSRAM_RDFIFO_prem.srd|io:i|time:1567970728|size:44114|exec:0|csum:3ED4B2D0C3C668FD95DE62B228852C44
file:../PSRAM_RDFIFO.sap|io:o|time:1567970729|size:225|exec:0|csum:
file:../PSRAM_RDFIFO.tap|io:o|time:0|size:-1|exec:0|csum:
file:../PSRAM_RDFIFO.map|io:o|time:1567970735|size:27|exec:0|csum:
file:../../../../../../../gowin/SynplifyPro/lib/generic/gw1n.v|io:i|time:1567039470|size:118127|exec:0|csum:00EFB57D0C2F299C9ACC9ECAF122653A
file:PSRAM_RDFIFO.plg|io:o|time:1567970735|size:990|exec:0|csum:
file:../PSRAM_RDFIFO.srm|io:o|time:1567970735|size:5085|exec:0|csum:
file:../synlog/PSRAM_RDFIFO_fpga_mapper.srr|io:o|time:1567970735|size:78188|exec:0|csum:
file:../../../../../../../gowin/SynplifyPro/linux_a_64/m_generic|io:i|time:1567039480|size:40814864|exec:1|csum:FAC7398A90D74B6C7757A9637FF7126A
file:../../../../../../../gowin/SynplifyPro/bin/m_generic|io:i|time:1567039468|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
