<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_dev_global_regs Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>dwc_otg_dev_global_regs Struct Reference</h1><!-- doxytag: class="dwc_otg_dev_global_regs" -->Device Global Registers.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#c0c24937bbd7184884f05343f56ef1da">dcfg</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Configuration Register.  <a href="#c0c24937bbd7184884f05343f56ef1da"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#3779c2fc508920a831a59e696a8fa785">dctl</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Control Register.  <a href="#3779c2fc508920a831a59e696a8fa785"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#1ed00edd20ce5db7d07666804101ec05">dsts</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Status Register (Read Only).  <a href="#1ed00edd20ce5db7d07666804101ec05"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#8d6452da1d0e266737d77e55fc15f72c">unused</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reserved.  <a href="#8d6452da1d0e266737d77e55fc15f72c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#02e44cb182548d78c5b7d27929ca5f11">diepmsk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device IN Endpoint Common Interrupt Mask Register.  <a href="#02e44cb182548d78c5b7d27929ca5f11"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#d6947be9d84a1d87156f81a10ebb036b">doepmsk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device OUT Endpoint Common Interrupt Mask Register.  <a href="#d6947be9d84a1d87156f81a10ebb036b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#2e25df2fbec9d398742709524056cbd5">daint</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device All Endpoints Interrupt Register.  <a href="#2e25df2fbec9d398742709524056cbd5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#5def6c3850c041928b9a662422ee0679">daintmsk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device All Endpoints Interrupt Mask Register.  <a href="#5def6c3850c041928b9a662422ee0679"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#b130a76736e0e81d5a020651109352de">dtknqr1</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device IN Token Queue Read Register-1 (Read Only).  <a href="#b130a76736e0e81d5a020651109352de"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#27968db886161264e7820bcf4a746e5d">dtknqr2</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device IN Token Queue Read Register-2 (Read Only).  <a href="#27968db886161264e7820bcf4a746e5d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#95088e182c3ff164d1b331bb196eb95d">dvbusdis</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device VBUS discharge Register.  <a href="#95088e182c3ff164d1b331bb196eb95d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#8747dbe01b5a4cbd2c980bf39fdb4737">dvbuspulse</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device VBUS Pulse Register.  <a href="#8747dbe01b5a4cbd2c980bf39fdb4737"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#c263c55a0bb752f8939731aa2f8f6cb8">dtknqr3_dthrctl</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device IN Token Queue Read Register-3 (Read Only).  <a href="#c263c55a0bb752f8939731aa2f8f6cb8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#fbc2b776c2150842813e4681dd43bedc">dtknqr4_fifoemptymsk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device IN Token Queue Read Register-4 (Read Only).  <a href="#fbc2b776c2150842813e4681dd43bedc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#4795bc8eab569241a3f8e6aad5d99ac7">deachint</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Each Endpoint Interrupt Register (Read Only).  <a href="#4795bc8eab569241a3f8e6aad5d99ac7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#e64a153683f0e0cda14b56a163651825">deachintmsk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Each Endpoint Interrupt mask Register (Read/Write).  <a href="#e64a153683f0e0cda14b56a163651825"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#aaf2a5c6be4130d558c291f6aaeeca4f">diepeachintmsk</a> [MAX_EPS_CHANNELS]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Each In Endpoint Interrupt mask Register (Read/Write).  <a href="#aaf2a5c6be4130d558c291f6aaeeca4f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#304e089ed2d36d9076228b8d7e1cc515">doepeachintmsk</a> [MAX_EPS_CHANNELS]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Each Out Endpoint Interrupt mask Register (Read/Write).  <a href="#304e089ed2d36d9076228b8d7e1cc515"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Device Global Registers. 
<p>
<em>Offsets 800h-BFFh</em><p>
The following structures define the size and relative field offsets for the Device Mode Registers.<p>
<em>These registers are visible only in Device mode and must not be accessed in Host mode, as the results are unknown.</em> 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00865">865</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="c0c24937bbd7184884f05343f56ef1da"></a><!-- doxytag: member="dwc_otg_dev_global_regs::dcfg" ref="c0c24937bbd7184884f05343f56ef1da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#c0c24937bbd7184884f05343f56ef1da">dwc_otg_dev_global_regs::dcfg</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device Configuration Register. 
<p>
<em>Offset 800h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00867">867</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="3779c2fc508920a831a59e696a8fa785"></a><!-- doxytag: member="dwc_otg_dev_global_regs::dctl" ref="3779c2fc508920a831a59e696a8fa785" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#3779c2fc508920a831a59e696a8fa785">dwc_otg_dev_global_regs::dctl</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device Control Register. 
<p>
<em>Offset: 804h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00869">869</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="1ed00edd20ce5db7d07666804101ec05"></a><!-- doxytag: member="dwc_otg_dev_global_regs::dsts" ref="1ed00edd20ce5db7d07666804101ec05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#1ed00edd20ce5db7d07666804101ec05">dwc_otg_dev_global_regs::dsts</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device Status Register (Read Only). 
<p>
<em>Offset: 808h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00871">871</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="8d6452da1d0e266737d77e55fc15f72c"></a><!-- doxytag: member="dwc_otg_dev_global_regs::unused" ref="8d6452da1d0e266737d77e55fc15f72c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#8d6452da1d0e266737d77e55fc15f72c">dwc_otg_dev_global_regs::unused</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reserved. 
<p>
<em>Offset: 80Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00873">873</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="02e44cb182548d78c5b7d27929ca5f11"></a><!-- doxytag: member="dwc_otg_dev_global_regs::diepmsk" ref="02e44cb182548d78c5b7d27929ca5f11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#02e44cb182548d78c5b7d27929ca5f11">dwc_otg_dev_global_regs::diepmsk</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device IN Endpoint Common Interrupt Mask Register. 
<p>
<em>Offset: 810h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00876">876</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="d6947be9d84a1d87156f81a10ebb036b"></a><!-- doxytag: member="dwc_otg_dev_global_regs::doepmsk" ref="d6947be9d84a1d87156f81a10ebb036b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#d6947be9d84a1d87156f81a10ebb036b">dwc_otg_dev_global_regs::doepmsk</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device OUT Endpoint Common Interrupt Mask Register. 
<p>
<em>Offset: 814h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00879">879</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="2e25df2fbec9d398742709524056cbd5"></a><!-- doxytag: member="dwc_otg_dev_global_regs::daint" ref="2e25df2fbec9d398742709524056cbd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#2e25df2fbec9d398742709524056cbd5">dwc_otg_dev_global_regs::daint</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device All Endpoints Interrupt Register. 
<p>
<em>Offset: 818h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00881">881</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="5def6c3850c041928b9a662422ee0679"></a><!-- doxytag: member="dwc_otg_dev_global_regs::daintmsk" ref="5def6c3850c041928b9a662422ee0679" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#5def6c3850c041928b9a662422ee0679">dwc_otg_dev_global_regs::daintmsk</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device All Endpoints Interrupt Mask Register. 
<p>
<em>Offset: 81Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00884">884</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="b130a76736e0e81d5a020651109352de"></a><!-- doxytag: member="dwc_otg_dev_global_regs::dtknqr1" ref="b130a76736e0e81d5a020651109352de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#b130a76736e0e81d5a020651109352de">dwc_otg_dev_global_regs::dtknqr1</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device IN Token Queue Read Register-1 (Read Only). 
<p>
<em>Offset: 820h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00887">887</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="27968db886161264e7820bcf4a746e5d"></a><!-- doxytag: member="dwc_otg_dev_global_regs::dtknqr2" ref="27968db886161264e7820bcf4a746e5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#27968db886161264e7820bcf4a746e5d">dwc_otg_dev_global_regs::dtknqr2</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device IN Token Queue Read Register-2 (Read Only). 
<p>
<em>Offset: 824h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00890">890</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="95088e182c3ff164d1b331bb196eb95d"></a><!-- doxytag: member="dwc_otg_dev_global_regs::dvbusdis" ref="95088e182c3ff164d1b331bb196eb95d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#95088e182c3ff164d1b331bb196eb95d">dwc_otg_dev_global_regs::dvbusdis</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device VBUS discharge Register. 
<p>
<em>Offset: 828h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00892">892</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="8747dbe01b5a4cbd2c980bf39fdb4737"></a><!-- doxytag: member="dwc_otg_dev_global_regs::dvbuspulse" ref="8747dbe01b5a4cbd2c980bf39fdb4737" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#8747dbe01b5a4cbd2c980bf39fdb4737">dwc_otg_dev_global_regs::dvbuspulse</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device VBUS Pulse Register. 
<p>
<em>Offset: 82Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00894">894</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="c263c55a0bb752f8939731aa2f8f6cb8"></a><!-- doxytag: member="dwc_otg_dev_global_regs::dtknqr3_dthrctl" ref="c263c55a0bb752f8939731aa2f8f6cb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#c263c55a0bb752f8939731aa2f8f6cb8">dwc_otg_dev_global_regs::dtknqr3_dthrctl</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device IN Token Queue Read Register-3 (Read Only). 
<p>
/ Device Thresholding control register (Read/Write) <em>Offset: 830h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00898">898</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="fbc2b776c2150842813e4681dd43bedc"></a><!-- doxytag: member="dwc_otg_dev_global_regs::dtknqr4_fifoemptymsk" ref="fbc2b776c2150842813e4681dd43bedc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#fbc2b776c2150842813e4681dd43bedc">dwc_otg_dev_global_regs::dtknqr4_fifoemptymsk</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device IN Token Queue Read Register-4 (Read Only). 
<p>
/ Device IN EPs empty Inr. Mask Register (Read/Write) <em>Offset: 834h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00902">902</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="4795bc8eab569241a3f8e6aad5d99ac7"></a><!-- doxytag: member="dwc_otg_dev_global_regs::deachint" ref="4795bc8eab569241a3f8e6aad5d99ac7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#4795bc8eab569241a3f8e6aad5d99ac7">dwc_otg_dev_global_regs::deachint</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device Each Endpoint Interrupt Register (Read Only). 
<p>
/ <em>Offset: 838h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00905">905</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="e64a153683f0e0cda14b56a163651825"></a><!-- doxytag: member="dwc_otg_dev_global_regs::deachintmsk" ref="e64a153683f0e0cda14b56a163651825" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#e64a153683f0e0cda14b56a163651825">dwc_otg_dev_global_regs::deachintmsk</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device Each Endpoint Interrupt mask Register (Read/Write). 
<p>
/ <em>Offset: 83Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00908">908</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="aaf2a5c6be4130d558c291f6aaeeca4f"></a><!-- doxytag: member="dwc_otg_dev_global_regs::diepeachintmsk" ref="aaf2a5c6be4130d558c291f6aaeeca4f" args="[MAX_EPS_CHANNELS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#aaf2a5c6be4130d558c291f6aaeeca4f">dwc_otg_dev_global_regs::diepeachintmsk</a>[MAX_EPS_CHANNELS]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device Each In Endpoint Interrupt mask Register (Read/Write). 
<p>
/ <em>Offset: 840h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00911">911</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="304e089ed2d36d9076228b8d7e1cc515"></a><!-- doxytag: member="dwc_otg_dev_global_regs::doepeachintmsk" ref="304e089ed2d36d9076228b8d7e1cc515" args="[MAX_EPS_CHANNELS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#304e089ed2d36d9076228b8d7e1cc515">dwc_otg_dev_global_regs::doepeachintmsk</a>[MAX_EPS_CHANNELS]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device Each Out Endpoint Interrupt mask Register (Read/Write). 
<p>
/ <em>Offset: 880h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00914">914</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:49 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
