library IEEE;
use IEEE.std_logic_1164.all;

entity aula3a is
	port (
      -- Input ports
		A	: in STD_LOGIC_VECTOR(31 DOWNTO 0);
		B	: in STD_LOGIC_VECTOR(31 DOWNTO 0);
		SEL: in STD_LOGIC_VECTOR(1 DOWNTO 0);
		INVERTE_A : in STD_LOGIC;
		INVERTE_B : in STD_LOGIC;
      C_OUT : in STD_LOGIC;
		C_IN : in STD_LOGIC;
		

        -- Output ports
        Q  : out STD_LOGIC;
		  Qbarra  : out STD_LOGIC

    );
end entity;


architecture aula3a_arch of aula3a is
	-- Declarations (optional)

begin
	-- Process Statement (optional)
	-- Concurrent Procedure Call (optional)
   -- Concurrent Signal Assignment (optional)
   -- Conditional Signal Assignment (optional)
   -- Selected Signal Assignment (optional)
   -- Component Instantiation Statement (optional)
   -- Generate Statement (optional)
   -- Update the register output on the clock's rising edge
	
    process (clk)
    begin
        if (rising_edge(clk)) then
            Q <= A;
				Qbarra <= NOT(A);
        end if;
    end process;

end architecture;