// Seed: 2401721275
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always_latch begin
    begin
      id_3 = 1'b0;
    end
    id_4 = id_7 * id_5 == ~'b0;
  end
endmodule
module module_1 (
    input wire id_0,
    inout wire id_1,
    input tri0 id_2,
    output wire id_3,
    input tri0 id_4,
    output wor id_5,
    output tri0 id_6,
    output supply1 id_7,
    output wire id_8
);
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_10, id_10, id_10, id_10
  );
  wire id_11;
endmodule
