$date
	Fri Mar 29 21:33:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! S $end
$var wire 1 " C $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var reg 1 % z $end
$scope module full_adder_inst $end
$var wire 1 " C $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 1 % z $end
$var wire 1 & S1 $end
$var wire 1 ! S $end
$var wire 1 ' C2 $end
$var wire 1 ( C1 $end
$scope module HA1 $end
$var wire 1 ( C $end
$var wire 1 & S $end
$var wire 1 # x $end
$var wire 1 $ y $end
$upscope $end
$scope module HA2 $end
$var wire 1 ' C $end
$var wire 1 ! S $end
$var wire 1 & x $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1%
#20
1&
0%
1$
#30
1"
0!
1'
1%
#40
0"
1!
0'
0%
0$
1#
#50
1"
0!
1'
1%
#60
0'
0&
1(
0%
1$
#70
1!
1%
#80
