sg
era
gates
gate
latches
sip
signal
insertion
latch
boolean
brs
decomposition
combinational
signals
circuits
rs
library
excitation
br
permissible
implementability
unate
logic
qr
er
implementable
csc
compatible
synthesis
speed
minterm
hazard
sr
circuit
dc
asynchronous
gamma0g
qra
inserted
decomposed
cd
sequential
transitions
ib
independence
ins
binate
acknowledged
acknowledgment
resubstitution
mappable
resynthesis
transition
lib
incompletely
border
si
relations
248
296
persistent
technology
mapping
cofactor
preserving
quiescent
stg
foreach
literal
gamma0
decompose
minimizer
sgs
fanin
event
script
hazardous
inputs
heuristic
338
kondratyev
characteristic
regions
codomain
acd
cofactors
aimed
kishinevsky
inp
mc
dominant
cortadella
minterms
candidates
rugged
diamonds
reset
designs
sharing
684
144
individually
literals
jordi
inversions
commutative
libraries
alex
1100
labeled
specification
feedback
practicality
rising
hazards
f0
delay
gamma
atomic
endfor
104
minimization
rejected
160
implementations
behavioral
232
bdd
unreachable
continued
480
preferred
collapsing
minimized
312
252
0001g
impute
1100g
nowick
chu150
asynch
f1001
f0100g
f0100
0110g
2071
f1100
acdy
converta
or2g
multioutput
fain
mailhot
21949
4180
4288
sbuf
astg
trimos
l24038
3976
fdc
asti
f1100g
4662
unmappable
fera
3984
flatches
output
falling
1000
matching
v2
shall
conservatively
matched
candidate
estimation
solver
progress
matches
incompatible
section4
knowledgment
3982
ebergen
0419
yakovlev
genlib
partition
v1
enabled
violations
outputs
essential
benchmarks
deriving
iff
speed independent
era x
independent circuits
technology mapping
boolean relation
an sg
of speed
rs latch
logic decomposition
sg a
boolean relations
the sg
speed independence
new signal
and era
the library
x gamma
signal y
inserted signal
signal insertion
signal x
complex gate
h x
c element
complex gates
new signals
gamma gamma
for speed
d latches
unate in
signal transition
sg is
c elements
of states
insertion of
new sg
dc set
output signal
f x
boolean function
a c
state graph
h sub
compatible values
of signal
c d
function f
the decomposition
sip set
r cd
era r
0 ins
negative unate
input border
era z
permissible implementations
ins a
decomposition and
a d
er a
function h
signal z
the excitation
true support
a boolean
a z
the inserted
the insertion
2 input
gate g
acknowledged by
the circuit
sr and
the br
decomposition of
1000 a
sequential gate
asynchronous designs
sequential elements
er y
br y
hazard g
ib r
qra x
signals z
sip sets
qr x
reset dominant
the sip
qr y
gamma gamma0g
original sg
be speed
a 0
for logic
a a
characteristic function
input gates
synthesis of
a speed
independent decomposition
excitation regions
c 1000
best h
library matching
excitation region
input combinational
the boolean
boolean functions
h 1
of asynchronous
our decomposition
persistent in
an rs
incompletely specified
d a
example 4
sequential decomposition
and dc
non input
z c
two input
mapping for
combinational logic
each output
for decomposition
the rs
logic function
of function
state s
library gate
insertion scheme
all permissible
compatible functions
combinational gates
brs for
248 248
dominant rs
states era
inputs r
compatible solutions
sr latches
c architecture
solve brs
latch a
compatible solution
d latch
f0 gamma
sub 2
er x
latches instead
gamma sets
sip conditions
sub 1
decomposed functions
asynchronous circuits
the decomposed
gates and
the method
well formed
output signals
is selected
d d
y by
on y
completely specified
for era
of sg
implementability of
an incompletely
296 296
1 continued
non implementable
of brs
x best
gate implementation
combinational or
event insertion
permissible functions
self dependent
fundamental mode
a gamma
general conditions
gates the
each signal
and technology
c z
of boolean
using boolean
decomposition method
a combinational
the cofactor
circuits algorithms
o interface
transition graphs
signal is
synthesis and
signals for
each function
the output
speed independent circuits
of speed independent
era x gamma
and era x
era x and
x and era
gamma gamma gamma
a new signal
synthesis of speed
for speed independent
in the library
and technology mapping
the boolean relation
an sg is
decomposition and technology
ins a z
the inserted signal
a c d
h x y
set of states
technology mapping for
a a a
a c element
0 ins a
sg a 0
a 0 ins
for logic decomposition
a complex gate
a boolean relation
function f x
a speed independent
the insertion of
z c 1000
independent circuits the
our decomposition method
c 1000 a
the rs latch
an rs latch
negative unate in
of new signals
speed independent decomposition
inserted signal x
the new sg
original sg a
best h x
general conditions for
be speed independent
1000 a a
a a d
1 and h
h 1 and
the true support
d z c
of function h
each output signal
a d d
f x with
d d z
2 input gates
c d y
the library and
the state graph
acknowledged by the
y a c
of asynchronous circuits
for each output
a two input
signals z 1
positive negative unate
a reset dominant
permissible implementations of
to be speed
qr x gamma
reset dominant rs
sr and d
new signal x
latches instead of
gate implementation of
using boolean relations
speed independence of
to solve brs
sg is called
h sub 1
x gamma sets
signal is inserted
standard c architecture
and d latches
transitions a gamma
h sub 2
for signals z
era r gamma
for technology mapping
or sequential gate
unate in x
theory of regions
into 2 input
domain b n
all permissible implementations
sub 1 and
of the sg
new sg a
and h sub
the signal transition
compatible values for
the decomposed functions
of signal y
combinational or sequential
of states era
4 1 continued
inserted signal z
an incompletely specified
dominant rs latch
a z h
for era x
f0 gamma gamma0g
signal transition graphs
by an rs
the input border
insertion of a
a boolean function
c z a
of the decomposed
technology mapping of
of an sg
of the rs
mapping for speed
a state graph
y by an
be acknowledged by
signal transition graph
true support of
available in the
in x i
of f x
boolean function f
of c elements
i o interface
z h x
essential in order
h 0 x
circuits algorithms for
example 4 1
characteristic function of
in all states
insertion of new
of the method
the set of
of a c
y 2 x
for the decomposition
is essential in
1 and z
the complexity of
and z 2
z 1 and
the characteristic function
the standard c
the first level
by the method
function h x
f a c
r and s
area and delay
shown in figure
be implemented as
each state s
sets of states
presented in 7
signal y with
the unbounded gate
z era z
c element based
rs latch the
to recover area
theoretical concepts and
a d latch
conservatively used in
by transitions a
automatic technology mapping
an inserted signal
library gate the
the formal conditions
method for logic
methods for library
input and or
concepts and notation
behavior and speed
in the codomain
independent circuits using
the excitation regions
persistent in a
state encoding based
decomposition presented in
the matched gates
sg for the
decomposition of state
the br specified
rs sr and
matched gates are
sip conditions and
