--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1111 paths analyzed, 271 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.327ns.
--------------------------------------------------------------------------------
Slack:                  14.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.687ns (Levels of Logic = 2)
  Clock Path Skew:      -0.605ns (0.329 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y3.D2        net (fanout=4)        1.318   avr/M_sck_reg_q_0
    SLICE_X7Y3.D         Tilo                  0.259   avr/M_bit_ct_q_1
                                                       avr/M_cclk_detector_ready_inv1_SW0
    SLICE_X7Y3.C1        net (fanout=1)        0.959   avr/N20
    SLICE_X7Y3.CLK       Tas                   0.373   avr/M_bit_ct_q_1
                                                       avr/spi_slave/M_bit_ct_q_1_rstpot
                                                       avr/spi_slave/M_bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.687ns (2.410ns logic, 2.277ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  14.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.553ns (Levels of Logic = 2)
  Clock Path Skew:      -0.605ns (0.329 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y3.D2        net (fanout=4)        1.318   avr/M_sck_reg_q_0
    SLICE_X7Y3.DMUX      Tilo                  0.337   avr/M_bit_ct_q_1
                                                       avr/M_cclk_detector_ready_inv1_SW1
    SLICE_X7Y3.B2        net (fanout=1)        0.747   avr/N22
    SLICE_X7Y3.CLK       Tas                   0.373   avr/M_bit_ct_q_1
                                                       avr/spi_slave/M_bit_ct_q_0_rstpot
                                                       avr/spi_slave/M_bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.553ns (2.488ns logic, 2.065ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack:                  15.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.729ns (Levels of Logic = 2)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y2.B5        net (fanout=4)        0.807   avr/M_sck_reg_q_0
    SLICE_X7Y2.BMUX      Tilo                  0.337   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_bit_ct_q_2_glue_ce
    SLICE_X7Y2.A5        net (fanout=1)        0.434   avr/spi_slave/M_bit_ct_q_2_glue_ce
    SLICE_X7Y2.CLK       Tas                   0.373   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_bit_ct_q_2_rstpot
                                                       avr/spi_slave/M_bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.729ns (2.488ns logic, 1.241ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Slack:                  15.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 2)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y2.B5        net (fanout=4)        0.807   avr/M_sck_reg_q_0
    SLICE_X7Y2.B         Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/_n0081_inv1
    SLICE_X7Y2.C4        net (fanout=1)        0.320   avr/spi_slave/_n0081_inv
    SLICE_X7Y2.CLK       Tas                   0.373   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_data_q_0_rstpot
                                                       avr/spi_slave/M_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (2.410ns logic, 1.127ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------
Slack:                  16.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.840ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.658 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y6.DQ        Tcko                  0.525   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X9Y6.A6        net (fanout=2)        0.810   avr/cclk_detector/M_ctr_q[7]
    SLICE_X9Y6.A         Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X14Y11.B2      net (fanout=8)        1.466   avr/out1
    SLICE_X14Y11.B       Tilo                  0.235   avr/uart_tx/M_savedData_q[0]
                                                       avr/M_cclk_detector_ready_inv1_2
    SLICE_X14Y11.A5      net (fanout=1)        0.196   avr/M_cclk_detector_ready_inv11
    SLICE_X14Y11.CLK     Tas                   0.349   avr/uart_tx/M_savedData_q[0]
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.840ns (1.368ns logic, 2.472ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  16.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_4 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.778ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.658 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_4 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y6.AQ        Tcko                  0.525   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_4
    SLICE_X9Y6.A1        net (fanout=2)        0.748   avr/cclk_detector/M_ctr_q[4]
    SLICE_X9Y6.A         Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X14Y11.B2      net (fanout=8)        1.466   avr/out1
    SLICE_X14Y11.B       Tilo                  0.235   avr/uart_tx/M_savedData_q[0]
                                                       avr/M_cclk_detector_ready_inv1_2
    SLICE_X14Y11.A5      net (fanout=1)        0.196   avr/M_cclk_detector_ready_inv11
    SLICE_X14Y11.CLK     Tas                   0.349   avr/uart_tx/M_savedData_q[0]
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.778ns (1.368ns logic, 2.410ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  16.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.104ns (Levels of Logic = 1)
  Clock Path Skew:      -0.596ns (0.331 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X7Y2.C1        net (fanout=5)        0.953   avr/spi_slave/M_ss_reg_q
    SLICE_X7Y2.CLK       Tas                   0.373   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_data_q_0_rstpot
                                                       avr/spi_slave/M_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.104ns (2.151ns logic, 0.953ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Slack:                  16.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_3 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.583ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.658 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_3 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y5.DQ        Tcko                  0.525   avr/cclk_detector/M_ctr_q[3]
                                                       avr/cclk_detector/M_ctr_q_3
    SLICE_X9Y6.A3        net (fanout=2)        0.553   avr/cclk_detector/M_ctr_q[3]
    SLICE_X9Y6.A         Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X14Y11.B2      net (fanout=8)        1.466   avr/out1
    SLICE_X14Y11.B       Tilo                  0.235   avr/uart_tx/M_savedData_q[0]
                                                       avr/M_cclk_detector_ready_inv1_2
    SLICE_X14Y11.A5      net (fanout=1)        0.196   avr/M_cclk_detector_ready_inv11
    SLICE_X14Y11.CLK     Tas                   0.349   avr/uart_tx/M_savedData_q[0]
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (1.368ns logic, 2.215ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  16.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_6 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.583ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.658 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_6 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y6.CQ        Tcko                  0.525   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_6
    SLICE_X9Y6.A2        net (fanout=2)        0.553   avr/cclk_detector/M_ctr_q[6]
    SLICE_X9Y6.A         Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X14Y11.B2      net (fanout=8)        1.466   avr/out1
    SLICE_X14Y11.B       Tilo                  0.235   avr/uart_tx/M_savedData_q[0]
                                                       avr/M_cclk_detector_ready_inv1_2
    SLICE_X14Y11.A5      net (fanout=1)        0.196   avr/M_cclk_detector_ready_inv11
    SLICE_X14Y11.CLK     Tas                   0.349   avr/uart_tx/M_savedData_q[0]
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (1.368ns logic, 2.215ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  16.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_12 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.545ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.658 - 0.703)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_12 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y8.AQ        Tcko                  0.525   avr/cclk_detector/M_ctr_q[13]
                                                       avr/cclk_detector/M_ctr_q_12
    SLICE_X9Y6.C2        net (fanout=2)        0.780   avr/cclk_detector/M_ctr_q[12]
    SLICE_X9Y6.C         Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out1
    SLICE_X14Y11.B4      net (fanout=8)        1.201   avr/out
    SLICE_X14Y11.B       Tilo                  0.235   avr/uart_tx/M_savedData_q[0]
                                                       avr/M_cclk_detector_ready_inv1_2
    SLICE_X14Y11.A5      net (fanout=1)        0.196   avr/M_cclk_detector_ready_inv11
    SLICE_X14Y11.CLK     Tas                   0.349   avr/uart_tx/M_savedData_q[0]
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.545ns (1.368ns logic, 2.177ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  16.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_ctr_q_6 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.561ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_ctr_q_6 to avr/uart_tx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.AQ      Tcko                  0.476   avr/M_blockFlag_q
                                                       avr/uart_tx/M_ctr_q_6
    SLICE_X16Y11.B2      net (fanout=6)        1.184   avr/uart_tx/M_ctr_q[6]
    SLICE_X16Y11.B       Tilo                  0.254   avr/uart_tx/N24
                                                       avr/uart_tx/GND_7_o_GND_7_o_equal_13_o<6>_SW2
    SLICE_X16Y11.C6      net (fanout=1)        0.269   avr/uart_tx/N24
    SLICE_X16Y11.CMUX    Tilo                  0.430   avr/uart_tx/N24
                                                       avr/uart_tx/M_state_q_FSM_FFd2-In_G
                                                       avr/uart_tx/M_state_q_FSM_FFd2-In
    SLICE_X14Y11.C4      net (fanout=1)        0.599   avr/uart_tx/M_state_q_FSM_FFd2-In
    SLICE_X14Y11.CLK     Tas                   0.349   avr/uart_tx/M_savedData_q[0]
                                                       avr/uart_tx/M_state_q_FSM_FFd2_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (1.509ns logic, 2.052ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  16.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_2 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.522ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.658 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_2 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y5.CQ        Tcko                  0.525   avr/cclk_detector/M_ctr_q[3]
                                                       avr/cclk_detector/M_ctr_q_2
    SLICE_X9Y6.A4        net (fanout=2)        0.492   avr/cclk_detector/M_ctr_q[2]
    SLICE_X9Y6.A         Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X14Y11.B2      net (fanout=8)        1.466   avr/out1
    SLICE_X14Y11.B       Tilo                  0.235   avr/uart_tx/M_savedData_q[0]
                                                       avr/M_cclk_detector_ready_inv1_2
    SLICE_X14Y11.A5      net (fanout=1)        0.196   avr/M_cclk_detector_ready_inv11
    SLICE_X14Y11.CLK     Tas                   0.349   avr/uart_tx/M_savedData_q[0]
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.522ns (1.368ns logic, 2.154ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  16.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.959ns (Levels of Logic = 1)
  Clock Path Skew:      -0.598ns (0.329 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X7Y3.B4        net (fanout=5)        0.808   avr/spi_slave/M_ss_reg_q
    SLICE_X7Y3.CLK       Tas                   0.373   avr/M_bit_ct_q_1
                                                       avr/spi_slave/M_bit_ct_q_0_rstpot
                                                       avr/spi_slave/M_bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.959ns (2.151ns logic, 0.808ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------
Slack:                  16.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_miso_reg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.950ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_miso_reg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X6Y2.D5        net (fanout=4)        0.823   avr/M_sck_reg_q_0
    SLICE_X6Y2.CLK       Tas                   0.349   M_miso_reg_q
                                                       avr/spi_slave/M_miso_reg_q_glue_set
                                                       avr/spi_slave/M_miso_reg_q
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (2.127ns logic, 0.823ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack:                  16.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.943ns (Levels of Logic = 1)
  Clock Path Skew:      -0.596ns (0.331 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X7Y2.A3        net (fanout=5)        0.792   avr/spi_slave/M_ss_reg_q
    SLICE_X7Y2.CLK       Tas                   0.373   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_bit_ct_q_2_rstpot
                                                       avr/spi_slave/M_bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.943ns (2.151ns logic, 0.792ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------
Slack:                  16.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_10 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.479ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.658 - 0.704)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_10 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.CQ        Tcko                  0.525   avr/cclk_detector/M_ctr_q[11]
                                                       avr/cclk_detector/M_ctr_q_10
    SLICE_X9Y6.C1        net (fanout=2)        0.714   avr/cclk_detector/M_ctr_q[10]
    SLICE_X9Y6.C         Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out1
    SLICE_X14Y11.B4      net (fanout=8)        1.201   avr/out
    SLICE_X14Y11.B       Tilo                  0.235   avr/uart_tx/M_savedData_q[0]
                                                       avr/M_cclk_detector_ready_inv1_2
    SLICE_X14Y11.A5      net (fanout=1)        0.196   avr/M_cclk_detector_ready_inv11
    SLICE_X14Y11.CLK     Tas                   0.349   avr/uart_tx/M_savedData_q[0]
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (1.368ns logic, 2.111ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  16.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.953ns (Levels of Logic = 1)
  Clock Path Skew:      0.477ns (0.785 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_state_q_FSM_FFd1 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y11.AQ      Tcko                  0.476   avr/uart_tx/M_savedData_q[0]
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    SLICE_X17Y11.D2      net (fanout=17)       0.800   avr/M_state_q_FSM_FFd1
    SLICE_X17Y11.D       Tilo                  0.259   avr/uart_tx/M_bitCtr_q[2]
                                                       avr/uart_tx/M_txReg_d1
    OLOGIC_X9Y0.D1       net (fanout=1)        1.240   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      3.953ns (1.913ns logic, 2.040ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  16.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 1)
  Clock Path Skew:      -0.081ns (0.624 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y28.B2      net (fanout=19)       2.470   M_reset_cond_out
    SLICE_X10Y28.CLK     Tas                   0.349   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (0.925ns logic, 2.470ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  16.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_13 (FF)
  Destination:          seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.469ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_13 to seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.CQ      Tcko                  0.476   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_13
    SLICE_X9Y25.B1       net (fanout=2)        1.165   seg/ctr/M_ctr_q[13]
    SLICE_X9Y25.B        Tilo                  0.259   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_16_o_GND_16_o_equal_2_o_01
    SLICE_X10Y28.C1      net (fanout=18)       1.220   seg/ctr/GND_16_o_GND_16_o_equal_2_o_01
    SLICE_X10Y28.CLK     Tas                   0.349   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_13_rstpot
                                                       seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.469ns (1.084ns logic, 2.385ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  16.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_ctr_q_5 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_ctr_q_5 to avr/uart_tx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y14.CQ      Tcko                  0.476   avr/uart_tx/M_ctr_q[5]
                                                       avr/uart_tx/M_ctr_q_5
    SLICE_X16Y11.B3      net (fanout=7)        1.060   avr/uart_tx/M_ctr_q[5]
    SLICE_X16Y11.B       Tilo                  0.254   avr/uart_tx/N24
                                                       avr/uart_tx/GND_7_o_GND_7_o_equal_13_o<6>_SW2
    SLICE_X16Y11.C6      net (fanout=1)        0.269   avr/uart_tx/N24
    SLICE_X16Y11.CMUX    Tilo                  0.430   avr/uart_tx/N24
                                                       avr/uart_tx/M_state_q_FSM_FFd2-In_G
                                                       avr/uart_tx/M_state_q_FSM_FFd2-In
    SLICE_X14Y11.C4      net (fanout=1)        0.599   avr/uart_tx/M_state_q_FSM_FFd2-In
    SLICE_X14Y11.CLK     Tas                   0.349   avr/uart_tx/M_savedData_q[0]
                                                       avr/uart_tx/M_state_q_FSM_FFd2_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.509ns logic, 1.928ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  16.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.404ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.658 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/uart_tx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y6.DQ        Tcko                  0.525   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X9Y6.A6        net (fanout=2)        0.810   avr/cclk_detector/M_ctr_q[7]
    SLICE_X9Y6.A         Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X14Y11.C1      net (fanout=8)        1.461   avr/out1
    SLICE_X14Y11.CLK     Tas                   0.349   avr/uart_tx/M_savedData_q[0]
                                                       avr/uart_tx/M_state_q_FSM_FFd2_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.404ns (1.133ns logic, 2.271ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  16.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.425ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.320 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X8Y26.A2       net (fanout=2)        0.737   seg/ctr/M_ctr_q[4]
    SLICE_X8Y26.COUT     Topcya                0.474   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[4]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X8Y28.CMUX     Tcinc                 0.279   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X10Y28.D2      net (fanout=1)        0.962   seg/ctr/Result[14]
    SLICE_X10Y28.CLK     Tas                   0.349   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (1.720ns logic, 1.705ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack:                  16.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.416ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X8Y25.A2       net (fanout=2)        0.727   seg/ctr/M_ctr_q[0]
    SLICE_X8Y25.COUT     Topcya                0.474   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X8Y28.CMUX     Tcinc                 0.279   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X10Y28.D2      net (fanout=1)        0.962   seg/ctr/Result[14]
    SLICE_X10Y28.CLK     Tas                   0.349   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (1.718ns logic, 1.698ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack:                  16.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.885ns (Levels of Logic = 1)
  Clock Path Skew:      0.477ns (0.785 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_state_q_FSM_FFd2 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y11.CQ      Tcko                  0.476   avr/uart_tx/M_savedData_q[0]
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    SLICE_X17Y11.D5      net (fanout=16)       0.732   avr/M_state_q_FSM_FFd2
    SLICE_X17Y11.D       Tilo                  0.259   avr/uart_tx/M_bitCtr_q[2]
                                                       avr/uart_tx/M_txReg_d1
    OLOGIC_X9Y0.D1       net (fanout=1)        1.240   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      3.885ns (1.913ns logic, 1.972ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack:                  16.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_bitCtr_q_0 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.372ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_bitCtr_q_0 to avr/uart_tx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.AQ      Tcko                  0.525   avr/uart_tx/M_bitCtr_q[0]
                                                       avr/uart_tx/M_bitCtr_q_0
    SLICE_X16Y11.B1      net (fanout=4)        0.946   avr/uart_tx/M_bitCtr_q[0]
    SLICE_X16Y11.B       Tilo                  0.254   avr/uart_tx/N24
                                                       avr/uart_tx/GND_7_o_GND_7_o_equal_13_o<6>_SW2
    SLICE_X16Y11.C6      net (fanout=1)        0.269   avr/uart_tx/N24
    SLICE_X16Y11.CMUX    Tilo                  0.430   avr/uart_tx/N24
                                                       avr/uart_tx/M_state_q_FSM_FFd2-In_G
                                                       avr/uart_tx/M_state_q_FSM_FFd2-In
    SLICE_X14Y11.C4      net (fanout=1)        0.599   avr/uart_tx/M_state_q_FSM_FFd2-In
    SLICE_X14Y11.CLK     Tas                   0.349   avr/uart_tx/M_savedData_q[0]
                                                       avr/uart_tx/M_state_q_FSM_FFd2_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (1.558ns logic, 1.814ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  16.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_4 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.342ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.658 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_4 to avr/uart_tx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y6.AQ        Tcko                  0.525   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_4
    SLICE_X9Y6.A1        net (fanout=2)        0.748   avr/cclk_detector/M_ctr_q[4]
    SLICE_X9Y6.A         Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X14Y11.C1      net (fanout=8)        1.461   avr/out1
    SLICE_X14Y11.CLK     Tas                   0.349   avr/uart_tx/M_savedData_q[0]
                                                       avr/uart_tx/M_state_q_FSM_FFd2_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (1.133ns logic, 2.209ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  16.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_bitCtr_q_1 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.860ns (Levels of Logic = 1)
  Clock Path Skew:      0.477ns (0.785 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_bitCtr_q_1 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y11.AQ      Tcko                  0.430   avr/uart_tx/M_bitCtr_q[2]
                                                       avr/uart_tx/M_bitCtr_q_1
    SLICE_X17Y11.D1      net (fanout=4)        0.753   avr/uart_tx/M_bitCtr_q[1]
    SLICE_X17Y11.D       Tilo                  0.259   avr/uart_tx/M_bitCtr_q[2]
                                                       avr/uart_tx/M_txReg_d1
    OLOGIC_X9Y0.D1       net (fanout=1)        1.240   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (1.867ns logic, 1.993ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  16.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_8 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.317ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.658 - 0.704)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_8 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.AQ        Tcko                  0.525   avr/cclk_detector/M_ctr_q[11]
                                                       avr/cclk_detector/M_ctr_q_8
    SLICE_X9Y6.C3        net (fanout=2)        0.552   avr/cclk_detector/M_ctr_q[8]
    SLICE_X9Y6.C         Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out1
    SLICE_X14Y11.B4      net (fanout=8)        1.201   avr/out
    SLICE_X14Y11.B       Tilo                  0.235   avr/uart_tx/M_savedData_q[0]
                                                       avr/M_cclk_detector_ready_inv1_2
    SLICE_X14Y11.A5      net (fanout=1)        0.196   avr/M_cclk_detector_ready_inv11
    SLICE_X14Y11.CLK     Tas                   0.349   avr/uart_tx/M_savedData_q[0]
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.317ns (1.368ns logic, 1.949ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  16.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.750ns (Levels of Logic = 1)
  Clock Path Skew:      -0.598ns (0.329 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X7Y3.C6        net (fanout=5)        0.599   avr/spi_slave/M_ss_reg_q
    SLICE_X7Y3.CLK       Tas                   0.373   avr/M_bit_ct_q_1
                                                       avr/spi_slave/M_bit_ct_q_1_rstpot
                                                       avr/spi_slave/M_bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.750ns (2.151ns logic, 0.599ns route)
                                                       (78.2% logic, 21.8% route)

--------------------------------------------------------------------------------
Slack:                  16.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_sck_reg_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.731ns (Levels of Logic = 0)
  Clock Path Skew:      -0.605ns (0.329 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_sck_reg_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X6Y3.CX        net (fanout=4)        0.839   avr/M_sck_reg_q_0
    SLICE_X6Y3.CLK       Tdick                 0.114   avr/M_sck_reg_q_1
                                                       avr/spi_slave/M_sck_reg_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (1.892ns logic, 0.839ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/M_sck_reg_q_0/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: avr/M_busy_q/CLK
  Logical resource: avr/Mshreg_M_block_q_2/CLK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_0/CK
  Location pin: SLICE_X8Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_1/CK
  Location pin: SLICE_X8Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_2/CK
  Location pin: SLICE_X8Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_3/CK
  Location pin: SLICE_X8Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_4/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_5/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_6/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_7/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_8/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_9/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_10/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_11/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[13]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_12/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[13]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_13/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X8Y9.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_busy_q/CLK
  Logical resource: avr/M_block_q_2/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_busy_q/CLK
  Logical resource: avr/M_block_q_3/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.327|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1111 paths, 0 nets, and 397 connections

Design statistics:
   Minimum period:   5.327ns{1}   (Maximum frequency: 187.723MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 08 13:23:34 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



