0.6
2019.1
May 24 2019
15:06:07
H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.sim/sim_1/synth/timing/xsim/test_bench_time_synth.v,1621368666,verilog,,H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sim_1/new/vga_test_assignment.v,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;draw;game_top;glbl;seginterface;sevenseg;simple_rom_smiley;vga_out,,,../../../../../ES3B2_project_assignment.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sim_1/new/vga_test_assignment.v,1621272781,verilog,,,,test_bench,,,../../../../../ES3B2_project_assignment.srcs/sources_1/ip/clk_wiz_0,,,,,
