INFO: [VRFC 10-2263] Analyzing Verilog file "/shared/labs/lab_2/lab_2.srcs/sources_1/new/four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/shared/labs/lab_2/lab_2.srcs/sources_1/new/one_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/shared/labs/lab_2/lab_2.srcs/sources_1/new/two_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/shared/labs/lab_2/lab_2.srcs/sources_1/new/six_bit_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module six_bit_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/shared/labs/lab_2/lab_2.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/shared/labs/lab_2/lab_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
