<TrID ver="2.00">
	<Info>
		<FileType>Xilinx Core Generator System Project</FileType>
		<Ext>CGP</Ext>
		<Mime>text/plain</Mime>
		<ExtraInfo>
			<Rem></Rem>
			<RefURL>http://www.xilinx.com/products/design-tools/coregen.html</RefURL>
		</ExtraInfo>
		<User>Marco Pontello</User>
		<E-Mail>marcopon@gmail.com</E-Mail>
		<Home>http://mark0.net</Home>
	</Info>
	<General>
		<FileNum>8</FileNum>
		<CheckStrings>True</CheckStrings>
		<Date>
			<Year>2016</Year>
			<Month>5</Month>
			<Day>13</Day>
		</Date>
		<Time>
			<Hour>15</Hour>
			<Min>35</Min>
			<Sec>32</Sec>
		</Time>
		<Creator>TrIDScan/Py v2.02</Creator>
	</General>
	<FrontBlock>
		<Pattern>
			<Bytes>53455420</Bytes>
			<ASCII> S E T</ASCII>
			<Pos>0</Pos>
		</Pattern>
	</FrontBlock>
	<GlobalStrings>
		<String>SET DEVICEFAMILY</String>
		<String>SET DESIGNENTRY</String>
		<String>SET FLOWVENDOR</String>
		<String>SET SPEEDGRADE</String>
		<String>SET VERILOGSIM</String>
		<String>SET BUSFORMAT</String>
		<String>SET PACKAGE</String>
		<String>SET VHDLSIM</String>
		<String>NOTRIPPED</String>
		<String>FALSE</String>
		<String>TRUE</String>
	</GlobalStrings>
</TrID>