// Seed: 4270760984
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input tri id_2,
    input uwire id_3,
    output wire id_4,
    input tri0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input wire id_9
);
  assign id_4 = id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd28,
    parameter id_4 = 32'd39
) (
    output supply0 id_0,
    output tri id_1,
    input wor id_2,
    input wor _id_3,
    input tri1 _id_4,
    output supply1 id_5,
    input tri0 id_6,
    output tri1 id_7,
    output uwire id_8,
    input tri1 id_9,
    output supply0 id_10,
    output tri id_11,
    input wand id_12,
    output uwire id_13,
    output wand id_14,
    output tri id_15,
    input tri id_16,
    output tri1 id_17
);
  supply1 [1 : id_3] id_19 = -1;
  logic [1 'd0 : id_4] id_20;
  ;
  wire [1 'b0 : 1] id_21 = id_20;
  assign id_7 = -1;
  wire id_22 = id_19;
  module_0 modCall_1 (
      id_2,
      id_16,
      id_6,
      id_9,
      id_1,
      id_6,
      id_6,
      id_9,
      id_15,
      id_9
  );
  wire id_23;
  ;
endmodule
