/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
runnervmwhb2z
+ date
Tue Oct 28 16:02:17 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1761667337
+ CACTUS_STARTTIME=1761667337
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Oct 28 2025 (15:54:47)
Run date:          Oct 28 2025 (16:02:17+0000)
Run host:          runnervmwhb2z.i0fnop2thlderixbsj2qpy22md.yx.internal.cloudapp.net (pid=136217)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: runnervmwhb2z
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379472KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=2480eb74-e176-ba4c-9633-d49bb179abf4, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=runnervmwhb2z, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379472KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00125935 sec
      iterations=10000000... time=0.0124942 sec
      iterations=100000000... time=0.124464 sec
      iterations=900000000... time=1.12005 sec
      iterations=900000000... time=0.840392 sec
      result: 6.43647 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198658 sec
      iterations=10000000... time=0.0198264 sec
      iterations=100000000... time=0.198902 sec
      iterations=600000000... time=1.18972 sec
      result: 16.1382 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00157609 sec
      iterations=10000000... time=0.0155387 sec
      iterations=100000000... time=0.155346 sec
      iterations=700000000... time=1.0878 sec
      result: 10.296 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000125554 sec
      iterations=10000... time=0.00125008 sec
      iterations=100000... time=0.0124294 sec
      iterations=1000000... time=0.124323 sec
      iterations=9000000... time=1.11877 sec
      result: 1.24308 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000591155 sec
      iterations=10000... time=0.00554053 sec
      iterations=100000... time=0.0560278 sec
      iterations=1000000... time=0.561078 sec
      iterations=2000000... time=1.1185 sec
      result: 5.59251 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.7e-07 sec
      iterations=10... time=4.778e-06 sec
      iterations=100... time=3.5025e-05 sec
      iterations=1000... time=0.000268692 sec
      iterations=10000... time=0.00249301 sec
      iterations=100000... time=0.0244657 sec
      iterations=1000000... time=0.244883 sec
      iterations=4000000... time=0.981778 sec
      iterations=8000000... time=1.9609 sec
      result: 100.264 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.364e-06 sec
      iterations=10... time=5.831e-05 sec
      iterations=100... time=0.000512298 sec
      iterations=1000... time=0.00496778 sec
      iterations=10000... time=0.0499813 sec
      iterations=100000... time=0.499841 sec
      iterations=200000... time=1.00131 sec
      result: 78.5401 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.507e-06 sec
      iterations=10000... time=3.0768e-05 sec
      iterations=100000... time=0.000253664 sec
      iterations=1000000... time=0.00249684 sec
      iterations=10000000... time=0.0248545 sec
      iterations=100000000... time=0.248694 sec
      iterations=400000000... time=0.994991 sec
      iterations=800000000... time=2.00248 sec
      result: 0.312888 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.1632e-05 sec
      iterations=10000... time=0.000113633 sec
      iterations=100000... time=0.00146428 sec
      iterations=1000000... time=0.0155659 sec
      iterations=10000000... time=0.153016 sec
      iterations=70000000... time=1.0648 sec
      result: 1.90143 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.61e-07 sec
      iterations=10... time=4.048e-06 sec
      iterations=100... time=3.5336e-05 sec
      iterations=1000... time=0.000285283 sec
      iterations=10000... time=0.00279554 sec
      iterations=100000... time=0.0280969 sec
      iterations=1000000... time=0.278508 sec
      iterations=4000000... time=1.11686 sec
      result: 88.0182 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=8.326e-06 sec
      iterations=10... time=6.3939e-05 sec
      iterations=100... time=0.000546682 sec
      iterations=1000... time=0.004655 sec
      iterations=10000... time=0.044765 sec
      iterations=100000... time=0.450388 sec
      iterations=200000... time=0.89888 sec
      iterations=400000... time=1.79523 sec
      result: 87.6137 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.0918e-05 sec
      iterations=10... time=0.000398646 sec
      iterations=100... time=0.00391285 sec
      iterations=1000... time=0.0373697 sec
      iterations=10000... time=0.342513 sec
      iterations=30000... time=1.0303 sec
      result: 0.0503156 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000158316 sec
      iterations=10... time=0.00179293 sec
      iterations=100... time=0.0178478 sec
      iterations=1000... time=0.206675 sec
      iterations=5000... time=0.978395 sec
      iterations=10000... time=1.9611 sec
      result: 0.124364 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00476082 sec
      iterations=10... time=0.049973 sec
      iterations=100... time=0.429252 sec
      iterations=300... time=1.40564 sec
      result: 0.333134 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00133635 sec
      iterations=10000000... time=0.0124721 sec
      iterations=100000000... time=0.124479 sec
      iterations=900000000... time=1.12022 sec
      iterations=900000000... time=0.840713 sec
      result: 6.43987 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0019849 sec
      iterations=10000000... time=0.0198293 sec
      iterations=100000000... time=0.198334 sec
      iterations=600000000... time=1.19006 sec
      result: 16.1336 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00156483 sec
      iterations=10000000... time=0.0155723 sec
      iterations=100000000... time=0.155492 sec
      iterations=700000000... time=1.09054 sec
      result: 10.2701 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000125399 sec
      iterations=10000... time=0.00124318 sec
      iterations=100000... time=0.0124272 sec
      iterations=1000000... time=0.124306 sec
      iterations=9000000... time=1.11909 sec
      result: 1.24343 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000504087 sec
      iterations=10000... time=0.00471276 sec
      iterations=100000... time=0.0455151 sec
      iterations=1000000... time=0.453361 sec
      iterations=2000000... time=0.907031 sec
      iterations=4000000... time=1.81765 sec
      result: 4.54414 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.81e-07 sec
      iterations=10... time=3.316e-06 sec
      iterations=100... time=3.34075e-05 sec
      iterations=1000... time=0.00031018 sec
      iterations=10000... time=0.00256544 sec
      iterations=100000... time=0.0245432 sec
      iterations=1000000... time=0.244846 sec
      iterations=4000000... time=0.980397 sec
      iterations=8000000... time=1.96067 sec
      result: 100.276 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.433e-06 sec
      iterations=10... time=6.147e-05 sec
      iterations=100... time=0.000515674 sec
      iterations=1000... time=0.00515852 sec
      iterations=10000... time=0.0512268 sec
      iterations=100000... time=0.512911 sec
      iterations=200000... time=1.00257 sec
      result: 78.4414 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.0605e-06 sec
      iterations=10000... time=2.94555e-05 sec
      iterations=100000... time=0.000259556 sec
      iterations=1000000... time=0.00254008 sec
      iterations=10000000... time=0.0248738 sec
      iterations=100000000... time=0.24974 sec
      iterations=400000000... time=1.00583 sec
      result: 0.314323 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.23085e-05 sec
      iterations=10000... time=0.000103679 sec
      iterations=100000... time=0.00117976 sec
      iterations=1000000... time=0.0118283 sec
      iterations=10000000... time=0.118605 sec
      iterations=90000000... time=1.06963 sec
      result: 1.4856 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.61e-07 sec
      iterations=10... time=3.9275e-06 sec
      iterations=100... time=3.479e-05 sec
      iterations=1000... time=0.000325915 sec
      iterations=10000... time=0.00270058 sec
      iterations=100000... time=0.0273285 sec
      iterations=1000000... time=0.270121 sec
      iterations=4000000... time=1.08112 sec
      result: 90.9283 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.0925e-05 sec
      iterations=10... time=7.508e-05 sec
      iterations=100... time=0.000708946 sec
      iterations=1000... time=0.00489773 sec
      iterations=10000... time=0.0465914 sec
      iterations=100000... time=0.464946 sec
      iterations=200000... time=0.930289 sec
      iterations=400000... time=1.84676 sec
      result: 85.1687 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=7.1935e-06 sec
      iterations=10... time=9.55235e-05 sec
      iterations=100... time=0.000924478 sec
      iterations=1000... time=0.00934907 sec
      iterations=10000... time=0.0989164 sec
      iterations=100000... time=0.959928 sec
      iterations=200000... time=1.95792 sec
      result: 0.176514 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=4.66875e-05 sec
      iterations=10... time=0.000477277 sec
      iterations=100... time=0.00474134 sec
      iterations=1000... time=0.0503241 sec
      iterations=10000... time=0.548995 sec
      iterations=20000... time=1.00231 sec
      result: 0.486657 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000894312 sec
      iterations=10... time=0.0110989 sec
      iterations=100... time=0.121794 sec
      iterations=900... time=1.12517 sec
      result: 1.24853 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Oct 28 16:03:19 UTC 2025
+ echo Done.
Done.
  Elapsed time: 62.4 s
