m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/prime_for_FPGA/Lite/demo/frequency_divider_test/simulation/qsim
vfrequency_divider_top
Z1 !s110 1543537518
!i10b 1
!s100 K^SLgajO2EXi4U9Xf4XSG0
IC5Z8c_I_9@IaEz`YzAo:i0
Z2 V`JN@9S9cnhjKRR_L]QIcM3
R0
w1543537517
8frequency_divider.vo
Ffrequency_divider.vo
L0 32
Z3 OV;L;10.3d;59
r1
!s85 0
31
!s108 1543537518.607000
!s107 frequency_divider.vo|
!s90 -work|work|frequency_divider.vo|
!i113 1
Z4 o-work work
vfrequency_divider_top_vlg_check_tst
R1
!i10b 1
!s100 9:eUicnn4Z8Dzd:MFI8H10
I]M3V=Pk4Q:`3RLPGATLO21
R2
R0
Z5 w1543537515
Z6 8frequency_divider_top.vwf.vt
Z7 Ffrequency_divider_top.vwf.vt
L0 58
R3
r1
!s85 0
31
Z8 !s108 1543537518.723000
Z9 !s107 frequency_divider_top.vwf.vt|
Z10 !s90 -work|work|frequency_divider_top.vwf.vt|
!i113 1
R4
vfrequency_divider_top_vlg_sample_tst
R1
!i10b 1
!s100 `Jd]cPNoOf82bmT<G]H3F1
IeLE5khWFIZlo34OT7h8E61
R2
R0
R5
R6
R7
L0 30
R3
r1
!s85 0
31
R8
R9
R10
!i113 1
R4
vfrequency_divider_top_vlg_vec_tst
R1
!i10b 1
!s100 0`CozNXl>:5e^n_Zg<i8z2
I20e3D_:ZHH:TVW2?hdi`Z1
R2
R0
R5
R6
R7
L0 153
R3
r1
!s85 0
31
R8
R9
R10
!i113 1
R4
