design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
util_ds_buf.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_util_ds_buf_1_0/util_ds_buf.vhd,incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
design_1_util_ds_buf_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_util_ds_buf_1_0/sim/design_1_util_ds_buf_1_0.vhd,incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
main.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/04d3/sources_1/new/main.v,incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
design_1_main_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_main_0_0/sim/design_1_main_0_0.v,incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../project.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
