//! Keira Kernel: Intel High Definition Audio (HDA) Rust Wrapper
//!
//! Handles PCI device discovery, MMIO page mapping, DMA buffer allocation,
//! and FFI calls to the C HDA driver.

use crate::io::pci;
use crate::mem::pmm;
use crate::mem::vmm;

extern "C" {
    fn hda_init(bar_phys: u64);
    fn hda_start_tone(bdl_phys: u64, buf1_phys: u64, buf2_phys: u64, freq: u32);
    fn hda_stop();
}

pub static mut HDA_INITIALIZED: bool = false;
pub static mut HDA_PCI_FOUND: bool = false;

static mut BDL_PHYS: u64 = 0;
static mut BUF1_PHYS: u64 = 0;
static mut BUF2_PHYS: u64 = 0;

/// Detects the HDA PCI device, enables bus mastering, maps registers, and allocates DMA buffers.
pub unsafe fn init() -> Result<(), &'static str> {
    HDA_PCI_FOUND = false;
    HDA_INITIALIZED = false;

    // 1. Locate Intel HD Audio controller (Class 0x04, Subclass 0x03)
    let mut pci_dev = None;
    for i in 0..pci::PCI_DEVICE_COUNT {
        if let Some(dev) = pci::PCI_DEVICES[i] {
            if dev.class_code == 0x04 && dev.subclass == 0x03 {
                pci_dev = Some(dev);
                break;
            }
        }
    }

    let dev = match pci_dev {
        Some(d) => d,
        None => {
            crate::io::serial::print_str("HDA: No HD Audio controller found on PCI bus\n");
            return Ok(());
        }
    };

    HDA_PCI_FOUND = true;

    // 2. Enable PCI Bus Mastering & Memory Space
    let command = pci::pci_read_config_u32(dev.bus, dev.slot, dev.func, 0x04);
    pci::pci_write_config_u32(dev.bus, dev.slot, dev.func, 0x04, command | 0x06); // Memory Space (0x02) + Bus Master (0x04)

    // 3. Extract 64-bit BAR0
    let bar0 = pci::pci_read_config_u32(dev.bus, dev.slot, dev.func, 0x10);
    let bar1 = pci::pci_read_config_u32(dev.bus, dev.slot, dev.func, 0x14);
    let is_64bit = (bar0 & 0x04) != 0;
    
    let bar_phys = if is_64bit {
        ((bar1 as u64) << 32) | ((bar0 & 0xFFFF_FFF0) as u64)
    } else {
        (bar0 & 0xFFFF_FFF0) as u64
    };

    if bar_phys == 0 {
        return Err("HDA: BAR0 physical address is null");
    }

    crate::io::serial::print_str("HDA: Mapped controller base registers at physical ");
    crate::io::serial::print_hex(bar_phys);
    crate::io::serial::print_str("\n");

    // 4. Map HDA registers (BAR0 registers span up to 16KB; map 4 pages)
    vmm::map_page(bar_phys, bar_phys, vmm::PAGE_WRITABLE)?;
    vmm::map_page(bar_phys + 4096, bar_phys + 4096, vmm::PAGE_WRITABLE)?;
    vmm::map_page(bar_phys + 8192, bar_phys + 8192, vmm::PAGE_WRITABLE)?;
    vmm::map_page(bar_phys + 12288, bar_phys + 12288, vmm::PAGE_WRITABLE)?;

    // 5. Allocate DMA buffers (1 for BDL, 2 for stereo double-buffering)
    let bdl = pmm::alloc_frame().ok_or("HDA: Out of memory for BDL frame")?;
    let buf1 = pmm::alloc_frame().ok_or("HDA: Out of memory for Buffer 1 frame")?;
    let buf2 = pmm::alloc_frame().ok_or("HDA: Out of memory for Buffer 2 frame")?;

    vmm::map_page(bdl, bdl, vmm::PAGE_WRITABLE)?;
    vmm::map_page(buf1, buf1, vmm::PAGE_WRITABLE)?;
    vmm::map_page(buf2, buf2, vmm::PAGE_WRITABLE)?;

    BDL_PHYS = bdl;
    BUF1_PHYS = buf1;
    BUF2_PHYS = buf2;

    // 6. Invoke C driver initialization
    hda_init(bar_phys);

    HDA_INITIALIZED = true;
    Ok(())
}

/// Plays a continuous square-wave tone at the specified frequency (in Hz)
pub fn play_tone(freq: u32) {
    unsafe {
        if HDA_INITIALIZED {
            hda_start_tone(BDL_PHYS, BUF1_PHYS, BUF2_PHYS, freq);
        }
    }
}

/// Stops the output audio DMA stream
pub fn stop() {
    unsafe {
        if HDA_INITIALIZED {
            hda_stop();
        }
    }
}
