

================================================================
== Vivado HLS Report for 'Duplicate221'
================================================================
* Date:           Sat Jun  4 16:23:26 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Sobel_SkLines
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.676|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  1026401|    1|  1026401|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  1026400| 3 ~ 1283 |          -|          -|  0 ~ 800 |    no    |
        | + loop_width  |    0|     1280|         2|          1|          1| 0 ~ 1280 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond8_i)
3 --> 
	5  / (exitcond_i)
	4  / (!exitcond_i)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst2_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst1_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%src_rows_V_read = call i9 @_ssdm_op_Read.ap_fifo.i9P(i9* %src_rows_V)"   --->   Operation 11 'read' 'src_rows_V_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rows_V = sext i9 %src_rows_V_read to i32"   --->   Operation 12 'sext' 'rows_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%src_cols_V_read = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %src_cols_V)"   --->   Operation 13 'read' 'src_cols_V_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cols_V = sext i10 %src_cols_V_read to i32"   --->   Operation 14 'sext' 'cols_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.65ns)   --->   "br label %0" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.27>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %4 ]"   --->   Operation 16 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.99ns)   --->   "%exitcond8_i = icmp eq i32 %t_V, %rows_V" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 17 'icmp' 'exitcond8_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 800, i64 0)"   --->   Operation 18 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.01ns)   --->   "%i_V = add i32 %t_V, 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 19 'add' 'i_V' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %exitcond8_i, label %.exit, label %1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 21 'specloopname' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 22 'specregionbegin' 'tmp_i' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.65ns)   --->   "br label %2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 23 'br' <Predicate = (!exitcond8_i)> <Delay = 0.65>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 24 'ret' <Predicate = (exitcond8_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.01>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%t_V_3 = phi i32 [ 0, %1 ], [ %j_V, %3 ]"   --->   Operation 25 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.99ns)   --->   "%exitcond_i = icmp eq i32 %t_V_3, %cols_V" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 26 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1280, i64 0)"   --->   Operation 27 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.01ns)   --->   "%j_V = add i32 %t_V_3, 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 28 'add' 'j_V' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %4, label %3" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.67>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 30 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_24_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 31 'specregionbegin' 'tmp_24_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str248) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1560]   --->   Operation 32 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_25_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1561]   --->   Operation 33 'specregionbegin' 'tmp_25_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1561]   --->   Operation 34 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.83ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_V)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1561]   --->   Operation 35 'read' 'tmp' <Predicate = (!exitcond_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_25_i)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1561]   --->   Operation 36 'specregionend' 'empty' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_26_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1562]   --->   Operation 37 'specregionbegin' 'tmp_26_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1562]   --->   Operation 38 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst1_data_stream_V, i8 %tmp)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1562]   --->   Operation 39 'write' <Predicate = (!exitcond_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_26_i)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1562]   --->   Operation 40 'specregionend' 'empty_142' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_28_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1563]   --->   Operation 41 'specregionbegin' 'tmp_28_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1563]   --->   Operation 42 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst2_data_stream_V, i8 %tmp)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1563]   --->   Operation 43 'write' <Predicate = (!exitcond_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_28_i)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1563]   --->   Operation 44 'specregionend' 'empty_143' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_24_i)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1564]   --->   Operation 45 'specregionend' 'empty_144' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 46 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_i)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1565]   --->   Operation 47 'specregionend' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br label %0" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst1_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst2_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6      (specinterface    ) [ 000000]
StgValue_7      (specinterface    ) [ 000000]
StgValue_8      (specinterface    ) [ 000000]
StgValue_9      (specinterface    ) [ 000000]
StgValue_10     (specinterface    ) [ 000000]
src_rows_V_read (read             ) [ 000000]
rows_V          (sext             ) [ 001111]
src_cols_V_read (read             ) [ 000000]
cols_V          (sext             ) [ 001111]
StgValue_15     (br               ) [ 011111]
t_V             (phi              ) [ 001000]
exitcond8_i     (icmp             ) [ 001111]
StgValue_18     (speclooptripcount) [ 000000]
i_V             (add              ) [ 011111]
StgValue_20     (br               ) [ 000000]
StgValue_21     (specloopname     ) [ 000000]
tmp_i           (specregionbegin  ) [ 000111]
StgValue_23     (br               ) [ 001111]
StgValue_24     (ret              ) [ 000000]
t_V_3           (phi              ) [ 000100]
exitcond_i      (icmp             ) [ 001111]
StgValue_27     (speclooptripcount) [ 000000]
j_V             (add              ) [ 001111]
StgValue_29     (br               ) [ 000000]
StgValue_30     (specloopname     ) [ 000000]
tmp_24_i        (specregionbegin  ) [ 000000]
StgValue_32     (specpipeline     ) [ 000000]
tmp_25_i        (specregionbegin  ) [ 000000]
StgValue_34     (specprotocol     ) [ 000000]
tmp             (read             ) [ 000000]
empty           (specregionend    ) [ 000000]
tmp_26_i        (specregionbegin  ) [ 000000]
StgValue_38     (specprotocol     ) [ 000000]
StgValue_39     (write            ) [ 000000]
empty_142       (specregionend    ) [ 000000]
tmp_28_i        (specregionbegin  ) [ 000000]
StgValue_42     (specprotocol     ) [ 000000]
StgValue_43     (write            ) [ 000000]
empty_143       (specregionend    ) [ 000000]
empty_144       (specregionend    ) [ 000000]
StgValue_46     (br               ) [ 001111]
empty_145       (specregionend    ) [ 000000]
StgValue_48     (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst1_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst1_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst2_data_stream_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst2_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i9P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str248"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="src_rows_V_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="9" slack="0"/>
<pin id="64" dir="0" index="1" bw="9" slack="0"/>
<pin id="65" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_rows_V_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="src_cols_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="10" slack="0"/>
<pin id="70" dir="0" index="1" bw="10" slack="0"/>
<pin id="71" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_cols_V_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="StgValue_39_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="StgValue_43_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_43/4 "/>
</bind>
</comp>

<comp id="96" class="1005" name="t_V_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="t_V_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="107" class="1005" name="t_V_3_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="t_V_3_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="rows_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rows_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="cols_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="cols_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="exitcond8_i_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="9" slack="1"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8_i/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_V_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="exitcond_i_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="10" slack="2"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="j_V_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="rows_V_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_V "/>
</bind>
</comp>

<comp id="153" class="1005" name="cols_V_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="2"/>
<pin id="155" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_V "/>
</bind>
</comp>

<comp id="158" class="1005" name="exitcond8_i_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond8_i "/>
</bind>
</comp>

<comp id="162" class="1005" name="i_V_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="167" class="1005" name="exitcond_i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="171" class="1005" name="j_V_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="54" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="60" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="74" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="60" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="74" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="62" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="68" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="100" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="100" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="111" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="111" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="118" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="156"><net_src comp="122" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="161"><net_src comp="126" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="131" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="170"><net_src comp="137" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="142" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="111" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst1_data_stream_V | {4 }
	Port: dst2_data_stream_V | {4 }
 - Input state : 
	Port: Duplicate221 : src_rows_V | {1 }
	Port: Duplicate221 : src_cols_V | {1 }
	Port: Duplicate221 : src_data_stream_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond8_i : 1
		i_V : 1
		StgValue_20 : 2
	State 3
		exitcond_i : 1
		j_V : 1
		StgValue_29 : 2
	State 4
		empty : 1
		empty_142 : 1
		empty_143 : 1
		empty_144 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |         i_V_fu_131         |    0    |    39   |
|          |         j_V_fu_142         |    0    |    39   |
|----------|----------------------------|---------|---------|
|   icmp   |     exitcond8_i_fu_126     |    0    |    20   |
|          |      exitcond_i_fu_137     |    0    |    20   |
|----------|----------------------------|---------|---------|
|          | src_rows_V_read_read_fu_62 |    0    |    0    |
|   read   | src_cols_V_read_read_fu_68 |    0    |    0    |
|          |       tmp_read_fu_74       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   StgValue_39_write_fu_80  |    0    |    0    |
|          |   StgValue_43_write_fu_88  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |        rows_V_fu_118       |    0    |    0    |
|          |        cols_V_fu_122       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   118   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   cols_V_reg_153  |   32   |
|exitcond8_i_reg_158|    1   |
| exitcond_i_reg_167|    1   |
|    i_V_reg_162    |   32   |
|    j_V_reg_171    |   32   |
|   rows_V_reg_148  |   32   |
|   t_V_3_reg_107   |   32   |
|     t_V_reg_96    |   32   |
+-------------------+--------+
|       Total       |   194  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   118  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   194  |    -   |
+-----------+--------+--------+
|   Total   |   194  |   118  |
+-----------+--------+--------+
