Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date             : Fri Oct  6 13:03:16 2023
| Host             : LAPTOP-U9EM5UJ6 running 64-bit major release  (build 9200)
| Command          : report_power -file DG_multiple_led_power_routed.rpt -pb DG_multiple_led_power_summary_routed.pb -rpx DG_multiple_led_power_routed.rpx
| Design           : DG_multiple_led
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.294        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.222        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        8 |       --- |             --- |
| Slice Logic              |     0.025 |    16121 |       --- |             --- |
|   LUT as Logic           |     0.024 |     9311 |     20800 |           44.76 |
|   CARRY4                 |    <0.001 |     1479 |      8150 |           18.15 |
|   LUT as Distributed RAM |    <0.001 |      128 |      9600 |            1.33 |
|   Register               |    <0.001 |     1881 |     41600 |            4.52 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   F7/F8 Muxes            |    <0.001 |       88 |     32600 |            0.27 |
|   Others                 |     0.000 |     1965 |       --- |             --- |
| Signals                  |     0.039 |    17510 |       --- |             --- |
| MMCM                     |     0.124 |        1 |         5 |           20.00 |
| DSPs                     |     0.028 |       88 |        90 |           97.78 |
| I/O                      |    <0.001 |        6 |       106 |            5.66 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.294 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.108 |       0.098 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.082 |       0.069 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+--------------------------------------+-----------------+
| Clock               | Domain                               | Constraint (ns) |
+---------------------+--------------------------------------+-----------------+
| clk                 | clk                                  |            10.0 |
| clk_out1_clk_33_3   | inst_clk_33_3/inst/clk_out1_clk_33_3 |            30.0 |
| clk_out1_clk_33_3_1 | inst_clk_33_3/inst/clk_out1_clk_33_3 |            30.0 |
| clkfbout_clk_33_3   | inst_clk_33_3/inst/clkfbout_clk_33_3 |            40.0 |
| clkfbout_clk_33_3_1 | inst_clk_33_3/inst/clkfbout_clk_33_3 |            40.0 |
| sys_clk_pin         | clk                                  |            10.0 |
+---------------------+--------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------+-----------+
| Name                                        | Power (W) |
+---------------------------------------------+-----------+
| DG_multiple_led                             |     0.222 |
|   inst_clk_33_3                             |     0.124 |
|     inst                                    |     0.124 |
|   u_Izhikevich_model_pipeline_multiple      |     0.097 |
|     a_MUL_h                                 |     0.011 |
|       inst                                  |     0.011 |
|     a_mul_h_MUL_u                           |     0.004 |
|       inst                                  |     0.004 |
|     a_mul_h_MUL_v_sub_Vr                    |     0.004 |
|       inst                                  |     0.004 |
|     b_MUL_a_mul_h_mul_v_sub_Vr              |     0.004 |
|       inst                                  |     0.004 |
|     h_div_C_MUL_k                           |     0.004 |
|       inst                                  |     0.004 |
|     h_div_C_MUL_u_sub_i                     |     0.004 |
|       inst                                  |     0.004 |
|     u                                       |     0.006 |
|       inst                                  |     0.006 |
|     u_ADD_d                                 |     0.003 |
|       inst                                  |     0.003 |
|     u_SUB_a_mul_h_mul_u                     |     0.005 |
|       inst                                  |     0.005 |
|     u_SUB_i                                 |     0.004 |
|       inst                                  |     0.004 |
|     v                                       |     0.006 |
|       inst                                  |     0.006 |
|     v_SUB_Vr                                |     0.005 |
|       inst                                  |     0.005 |
|     v_SUB_Vt                                |     0.005 |
|       inst                                  |     0.005 |
|     v_SUB_h_div_C_mul_u_sub_i               |     0.005 |
|       inst                                  |     0.005 |
|     v_sub_Vr_MUL_v_sub_Vt                   |     0.004 |
|       inst                                  |     0.004 |
|     v_sub_Vr_mul_v_sub_Vt_MUL_h_div_C_mul_k |     0.004 |
|       inst                                  |     0.004 |
+---------------------------------------------+-----------+


