Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: KGP_RISC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "KGP_RISC.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "KGP_RISC"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : KGP_RISC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\Look_Ahead_Carry_Unit.v" into library work
Parsing module <Look_Ahead_Carry_Unit>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\CLA_4_bit_augmented.v" into library work
Parsing module <CLA_4_bit_augmented>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\CLA_16_bit_LCU.v" into library work
Parsing module <CLA_16_bit_LCU>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\shiftunit.v" into library work
Parsing module <shiftunit>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\mux_32_3X1.v" into library work
Parsing module <mux_32_3X1>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\diffunit.v" into library work
Parsing module <diffunit>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\branch_checker.v" into library work
Parsing module <branch_checker>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\adderunit.v" into library work
Parsing module <adderunit>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\register_file.v" into library work
Parsing module <register_file>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\program_counter.v" into library work
Parsing module <program_counter>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\ipcore_dir\instr_memory_bram.v" into library work
Parsing module <instr_memory_bram>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\ipcore_dir\data_memory_bram.v" into library work
Parsing module <data_memory_bram>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\Instruction_decoder.v" into library work
Parsing module <Instruction_decoder>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\dff.v" into library work
Parsing module <dff>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\branch_mechanism.v" into library work
Parsing module <branch_mechanism>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\bit_extend_unit.v" into library work
Parsing module <bit_extend_unit>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\data_path.v" into library work
Parsing module <data_path>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\control_unit.v" into library work
Parsing module <control_unit>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\KGP_RISC.v" into library work
Parsing module <KGP_RISC>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <KGP_RISC>.

Elaborating module <clock_divider>.

Elaborating module <control_unit>.

Elaborating module <data_path>.

Elaborating module <mux_32_3X1>.

Elaborating module <Instruction_decoder>.

Elaborating module <bit_extend_unit>.

Elaborating module <register_file>.
WARNING:HDLCompiler:189 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\register_file.v" Line 34: Size mismatch in connection of port <a0>. Formal port size is 32-bit while actual signal size is 5-bit.

Elaborating module <ALU>.

Elaborating module <adderunit>.

Elaborating module <CLA_16_bit_LCU>.

Elaborating module <Look_Ahead_Carry_Unit>.

Elaborating module <CLA_4_bit_augmented>.

Elaborating module <shiftunit>.

Elaborating module <diffunit>.
WARNING:HDLCompiler:189 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\ALU.v" Line 41: Size mismatch in connection of port <out>. Formal port size is 6-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\ALU.v" Line 41: Assignment to diff_zero ignored, since the identifier is never used

Elaborating module <dff>.

Elaborating module <program_counter>.
WARNING:HDLCompiler:413 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\program_counter.v" Line 34: Result of 14-bit expression is truncated to fit in 13-bit target.

Elaborating module <branch_mechanism>.

Elaborating module <branch_checker>.
WARNING:HDLCompiler:413 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\branch_mechanism.v" Line 39: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\branch_mechanism.v" Line 42: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\branch_mechanism.v" Line 46: Result of 32-bit expression is truncated to fit in 13-bit target.

Elaborating module <data_memory_bram>.
WARNING:HDLCompiler:1499 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\ipcore_dir\data_memory_bram.v" Line 39: Empty module <data_memory_bram> remains a black box.
WARNING:HDLCompiler:189 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\data_path.v" Line 119: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 32-bit.

Elaborating module <instr_memory_bram>.
WARNING:HDLCompiler:1499 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\ipcore_dir\instr_memory_bram.v" Line 39: Empty module <instr_memory_bram> remains a black box.
WARNING:HDLCompiler:634 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\data_path.v" Line 36: Net <nextPC[31]> does not have a driver.
WARNING:HDLCompiler:189 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\KGP_RISC.v" Line 62: Size mismatch in connection of port <result>. Formal port size is 32-bit while actual signal size is 5-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <KGP_RISC>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\KGP_RISC.v".
    Summary:
	no macro.
Unit <KGP_RISC> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\clock_divider.v".
    Found 26-bit register for signal <counter>.
    Found 26-bit adder for signal <counter[25]_GND_2_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\control_unit.v".
    Summary:
	inferred  33 Multiplexer(s).
Unit <control_unit> synthesized.

Synthesizing Unit <data_path>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\data_path.v".
WARNING:Xst:653 - Signal <nextPC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <data_path> synthesized.

Synthesizing Unit <mux_32_3X1>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\mux_32_3X1.v".
    Found 32-bit 4-to-1 multiplexer for signal <out> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_32_3X1> synthesized.

Synthesizing Unit <Instruction_decoder>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\Instruction_decoder.v".
    Summary:
	no macro.
Unit <Instruction_decoder> synthesized.

Synthesizing Unit <bit_extend_unit>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\bit_extend_unit.v".
    Summary:
	no macro.
Unit <bit_extend_unit> synthesized.

Synthesizing Unit <register_file>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\register_file.v".
        ra = 5'b11111
    Found 1024-bit register for signal <n0045[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <rs_out> created at line 46.
    Found 32-bit 32-to-1 multiplexer for signal <rt_out> created at line 47.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <register_file> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\ALU.v".
INFO:Xst:3210 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\ALU.v" line 41: Output port <diff_zero> of the instance <diff> is unconnected or connected to loadless signal.
    Found 32-bit adder for signal <muxOut[31]_GND_9_o_add_3_OUT> created at line 47.
    Found 32-bit 7-to-1 multiplexer for signal <result> created at line 31.
WARNING:Xst:737 - Found 1-bit latch for signal <carry>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   1 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <adderunit>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\adderunit.v".
    Summary:
	no macro.
Unit <adderunit> synthesized.

Synthesizing Unit <CLA_16_bit_LCU>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\CLA_16_bit_LCU.v".
    Summary:
	no macro.
Unit <CLA_16_bit_LCU> synthesized.

Synthesizing Unit <Look_Ahead_Carry_Unit>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\Look_Ahead_Carry_Unit.v".
    Summary:
	no macro.
Unit <Look_Ahead_Carry_Unit> synthesized.

Synthesizing Unit <CLA_4_bit_augmented>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\CLA_4_bit_augmented.v".
    Summary:
Unit <CLA_4_bit_augmented> synthesized.

Synthesizing Unit <shiftunit>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\shiftunit.v".
    Found 32-bit shifter logical left for signal <in[31]_shamt[31]_shift_left_1_OUT> created at line 29
    Found 32-bit shifter logical right for signal <in[31]_shamt[31]_shift_right_3_OUT> created at line 32
    Found 32-bit shifter arithmetic right for signal <in[31]_shamt[31]_shift_right_5_OUT> created at line 35
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1491_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1494_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1497_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1500_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1503_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1506_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1509_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1512_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1515_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1518_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1521_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1524_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1527_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1530_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1533_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1536_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1539_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1542_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1545_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1548_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1551_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1554_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1557_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1560_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1563_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1566_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1569_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1572_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1575_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1578_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1581_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1584_o> created at line 31.
WARNING:Xst:737 - Found 1-bit latch for signal <result<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  32 Latch(s).
	inferred  35 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shiftunit> synthesized.

Synthesizing Unit <diffunit>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\diffunit.v".
    Found 32-bit subtractor for signal <tem2> created at line 26.
WARNING:Xst:737 - Found 1-bit latch for signal <out<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 Latch(s).
	inferred 129 Multiplexer(s).
Unit <diffunit> synthesized.

Synthesizing Unit <dff>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\dff.v".
    Found 1-bit register for signal <out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.

Synthesizing Unit <program_counter>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\program_counter.v".
    Found 13-bit register for signal <addr>.
    Found 13-bit register for signal <addr2>.
    Found 13-bit adder for signal <next_addr[12]_GND_58_o_add_0_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <program_counter> synthesized.

Synthesizing Unit <branch_mechanism>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\branch_mechanism.v".
WARNING:Xst:647 - Input <rsOut<31:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pda<31:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <offset<31:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 13-bit 4-to-1 multiplexer for signal <_n0013> created at line 30.
    Summary:
	inferred   2 Multiplexer(s).
Unit <branch_mechanism> synthesized.

Synthesizing Unit <branch_checker>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\branch_checker.v".
    Found 1-bit 8-to-1 multiplexer for signal <jump> created at line 26.
    Summary:
	inferred   1 Multiplexer(s).
Unit <branch_checker> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 13-bit adder                                          : 1
 26-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Registers                                            : 5
 1-bit register                                        : 1
 1024-bit register                                     : 1
 13-bit register                                       : 2
 26-bit register                                       : 1
# Latches                                              : 38
 1-bit latch                                           : 38
# Multiplexers                                         : 238
 1-bit 2-to-1 multiplexer                              : 137
 1-bit 3-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 1
 13-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 15
 3-bit 2-to-1 multiplexer                              : 10
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 18
 32-bit xor2                                           : 2
 4-bit xor2                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/data_memory_bram.ngc>.
Reading core <ipcore_dir/instr_memory_bram.ngc>.
Loading core <data_memory_bram> for timing and area information for instance <data_mem>.
Loading core <instr_memory_bram> for timing and area information for instance <instr_mem>.

Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_divider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 13-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 1051
 Flip-Flops                                            : 1051
# Multiplexers                                         : 238
 1-bit 2-to-1 multiplexer                              : 137
 1-bit 3-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 1
 13-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 15
 3-bit 2-to-1 multiplexer                              : 10
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 18
 32-bit xor2                                           : 2
 4-bit xor2                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <diff/out_1> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <diff/out_2> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <diff/out_3> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <diff/out_4> of sequential type is unconnected in block <ALU>.
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    diff/out_0 in unit <ALU>


Optimizing unit <program_counter> ...

Optimizing unit <KGP_RISC> ...

Optimizing unit <data_path> ...

Optimizing unit <register_file> ...

Optimizing unit <ALU> ...

Optimizing unit <shiftunit> ...

Optimizing unit <branch_mechanism> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block KGP_RISC, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1077
 Flip-Flops                                            : 1077

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : KGP_RISC.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2956
#      GND                         : 3
#      INV                         : 2
#      LUT1                        : 25
#      LUT2                        : 42
#      LUT3                        : 217
#      LUT4                        : 49
#      LUT5                        : 227
#      LUT6                        : 2103
#      MUXCY                       : 99
#      MUXF7                       : 83
#      VCC                         : 3
#      XORCY                       : 103
# FlipFlops/Latches                : 1112
#      FDC                         : 52
#      FDCE                        : 1024
#      FDE                         : 1
#      FDP                         : 1
#      LD                          : 34
# RAMS                             : 10
#      RAMB18E1                    : 1
#      RAMB36E1                    : 9
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 1
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1112  out of  126800     0%  
 Number of Slice LUTs:                 2665  out of  63400     4%  
    Number used as Logic:              2665  out of  63400     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2764
   Number with an unused Flip Flop:    1652  out of   2764    59%  
   Number with an unused LUT:            99  out of   2764     3%  
   Number of fully used LUT-FF pairs:  1013  out of   2764    36%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    210     3%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               10  out of    135     7%  
    Number using Block RAM only:         10
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------+---------------------------------+-------+
Clock Signal                                                                               | Clock buffer(FF name)           | Load  |
-------------------------------------------------------------------------------------------+---------------------------------+-------+
clk                                                                                        | BUFGP                           | 26    |
a0/counter_25                                                                              | BUFG                            | 1062  |
Data/alu/Mmux_result111(Data/alu/Mmux_result1111:O)                                        | NONE(*)(Data/alu/carry)         | 1     |
Data/alu/shift/select[1]_select[1]_OR_110_o(Data/alu/shift/select[1]_select[1]_OR_110_o1:O)| BUFG(*)(Data/alu/shift/result_0)| 32    |
Data/alu/diff/tem[31]_result[31]_OR_204_o(Data/alu/diff/tem[31]_result[31]_OR_204_o9:O)    | NONE(*)(Data/alu/diff/out_0)    | 1     |
-------------------------------------------------------------------------------------------+---------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                             | Buffer(FF name)                                                                                                                                     | Load  |
-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Data/instr_mem/N1(Data/instr_mem/XST_GND:G)| NONE(Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 14    |
Data/data_mem/N1(Data/data_mem/XST_GND:G)  | NONE(Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 4     |
-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 10.931ns (Maximum Frequency: 91.483MHz)
   Minimum input arrival time before clock: 1.174ns
   Maximum output required time after clock: 6.997ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.737ns (frequency: 365.364MHz)
  Total number of paths / destination ports: 351 / 26
-------------------------------------------------------------------------
Delay:               2.737ns (Levels of Logic = 27)
  Source:            a0/counter_0 (FF)
  Destination:       a0/counter_25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: a0/counter_0 to a0/counter_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.478   0.399  a0/counter_0 (a0/counter_0)
     INV:I->O              1   0.146   0.000  a0/Mcount_counter_lut<0>_INV_0 (a0/Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.472   0.000  a0/Mcount_counter_cy<0> (a0/Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<1> (a0/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<2> (a0/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<3> (a0/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<4> (a0/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<5> (a0/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<6> (a0/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<7> (a0/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<8> (a0/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<9> (a0/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<10> (a0/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<11> (a0/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<12> (a0/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<13> (a0/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<14> (a0/Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<15> (a0/Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<16> (a0/Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<17> (a0/Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<18> (a0/Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<19> (a0/Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<20> (a0/Mcount_counter_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<21> (a0/Mcount_counter_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<22> (a0/Mcount_counter_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  a0/Mcount_counter_cy<23> (a0/Mcount_counter_cy<23>)
     MUXCY:CI->O           0   0.029   0.000  a0/Mcount_counter_cy<24> (a0/Mcount_counter_cy<24>)
     XORCY:CI->O           1   0.510   0.000  a0/Mcount_counter_xor<25> (Result<25>)
     FDC:D                     0.030          a0/counter_25
    ----------------------------------------
    Total                      2.737ns (2.338ns logic, 0.399ns route)
                                       (85.4% logic, 14.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'a0/counter_25'
  Clock period: 10.931ns (frequency: 91.483MHz)
  Total number of paths / destination ports: 47873711 / 2120
-------------------------------------------------------------------------
Delay:               10.931ns (Levels of Logic = 24)
  Source:            Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 (FF)
  Destination:       Data/PC/addr2_12 (FF)
  Source Clock:      a0/counter_25 rising
  Destination Clock: a0/counter_25 rising

  Data Path: Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 to Data/PC/addr2_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.478   0.828  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0)
     LUT3:I0->O          257   0.124   0.738  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81 (douta<16>)
     end scope: 'Data/instr_mem:douta<16>'
     LUT6:I4->O            1   0.124   0.776  Data/reg_store/Mmux_rt_out_885 (Data/reg_store/Mmux_rt_out_885)
     LUT6:I2->O            1   0.124   0.000  Data/reg_store/Mmux_rt_out_328 (Data/reg_store/Mmux_rt_out_328)
     MUXF7:I1->O           5   0.368   0.448  Data/reg_store/Mmux_rt_out_2_f7_27 (Data/rtOut<6>)
     LUT5:I4->O            5   0.124   0.743  Data/alu/mux/Mmux_out291 (Data/alu/muxOut<6>)
     LUT4:I1->O            3   0.124   0.730  Data/alu/add/c1/a1/c<2><1>_SW2 (N93)
     LUT6:I3->O            3   0.124   0.550  Data/alu/add/c1/l1/carry<2><2>_SW6 (N283)
     LUT6:I4->O           14   0.124   0.506  Data/alu/add/c1/l1/carry<2><2> (Data/alu/add/c1/c<2>)
     LUT3:I2->O            2   0.124   0.427  Data/alu/Mmux_result82_SW1 (N671)
     LUT6:I5->O            2   0.124   0.925  Data/alu/Mmux_result83_1 (Data/alu/Mmux_result83)
     LUT6:I1->O           10   0.124   0.775  Data/alu/zero4 (Data/alu/zero3)
     LUT6:I3->O            1   0.124   0.000  Data/bm/nextInstr<2>31 (Data/bm/nextInstr<2>3)
     MUXCY:S->O            1   0.472   0.000  Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<2> (Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<3> (Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<4> (Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<5> (Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<6> (Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<7> (Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<8> (Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<9> (Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<10> (Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<10>)
     MUXCY:CI->O           0   0.029   0.000  Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<11> (Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_cy<11>)
     XORCY:CI->O           1   0.510   0.000  Data/PC/Madd_next_addr[12]_GND_58_o_add_0_OUT_xor<12> (Data/PC/next_addr[12]_GND_58_o_add_0_OUT<12>)
     FDC:D                     0.030          Data/PC/addr2_12
    ----------------------------------------
    Total                     10.931ns (3.485ns logic, 7.446ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              1.174ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       a0/counter_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to a0/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1077   0.001   0.679  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.494          a0/counter_0
    ----------------------------------------
    Total                      1.174ns (0.495ns logic, 0.679ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'a0/counter_25'
  Total number of paths / destination ports: 1051 / 1051
-------------------------------------------------------------------------
Offset:              1.174ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       Data/DFF/out (FF)
  Destination Clock: a0/counter_25 rising

  Data Path: rst to Data/DFF/out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1077   0.001   0.679  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.494          Data/DFF/out
    ----------------------------------------
    Total                      1.174ns (0.495ns logic, 0.679ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'a0/counter_25'
  Total number of paths / destination ports: 4964 / 5
-------------------------------------------------------------------------
Offset:              6.997ns (Levels of Logic = 10)
  Source:            Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 (FF)
  Destination:       result<4> (PAD)
  Source Clock:      a0/counter_25 rising

  Data Path: Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 to result<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.478   0.828  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0)
     LUT3:I0->O          257   0.124   0.738  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81 (douta<16>)
     end scope: 'Data/instr_mem:douta<16>'
     LUT6:I4->O            1   0.124   0.776  Data/reg_store/Mmux_rt_out_879 (Data/reg_store/Mmux_rt_out_879)
     LUT6:I2->O            1   0.124   0.000  Data/reg_store/Mmux_rt_out_326 (Data/reg_store/Mmux_rt_out_326)
     MUXF7:I1->O           5   0.368   0.448  Data/reg_store/Mmux_rt_out_2_f7_25 (Data/rtOut<4>)
     LUT6:I5->O           67   0.124   0.581  Data/alu/mux/Mmux_out271 (Data/alu/muxOut<4>)
     LUT3:I2->O            4   0.124   0.441  Data/alu/Mmux_result271 (Data/alu/Mmux_result27)
     LUT6:I5->O            1   0.124   0.919  Data/alu/Mmux_result273_SW3 (N373)
     LUT6:I1->O           36   0.124   0.552  Data/alu/Mmux_result273 (result_4_OBUF)
     OBUF:I->O                 0.000          result_4_OBUF (result<4>)
    ----------------------------------------
    Total                      6.997ns (1.714ns logic, 5.283ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data/alu/shift/select[1]_select[1]_OR_110_o'
  Total number of paths / destination ports: 11 / 5
-------------------------------------------------------------------------
Offset:              3.303ns (Levels of Logic = 3)
  Source:            Data/alu/shift/result_4 (LATCH)
  Destination:       result<4> (PAD)
  Source Clock:      Data/alu/shift/select[1]_select[1]_OR_110_o falling

  Data Path: Data/alu/shift/result_4 to result<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.625   0.959  Data/alu/shift/result_4 (Data/alu/shift/result_4)
     LUT6:I0->O            1   0.124   0.919  Data/alu/Mmux_result273_SW3 (N373)
     LUT6:I1->O           36   0.124   0.552  Data/alu/Mmux_result273 (result_4_OBUF)
     OBUF:I->O                 0.000          result_4_OBUF (result<4>)
    ----------------------------------------
    Total                      3.303ns (0.873ns logic, 2.430ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data/alu/diff/tem[31]_result[31]_OR_204_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.964ns (Levels of Logic = 3)
  Source:            Data/alu/diff/out_0 (LATCH)
  Destination:       result<0> (PAD)
  Source Clock:      Data/alu/diff/tem[31]_result[31]_OR_204_o falling

  Data Path: Data/alu/diff/out_0 to result<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.421  Data/alu/diff/out_0 (Data/alu/diff/out_0)
     LUT4:I3->O            1   0.124   0.000  Data/alu/Mmux_result13_G (N685)
     MUXF7:I1->O           5   0.368   0.426  Data/alu/Mmux_result13 (result_0_OBUF)
     OBUF:I->O                 0.000          result_0_OBUF (result<0>)
    ----------------------------------------
    Total                      1.964ns (1.117ns logic, 0.847ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Data/alu/Mmux_result111
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
a0/counter_25  |         |         |    8.791|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Data/alu/diff/tem[31]_result[31]_OR_204_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
a0/counter_25  |         |         |   19.700|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Data/alu/shift/select[1]_select[1]_OR_110_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
a0/counter_25  |         |         |   12.107|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock a0/counter_25
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
Data/alu/Mmux_result111                    |         |    1.054|         |         |
Data/alu/diff/tem[31]_result[31]_OR_204_o  |         |    5.906|         |         |
Data/alu/shift/select[1]_select[1]_OR_110_o|         |    7.210|         |         |
a0/counter_25                              |   10.931|         |         |         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.737|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 27.58 secs
 
--> 

Total memory usage is 4707000 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   59 (   0 filtered)
Number of infos    :    2 (   0 filtered)

