Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Brandon\Desktop\Semestre10\Operativos\Proyecto 1\Comunicacion-de-procesos-sincronizada\platform.qsys" --block-symbol-file --output-directory="C:\Users\Brandon\Desktop\Semestre10\Operativos\Proyecto 1\Comunicacion-de-procesos-sincronizada\platform" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Comunicacion-de-procesos-sincronizada/platform.qsys
Progress: Reading input file
Progress: Adding button_0 [altera_avalon_pio 17.1]
Progress: Parameterizing module button_0
Progress: Adding button_1 [altera_avalon_pio 17.1]
Progress: Parameterizing module button_1
Progress: Adding button_2 [altera_avalon_pio 17.1]
Progress: Parameterizing module button_2
Progress: Adding button_3 [altera_avalon_pio 17.1]
Progress: Parameterizing module button_3
Progress: Adding button_4 [altera_avalon_pio 17.1]
Progress: Parameterizing module button_4
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding ram [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module ram
Progress: Adding rom [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module rom
Progress: Adding sevSeg0 [altera_avalon_pio 17.1]
Progress: Parameterizing module sevSeg0
Progress: Adding sevSeg_0 [altera_avalon_pio 17.1]
Progress: Parameterizing module sevSeg_0
Progress: Adding sevSeg_1 [altera_avalon_pio 17.1]
Progress: Parameterizing module sevSeg_1
Progress: Adding sevSeg_2 [altera_avalon_pio 17.1]
Progress: Parameterizing module sevSeg_2
Progress: Adding sevSeg_3 [altera_avalon_pio 17.1]
Progress: Parameterizing module sevSeg_3
Progress: Adding sevSeg_4 [altera_avalon_pio 17.1]
Progress: Parameterizing module sevSeg_4
Progress: Adding timer_0 [altera_avalon_timer 17.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: platform.button_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform.button_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform.button_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform.button_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform.button_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Brandon\Desktop\Semestre10\Operativos\Proyecto 1\Comunicacion-de-procesos-sincronizada\platform.qsys" --synthesis=VERILOG --output-directory="C:\Users\Brandon\Desktop\Semestre10\Operativos\Proyecto 1\Comunicacion-de-procesos-sincronizada\platform\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Comunicacion-de-procesos-sincronizada/platform.qsys
Progress: Reading input file
Progress: Adding button_0 [altera_avalon_pio 17.1]
Progress: Parameterizing module button_0
Progress: Adding button_1 [altera_avalon_pio 17.1]
Progress: Parameterizing module button_1
Progress: Adding button_2 [altera_avalon_pio 17.1]
Progress: Parameterizing module button_2
Progress: Adding button_3 [altera_avalon_pio 17.1]
Progress: Parameterizing module button_3
Progress: Adding button_4 [altera_avalon_pio 17.1]
Progress: Parameterizing module button_4
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding ram [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module ram
Progress: Adding rom [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module rom
Progress: Adding sevSeg0 [altera_avalon_pio 17.1]
Progress: Parameterizing module sevSeg0
Progress: Adding sevSeg_0 [altera_avalon_pio 17.1]
Progress: Parameterizing module sevSeg_0
Progress: Adding sevSeg_1 [altera_avalon_pio 17.1]
Progress: Parameterizing module sevSeg_1
Progress: Adding sevSeg_2 [altera_avalon_pio 17.1]
Progress: Parameterizing module sevSeg_2
Progress: Adding sevSeg_3 [altera_avalon_pio 17.1]
Progress: Parameterizing module sevSeg_3
Progress: Adding sevSeg_4 [altera_avalon_pio 17.1]
Progress: Parameterizing module sevSeg_4
Progress: Adding timer_0 [altera_avalon_timer 17.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: platform.button_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform.button_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform.button_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform.button_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform.button_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform: Generating platform "platform" for QUARTUS_SYNTH
Info: button_0: Starting RTL generation for module 'platform_button_0'
Info: button_0:   Generation command is [exec E:/basura/quartus/bin64/perl/bin/perl.exe -I E:/basura/quartus/bin64/perl/lib -I E:/basura/quartus/sopc_builder/bin/europa -I E:/basura/quartus/sopc_builder/bin/perl_lib -I E:/basura/quartus/sopc_builder/bin -I E:/basura/quartus/../ip/altera/sopc_builder_ip/common -I E:/basura/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/basura/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_button_0 --dir=C:/Users/Brandon/AppData/Local/Temp/alt9620_2439908223492307567.dir/0002_button_0_gen/ --quartus_dir=E:/basura/quartus --verilog --config=C:/Users/Brandon/AppData/Local/Temp/alt9620_2439908223492307567.dir/0002_button_0_gen//platform_button_0_component_configuration.pl  --do_build_sim=0  ]
Info: button_0: Done RTL generation for module 'platform_button_0'
Info: button_0: "platform" instantiated altera_avalon_pio "button_0"
Info: nios2_gen2_0: "platform" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: ram: Starting RTL generation for module 'platform_ram'
Info: ram:   Generation command is [exec E:/basura/quartus/bin64/perl/bin/perl.exe -I E:/basura/quartus/bin64/perl/lib -I E:/basura/quartus/sopc_builder/bin/europa -I E:/basura/quartus/sopc_builder/bin/perl_lib -I E:/basura/quartus/sopc_builder/bin -I E:/basura/quartus/../ip/altera/sopc_builder_ip/common -I E:/basura/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/basura/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_ram --dir=C:/Users/Brandon/AppData/Local/Temp/alt9620_2439908223492307567.dir/0003_ram_gen/ --quartus_dir=E:/basura/quartus --verilog --config=C:/Users/Brandon/AppData/Local/Temp/alt9620_2439908223492307567.dir/0003_ram_gen//platform_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'platform_ram'
Info: ram: "platform" instantiated altera_avalon_onchip_memory2 "ram"
Info: rom: Starting RTL generation for module 'platform_rom'
Info: rom:   Generation command is [exec E:/basura/quartus/bin64/perl/bin/perl.exe -I E:/basura/quartus/bin64/perl/lib -I E:/basura/quartus/sopc_builder/bin/europa -I E:/basura/quartus/sopc_builder/bin/perl_lib -I E:/basura/quartus/sopc_builder/bin -I E:/basura/quartus/../ip/altera/sopc_builder_ip/common -I E:/basura/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/basura/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_rom --dir=C:/Users/Brandon/AppData/Local/Temp/alt9620_2439908223492307567.dir/0004_rom_gen/ --quartus_dir=E:/basura/quartus --verilog --config=C:/Users/Brandon/AppData/Local/Temp/alt9620_2439908223492307567.dir/0004_rom_gen//platform_rom_component_configuration.pl  --do_build_sim=0  ]
Info: rom: Done RTL generation for module 'platform_rom'
Info: rom: "platform" instantiated altera_avalon_onchip_memory2 "rom"
Info: sevSeg0: Starting RTL generation for module 'platform_sevSeg0'
Info: sevSeg0:   Generation command is [exec E:/basura/quartus/bin64/perl/bin/perl.exe -I E:/basura/quartus/bin64/perl/lib -I E:/basura/quartus/sopc_builder/bin/europa -I E:/basura/quartus/sopc_builder/bin/perl_lib -I E:/basura/quartus/sopc_builder/bin -I E:/basura/quartus/../ip/altera/sopc_builder_ip/common -I E:/basura/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/basura/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_sevSeg0 --dir=C:/Users/Brandon/AppData/Local/Temp/alt9620_2439908223492307567.dir/0005_sevSeg0_gen/ --quartus_dir=E:/basura/quartus --verilog --config=C:/Users/Brandon/AppData/Local/Temp/alt9620_2439908223492307567.dir/0005_sevSeg0_gen//platform_sevSeg0_component_configuration.pl  --do_build_sim=0  ]
Info: sevSeg0: Done RTL generation for module 'platform_sevSeg0'
Info: sevSeg0: "platform" instantiated altera_avalon_pio "sevSeg0"
Info: timer_0: Starting RTL generation for module 'platform_timer_0'
Info: timer_0:   Generation command is [exec E:/Basura/quartus/bin64//perl/bin/perl.exe -I E:/Basura/quartus/bin64//perl/lib -I E:/basura/quartus/sopc_builder/bin/europa -I E:/basura/quartus/sopc_builder/bin/perl_lib -I E:/basura/quartus/sopc_builder/bin -I E:/basura/quartus/../ip/altera/sopc_builder_ip/common -I E:/basura/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- E:/basura/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=platform_timer_0 --dir=C:/Users/Brandon/AppData/Local/Temp/alt9620_2439908223492307567.dir/0006_timer_0_gen/ --quartus_dir=E:/basura/quartus --verilog --config=C:/Users/Brandon/AppData/Local/Temp/alt9620_2439908223492307567.dir/0006_timer_0_gen//platform_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'platform_timer_0'
Info: timer_0: "platform" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "platform" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "platform" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "platform" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'platform_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec E:/Basura/quartus/bin64//eperlcmd.exe -I E:/Basura/quartus/bin64//perl/lib -I E:/basura/quartus/sopc_builder/bin/europa -I E:/basura/quartus/sopc_builder/bin/perl_lib -I E:/basura/quartus/sopc_builder/bin -I E:/basura/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I E:/basura/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I E:/basura/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I E:/basura/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- E:/basura/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=platform_nios2_gen2_0_cpu --dir=C:/Users/Brandon/AppData/Local/Temp/alt9620_2439908223492307567.dir/0009_cpu_gen/ --quartus_bindir=E:/Basura/quartus/bin64/ --verilog --config=C:/Users/Brandon/AppData/Local/Temp/alt9620_2439908223492307567.dir/0009_cpu_gen//platform_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.09.19 22:23:13 (*) Starting Nios II generation
Info: cpu: # 2023.09.19 22:23:13 (*)   Checking for plaintext license.
Info: cpu: # 2023.09.19 22:23:14 (*)   Couldn't query license setup in Quartus directory E:/Basura/quartus/bin64/
Info: cpu: # 2023.09.19 22:23:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.09.19 22:23:14 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.09.19 22:23:14 (*)   Plaintext license not found.
Info: cpu: # 2023.09.19 22:23:14 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2023.09.19 22:23:14 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.09.19 22:23:14 (*)   Creating all objects for CPU
Info: cpu: # 2023.09.19 22:23:15 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.09.19 22:23:15 (*)   Creating plain-text RTL
Info: cpu: # 2023.09.19 22:23:16 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'platform_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_016: "mm_interconnect_0" instantiated altera_merlin_router "router_016"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Brandon/Desktop/Semestre10/Operativos/Proyecto 1/Comunicacion-de-procesos-sincronizada/platform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Brandon/Desktop/Semestre10/Operativos/Proyecto 1/Comunicacion-de-procesos-sincronizada/platform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Brandon/Desktop/Semestre10/Operativos/Proyecto 1/Comunicacion-de-procesos-sincronizada/platform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: platform: Done "platform" with 30 modules, 44 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
