// Seed: 980093053
`define pp_1 0
`define pp_2 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0
);
  logic id_1;
endmodule
