\subsection{synchronizer Entity Reference}
\label{classsynchronizer}\index{synchronizer@{synchronizer}}


Collaboration diagram for synchronizer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{df/dff/classsynchronizer__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+in}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+sinch}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf synchronizer.\+vhd}.



\subsubsection{Member Data Documentation}
\index{synchronizer@{synchronizer}!clk@{clk}}
\index{clk@{clk}!synchronizer@{synchronizer}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsynchronizer_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 18} of file {\bf synchronizer.\+vhd}.

\index{synchronizer@{synchronizer}!ieee@{ieee}}
\index{ieee@{ieee}!synchronizer@{synchronizer}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classsynchronizer_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf synchronizer.\+vhd}.

\index{synchronizer@{synchronizer}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!synchronizer@{synchronizer}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classsynchronizer_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf synchronizer.\+vhd}.

\index{synchronizer@{synchronizer}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!synchronizer@{synchronizer}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsynchronizer_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 19} of file {\bf synchronizer.\+vhd}.

\index{synchronizer@{synchronizer}!signal\+\_\+in@{signal\+\_\+in}}
\index{signal\+\_\+in@{signal\+\_\+in}!synchronizer@{synchronizer}}
\paragraph[{signal\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+in} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsynchronizer_a191e8e49961988da6f3da706f91805b3}


Definition at line {\bf 20} of file {\bf synchronizer.\+vhd}.

\index{synchronizer@{synchronizer}!signal\+\_\+sinch@{signal\+\_\+sinch}}
\index{signal\+\_\+sinch@{signal\+\_\+sinch}!synchronizer@{synchronizer}}
\paragraph[{signal\+\_\+sinch}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+sinch} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsynchronizer_aa2a120bee014aaa169dd8fead9aa7b69}


Definition at line {\bf 24} of file {\bf synchronizer.\+vhd}.

\index{synchronizer@{synchronizer}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!synchronizer@{synchronizer}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classsynchronizer_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf synchronizer.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/general/{\bf synchronizer.\+vhd}\end{DoxyCompactItemize}
