<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.09.12.00:20:49"
 outputDirectory="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEBA6U23I7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="foo_0_call" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port name="foo_0_call_valid" direction="input" role="valid" width="1" />
   <port name="foo_0_call_stall" direction="output" role="stall" width="1" />
  </interface>
  <interface name="foo_0_return" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port name="foo_0_return_valid" direction="output" role="valid" width="1" />
   <port name="foo_0_return_stall" direction="input" role="stall" width="1" />
  </interface>
  <interface name="foo_0_s0" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="32" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="false" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="foo_0_s0_data" direction="input" role="data" width="32" />
   <port name="foo_0_s0_ready" direction="output" role="ready" width="1" />
   <port name="foo_0_s0_valid" direction="input" role="valid" width="1" />
  </interface>
  <interface name="foo_0_s3" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="32" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="false" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="foo_0_s3_data" direction="output" role="data" width="32" />
   <port name="foo_0_s3_ready" direction="input" role="ready" width="1" />
   <port name="foo_0_s3_valid" direction="output" role="valid" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="fooqsys:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSEBA6U23I7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1694461849,AUTO_UNIQUE_ID=(clock_source:22.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(foo:1.0:AUTO_CLOCK_CLOCK_DOMAIN=1,AUTO_CLOCK_CLOCK_RATE=50000000,AUTO_CLOCK_RESET_DOMAIN=1,AUTO_DEVICE=5CSEBA6U23I7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1694461849,AUTO_UNIQUE_ID=fooqsys_foo_0(foo_internal:1.0:))(clock:22.1:)(reset:22.1:)"
   instancePathKey="fooqsys"
   kind="fooqsys"
   version="1.0"
   name="fooqsys">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1694461849" />
  <parameter name="AUTO_DEVICE" value="5CSEBA6U23I7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/fooqsys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/fooqsys_foo_0.v"
       type="VERILOG" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/dspba_library_ver.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_ecc_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_data_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_altera_syncram_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_scfifo_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_ecc_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_ecc_encoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_ll_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_ll_ram_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_dspba_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_staging_reg.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_mid_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_latency_one_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_latency_zero_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_fifo_zero_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_high_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_low_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_zero_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_fanout_pipeline.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_tessellated_incr_decr_threshold.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_tessellated_incr_lookahead.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_reset_handler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_lfsr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_mlab_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_parameter_assert.svh"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_pop.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_push.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_token_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_pipeline.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_dspba_buffer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_enable_sink.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_memory_depth_quantization_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_iord.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_iord_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_iord_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_shift_register_no_reset.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_iowr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_iowr_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_iowr_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_loop_profiler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_sim_latency_tracker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_full_detector.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_tessellated_incr_decr_decr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_loop_limiter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_reset_wire.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_function_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_B0_runOnce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_B0_runOnce_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_B0_runOnce_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_B0_runOnce_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_B0_runOnce_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_B1_start.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_B1_start_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_B1_start_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_call_unnamed_foo2_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_return_task_1_unnamed_6_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_return_task_2_unnamed_7_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_return_task_3_unnamed_8_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_call_task_1_unnamed_3_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_call_task_2_unnamed_4_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_call_task_3_unnamed_5_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_return_unnamed_foo9_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_wt_entry_s_c0_enter1_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_B1_start_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_B1_start_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_1_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_1_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B0_runOnce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B0_runOnce_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_task_10_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_task_11_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B0_runOnce_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B0_runOnce_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B0_runOnce_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B1_start.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B1_start_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_call_task_1_unnamed_task_12_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B1_start_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_wt_entry_task_1s_c0_enter1_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_wt_ent0000k_1s_c0_exit_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_wt_entry_task_1s_c0_enter1_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond3_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B1_start_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B1_start_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B2_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_s0_unnamed_task_13_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_s1_unnamed_task_14_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_for_body_i_task_1s_c0_enter52_task_11.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000_1s_c0_exit7_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000ask_11_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000t7_task_11_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_for_body_i_task_1s_c0_enter52_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i2_cleanups_pop7_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i2_initerations_pop6_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop5_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_lastiniteration_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i2_cleanups_push7_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i2_initerations_push6_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i9_fpga_indvars_iv_push5_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B2_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B2_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B2_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B3_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_return_task_1_unnamed_task_15_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B3_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B3_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_11_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_11_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_16_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_16_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_loop_limiter_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B2_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B3_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B0_runOnce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B0_runOnce_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_task_20_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_task_21_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B0_runOnce_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B0_runOnce_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B0_runOnce_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B1_start.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B1_start_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_call_task_2_unnamed_task_22_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B1_start_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_wt_entry_task_2s_c0_enter1_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_wt_ent0000k_2s_c0_exit_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_wt_entry_task_2s_c0_enter1_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond3_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B1_start_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B1_start_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B2_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_s1_unnamed_task_23_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_s2_unnamed_task_24_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_for_body_i_task_2s_c0_enter52_task_21.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000_2s_c0_exit7_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000ask_21_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000t7_task_21_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_for_body_i_task_2s_c0_enter52_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i2_cleanups_pop7_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i2_initerations_pop6_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop5_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_lastiniteration_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i2_cleanups_push7_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i2_initerations_push6_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i9_fpga_indvars_iv_push5_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B2_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B2_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B2_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B3_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_return_task_2_unnamed_task_25_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B3_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B3_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_21_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_21_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_26_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_26_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_loop_limiter_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B2_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B3_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B0_runOnce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B0_runOnce_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_task_30_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_task_31_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B0_runOnce_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B0_runOnce_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B0_runOnce_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B1_start.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B1_start_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_call_task_3_unnamed_task_32_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B1_start_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_wt_entry_task_3s_c0_enter1_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_wt_ent0000k_3s_c0_exit_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_wt_entry_task_3s_c0_enter1_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond3_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B1_start_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B1_start_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B2_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_s2_unnamed_task_33_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_s3_unnamed_task_34_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_for_body_i_task_3s_c0_enter52_task_31.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000_3s_c0_exit7_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000ask_31_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000t7_task_31_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_for_body_i_task_3s_c0_enter52_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i2_cleanups_pop7_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i2_initerations_pop6_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop5_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_lastiniteration_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i2_cleanups_push7_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i2_initerations_push6_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i9_fpga_indvars_iv_push5_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B2_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B2_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B2_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B3_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_return_task_3_unnamed_task_35_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B3_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B3_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_31_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_31_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_36_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_36_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_loop_limiter_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B2_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B3_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_internal.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/fooqsys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/foo/foo.qsys" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/foo/foo_internal_hw.tcl" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="fooqsys">queue size: 0 starting:fooqsys "fooqsys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>3</b> modules, <b>4</b> connections]]></message>
   <message level="Debug" culprit="fooqsys"><![CDATA["<b>fooqsys</b>" reuses <b>foo</b> "<b>submodules/fooqsys_foo_0</b>"]]></message>
   <message level="Debug" culprit="fooqsys"><![CDATA["<b>fooqsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="fooqsys">queue size: 1 starting:foo "submodules/fooqsys_foo_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="foo_0"><![CDATA["<b>foo_0</b>" reuses <b>foo_internal</b> "<b>submodules/foo_internal</b>"]]></message>
   <message level="Info" culprit="foo_0"><![CDATA["<b>fooqsys</b>" instantiated <b>foo</b> "<b>foo_0</b>"]]></message>
   <message level="Debug" culprit="fooqsys">queue size: 0 starting:foo_internal "submodules/foo_internal"</message>
   <message level="Info" culprit="foo_internal_inst"><![CDATA["<b>foo_0</b>" instantiated <b>foo_internal</b> "<b>foo_internal_inst</b>"]]></message>
   <message level="Debug" culprit="fooqsys">queue size: 1 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>fooqsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="foo:1.0:AUTO_CLOCK_CLOCK_DOMAIN=1,AUTO_CLOCK_CLOCK_RATE=50000000,AUTO_CLOCK_RESET_DOMAIN=1,AUTO_DEVICE=5CSEBA6U23I7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1694461849,AUTO_UNIQUE_ID=fooqsys_foo_0(foo_internal:1.0:)"
   instancePathKey="fooqsys:.:foo_0"
   kind="foo"
   version="1.0"
   name="fooqsys_foo_0">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_GENERATION_ID" value="1694461849" />
  <parameter name="AUTO_DEVICE" value="5CSEBA6U23I7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_UNIQUE_ID" value="fooqsys_foo_0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/fooqsys_foo_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/dspba_library_ver.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_ecc_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_data_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_altera_syncram_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_scfifo_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_ecc_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_ecc_encoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_ll_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_ll_ram_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_dspba_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_staging_reg.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_mid_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_latency_one_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_latency_zero_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_fifo_zero_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_high_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_low_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_zero_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_fanout_pipeline.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_tessellated_incr_decr_threshold.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_tessellated_incr_lookahead.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_reset_handler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_lfsr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_mlab_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_parameter_assert.svh"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_pop.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_push.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_token_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_pipeline.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_dspba_buffer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_enable_sink.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_memory_depth_quantization_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_iord.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_iord_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_iord_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_shift_register_no_reset.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_iowr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_iowr_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_iowr_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_loop_profiler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_sim_latency_tracker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_full_detector.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_tessellated_incr_decr_decr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_loop_limiter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_reset_wire.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_function_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_B0_runOnce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_B0_runOnce_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_B0_runOnce_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_B0_runOnce_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_B0_runOnce_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_B1_start.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_B1_start_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_B1_start_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_call_unnamed_foo2_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_return_task_1_unnamed_6_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_return_task_2_unnamed_7_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_return_task_3_unnamed_8_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_call_task_1_unnamed_3_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_call_task_2_unnamed_4_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_call_task_3_unnamed_5_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_return_unnamed_foo9_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_wt_entry_s_c0_enter1_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_B1_start_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_B1_start_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_1_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_1_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B0_runOnce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B0_runOnce_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_task_10_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_task_11_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B0_runOnce_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B0_runOnce_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B0_runOnce_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B1_start.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B1_start_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_call_task_1_unnamed_task_12_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B1_start_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_wt_entry_task_1s_c0_enter1_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_wt_ent0000k_1s_c0_exit_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_wt_entry_task_1s_c0_enter1_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond3_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B1_start_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B1_start_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B2_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_s0_unnamed_task_13_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_s1_unnamed_task_14_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_for_body_i_task_1s_c0_enter52_task_11.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000_1s_c0_exit7_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000ask_11_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000t7_task_11_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_for_body_i_task_1s_c0_enter52_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i2_cleanups_pop7_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i2_initerations_pop6_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop5_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_lastiniteration_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i2_cleanups_push7_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i2_initerations_push6_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i9_fpga_indvars_iv_push5_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B2_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B2_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B2_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B3_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_return_task_1_unnamed_task_15_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B3_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B3_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_11_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_11_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_16_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_16_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_loop_limiter_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B2_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B3_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B0_runOnce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B0_runOnce_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_task_20_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_task_21_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B0_runOnce_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B0_runOnce_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B0_runOnce_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B1_start.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B1_start_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_call_task_2_unnamed_task_22_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B1_start_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_wt_entry_task_2s_c0_enter1_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_wt_ent0000k_2s_c0_exit_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_wt_entry_task_2s_c0_enter1_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond3_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B1_start_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B1_start_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B2_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_s1_unnamed_task_23_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_s2_unnamed_task_24_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_for_body_i_task_2s_c0_enter52_task_21.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000_2s_c0_exit7_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000ask_21_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000t7_task_21_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_for_body_i_task_2s_c0_enter52_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i2_cleanups_pop7_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i2_initerations_pop6_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop5_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_lastiniteration_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i2_cleanups_push7_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i2_initerations_push6_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i9_fpga_indvars_iv_push5_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B2_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B2_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B2_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B3_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_return_task_2_unnamed_task_25_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B3_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B3_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_21_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_21_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_26_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_26_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_loop_limiter_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B2_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B3_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B0_runOnce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B0_runOnce_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_task_30_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_task_31_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B0_runOnce_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B0_runOnce_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B0_runOnce_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B1_start.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B1_start_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_call_task_3_unnamed_task_32_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B1_start_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_wt_entry_task_3s_c0_enter1_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_wt_ent0000k_3s_c0_exit_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_wt_entry_task_3s_c0_enter1_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond3_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B1_start_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B1_start_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B2_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_s2_unnamed_task_33_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_s3_unnamed_task_34_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_for_body_i_task_3s_c0_enter52_task_31.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000_3s_c0_exit7_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000ask_31_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000t7_task_31_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_for_body_i_task_3s_c0_enter52_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i2_cleanups_pop7_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i2_initerations_pop6_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop5_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_lastiniteration_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i2_cleanups_push7_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i2_initerations_push6_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i9_fpga_indvars_iv_push5_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B2_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B2_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B2_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B3_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_return_task_3_unnamed_task_35_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B3_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B3_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_31_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_31_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_36_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_36_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_loop_limiter_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B2_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B3_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_internal.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/foo/foo.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/foo/foo_internal_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="fooqsys" as="foo_0" />
  <messages>
   <message level="Debug" culprit="fooqsys">queue size: 1 starting:foo "submodules/fooqsys_foo_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="foo_0"><![CDATA["<b>foo_0</b>" reuses <b>foo_internal</b> "<b>submodules/foo_internal</b>"]]></message>
   <message level="Info" culprit="foo_0"><![CDATA["<b>fooqsys</b>" instantiated <b>foo</b> "<b>foo_0</b>"]]></message>
   <message level="Debug" culprit="fooqsys">queue size: 0 starting:foo_internal "submodules/foo_internal"</message>
   <message level="Info" culprit="foo_internal_inst"><![CDATA["<b>foo_0</b>" instantiated <b>foo_internal</b> "<b>foo_internal_inst</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:22.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="fooqsys:.:rst_controller"
   kind="altera_reset_controller"
   version="22.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="fooqsys" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="fooqsys">queue size: 1 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>fooqsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="foo_internal:1.0:"
   instancePathKey="fooqsys:.:foo_0:.:foo_internal_inst"
   kind="foo_internal"
   version="1.0"
   name="foo_internal">
  <generatedFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/dspba_library_ver.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_ecc_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_data_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_altera_syncram_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_scfifo_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_ecc_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_ecc_encoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_ll_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_ll_ram_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_dspba_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_staging_reg.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_mid_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_latency_one_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_latency_zero_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_fifo_zero_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_high_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_low_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_zero_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_fanout_pipeline.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_tessellated_incr_decr_threshold.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_tessellated_incr_lookahead.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_reset_handler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_lfsr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_mlab_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_parameter_assert.svh"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_pop.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_push.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_token_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_pipeline.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_dspba_buffer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_enable_sink.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_memory_depth_quantization_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_iord.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_iord_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_iord_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_shift_register_no_reset.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_iowr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_iowr_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_iowr_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_loop_profiler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/hld_sim_latency_tracker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_full_detector.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_tessellated_incr_decr_decr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_loop_limiter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/acl_reset_wire.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_function_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_B0_runOnce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_B0_runOnce_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_B0_runOnce_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_B0_runOnce_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_B0_runOnce_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_B1_start.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_B1_start_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_B1_start_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_call_unnamed_foo2_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_return_task_1_unnamed_6_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_return_task_2_unnamed_7_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_return_task_3_unnamed_8_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_call_task_1_unnamed_3_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_call_task_2_unnamed_4_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_call_task_3_unnamed_5_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_return_unnamed_foo9_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_wt_entry_s_c0_enter1_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_foo0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_B1_start_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_B1_start_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_1_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_1_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B0_runOnce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B0_runOnce_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_task_10_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_task_11_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B0_runOnce_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B0_runOnce_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B0_runOnce_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B1_start.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B1_start_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_call_task_1_unnamed_task_12_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B1_start_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_wt_entry_task_1s_c0_enter1_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_wt_ent0000k_1s_c0_exit_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_wt_entry_task_1s_c0_enter1_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond3_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B1_start_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B1_start_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B2_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_s0_unnamed_task_13_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_s1_unnamed_task_14_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_for_body_i_task_1s_c0_enter52_task_11.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000_1s_c0_exit7_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000ask_11_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000t7_task_11_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_for_body_i_task_1s_c0_enter52_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i2_cleanups_pop7_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i2_initerations_pop6_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop5_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_lastiniteration_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i2_cleanups_push7_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i2_initerations_push6_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i9_fpga_indvars_iv_push5_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B2_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B2_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B2_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B3_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_return_task_1_unnamed_task_15_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B3_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_1_B3_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_11_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_11_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_16_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_16_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_loop_limiter_task_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B2_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_1_B3_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B0_runOnce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B0_runOnce_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_task_20_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_task_21_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B0_runOnce_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B0_runOnce_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B0_runOnce_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B1_start.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B1_start_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_call_task_2_unnamed_task_22_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B1_start_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_wt_entry_task_2s_c0_enter1_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_wt_ent0000k_2s_c0_exit_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_wt_entry_task_2s_c0_enter1_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond3_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B1_start_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B1_start_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B2_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_s1_unnamed_task_23_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_s2_unnamed_task_24_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_for_body_i_task_2s_c0_enter52_task_21.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000_2s_c0_exit7_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000ask_21_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000t7_task_21_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_for_body_i_task_2s_c0_enter52_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i2_cleanups_pop7_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i2_initerations_pop6_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop5_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_lastiniteration_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i2_cleanups_push7_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i2_initerations_push6_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i9_fpga_indvars_iv_push5_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B2_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B2_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B2_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B3_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_return_task_2_unnamed_task_25_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B3_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_2_B3_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_21_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_21_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_26_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_26_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_loop_limiter_task_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B2_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_2_B3_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B0_runOnce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B0_runOnce_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_token_i1_wt_limpop_task_30_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_token_i1_wt_limpush_task_31_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B0_runOnce_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B0_runOnce_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B0_runOnce_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B1_start.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B1_start_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_call_task_3_unnamed_task_32_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B1_start_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_wt_entry_task_3s_c0_enter1_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_wt_ent0000k_3s_c0_exit_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_wt_entry_task_3s_c0_enter1_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond3_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B1_start_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B1_start_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B2_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iord_bl_s2_unnamed_task_33_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_s3_unnamed_task_34_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_s_c0_in_for_body_i_task_3s_c0_enter52_task_31.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000_3s_c0_exit7_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000ask_31_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000t7_task_31_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_sfc_logic_s_c0_in_for_body_i_task_3s_c0_enter52_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i2_cleanups_pop7_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i2_initerations_pop6_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop5_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_lastiniteration_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i1_notexitcond_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i2_cleanups_push7_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i2_initerations_push6_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_push_i9_fpga_indvars_iv_push5_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B2_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B2_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B2_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B3_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_iowr_bl_return_task_3_unnamed_task_35_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B3_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_task_3_B3_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_31_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going2_task_31_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_36_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_i_llvm_fpga_pipeline_keep_going_task_36_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_loop_limiter_task_30.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B2_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_bb_task_3_B3_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/fooqsys/submodules/foo_internal.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/foo/foo_internal_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="fooqsys_foo_0" as="foo_internal_inst" />
  <messages>
   <message level="Debug" culprit="fooqsys">queue size: 0 starting:foo_internal "submodules/foo_internal"</message>
   <message level="Info" culprit="foo_internal_inst"><![CDATA["<b>foo_0</b>" instantiated <b>foo_internal</b> "<b>foo_internal_inst</b>"]]></message>
  </messages>
 </entity>
</deploy>
