    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; I2C_Addr
I2C_Addr__0__DM__MASK EQU 0x07
I2C_Addr__0__DM__SHIFT EQU 0
I2C_Addr__0__DR EQU CYREG_PRT2_DR
I2C_Addr__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
I2C_Addr__0__HSIOM_MASK EQU 0x0000000F
I2C_Addr__0__HSIOM_SHIFT EQU 0
I2C_Addr__0__INTCFG EQU CYREG_PRT2_INTCFG
I2C_Addr__0__INTSTAT EQU CYREG_PRT2_INTSTAT
I2C_Addr__0__MASK EQU 0x01
I2C_Addr__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
I2C_Addr__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
I2C_Addr__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
I2C_Addr__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
I2C_Addr__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
I2C_Addr__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
I2C_Addr__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
I2C_Addr__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
I2C_Addr__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
I2C_Addr__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
I2C_Addr__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
I2C_Addr__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
I2C_Addr__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
I2C_Addr__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
I2C_Addr__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
I2C_Addr__0__PC EQU CYREG_PRT2_PC
I2C_Addr__0__PC2 EQU CYREG_PRT2_PC2
I2C_Addr__0__PORT EQU 2
I2C_Addr__0__PS EQU CYREG_PRT2_PS
I2C_Addr__0__SHIFT EQU 0
I2C_Addr__1__DM__MASK EQU 0x38
I2C_Addr__1__DM__SHIFT EQU 3
I2C_Addr__1__DR EQU CYREG_PRT2_DR
I2C_Addr__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
I2C_Addr__1__HSIOM_MASK EQU 0x000000F0
I2C_Addr__1__HSIOM_SHIFT EQU 4
I2C_Addr__1__INTCFG EQU CYREG_PRT2_INTCFG
I2C_Addr__1__INTSTAT EQU CYREG_PRT2_INTSTAT
I2C_Addr__1__MASK EQU 0x02
I2C_Addr__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
I2C_Addr__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
I2C_Addr__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
I2C_Addr__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
I2C_Addr__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
I2C_Addr__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
I2C_Addr__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
I2C_Addr__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
I2C_Addr__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
I2C_Addr__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
I2C_Addr__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
I2C_Addr__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
I2C_Addr__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
I2C_Addr__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
I2C_Addr__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
I2C_Addr__1__PC EQU CYREG_PRT2_PC
I2C_Addr__1__PC2 EQU CYREG_PRT2_PC2
I2C_Addr__1__PORT EQU 2
I2C_Addr__1__PS EQU CYREG_PRT2_PS
I2C_Addr__1__SHIFT EQU 1
I2C_Addr__2__DM__MASK EQU 0x1C0
I2C_Addr__2__DM__SHIFT EQU 6
I2C_Addr__2__DR EQU CYREG_PRT2_DR
I2C_Addr__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
I2C_Addr__2__HSIOM_MASK EQU 0x00000F00
I2C_Addr__2__HSIOM_SHIFT EQU 8
I2C_Addr__2__INTCFG EQU CYREG_PRT2_INTCFG
I2C_Addr__2__INTSTAT EQU CYREG_PRT2_INTSTAT
I2C_Addr__2__MASK EQU 0x04
I2C_Addr__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
I2C_Addr__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
I2C_Addr__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
I2C_Addr__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
I2C_Addr__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
I2C_Addr__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
I2C_Addr__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
I2C_Addr__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
I2C_Addr__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
I2C_Addr__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
I2C_Addr__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
I2C_Addr__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
I2C_Addr__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
I2C_Addr__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
I2C_Addr__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
I2C_Addr__2__PC EQU CYREG_PRT2_PC
I2C_Addr__2__PC2 EQU CYREG_PRT2_PC2
I2C_Addr__2__PORT EQU 2
I2C_Addr__2__PS EQU CYREG_PRT2_PS
I2C_Addr__2__SHIFT EQU 2
I2C_Addr__3__DM__MASK EQU 0xE00
I2C_Addr__3__DM__SHIFT EQU 9
I2C_Addr__3__DR EQU CYREG_PRT2_DR
I2C_Addr__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
I2C_Addr__3__HSIOM_MASK EQU 0x0000F000
I2C_Addr__3__HSIOM_SHIFT EQU 12
I2C_Addr__3__INTCFG EQU CYREG_PRT2_INTCFG
I2C_Addr__3__INTSTAT EQU CYREG_PRT2_INTSTAT
I2C_Addr__3__MASK EQU 0x08
I2C_Addr__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
I2C_Addr__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
I2C_Addr__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
I2C_Addr__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
I2C_Addr__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
I2C_Addr__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
I2C_Addr__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
I2C_Addr__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
I2C_Addr__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
I2C_Addr__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
I2C_Addr__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
I2C_Addr__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
I2C_Addr__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
I2C_Addr__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
I2C_Addr__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
I2C_Addr__3__PC EQU CYREG_PRT2_PC
I2C_Addr__3__PC2 EQU CYREG_PRT2_PC2
I2C_Addr__3__PORT EQU 2
I2C_Addr__3__PS EQU CYREG_PRT2_PS
I2C_Addr__3__SHIFT EQU 3
I2C_Addr__4__DM__MASK EQU 0x7000
I2C_Addr__4__DM__SHIFT EQU 12
I2C_Addr__4__DR EQU CYREG_PRT2_DR
I2C_Addr__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
I2C_Addr__4__HSIOM_MASK EQU 0x000F0000
I2C_Addr__4__HSIOM_SHIFT EQU 16
I2C_Addr__4__INTCFG EQU CYREG_PRT2_INTCFG
I2C_Addr__4__INTSTAT EQU CYREG_PRT2_INTSTAT
I2C_Addr__4__MASK EQU 0x10
I2C_Addr__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
I2C_Addr__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
I2C_Addr__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
I2C_Addr__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
I2C_Addr__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
I2C_Addr__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
I2C_Addr__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
I2C_Addr__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
I2C_Addr__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
I2C_Addr__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
I2C_Addr__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
I2C_Addr__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
I2C_Addr__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
I2C_Addr__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
I2C_Addr__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
I2C_Addr__4__PC EQU CYREG_PRT2_PC
I2C_Addr__4__PC2 EQU CYREG_PRT2_PC2
I2C_Addr__4__PORT EQU 2
I2C_Addr__4__PS EQU CYREG_PRT2_PS
I2C_Addr__4__SHIFT EQU 4
I2C_Addr__5__DM__MASK EQU 0x38000
I2C_Addr__5__DM__SHIFT EQU 15
I2C_Addr__5__DR EQU CYREG_PRT2_DR
I2C_Addr__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
I2C_Addr__5__HSIOM_MASK EQU 0x00F00000
I2C_Addr__5__HSIOM_SHIFT EQU 20
I2C_Addr__5__INTCFG EQU CYREG_PRT2_INTCFG
I2C_Addr__5__INTSTAT EQU CYREG_PRT2_INTSTAT
I2C_Addr__5__MASK EQU 0x20
I2C_Addr__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
I2C_Addr__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
I2C_Addr__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
I2C_Addr__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
I2C_Addr__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
I2C_Addr__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
I2C_Addr__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
I2C_Addr__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
I2C_Addr__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
I2C_Addr__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
I2C_Addr__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
I2C_Addr__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
I2C_Addr__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
I2C_Addr__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
I2C_Addr__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
I2C_Addr__5__PC EQU CYREG_PRT2_PC
I2C_Addr__5__PC2 EQU CYREG_PRT2_PC2
I2C_Addr__5__PORT EQU 2
I2C_Addr__5__PS EQU CYREG_PRT2_PS
I2C_Addr__5__SHIFT EQU 5
I2C_Addr__DR EQU CYREG_PRT2_DR
I2C_Addr__INTCFG EQU CYREG_PRT2_INTCFG
I2C_Addr__INTSTAT EQU CYREG_PRT2_INTSTAT
I2C_Addr__MASK EQU 0x3F
I2C_Addr__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
I2C_Addr__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
I2C_Addr__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
I2C_Addr__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
I2C_Addr__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
I2C_Addr__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
I2C_Addr__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
I2C_Addr__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
I2C_Addr__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
I2C_Addr__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
I2C_Addr__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
I2C_Addr__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
I2C_Addr__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
I2C_Addr__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
I2C_Addr__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
I2C_Addr__PC EQU CYREG_PRT2_PC
I2C_Addr__PC2 EQU CYREG_PRT2_PC2
I2C_Addr__PORT EQU 2
I2C_Addr__PS EQU CYREG_PRT2_PS
I2C_Addr__SHIFT EQU 0

; I2C_SCB
I2C_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
I2C_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
I2C_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
I2C_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
I2C_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
I2C_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
I2C_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
I2C_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
I2C_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
I2C_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
I2C_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
I2C_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
I2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; I2C_SCB_IRQ
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x400
I2C_SCB_IRQ__INTC_NUMBER EQU 10
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2C_SCBCLK
I2C_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
I2C_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_SCBCLK__MASK EQU 0x80000000
I2C_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; I2C_scl
I2C_scl__0__DM__MASK EQU 0x07
I2C_scl__0__DM__SHIFT EQU 0
I2C_scl__0__DR EQU CYREG_PRT4_DR
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_scl__0__HSIOM_SHIFT EQU 0
I2C_scl__0__HSIOM_SPI EQU 15
I2C_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_scl__0__HSIOM_UART EQU 9
I2C_scl__0__HSIOM_UART_RX EQU 9
I2C_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_scl__0__MASK EQU 0x01
I2C_scl__0__PC EQU CYREG_PRT4_PC
I2C_scl__0__PC2 EQU CYREG_PRT4_PC2
I2C_scl__0__PORT EQU 4
I2C_scl__0__PS EQU CYREG_PRT4_PS
I2C_scl__0__SHIFT EQU 0
I2C_scl__DR EQU CYREG_PRT4_DR
I2C_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2C_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_scl__MASK EQU 0x01
I2C_scl__PC EQU CYREG_PRT4_PC
I2C_scl__PC2 EQU CYREG_PRT4_PC2
I2C_scl__PORT EQU 4
I2C_scl__PS EQU CYREG_PRT4_PS
I2C_scl__SHIFT EQU 0

; I2C_sda
I2C_sda__0__DM__MASK EQU 0x38
I2C_sda__0__DM__SHIFT EQU 3
I2C_sda__0__DR EQU CYREG_PRT4_DR
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_sda__0__HSIOM_SHIFT EQU 4
I2C_sda__0__HSIOM_SPI EQU 15
I2C_sda__0__HSIOM_SPI_MISO EQU 15
I2C_sda__0__HSIOM_UART EQU 9
I2C_sda__0__HSIOM_UART_TX EQU 9
I2C_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_sda__0__MASK EQU 0x02
I2C_sda__0__PC EQU CYREG_PRT4_PC
I2C_sda__0__PC2 EQU CYREG_PRT4_PC2
I2C_sda__0__PORT EQU 4
I2C_sda__0__PS EQU CYREG_PRT4_PS
I2C_sda__0__SHIFT EQU 1
I2C_sda__DR EQU CYREG_PRT4_DR
I2C_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2C_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_sda__MASK EQU 0x02
I2C_sda__PC EQU CYREG_PRT4_PC
I2C_sda__PC2 EQU CYREG_PRT4_PC2
I2C_sda__PORT EQU 4
I2C_sda__PS EQU CYREG_PRT4_PS
I2C_sda__SHIFT EQU 1

; Pin_Sw
Pin_Sw__0__DM__MASK EQU 0x07
Pin_Sw__0__DM__SHIFT EQU 0
Pin_Sw__0__DR EQU CYREG_PRT1_DR
Pin_Sw__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Sw__0__HSIOM_MASK EQU 0x0000000F
Pin_Sw__0__HSIOM_SHIFT EQU 0
Pin_Sw__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Sw__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Sw__0__MASK EQU 0x01
Pin_Sw__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Sw__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Sw__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Sw__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Sw__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Sw__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Sw__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Sw__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Sw__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Sw__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Sw__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Sw__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Sw__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Sw__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Sw__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Sw__0__PC EQU CYREG_PRT1_PC
Pin_Sw__0__PC2 EQU CYREG_PRT1_PC2
Pin_Sw__0__PORT EQU 1
Pin_Sw__0__PS EQU CYREG_PRT1_PS
Pin_Sw__0__SHIFT EQU 0
Pin_Sw__1__DM__MASK EQU 0x38
Pin_Sw__1__DM__SHIFT EQU 3
Pin_Sw__1__DR EQU CYREG_PRT1_DR
Pin_Sw__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Sw__1__HSIOM_MASK EQU 0x000000F0
Pin_Sw__1__HSIOM_SHIFT EQU 4
Pin_Sw__1__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Sw__1__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Sw__1__MASK EQU 0x02
Pin_Sw__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Sw__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Sw__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Sw__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Sw__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Sw__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Sw__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Sw__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Sw__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Sw__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Sw__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Sw__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Sw__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Sw__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Sw__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Sw__1__PC EQU CYREG_PRT1_PC
Pin_Sw__1__PC2 EQU CYREG_PRT1_PC2
Pin_Sw__1__PORT EQU 1
Pin_Sw__1__PS EQU CYREG_PRT1_PS
Pin_Sw__1__SHIFT EQU 1
Pin_Sw__DR EQU CYREG_PRT1_DR
Pin_Sw__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Sw__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Sw__MASK EQU 0x03
Pin_Sw__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Sw__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Sw__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Sw__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Sw__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Sw__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Sw__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Sw__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Sw__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Sw__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Sw__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Sw__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Sw__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Sw__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Sw__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Sw__PC EQU CYREG_PRT1_PC
Pin_Sw__PC2 EQU CYREG_PRT1_PC2
Pin_Sw__PORT EQU 1
Pin_Sw__PS EQU CYREG_PRT1_PS
Pin_Sw__SHIFT EQU 0
Pin_Sw__SNAP EQU CYREG_PRT1_INTSTAT

; TCPWM_1_cy_m0s8_tcpwm_1
TCPWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
TCPWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
TCPWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
TCPWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
TCPWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
TCPWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
TCPWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
TCPWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
TCPWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
TCPWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
TCPWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

; TCPWM_2_cy_m0s8_tcpwm_1
TCPWM_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
TCPWM_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
TCPWM_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
TCPWM_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
TCPWM_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
TCPWM_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
TCPWM_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
TCPWM_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
TCPWM_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
TCPWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
TCPWM_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
TCPWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
TCPWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
TCPWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; TCPWM_3_cy_m0s8_tcpwm_1
TCPWM_3_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
TCPWM_3_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
TCPWM_3_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
TCPWM_3_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
TCPWM_3_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
TCPWM_3_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
TCPWM_3_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
TCPWM_3_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
TCPWM_3_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
TCPWM_3_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
TCPWM_3_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
TCPWM_3_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
TCPWM_3_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
TCPWM_3_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; TCPWM_4_cy_m0s8_tcpwm_1
TCPWM_4_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
TCPWM_4_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
TCPWM_4_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
TCPWM_4_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
TCPWM_4_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
TCPWM_4_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
TCPWM_4_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
TCPWM_4_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
TCPWM_4_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
TCPWM_4_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
TCPWM_4_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
TCPWM_4_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
TCPWM_4_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
TCPWM_4_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; isr_GPIO
isr_GPIO__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_GPIO__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_GPIO__INTC_MASK EQU 0x02
isr_GPIO__INTC_NUMBER EQU 1
isr_GPIO__INTC_PRIOR_MASK EQU 0xC000
isr_GPIO__INTC_PRIOR_NUM EQU 3
isr_GPIO__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_GPIO__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_GPIO__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; DIR_REG_1
DIR_REG_1_Sync_ctrl_reg__0__MASK EQU 0x01
DIR_REG_1_Sync_ctrl_reg__0__POS EQU 0
DIR_REG_1_Sync_ctrl_reg__1__MASK EQU 0x02
DIR_REG_1_Sync_ctrl_reg__1__POS EQU 1
DIR_REG_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
DIR_REG_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
DIR_REG_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
DIR_REG_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
DIR_REG_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
DIR_REG_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
DIR_REG_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
DIR_REG_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
DIR_REG_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
DIR_REG_1_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
DIR_REG_1_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
DIR_REG_1_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
DIR_REG_1_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
DIR_REG_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
DIR_REG_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
DIR_REG_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
DIR_REG_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
DIR_REG_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
DIR_REG_1_Sync_ctrl_reg__MASK EQU 0x03
DIR_REG_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
DIR_REG_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
DIR_REG_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00

; DIR_REG_2
DIR_REG_2_Sync_ctrl_reg__0__MASK EQU 0x01
DIR_REG_2_Sync_ctrl_reg__0__POS EQU 0
DIR_REG_2_Sync_ctrl_reg__1__MASK EQU 0x02
DIR_REG_2_Sync_ctrl_reg__1__POS EQU 1
DIR_REG_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
DIR_REG_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
DIR_REG_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
DIR_REG_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
DIR_REG_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
DIR_REG_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
DIR_REG_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
DIR_REG_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
DIR_REG_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
DIR_REG_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
DIR_REG_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
DIR_REG_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
DIR_REG_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
DIR_REG_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
DIR_REG_2_Sync_ctrl_reg__MASK EQU 0x03
DIR_REG_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
DIR_REG_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
DIR_REG_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02

; DIR_INPUT_1
DIR_INPUT_1__0__DM__MASK EQU 0x1C0000
DIR_INPUT_1__0__DM__SHIFT EQU 18
DIR_INPUT_1__0__DR EQU CYREG_PRT1_DR
DIR_INPUT_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DIR_INPUT_1__0__HSIOM_MASK EQU 0x0F000000
DIR_INPUT_1__0__HSIOM_SHIFT EQU 24
DIR_INPUT_1__0__INTCFG EQU CYREG_PRT1_INTCFG
DIR_INPUT_1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
DIR_INPUT_1__0__MASK EQU 0x40
DIR_INPUT_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIR_INPUT_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIR_INPUT_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIR_INPUT_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIR_INPUT_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIR_INPUT_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIR_INPUT_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIR_INPUT_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIR_INPUT_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIR_INPUT_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIR_INPUT_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIR_INPUT_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIR_INPUT_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIR_INPUT_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIR_INPUT_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIR_INPUT_1__0__PC EQU CYREG_PRT1_PC
DIR_INPUT_1__0__PC2 EQU CYREG_PRT1_PC2
DIR_INPUT_1__0__PORT EQU 1
DIR_INPUT_1__0__PS EQU CYREG_PRT1_PS
DIR_INPUT_1__0__SHIFT EQU 6
DIR_INPUT_1__DR EQU CYREG_PRT1_DR
DIR_INPUT_1__INTCFG EQU CYREG_PRT1_INTCFG
DIR_INPUT_1__INTSTAT EQU CYREG_PRT1_INTSTAT
DIR_INPUT_1__MASK EQU 0x40
DIR_INPUT_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIR_INPUT_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIR_INPUT_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIR_INPUT_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIR_INPUT_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIR_INPUT_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIR_INPUT_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIR_INPUT_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIR_INPUT_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIR_INPUT_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIR_INPUT_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIR_INPUT_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIR_INPUT_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIR_INPUT_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIR_INPUT_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIR_INPUT_1__PC EQU CYREG_PRT1_PC
DIR_INPUT_1__PC2 EQU CYREG_PRT1_PC2
DIR_INPUT_1__PORT EQU 1
DIR_INPUT_1__PS EQU CYREG_PRT1_PS
DIR_INPUT_1__SHIFT EQU 6

; DIR_INPUT_2
DIR_INPUT_2__0__DM__MASK EQU 0xE00000
DIR_INPUT_2__0__DM__SHIFT EQU 21
DIR_INPUT_2__0__DR EQU CYREG_PRT1_DR
DIR_INPUT_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DIR_INPUT_2__0__HSIOM_MASK EQU 0xF0000000
DIR_INPUT_2__0__HSIOM_SHIFT EQU 28
DIR_INPUT_2__0__INTCFG EQU CYREG_PRT1_INTCFG
DIR_INPUT_2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
DIR_INPUT_2__0__MASK EQU 0x80
DIR_INPUT_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIR_INPUT_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIR_INPUT_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIR_INPUT_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIR_INPUT_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIR_INPUT_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIR_INPUT_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIR_INPUT_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIR_INPUT_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIR_INPUT_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIR_INPUT_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIR_INPUT_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIR_INPUT_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIR_INPUT_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIR_INPUT_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIR_INPUT_2__0__PC EQU CYREG_PRT1_PC
DIR_INPUT_2__0__PC2 EQU CYREG_PRT1_PC2
DIR_INPUT_2__0__PORT EQU 1
DIR_INPUT_2__0__PS EQU CYREG_PRT1_PS
DIR_INPUT_2__0__SHIFT EQU 7
DIR_INPUT_2__DR EQU CYREG_PRT1_DR
DIR_INPUT_2__INTCFG EQU CYREG_PRT1_INTCFG
DIR_INPUT_2__INTSTAT EQU CYREG_PRT1_INTSTAT
DIR_INPUT_2__MASK EQU 0x80
DIR_INPUT_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIR_INPUT_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIR_INPUT_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIR_INPUT_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIR_INPUT_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIR_INPUT_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIR_INPUT_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIR_INPUT_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIR_INPUT_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIR_INPUT_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIR_INPUT_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIR_INPUT_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIR_INPUT_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIR_INPUT_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIR_INPUT_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIR_INPUT_2__PC EQU CYREG_PRT1_PC
DIR_INPUT_2__PC2 EQU CYREG_PRT1_PC2
DIR_INPUT_2__PORT EQU 1
DIR_INPUT_2__PS EQU CYREG_PRT1_PS
DIR_INPUT_2__SHIFT EQU 7

; DIR_OUT_A_1
DIR_OUT_A_1__0__DM__MASK EQU 0x38
DIR_OUT_A_1__0__DM__SHIFT EQU 3
DIR_OUT_A_1__0__DR EQU CYREG_PRT3_DR
DIR_OUT_A_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
DIR_OUT_A_1__0__HSIOM_MASK EQU 0x000000F0
DIR_OUT_A_1__0__HSIOM_SHIFT EQU 4
DIR_OUT_A_1__0__INTCFG EQU CYREG_PRT3_INTCFG
DIR_OUT_A_1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
DIR_OUT_A_1__0__MASK EQU 0x02
DIR_OUT_A_1__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
DIR_OUT_A_1__0__OUT_SEL_SHIFT EQU 2
DIR_OUT_A_1__0__OUT_SEL_VAL EQU 2
DIR_OUT_A_1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
DIR_OUT_A_1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
DIR_OUT_A_1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
DIR_OUT_A_1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
DIR_OUT_A_1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
DIR_OUT_A_1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
DIR_OUT_A_1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
DIR_OUT_A_1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
DIR_OUT_A_1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
DIR_OUT_A_1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
DIR_OUT_A_1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
DIR_OUT_A_1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
DIR_OUT_A_1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
DIR_OUT_A_1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
DIR_OUT_A_1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
DIR_OUT_A_1__0__PC EQU CYREG_PRT3_PC
DIR_OUT_A_1__0__PC2 EQU CYREG_PRT3_PC2
DIR_OUT_A_1__0__PORT EQU 3
DIR_OUT_A_1__0__PS EQU CYREG_PRT3_PS
DIR_OUT_A_1__0__SHIFT EQU 1
DIR_OUT_A_1__DR EQU CYREG_PRT3_DR
DIR_OUT_A_1__INTCFG EQU CYREG_PRT3_INTCFG
DIR_OUT_A_1__INTSTAT EQU CYREG_PRT3_INTSTAT
DIR_OUT_A_1__MASK EQU 0x02
DIR_OUT_A_1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
DIR_OUT_A_1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
DIR_OUT_A_1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
DIR_OUT_A_1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
DIR_OUT_A_1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
DIR_OUT_A_1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
DIR_OUT_A_1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
DIR_OUT_A_1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
DIR_OUT_A_1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
DIR_OUT_A_1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
DIR_OUT_A_1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
DIR_OUT_A_1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
DIR_OUT_A_1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
DIR_OUT_A_1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
DIR_OUT_A_1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
DIR_OUT_A_1__PC EQU CYREG_PRT3_PC
DIR_OUT_A_1__PC2 EQU CYREG_PRT3_PC2
DIR_OUT_A_1__PORT EQU 3
DIR_OUT_A_1__PS EQU CYREG_PRT3_PS
DIR_OUT_A_1__SHIFT EQU 1

; DIR_OUT_A_2
DIR_OUT_A_2__0__DM__MASK EQU 0x1C0000
DIR_OUT_A_2__0__DM__SHIFT EQU 18
DIR_OUT_A_2__0__DR EQU CYREG_PRT3_DR
DIR_OUT_A_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
DIR_OUT_A_2__0__HSIOM_MASK EQU 0x0F000000
DIR_OUT_A_2__0__HSIOM_SHIFT EQU 24
DIR_OUT_A_2__0__INTCFG EQU CYREG_PRT3_INTCFG
DIR_OUT_A_2__0__INTSTAT EQU CYREG_PRT3_INTSTAT
DIR_OUT_A_2__0__MASK EQU 0x40
DIR_OUT_A_2__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
DIR_OUT_A_2__0__OUT_SEL_SHIFT EQU 12
DIR_OUT_A_2__0__OUT_SEL_VAL EQU 2
DIR_OUT_A_2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
DIR_OUT_A_2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
DIR_OUT_A_2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
DIR_OUT_A_2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
DIR_OUT_A_2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
DIR_OUT_A_2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
DIR_OUT_A_2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
DIR_OUT_A_2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
DIR_OUT_A_2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
DIR_OUT_A_2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
DIR_OUT_A_2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
DIR_OUT_A_2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
DIR_OUT_A_2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
DIR_OUT_A_2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
DIR_OUT_A_2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
DIR_OUT_A_2__0__PC EQU CYREG_PRT3_PC
DIR_OUT_A_2__0__PC2 EQU CYREG_PRT3_PC2
DIR_OUT_A_2__0__PORT EQU 3
DIR_OUT_A_2__0__PS EQU CYREG_PRT3_PS
DIR_OUT_A_2__0__SHIFT EQU 6
DIR_OUT_A_2__DR EQU CYREG_PRT3_DR
DIR_OUT_A_2__INTCFG EQU CYREG_PRT3_INTCFG
DIR_OUT_A_2__INTSTAT EQU CYREG_PRT3_INTSTAT
DIR_OUT_A_2__MASK EQU 0x40
DIR_OUT_A_2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
DIR_OUT_A_2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
DIR_OUT_A_2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
DIR_OUT_A_2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
DIR_OUT_A_2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
DIR_OUT_A_2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
DIR_OUT_A_2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
DIR_OUT_A_2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
DIR_OUT_A_2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
DIR_OUT_A_2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
DIR_OUT_A_2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
DIR_OUT_A_2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
DIR_OUT_A_2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
DIR_OUT_A_2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
DIR_OUT_A_2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
DIR_OUT_A_2__PC EQU CYREG_PRT3_PC
DIR_OUT_A_2__PC2 EQU CYREG_PRT3_PC2
DIR_OUT_A_2__PORT EQU 3
DIR_OUT_A_2__PS EQU CYREG_PRT3_PS
DIR_OUT_A_2__SHIFT EQU 6

; DIR_OUT_B_1
DIR_OUT_B_1__0__DM__MASK EQU 0x1C0000
DIR_OUT_B_1__0__DM__SHIFT EQU 18
DIR_OUT_B_1__0__DR EQU CYREG_PRT0_DR
DIR_OUT_B_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DIR_OUT_B_1__0__HSIOM_MASK EQU 0x0F000000
DIR_OUT_B_1__0__HSIOM_SHIFT EQU 24
DIR_OUT_B_1__0__INTCFG EQU CYREG_PRT0_INTCFG
DIR_OUT_B_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
DIR_OUT_B_1__0__MASK EQU 0x40
DIR_OUT_B_1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
DIR_OUT_B_1__0__OUT_SEL_SHIFT EQU 12
DIR_OUT_B_1__0__OUT_SEL_VAL EQU 2
DIR_OUT_B_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DIR_OUT_B_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DIR_OUT_B_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DIR_OUT_B_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DIR_OUT_B_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DIR_OUT_B_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DIR_OUT_B_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DIR_OUT_B_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DIR_OUT_B_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DIR_OUT_B_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DIR_OUT_B_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DIR_OUT_B_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DIR_OUT_B_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DIR_OUT_B_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DIR_OUT_B_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DIR_OUT_B_1__0__PC EQU CYREG_PRT0_PC
DIR_OUT_B_1__0__PC2 EQU CYREG_PRT0_PC2
DIR_OUT_B_1__0__PORT EQU 0
DIR_OUT_B_1__0__PS EQU CYREG_PRT0_PS
DIR_OUT_B_1__0__SHIFT EQU 6
DIR_OUT_B_1__DR EQU CYREG_PRT0_DR
DIR_OUT_B_1__INTCFG EQU CYREG_PRT0_INTCFG
DIR_OUT_B_1__INTSTAT EQU CYREG_PRT0_INTSTAT
DIR_OUT_B_1__MASK EQU 0x40
DIR_OUT_B_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DIR_OUT_B_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DIR_OUT_B_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DIR_OUT_B_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DIR_OUT_B_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DIR_OUT_B_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DIR_OUT_B_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DIR_OUT_B_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DIR_OUT_B_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DIR_OUT_B_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DIR_OUT_B_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DIR_OUT_B_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DIR_OUT_B_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DIR_OUT_B_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DIR_OUT_B_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DIR_OUT_B_1__PC EQU CYREG_PRT0_PC
DIR_OUT_B_1__PC2 EQU CYREG_PRT0_PC2
DIR_OUT_B_1__PORT EQU 0
DIR_OUT_B_1__PS EQU CYREG_PRT0_PS
DIR_OUT_B_1__SHIFT EQU 6

; DIR_OUT_B_2
DIR_OUT_B_2__0__DM__MASK EQU 0x07
DIR_OUT_B_2__0__DM__SHIFT EQU 0
DIR_OUT_B_2__0__DR EQU CYREG_PRT0_DR
DIR_OUT_B_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DIR_OUT_B_2__0__HSIOM_MASK EQU 0x0000000F
DIR_OUT_B_2__0__HSIOM_SHIFT EQU 0
DIR_OUT_B_2__0__INTCFG EQU CYREG_PRT0_INTCFG
DIR_OUT_B_2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
DIR_OUT_B_2__0__MASK EQU 0x01
DIR_OUT_B_2__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
DIR_OUT_B_2__0__OUT_SEL_SHIFT EQU 0
DIR_OUT_B_2__0__OUT_SEL_VAL EQU 1
DIR_OUT_B_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DIR_OUT_B_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DIR_OUT_B_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DIR_OUT_B_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DIR_OUT_B_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DIR_OUT_B_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DIR_OUT_B_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DIR_OUT_B_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DIR_OUT_B_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DIR_OUT_B_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DIR_OUT_B_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DIR_OUT_B_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DIR_OUT_B_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DIR_OUT_B_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DIR_OUT_B_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DIR_OUT_B_2__0__PC EQU CYREG_PRT0_PC
DIR_OUT_B_2__0__PC2 EQU CYREG_PRT0_PC2
DIR_OUT_B_2__0__PORT EQU 0
DIR_OUT_B_2__0__PS EQU CYREG_PRT0_PS
DIR_OUT_B_2__0__SHIFT EQU 0
DIR_OUT_B_2__DR EQU CYREG_PRT0_DR
DIR_OUT_B_2__INTCFG EQU CYREG_PRT0_INTCFG
DIR_OUT_B_2__INTSTAT EQU CYREG_PRT0_INTSTAT
DIR_OUT_B_2__MASK EQU 0x01
DIR_OUT_B_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DIR_OUT_B_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DIR_OUT_B_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DIR_OUT_B_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DIR_OUT_B_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DIR_OUT_B_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DIR_OUT_B_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DIR_OUT_B_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DIR_OUT_B_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DIR_OUT_B_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DIR_OUT_B_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DIR_OUT_B_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DIR_OUT_B_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DIR_OUT_B_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DIR_OUT_B_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DIR_OUT_B_2__PC EQU CYREG_PRT0_PC
DIR_OUT_B_2__PC2 EQU CYREG_PRT0_PC2
DIR_OUT_B_2__PORT EQU 0
DIR_OUT_B_2__PS EQU CYREG_PRT0_PS
DIR_OUT_B_2__SHIFT EQU 0

; PWM_OUT_A_1
PWM_OUT_A_1__0__DM__MASK EQU 0xE00000
PWM_OUT_A_1__0__DM__SHIFT EQU 21
PWM_OUT_A_1__0__DR EQU CYREG_PRT3_DR
PWM_OUT_A_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PWM_OUT_A_1__0__HSIOM_MASK EQU 0xF0000000
PWM_OUT_A_1__0__HSIOM_SHIFT EQU 28
PWM_OUT_A_1__0__INTCFG EQU CYREG_PRT3_INTCFG
PWM_OUT_A_1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
PWM_OUT_A_1__0__MASK EQU 0x80
PWM_OUT_A_1__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
PWM_OUT_A_1__0__OUT_SEL_SHIFT EQU 14
PWM_OUT_A_1__0__OUT_SEL_VAL EQU 0
PWM_OUT_A_1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWM_OUT_A_1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWM_OUT_A_1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWM_OUT_A_1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWM_OUT_A_1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWM_OUT_A_1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWM_OUT_A_1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWM_OUT_A_1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWM_OUT_A_1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWM_OUT_A_1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWM_OUT_A_1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWM_OUT_A_1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWM_OUT_A_1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWM_OUT_A_1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWM_OUT_A_1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWM_OUT_A_1__0__PC EQU CYREG_PRT3_PC
PWM_OUT_A_1__0__PC2 EQU CYREG_PRT3_PC2
PWM_OUT_A_1__0__PORT EQU 3
PWM_OUT_A_1__0__PS EQU CYREG_PRT3_PS
PWM_OUT_A_1__0__SHIFT EQU 7
PWM_OUT_A_1__DR EQU CYREG_PRT3_DR
PWM_OUT_A_1__INTCFG EQU CYREG_PRT3_INTCFG
PWM_OUT_A_1__INTSTAT EQU CYREG_PRT3_INTSTAT
PWM_OUT_A_1__MASK EQU 0x80
PWM_OUT_A_1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWM_OUT_A_1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWM_OUT_A_1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWM_OUT_A_1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWM_OUT_A_1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWM_OUT_A_1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWM_OUT_A_1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWM_OUT_A_1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWM_OUT_A_1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWM_OUT_A_1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWM_OUT_A_1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWM_OUT_A_1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWM_OUT_A_1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWM_OUT_A_1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWM_OUT_A_1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWM_OUT_A_1__PC EQU CYREG_PRT3_PC
PWM_OUT_A_1__PC2 EQU CYREG_PRT3_PC2
PWM_OUT_A_1__PORT EQU 3
PWM_OUT_A_1__PS EQU CYREG_PRT3_PS
PWM_OUT_A_1__SHIFT EQU 7

; PWM_OUT_A_2
PWM_OUT_A_2__0__DM__MASK EQU 0x38000
PWM_OUT_A_2__0__DM__SHIFT EQU 15
PWM_OUT_A_2__0__DR EQU CYREG_PRT3_DR
PWM_OUT_A_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PWM_OUT_A_2__0__HSIOM_MASK EQU 0x00F00000
PWM_OUT_A_2__0__HSIOM_SHIFT EQU 20
PWM_OUT_A_2__0__INTCFG EQU CYREG_PRT3_INTCFG
PWM_OUT_A_2__0__INTSTAT EQU CYREG_PRT3_INTSTAT
PWM_OUT_A_2__0__MASK EQU 0x20
PWM_OUT_A_2__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
PWM_OUT_A_2__0__OUT_SEL_SHIFT EQU 10
PWM_OUT_A_2__0__OUT_SEL_VAL EQU 3
PWM_OUT_A_2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWM_OUT_A_2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWM_OUT_A_2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWM_OUT_A_2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWM_OUT_A_2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWM_OUT_A_2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWM_OUT_A_2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWM_OUT_A_2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWM_OUT_A_2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWM_OUT_A_2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWM_OUT_A_2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWM_OUT_A_2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWM_OUT_A_2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWM_OUT_A_2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWM_OUT_A_2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWM_OUT_A_2__0__PC EQU CYREG_PRT3_PC
PWM_OUT_A_2__0__PC2 EQU CYREG_PRT3_PC2
PWM_OUT_A_2__0__PORT EQU 3
PWM_OUT_A_2__0__PS EQU CYREG_PRT3_PS
PWM_OUT_A_2__0__SHIFT EQU 5
PWM_OUT_A_2__DR EQU CYREG_PRT3_DR
PWM_OUT_A_2__INTCFG EQU CYREG_PRT3_INTCFG
PWM_OUT_A_2__INTSTAT EQU CYREG_PRT3_INTSTAT
PWM_OUT_A_2__MASK EQU 0x20
PWM_OUT_A_2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWM_OUT_A_2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWM_OUT_A_2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWM_OUT_A_2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWM_OUT_A_2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWM_OUT_A_2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWM_OUT_A_2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWM_OUT_A_2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWM_OUT_A_2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWM_OUT_A_2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWM_OUT_A_2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWM_OUT_A_2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWM_OUT_A_2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWM_OUT_A_2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWM_OUT_A_2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWM_OUT_A_2__PC EQU CYREG_PRT3_PC
PWM_OUT_A_2__PC2 EQU CYREG_PRT3_PC2
PWM_OUT_A_2__PORT EQU 3
PWM_OUT_A_2__PS EQU CYREG_PRT3_PS
PWM_OUT_A_2__SHIFT EQU 5

; PWM_OUT_B_1
PWM_OUT_B_1__0__DM__MASK EQU 0x07
PWM_OUT_B_1__0__DM__SHIFT EQU 0
PWM_OUT_B_1__0__DR EQU CYREG_PRT3_DR
PWM_OUT_B_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PWM_OUT_B_1__0__HSIOM_MASK EQU 0x0000000F
PWM_OUT_B_1__0__HSIOM_SHIFT EQU 0
PWM_OUT_B_1__0__INTCFG EQU CYREG_PRT3_INTCFG
PWM_OUT_B_1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
PWM_OUT_B_1__0__MASK EQU 0x01
PWM_OUT_B_1__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
PWM_OUT_B_1__0__OUT_SEL_SHIFT EQU 0
PWM_OUT_B_1__0__OUT_SEL_VAL EQU 0
PWM_OUT_B_1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWM_OUT_B_1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWM_OUT_B_1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWM_OUT_B_1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWM_OUT_B_1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWM_OUT_B_1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWM_OUT_B_1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWM_OUT_B_1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWM_OUT_B_1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWM_OUT_B_1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWM_OUT_B_1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWM_OUT_B_1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWM_OUT_B_1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWM_OUT_B_1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWM_OUT_B_1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWM_OUT_B_1__0__PC EQU CYREG_PRT3_PC
PWM_OUT_B_1__0__PC2 EQU CYREG_PRT3_PC2
PWM_OUT_B_1__0__PORT EQU 3
PWM_OUT_B_1__0__PS EQU CYREG_PRT3_PS
PWM_OUT_B_1__0__SHIFT EQU 0
PWM_OUT_B_1__DR EQU CYREG_PRT3_DR
PWM_OUT_B_1__INTCFG EQU CYREG_PRT3_INTCFG
PWM_OUT_B_1__INTSTAT EQU CYREG_PRT3_INTSTAT
PWM_OUT_B_1__MASK EQU 0x01
PWM_OUT_B_1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWM_OUT_B_1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWM_OUT_B_1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWM_OUT_B_1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWM_OUT_B_1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWM_OUT_B_1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWM_OUT_B_1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWM_OUT_B_1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWM_OUT_B_1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWM_OUT_B_1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWM_OUT_B_1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWM_OUT_B_1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWM_OUT_B_1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWM_OUT_B_1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWM_OUT_B_1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWM_OUT_B_1__PC EQU CYREG_PRT3_PC
PWM_OUT_B_1__PC2 EQU CYREG_PRT3_PC2
PWM_OUT_B_1__PORT EQU 3
PWM_OUT_B_1__PS EQU CYREG_PRT3_PS
PWM_OUT_B_1__SHIFT EQU 0

; PWM_OUT_B_2
PWM_OUT_B_2__0__DM__MASK EQU 0x7000
PWM_OUT_B_2__0__DM__SHIFT EQU 12
PWM_OUT_B_2__0__DR EQU CYREG_PRT3_DR
PWM_OUT_B_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PWM_OUT_B_2__0__HSIOM_MASK EQU 0x000F0000
PWM_OUT_B_2__0__HSIOM_SHIFT EQU 16
PWM_OUT_B_2__0__INTCFG EQU CYREG_PRT3_INTCFG
PWM_OUT_B_2__0__INTSTAT EQU CYREG_PRT3_INTSTAT
PWM_OUT_B_2__0__MASK EQU 0x10
PWM_OUT_B_2__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
PWM_OUT_B_2__0__OUT_SEL_SHIFT EQU 8
PWM_OUT_B_2__0__OUT_SEL_VAL EQU 1
PWM_OUT_B_2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWM_OUT_B_2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWM_OUT_B_2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWM_OUT_B_2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWM_OUT_B_2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWM_OUT_B_2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWM_OUT_B_2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWM_OUT_B_2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWM_OUT_B_2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWM_OUT_B_2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWM_OUT_B_2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWM_OUT_B_2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWM_OUT_B_2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWM_OUT_B_2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWM_OUT_B_2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWM_OUT_B_2__0__PC EQU CYREG_PRT3_PC
PWM_OUT_B_2__0__PC2 EQU CYREG_PRT3_PC2
PWM_OUT_B_2__0__PORT EQU 3
PWM_OUT_B_2__0__PS EQU CYREG_PRT3_PS
PWM_OUT_B_2__0__SHIFT EQU 4
PWM_OUT_B_2__DR EQU CYREG_PRT3_DR
PWM_OUT_B_2__INTCFG EQU CYREG_PRT3_INTCFG
PWM_OUT_B_2__INTSTAT EQU CYREG_PRT3_INTSTAT
PWM_OUT_B_2__MASK EQU 0x10
PWM_OUT_B_2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWM_OUT_B_2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWM_OUT_B_2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWM_OUT_B_2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWM_OUT_B_2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWM_OUT_B_2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWM_OUT_B_2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWM_OUT_B_2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWM_OUT_B_2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWM_OUT_B_2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWM_OUT_B_2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWM_OUT_B_2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWM_OUT_B_2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWM_OUT_B_2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWM_OUT_B_2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWM_OUT_B_2__PC EQU CYREG_PRT3_PC
PWM_OUT_B_2__PC2 EQU CYREG_PRT3_PC2
PWM_OUT_B_2__PORT EQU 3
PWM_OUT_B_2__PS EQU CYREG_PRT3_PS
PWM_OUT_B_2__SHIFT EQU 4

; STATUS_LED_1
STATUS_LED_1__0__DM__MASK EQU 0x1C0
STATUS_LED_1__0__DM__SHIFT EQU 6
STATUS_LED_1__0__DR EQU CYREG_PRT1_DR
STATUS_LED_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
STATUS_LED_1__0__HSIOM_MASK EQU 0x00000F00
STATUS_LED_1__0__HSIOM_SHIFT EQU 8
STATUS_LED_1__0__INTCFG EQU CYREG_PRT1_INTCFG
STATUS_LED_1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
STATUS_LED_1__0__MASK EQU 0x04
STATUS_LED_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
STATUS_LED_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
STATUS_LED_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
STATUS_LED_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
STATUS_LED_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
STATUS_LED_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
STATUS_LED_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
STATUS_LED_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
STATUS_LED_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
STATUS_LED_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
STATUS_LED_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
STATUS_LED_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
STATUS_LED_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
STATUS_LED_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
STATUS_LED_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
STATUS_LED_1__0__PC EQU CYREG_PRT1_PC
STATUS_LED_1__0__PC2 EQU CYREG_PRT1_PC2
STATUS_LED_1__0__PORT EQU 1
STATUS_LED_1__0__PS EQU CYREG_PRT1_PS
STATUS_LED_1__0__SHIFT EQU 2
STATUS_LED_1__DR EQU CYREG_PRT1_DR
STATUS_LED_1__INTCFG EQU CYREG_PRT1_INTCFG
STATUS_LED_1__INTSTAT EQU CYREG_PRT1_INTSTAT
STATUS_LED_1__M1__DM__MASK EQU 0x1C0
STATUS_LED_1__M1__DM__SHIFT EQU 6
STATUS_LED_1__M1__DR EQU CYREG_PRT1_DR
STATUS_LED_1__M1__INTCFG EQU CYREG_PRT1_INTCFG
STATUS_LED_1__M1__INTSTAT EQU CYREG_PRT1_INTSTAT
STATUS_LED_1__M1__MASK EQU 0x04
STATUS_LED_1__M1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
STATUS_LED_1__M1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
STATUS_LED_1__M1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
STATUS_LED_1__M1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
STATUS_LED_1__M1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
STATUS_LED_1__M1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
STATUS_LED_1__M1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
STATUS_LED_1__M1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
STATUS_LED_1__M1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
STATUS_LED_1__M1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
STATUS_LED_1__M1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
STATUS_LED_1__M1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
STATUS_LED_1__M1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
STATUS_LED_1__M1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
STATUS_LED_1__M1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
STATUS_LED_1__M1__PC EQU CYREG_PRT1_PC
STATUS_LED_1__M1__PC2 EQU CYREG_PRT1_PC2
STATUS_LED_1__M1__PORT EQU 1
STATUS_LED_1__M1__PS EQU CYREG_PRT1_PS
STATUS_LED_1__M1__SHIFT EQU 2
STATUS_LED_1__MASK EQU 0x04
STATUS_LED_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
STATUS_LED_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
STATUS_LED_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
STATUS_LED_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
STATUS_LED_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
STATUS_LED_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
STATUS_LED_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
STATUS_LED_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
STATUS_LED_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
STATUS_LED_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
STATUS_LED_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
STATUS_LED_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
STATUS_LED_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
STATUS_LED_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
STATUS_LED_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
STATUS_LED_1__PC EQU CYREG_PRT1_PC
STATUS_LED_1__PC2 EQU CYREG_PRT1_PC2
STATUS_LED_1__PORT EQU 1
STATUS_LED_1__PS EQU CYREG_PRT1_PS
STATUS_LED_1__SHIFT EQU 2

; STATUS_LED_2
STATUS_LED_2__0__DM__MASK EQU 0xE00
STATUS_LED_2__0__DM__SHIFT EQU 9
STATUS_LED_2__0__DR EQU CYREG_PRT1_DR
STATUS_LED_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
STATUS_LED_2__0__HSIOM_MASK EQU 0x0000F000
STATUS_LED_2__0__HSIOM_SHIFT EQU 12
STATUS_LED_2__0__INTCFG EQU CYREG_PRT1_INTCFG
STATUS_LED_2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
STATUS_LED_2__0__MASK EQU 0x08
STATUS_LED_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
STATUS_LED_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
STATUS_LED_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
STATUS_LED_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
STATUS_LED_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
STATUS_LED_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
STATUS_LED_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
STATUS_LED_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
STATUS_LED_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
STATUS_LED_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
STATUS_LED_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
STATUS_LED_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
STATUS_LED_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
STATUS_LED_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
STATUS_LED_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
STATUS_LED_2__0__PC EQU CYREG_PRT1_PC
STATUS_LED_2__0__PC2 EQU CYREG_PRT1_PC2
STATUS_LED_2__0__PORT EQU 1
STATUS_LED_2__0__PS EQU CYREG_PRT1_PS
STATUS_LED_2__0__SHIFT EQU 3
STATUS_LED_2__DR EQU CYREG_PRT1_DR
STATUS_LED_2__INTCFG EQU CYREG_PRT1_INTCFG
STATUS_LED_2__INTSTAT EQU CYREG_PRT1_INTSTAT
STATUS_LED_2__M2__DM__MASK EQU 0xE00
STATUS_LED_2__M2__DM__SHIFT EQU 9
STATUS_LED_2__M2__DR EQU CYREG_PRT1_DR
STATUS_LED_2__M2__INTCFG EQU CYREG_PRT1_INTCFG
STATUS_LED_2__M2__INTSTAT EQU CYREG_PRT1_INTSTAT
STATUS_LED_2__M2__MASK EQU 0x08
STATUS_LED_2__M2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
STATUS_LED_2__M2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
STATUS_LED_2__M2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
STATUS_LED_2__M2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
STATUS_LED_2__M2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
STATUS_LED_2__M2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
STATUS_LED_2__M2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
STATUS_LED_2__M2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
STATUS_LED_2__M2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
STATUS_LED_2__M2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
STATUS_LED_2__M2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
STATUS_LED_2__M2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
STATUS_LED_2__M2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
STATUS_LED_2__M2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
STATUS_LED_2__M2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
STATUS_LED_2__M2__PC EQU CYREG_PRT1_PC
STATUS_LED_2__M2__PC2 EQU CYREG_PRT1_PC2
STATUS_LED_2__M2__PORT EQU 1
STATUS_LED_2__M2__PS EQU CYREG_PRT1_PS
STATUS_LED_2__M2__SHIFT EQU 3
STATUS_LED_2__MASK EQU 0x08
STATUS_LED_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
STATUS_LED_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
STATUS_LED_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
STATUS_LED_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
STATUS_LED_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
STATUS_LED_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
STATUS_LED_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
STATUS_LED_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
STATUS_LED_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
STATUS_LED_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
STATUS_LED_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
STATUS_LED_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
STATUS_LED_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
STATUS_LED_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
STATUS_LED_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
STATUS_LED_2__PC EQU CYREG_PRT1_PC
STATUS_LED_2__PC2 EQU CYREG_PRT1_PC2
STATUS_LED_2__PORT EQU 1
STATUS_LED_2__PS EQU CYREG_PRT1_PS
STATUS_LED_2__SHIFT EQU 3

; STEP_INPUT_1
STEP_INPUT_1__0__DM__MASK EQU 0x38
STEP_INPUT_1__0__DM__SHIFT EQU 3
STEP_INPUT_1__0__DR EQU CYREG_PRT0_DR
STEP_INPUT_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
STEP_INPUT_1__0__HSIOM_MASK EQU 0x000000F0
STEP_INPUT_1__0__HSIOM_SHIFT EQU 4
STEP_INPUT_1__0__INTCFG EQU CYREG_PRT0_INTCFG
STEP_INPUT_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
STEP_INPUT_1__0__MASK EQU 0x02
STEP_INPUT_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
STEP_INPUT_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
STEP_INPUT_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
STEP_INPUT_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
STEP_INPUT_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
STEP_INPUT_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
STEP_INPUT_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
STEP_INPUT_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
STEP_INPUT_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
STEP_INPUT_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
STEP_INPUT_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
STEP_INPUT_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
STEP_INPUT_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
STEP_INPUT_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
STEP_INPUT_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
STEP_INPUT_1__0__PC EQU CYREG_PRT0_PC
STEP_INPUT_1__0__PC2 EQU CYREG_PRT0_PC2
STEP_INPUT_1__0__PORT EQU 0
STEP_INPUT_1__0__PS EQU CYREG_PRT0_PS
STEP_INPUT_1__0__SHIFT EQU 1
STEP_INPUT_1__DR EQU CYREG_PRT0_DR
STEP_INPUT_1__INTCFG EQU CYREG_PRT0_INTCFG
STEP_INPUT_1__INTSTAT EQU CYREG_PRT0_INTSTAT
STEP_INPUT_1__MASK EQU 0x02
STEP_INPUT_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
STEP_INPUT_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
STEP_INPUT_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
STEP_INPUT_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
STEP_INPUT_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
STEP_INPUT_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
STEP_INPUT_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
STEP_INPUT_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
STEP_INPUT_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
STEP_INPUT_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
STEP_INPUT_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
STEP_INPUT_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
STEP_INPUT_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
STEP_INPUT_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
STEP_INPUT_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
STEP_INPUT_1__PC EQU CYREG_PRT0_PC
STEP_INPUT_1__PC2 EQU CYREG_PRT0_PC2
STEP_INPUT_1__PORT EQU 0
STEP_INPUT_1__PS EQU CYREG_PRT0_PS
STEP_INPUT_1__SHIFT EQU 1

; STEP_INPUT_2
STEP_INPUT_2__0__DM__MASK EQU 0xE00
STEP_INPUT_2__0__DM__SHIFT EQU 9
STEP_INPUT_2__0__DR EQU CYREG_PRT0_DR
STEP_INPUT_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
STEP_INPUT_2__0__HSIOM_MASK EQU 0x0000F000
STEP_INPUT_2__0__HSIOM_SHIFT EQU 12
STEP_INPUT_2__0__INTCFG EQU CYREG_PRT0_INTCFG
STEP_INPUT_2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
STEP_INPUT_2__0__MASK EQU 0x08
STEP_INPUT_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
STEP_INPUT_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
STEP_INPUT_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
STEP_INPUT_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
STEP_INPUT_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
STEP_INPUT_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
STEP_INPUT_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
STEP_INPUT_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
STEP_INPUT_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
STEP_INPUT_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
STEP_INPUT_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
STEP_INPUT_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
STEP_INPUT_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
STEP_INPUT_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
STEP_INPUT_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
STEP_INPUT_2__0__PC EQU CYREG_PRT0_PC
STEP_INPUT_2__0__PC2 EQU CYREG_PRT0_PC2
STEP_INPUT_2__0__PORT EQU 0
STEP_INPUT_2__0__PS EQU CYREG_PRT0_PS
STEP_INPUT_2__0__SHIFT EQU 3
STEP_INPUT_2__DR EQU CYREG_PRT0_DR
STEP_INPUT_2__INTCFG EQU CYREG_PRT0_INTCFG
STEP_INPUT_2__INTSTAT EQU CYREG_PRT0_INTSTAT
STEP_INPUT_2__MASK EQU 0x08
STEP_INPUT_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
STEP_INPUT_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
STEP_INPUT_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
STEP_INPUT_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
STEP_INPUT_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
STEP_INPUT_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
STEP_INPUT_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
STEP_INPUT_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
STEP_INPUT_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
STEP_INPUT_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
STEP_INPUT_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
STEP_INPUT_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
STEP_INPUT_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
STEP_INPUT_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
STEP_INPUT_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
STEP_INPUT_2__PC EQU CYREG_PRT0_PC
STEP_INPUT_2__PC2 EQU CYREG_PRT0_PC2
STEP_INPUT_2__PORT EQU 0
STEP_INPUT_2__PS EQU CYREG_PRT0_PS
STEP_INPUT_2__SHIFT EQU 3

; INTERNAL_STEP_1_PWMUDB
INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
INTERNAL_STEP_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
INTERNAL_STEP_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
INTERNAL_STEP_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
INTERNAL_STEP_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
INTERNAL_STEP_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
INTERNAL_STEP_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
INTERNAL_STEP_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
INTERNAL_STEP_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
INTERNAL_STEP_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
INTERNAL_STEP_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
INTERNAL_STEP_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
INTERNAL_STEP_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
INTERNAL_STEP_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
INTERNAL_STEP_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F1_03
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

; INTERNAL_STEP_2_PWMUDB
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
INTERNAL_STEP_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A0_01
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A1_01
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D0_01
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D1_01
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F0_01
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F1_01
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
INTERNAL_STEP_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01

; Clock_PWM_MAIN_1
Clock_PWM_MAIN_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_PWM_MAIN_1__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_PWM_MAIN_1__ENABLE_MASK EQU 0x80000000
Clock_PWM_MAIN_1__MASK EQU 0x80000000
Clock_PWM_MAIN_1__REGISTER EQU CYREG_CLK_DIVIDER_B00

; Clock_PWM_MAIN_2
Clock_PWM_MAIN_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_PWM_MAIN_2__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_PWM_MAIN_2__ENABLE_MASK EQU 0x80000000
Clock_PWM_MAIN_2__MASK EQU 0x80000000
Clock_PWM_MAIN_2__REGISTER EQU CYREG_CLK_DIVIDER_C00

; DIR_INPUT_SOURCE_1
DIR_INPUT_SOURCE_1__0__DM__MASK EQU 0xE00000
DIR_INPUT_SOURCE_1__0__DM__SHIFT EQU 21
DIR_INPUT_SOURCE_1__0__DR EQU CYREG_PRT0_DR
DIR_INPUT_SOURCE_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DIR_INPUT_SOURCE_1__0__HSIOM_MASK EQU 0xF0000000
DIR_INPUT_SOURCE_1__0__HSIOM_SHIFT EQU 28
DIR_INPUT_SOURCE_1__0__INTCFG EQU CYREG_PRT0_INTCFG
DIR_INPUT_SOURCE_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
DIR_INPUT_SOURCE_1__0__MASK EQU 0x80
DIR_INPUT_SOURCE_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DIR_INPUT_SOURCE_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DIR_INPUT_SOURCE_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DIR_INPUT_SOURCE_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DIR_INPUT_SOURCE_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DIR_INPUT_SOURCE_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DIR_INPUT_SOURCE_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DIR_INPUT_SOURCE_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DIR_INPUT_SOURCE_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DIR_INPUT_SOURCE_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DIR_INPUT_SOURCE_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DIR_INPUT_SOURCE_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DIR_INPUT_SOURCE_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DIR_INPUT_SOURCE_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DIR_INPUT_SOURCE_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DIR_INPUT_SOURCE_1__0__PC EQU CYREG_PRT0_PC
DIR_INPUT_SOURCE_1__0__PC2 EQU CYREG_PRT0_PC2
DIR_INPUT_SOURCE_1__0__PORT EQU 0
DIR_INPUT_SOURCE_1__0__PS EQU CYREG_PRT0_PS
DIR_INPUT_SOURCE_1__0__SHIFT EQU 7
DIR_INPUT_SOURCE_1__DR EQU CYREG_PRT0_DR
DIR_INPUT_SOURCE_1__INTCFG EQU CYREG_PRT0_INTCFG
DIR_INPUT_SOURCE_1__INTSTAT EQU CYREG_PRT0_INTSTAT
DIR_INPUT_SOURCE_1__MASK EQU 0x80
DIR_INPUT_SOURCE_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DIR_INPUT_SOURCE_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DIR_INPUT_SOURCE_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DIR_INPUT_SOURCE_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DIR_INPUT_SOURCE_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DIR_INPUT_SOURCE_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DIR_INPUT_SOURCE_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DIR_INPUT_SOURCE_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DIR_INPUT_SOURCE_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DIR_INPUT_SOURCE_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DIR_INPUT_SOURCE_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DIR_INPUT_SOURCE_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DIR_INPUT_SOURCE_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DIR_INPUT_SOURCE_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DIR_INPUT_SOURCE_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DIR_INPUT_SOURCE_1__PC EQU CYREG_PRT0_PC
DIR_INPUT_SOURCE_1__PC2 EQU CYREG_PRT0_PC2
DIR_INPUT_SOURCE_1__PORT EQU 0
DIR_INPUT_SOURCE_1__PS EQU CYREG_PRT0_PS
DIR_INPUT_SOURCE_1__SHIFT EQU 7

; DIR_INPUT_SOURCE_2
DIR_INPUT_SOURCE_2__0__DM__MASK EQU 0x1C0
DIR_INPUT_SOURCE_2__0__DM__SHIFT EQU 6
DIR_INPUT_SOURCE_2__0__DR EQU CYREG_PRT0_DR
DIR_INPUT_SOURCE_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DIR_INPUT_SOURCE_2__0__HSIOM_MASK EQU 0x00000F00
DIR_INPUT_SOURCE_2__0__HSIOM_SHIFT EQU 8
DIR_INPUT_SOURCE_2__0__INTCFG EQU CYREG_PRT0_INTCFG
DIR_INPUT_SOURCE_2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
DIR_INPUT_SOURCE_2__0__MASK EQU 0x04
DIR_INPUT_SOURCE_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DIR_INPUT_SOURCE_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DIR_INPUT_SOURCE_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DIR_INPUT_SOURCE_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DIR_INPUT_SOURCE_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DIR_INPUT_SOURCE_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DIR_INPUT_SOURCE_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DIR_INPUT_SOURCE_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DIR_INPUT_SOURCE_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DIR_INPUT_SOURCE_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DIR_INPUT_SOURCE_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DIR_INPUT_SOURCE_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DIR_INPUT_SOURCE_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DIR_INPUT_SOURCE_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DIR_INPUT_SOURCE_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DIR_INPUT_SOURCE_2__0__PC EQU CYREG_PRT0_PC
DIR_INPUT_SOURCE_2__0__PC2 EQU CYREG_PRT0_PC2
DIR_INPUT_SOURCE_2__0__PORT EQU 0
DIR_INPUT_SOURCE_2__0__PS EQU CYREG_PRT0_PS
DIR_INPUT_SOURCE_2__0__SHIFT EQU 2
DIR_INPUT_SOURCE_2__DR EQU CYREG_PRT0_DR
DIR_INPUT_SOURCE_2__INTCFG EQU CYREG_PRT0_INTCFG
DIR_INPUT_SOURCE_2__INTSTAT EQU CYREG_PRT0_INTSTAT
DIR_INPUT_SOURCE_2__MASK EQU 0x04
DIR_INPUT_SOURCE_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DIR_INPUT_SOURCE_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DIR_INPUT_SOURCE_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DIR_INPUT_SOURCE_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DIR_INPUT_SOURCE_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DIR_INPUT_SOURCE_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DIR_INPUT_SOURCE_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DIR_INPUT_SOURCE_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DIR_INPUT_SOURCE_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DIR_INPUT_SOURCE_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DIR_INPUT_SOURCE_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DIR_INPUT_SOURCE_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DIR_INPUT_SOURCE_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DIR_INPUT_SOURCE_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DIR_INPUT_SOURCE_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DIR_INPUT_SOURCE_2__PC EQU CYREG_PRT0_PC
DIR_INPUT_SOURCE_2__PC2 EQU CYREG_PRT0_PC2
DIR_INPUT_SOURCE_2__PORT EQU 0
DIR_INPUT_SOURCE_2__PS EQU CYREG_PRT0_PS
DIR_INPUT_SOURCE_2__SHIFT EQU 2

; INTERNAL_STEP_OUT_1
INTERNAL_STEP_OUT_1__0__DM__MASK EQU 0x7000
INTERNAL_STEP_OUT_1__0__DM__SHIFT EQU 12
INTERNAL_STEP_OUT_1__0__DR EQU CYREG_PRT0_DR
INTERNAL_STEP_OUT_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
INTERNAL_STEP_OUT_1__0__HSIOM_MASK EQU 0x000F0000
INTERNAL_STEP_OUT_1__0__HSIOM_SHIFT EQU 16
INTERNAL_STEP_OUT_1__0__INTCFG EQU CYREG_PRT0_INTCFG
INTERNAL_STEP_OUT_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
INTERNAL_STEP_OUT_1__0__MASK EQU 0x10
INTERNAL_STEP_OUT_1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
INTERNAL_STEP_OUT_1__0__OUT_SEL_SHIFT EQU 8
INTERNAL_STEP_OUT_1__0__OUT_SEL_VAL EQU 1
INTERNAL_STEP_OUT_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
INTERNAL_STEP_OUT_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
INTERNAL_STEP_OUT_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
INTERNAL_STEP_OUT_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
INTERNAL_STEP_OUT_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
INTERNAL_STEP_OUT_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
INTERNAL_STEP_OUT_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
INTERNAL_STEP_OUT_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
INTERNAL_STEP_OUT_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
INTERNAL_STEP_OUT_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
INTERNAL_STEP_OUT_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
INTERNAL_STEP_OUT_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
INTERNAL_STEP_OUT_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
INTERNAL_STEP_OUT_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
INTERNAL_STEP_OUT_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
INTERNAL_STEP_OUT_1__0__PC EQU CYREG_PRT0_PC
INTERNAL_STEP_OUT_1__0__PC2 EQU CYREG_PRT0_PC2
INTERNAL_STEP_OUT_1__0__PORT EQU 0
INTERNAL_STEP_OUT_1__0__PS EQU CYREG_PRT0_PS
INTERNAL_STEP_OUT_1__0__SHIFT EQU 4
INTERNAL_STEP_OUT_1__DR EQU CYREG_PRT0_DR
INTERNAL_STEP_OUT_1__INTCFG EQU CYREG_PRT0_INTCFG
INTERNAL_STEP_OUT_1__INTSTAT EQU CYREG_PRT0_INTSTAT
INTERNAL_STEP_OUT_1__MASK EQU 0x10
INTERNAL_STEP_OUT_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
INTERNAL_STEP_OUT_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
INTERNAL_STEP_OUT_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
INTERNAL_STEP_OUT_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
INTERNAL_STEP_OUT_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
INTERNAL_STEP_OUT_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
INTERNAL_STEP_OUT_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
INTERNAL_STEP_OUT_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
INTERNAL_STEP_OUT_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
INTERNAL_STEP_OUT_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
INTERNAL_STEP_OUT_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
INTERNAL_STEP_OUT_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
INTERNAL_STEP_OUT_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
INTERNAL_STEP_OUT_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
INTERNAL_STEP_OUT_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
INTERNAL_STEP_OUT_1__PC EQU CYREG_PRT0_PC
INTERNAL_STEP_OUT_1__PC2 EQU CYREG_PRT0_PC2
INTERNAL_STEP_OUT_1__PORT EQU 0
INTERNAL_STEP_OUT_1__PS EQU CYREG_PRT0_PS
INTERNAL_STEP_OUT_1__SHIFT EQU 4

; INTERNAL_STEP_OUT_2
INTERNAL_STEP_OUT_2__0__DM__MASK EQU 0x38000
INTERNAL_STEP_OUT_2__0__DM__SHIFT EQU 15
INTERNAL_STEP_OUT_2__0__DR EQU CYREG_PRT0_DR
INTERNAL_STEP_OUT_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
INTERNAL_STEP_OUT_2__0__HSIOM_MASK EQU 0x00F00000
INTERNAL_STEP_OUT_2__0__HSIOM_SHIFT EQU 20
INTERNAL_STEP_OUT_2__0__INTCFG EQU CYREG_PRT0_INTCFG
INTERNAL_STEP_OUT_2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
INTERNAL_STEP_OUT_2__0__MASK EQU 0x20
INTERNAL_STEP_OUT_2__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
INTERNAL_STEP_OUT_2__0__OUT_SEL_SHIFT EQU 10
INTERNAL_STEP_OUT_2__0__OUT_SEL_VAL EQU 3
INTERNAL_STEP_OUT_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
INTERNAL_STEP_OUT_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
INTERNAL_STEP_OUT_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
INTERNAL_STEP_OUT_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
INTERNAL_STEP_OUT_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
INTERNAL_STEP_OUT_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
INTERNAL_STEP_OUT_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
INTERNAL_STEP_OUT_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
INTERNAL_STEP_OUT_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
INTERNAL_STEP_OUT_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
INTERNAL_STEP_OUT_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
INTERNAL_STEP_OUT_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
INTERNAL_STEP_OUT_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
INTERNAL_STEP_OUT_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
INTERNAL_STEP_OUT_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
INTERNAL_STEP_OUT_2__0__PC EQU CYREG_PRT0_PC
INTERNAL_STEP_OUT_2__0__PC2 EQU CYREG_PRT0_PC2
INTERNAL_STEP_OUT_2__0__PORT EQU 0
INTERNAL_STEP_OUT_2__0__PS EQU CYREG_PRT0_PS
INTERNAL_STEP_OUT_2__0__SHIFT EQU 5
INTERNAL_STEP_OUT_2__DR EQU CYREG_PRT0_DR
INTERNAL_STEP_OUT_2__INTCFG EQU CYREG_PRT0_INTCFG
INTERNAL_STEP_OUT_2__INTSTAT EQU CYREG_PRT0_INTSTAT
INTERNAL_STEP_OUT_2__MASK EQU 0x20
INTERNAL_STEP_OUT_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
INTERNAL_STEP_OUT_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
INTERNAL_STEP_OUT_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
INTERNAL_STEP_OUT_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
INTERNAL_STEP_OUT_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
INTERNAL_STEP_OUT_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
INTERNAL_STEP_OUT_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
INTERNAL_STEP_OUT_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
INTERNAL_STEP_OUT_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
INTERNAL_STEP_OUT_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
INTERNAL_STEP_OUT_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
INTERNAL_STEP_OUT_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
INTERNAL_STEP_OUT_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
INTERNAL_STEP_OUT_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
INTERNAL_STEP_OUT_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
INTERNAL_STEP_OUT_2__PC EQU CYREG_PRT0_PC
INTERNAL_STEP_OUT_2__PC2 EQU CYREG_PRT0_PC2
INTERNAL_STEP_OUT_2__PORT EQU 0
INTERNAL_STEP_OUT_2__PS EQU CYREG_PRT0_PS
INTERNAL_STEP_OUT_2__SHIFT EQU 5

; STEP_INPUT_SOURCE_1
STEP_INPUT_SOURCE_1__0__DM__MASK EQU 0x7000
STEP_INPUT_SOURCE_1__0__DM__SHIFT EQU 12
STEP_INPUT_SOURCE_1__0__DR EQU CYREG_PRT1_DR
STEP_INPUT_SOURCE_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
STEP_INPUT_SOURCE_1__0__HSIOM_MASK EQU 0x000F0000
STEP_INPUT_SOURCE_1__0__HSIOM_SHIFT EQU 16
STEP_INPUT_SOURCE_1__0__INTCFG EQU CYREG_PRT1_INTCFG
STEP_INPUT_SOURCE_1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
STEP_INPUT_SOURCE_1__0__MASK EQU 0x10
STEP_INPUT_SOURCE_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
STEP_INPUT_SOURCE_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
STEP_INPUT_SOURCE_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
STEP_INPUT_SOURCE_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
STEP_INPUT_SOURCE_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
STEP_INPUT_SOURCE_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
STEP_INPUT_SOURCE_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
STEP_INPUT_SOURCE_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
STEP_INPUT_SOURCE_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
STEP_INPUT_SOURCE_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
STEP_INPUT_SOURCE_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
STEP_INPUT_SOURCE_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
STEP_INPUT_SOURCE_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
STEP_INPUT_SOURCE_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
STEP_INPUT_SOURCE_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
STEP_INPUT_SOURCE_1__0__PC EQU CYREG_PRT1_PC
STEP_INPUT_SOURCE_1__0__PC2 EQU CYREG_PRT1_PC2
STEP_INPUT_SOURCE_1__0__PORT EQU 1
STEP_INPUT_SOURCE_1__0__PS EQU CYREG_PRT1_PS
STEP_INPUT_SOURCE_1__0__SHIFT EQU 4
STEP_INPUT_SOURCE_1__DR EQU CYREG_PRT1_DR
STEP_INPUT_SOURCE_1__INTCFG EQU CYREG_PRT1_INTCFG
STEP_INPUT_SOURCE_1__INTSTAT EQU CYREG_PRT1_INTSTAT
STEP_INPUT_SOURCE_1__MASK EQU 0x10
STEP_INPUT_SOURCE_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
STEP_INPUT_SOURCE_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
STEP_INPUT_SOURCE_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
STEP_INPUT_SOURCE_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
STEP_INPUT_SOURCE_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
STEP_INPUT_SOURCE_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
STEP_INPUT_SOURCE_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
STEP_INPUT_SOURCE_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
STEP_INPUT_SOURCE_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
STEP_INPUT_SOURCE_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
STEP_INPUT_SOURCE_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
STEP_INPUT_SOURCE_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
STEP_INPUT_SOURCE_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
STEP_INPUT_SOURCE_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
STEP_INPUT_SOURCE_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
STEP_INPUT_SOURCE_1__PC EQU CYREG_PRT1_PC
STEP_INPUT_SOURCE_1__PC2 EQU CYREG_PRT1_PC2
STEP_INPUT_SOURCE_1__PORT EQU 1
STEP_INPUT_SOURCE_1__PS EQU CYREG_PRT1_PS
STEP_INPUT_SOURCE_1__SHIFT EQU 4

; STEP_INPUT_SOURCE_2
STEP_INPUT_SOURCE_2__0__DM__MASK EQU 0x38000
STEP_INPUT_SOURCE_2__0__DM__SHIFT EQU 15
STEP_INPUT_SOURCE_2__0__DR EQU CYREG_PRT1_DR
STEP_INPUT_SOURCE_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
STEP_INPUT_SOURCE_2__0__HSIOM_MASK EQU 0x00F00000
STEP_INPUT_SOURCE_2__0__HSIOM_SHIFT EQU 20
STEP_INPUT_SOURCE_2__0__INTCFG EQU CYREG_PRT1_INTCFG
STEP_INPUT_SOURCE_2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
STEP_INPUT_SOURCE_2__0__MASK EQU 0x20
STEP_INPUT_SOURCE_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
STEP_INPUT_SOURCE_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
STEP_INPUT_SOURCE_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
STEP_INPUT_SOURCE_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
STEP_INPUT_SOURCE_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
STEP_INPUT_SOURCE_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
STEP_INPUT_SOURCE_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
STEP_INPUT_SOURCE_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
STEP_INPUT_SOURCE_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
STEP_INPUT_SOURCE_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
STEP_INPUT_SOURCE_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
STEP_INPUT_SOURCE_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
STEP_INPUT_SOURCE_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
STEP_INPUT_SOURCE_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
STEP_INPUT_SOURCE_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
STEP_INPUT_SOURCE_2__0__PC EQU CYREG_PRT1_PC
STEP_INPUT_SOURCE_2__0__PC2 EQU CYREG_PRT1_PC2
STEP_INPUT_SOURCE_2__0__PORT EQU 1
STEP_INPUT_SOURCE_2__0__PS EQU CYREG_PRT1_PS
STEP_INPUT_SOURCE_2__0__SHIFT EQU 5
STEP_INPUT_SOURCE_2__DR EQU CYREG_PRT1_DR
STEP_INPUT_SOURCE_2__INTCFG EQU CYREG_PRT1_INTCFG
STEP_INPUT_SOURCE_2__INTSTAT EQU CYREG_PRT1_INTSTAT
STEP_INPUT_SOURCE_2__MASK EQU 0x20
STEP_INPUT_SOURCE_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
STEP_INPUT_SOURCE_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
STEP_INPUT_SOURCE_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
STEP_INPUT_SOURCE_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
STEP_INPUT_SOURCE_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
STEP_INPUT_SOURCE_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
STEP_INPUT_SOURCE_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
STEP_INPUT_SOURCE_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
STEP_INPUT_SOURCE_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
STEP_INPUT_SOURCE_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
STEP_INPUT_SOURCE_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
STEP_INPUT_SOURCE_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
STEP_INPUT_SOURCE_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
STEP_INPUT_SOURCE_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
STEP_INPUT_SOURCE_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
STEP_INPUT_SOURCE_2__PC EQU CYREG_PRT1_PC
STEP_INPUT_SOURCE_2__PC2 EQU CYREG_PRT1_PC2
STEP_INPUT_SOURCE_2__PORT EQU 1
STEP_INPUT_SOURCE_2__PS EQU CYREG_PRT1_PS
STEP_INPUT_SOURCE_2__SHIFT EQU 5

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
