{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713518174610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713518174610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 14:46:14 2024 " "Processing started: Fri Apr 19 14:46:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713518174610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1713518174610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1713518174610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1713518174891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1713518174891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713518184524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713518184524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713518184524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713518184524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk tb.v(6) " "Verilog HDL Implicit Net warning at tb.v(6): created implicit net for \"clk\"" {  } { { "tb.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/tb.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1713518184524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sys_rst tb.v(6) " "Verilog HDL Implicit Net warning at tb.v(6): created implicit net for \"sys_rst\"" {  } { { "tb.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/tb.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1713518184524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "din tb.v(6) " "Verilog HDL Implicit Net warning at tb.v(6): created implicit net for \"din\"" {  } { { "tb.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/tb.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1713518184524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout tb.v(6) " "Verilog HDL Implicit Net warning at tb.v(6): created implicit net for \"dout\"" {  } { { "tb.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/tb.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1713518184524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1713518184555 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IR top.v(33) " "Verilog HDL warning at top.v(33): object IR used but never assigned" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1713518184555 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(49) " "Verilog HDL Case Statement warning at top.v(49): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1713518184555 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul_res top.v(49) " "Verilog HDL Always Construct warning at top.v(49): inferring latch(es) for variable \"mul_res\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1713518184555 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SGPR top.v(49) " "Verilog HDL Always Construct warning at top.v(49): inferring latch(es) for variable \"SGPR\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1713518184555 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout top.v(26) " "Output port \"dout\" at top.v(26) has no driver" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1713518184555 "|top"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713518184603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 14:46:24 2024 " "Processing ended: Fri Apr 19 14:46:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713518184603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713518184603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713518184603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1713518184603 ""}
