// Seed: 3328183193
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_1;
  wire id_8, id_9;
  wire id_10;
  wire id_11;
  always id_7 <= -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2.id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2
  );
  wire id_4;
  wire id_5;
  wire id_6;
  always id_2 <= 1;
  assign this = -1;
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13;
endmodule
