- ğŸ‘‹ Hi, Iâ€™m @Dileep-Chandrasekharan-P
- ğŸ‘€ Iâ€™m interested in VLSI, RTL Design, Physical Design, Digital Electronics,  Analog Electronics, Circuit Debugging 
- ğŸŒ± Iâ€™m currently learning Verilog, System Verilog, UVM
- ğŸ’ï¸ Iâ€™m looking to collaborate on VLSI based Companies
- ğŸ“« How to reach me ... 7dileep@gmail.com
                         9497467191
                         https://www.linkedin.com/in/dileep-chandrasekharan-p
              
                         
     
<!---
Dileep-Chandrasekharan-P/Dileep-Chandrasekharan-P is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
