Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun 30 12:27:01 2025
| Host         : GiridharKING running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 5
+-----------+----------+-------------------------------------------------+--------+
| Rule      | Severity | Description                                     | Checks |
+-----------+----------+-------------------------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay                   | 1      |
| XDCC-5    | Warning  | User Non-Timing constraint/property overwritten | 4      |
+-----------+----------+-------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[0] relative to the rising and/or falling clock edge(s) of adc_clk.
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[0] overrides a previous user property.
New Source: D:/GitHub/Digital-HWSW-RRI/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc (Line: 111)
Previous Source: D:/GitHub/Digital-HWSW-RRI/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc (Line: 99)
Related violations: <none>

XDCC-5#2 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[1] overrides a previous user property.
New Source: D:/GitHub/Digital-HWSW-RRI/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc (Line: 111)
Previous Source: D:/GitHub/Digital-HWSW-RRI/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc (Line: 99)
Related violations: <none>

XDCC-5#3 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[2] overrides a previous user property.
New Source: D:/GitHub/Digital-HWSW-RRI/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc (Line: 111)
Previous Source: D:/GitHub/Digital-HWSW-RRI/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc (Line: 99)
Related violations: <none>

XDCC-5#4 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[3] overrides a previous user property.
New Source: D:/GitHub/Digital-HWSW-RRI/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc (Line: 111)
Previous Source: D:/GitHub/Digital-HWSW-RRI/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc (Line: 99)
Related violations: <none>


