###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       278308   # Number of WRITE/WRITEP commands
num_reads_done                 =       658888   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       504267   # Number of read row buffer hits
num_read_cmds                  =       658887   # Number of READ/READP commands
num_writes_done                =       278349   # Number of read requests issued
num_write_row_hits             =       214352   # Number of write row buffer hits
num_act_cmds                   =       219482   # Number of ACT commands
num_pre_cmds                   =       219451   # Number of PRE commands
num_ondemand_pres              =       195911   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9495608   # Cyles of rank active rank.0
rank_active_cycles.1           =      9247029   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       504392   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       752971   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       880411   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8357   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3459   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1754   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1639   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2614   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3550   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4944   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         9502   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1926   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19094   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           37   # Write cmd latency (cycles)
write_latency[20-39]           =          698   # Write cmd latency (cycles)
write_latency[40-59]           =         1374   # Write cmd latency (cycles)
write_latency[60-79]           =         2905   # Write cmd latency (cycles)
write_latency[80-99]           =         6052   # Write cmd latency (cycles)
write_latency[100-119]         =         8681   # Write cmd latency (cycles)
write_latency[120-139]         =        11510   # Write cmd latency (cycles)
write_latency[140-159]         =        13477   # Write cmd latency (cycles)
write_latency[160-179]         =        15244   # Write cmd latency (cycles)
write_latency[180-199]         =        16864   # Write cmd latency (cycles)
write_latency[200-]            =       201466   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       261530   # Read request latency (cycles)
read_latency[40-59]            =        83317   # Read request latency (cycles)
read_latency[60-79]            =       100360   # Read request latency (cycles)
read_latency[80-99]            =        35451   # Read request latency (cycles)
read_latency[100-119]          =        25982   # Read request latency (cycles)
read_latency[120-139]          =        21582   # Read request latency (cycles)
read_latency[140-159]          =        13790   # Read request latency (cycles)
read_latency[160-179]          =        10791   # Read request latency (cycles)
read_latency[180-199]          =         8869   # Read request latency (cycles)
read_latency[200-]             =        97213   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.38931e+09   # Write energy
read_energy                    =  2.65663e+09   # Read energy
act_energy                     =  6.00503e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.42108e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.61426e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92526e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77015e+09   # Active standby energy rank.1
average_read_latency           =      120.139   # Average read request latency (cycles)
average_interarrival           =      10.6695   # Average request interarrival latency (cycles)
total_energy                   =    1.765e+10   # Total energy (pJ)
average_power                  =         1765   # Average power (mW)
average_bandwidth              =      7.99776   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       271694   # Number of WRITE/WRITEP commands
num_reads_done                 =       643730   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       489388   # Number of read row buffer hits
num_read_cmds                  =       643730   # Number of READ/READP commands
num_writes_done                =       271732   # Number of read requests issued
num_write_row_hits             =       208567   # Number of write row buffer hits
num_act_cmds                   =       218298   # Number of ACT commands
num_pre_cmds                   =       218274   # Number of PRE commands
num_ondemand_pres              =       195259   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9387031   # Cyles of rank active rank.0
rank_active_cycles.1           =      9375721   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       612969   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       624279   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       856948   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10091   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3544   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1636   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1724   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2604   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3413   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4946   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         9421   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2060   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19084   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           25   # Write cmd latency (cycles)
write_latency[20-39]           =          812   # Write cmd latency (cycles)
write_latency[40-59]           =         1394   # Write cmd latency (cycles)
write_latency[60-79]           =         3217   # Write cmd latency (cycles)
write_latency[80-99]           =         6623   # Write cmd latency (cycles)
write_latency[100-119]         =         9500   # Write cmd latency (cycles)
write_latency[120-139]         =        12254   # Write cmd latency (cycles)
write_latency[140-159]         =        14098   # Write cmd latency (cycles)
write_latency[160-179]         =        16521   # Write cmd latency (cycles)
write_latency[180-199]         =        17553   # Write cmd latency (cycles)
write_latency[200-]            =       189697   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       256662   # Read request latency (cycles)
read_latency[40-59]            =        81616   # Read request latency (cycles)
read_latency[60-79]            =       105008   # Read request latency (cycles)
read_latency[80-99]            =        35138   # Read request latency (cycles)
read_latency[100-119]          =        25664   # Read request latency (cycles)
read_latency[120-139]          =        21990   # Read request latency (cycles)
read_latency[140-159]          =        12853   # Read request latency (cycles)
read_latency[160-179]          =        10001   # Read request latency (cycles)
read_latency[180-199]          =         8161   # Read request latency (cycles)
read_latency[200-]             =        86635   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.3563e+09   # Write energy
read_energy                    =  2.59552e+09   # Read energy
act_energy                     =  5.97263e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.94225e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.99654e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85751e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85045e+09   # Active standby energy rank.1
average_read_latency           =      111.837   # Average read request latency (cycles)
average_interarrival           =      10.9233   # Average request interarrival latency (cycles)
total_energy                   =  1.75556e+10   # Total energy (pJ)
average_power                  =      1755.56   # Average power (mW)
average_bandwidth              =      7.81194   # Average bandwidth
