$date
	Fri Jun 21 22:00:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module cmosnand_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module cmos_nand $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! f $end
$var wire 1 $ gnd $end
$var wire 1 % vdd $end
$var wire 1 & w_n $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
z&
1%
0$
0#
0"
1!
$end
#20
0&
1#
#40
z&
0#
1!
1"
#60
0!
0&
1#
#100
