#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jun  2 12:59:56 2024
# Process ID: 24816
# Current directory: C:/Users/Marvin/Desktop/Labor_3Vorbereitung
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20032 C:\Users\Marvin\Desktop\Labor_3Vorbereitung\Labor_3Vorbereitung.xpr
# Log file: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/vivado.log
# Journal file: C:/Users/Marvin/Desktop/Labor_3Vorbereitung\vivado.jou
# Running On: Marvin-PC, OS: Windows, CPU Frequency: 3700 MHz, CPU Physical cores: 16, Host memory: 17126 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.xpr
update_compile_order -fileset sources_1
launch_simulation
source bench_ctrlunitv2.tcl
import_files -norecurse {C:/Users/Marvin/Desktop/DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/RAM.vhd C:/Users/Marvin/Desktop/DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/InBuffer.vhd}
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/Marvin/Desktop/DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/tasks/MINIuP_T5.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top MINIuP_T5 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/Marvin/Desktop/DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/testprgs/ProgROM_Testprog2.vhd
import_files -force -norecurse C:/Users/Marvin/Desktop/DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/testprgs/ProgROM_Testprog2.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
import_files -norecurse C:/Users/Marvin/Desktop/DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/MicroProgV3.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top MicroProgV3 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/Marvin/Desktop/DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/testbench/bench_microprogV3.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top bench_microprogV3 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
