<stg><name>sbs_fixedpoint</name>


<trans_list>

<trans id="579" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="71" to="181">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="73" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="76" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="78" to="177">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="79" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="89" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="90" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="90" to="176">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="158" to="176">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="158" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="175" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="176" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="177" to="180">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="177" to="178">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="179" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="180" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="181" to="184">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="181" to="182">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="183" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="185" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:19  %epsilon_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %epsilon)

]]></Node>
<StgValue><ssdm name="epsilon_read"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:20  %vectorSize_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %vectorSize)

]]></Node>
<StgValue><ssdm name="vectorSize_read"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:21  %kernelSize_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kernelSize)

]]></Node>
<StgValue><ssdm name="kernelSize_read"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:22  %layerSize_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %layerSize)

]]></Node>
<StgValue><ssdm name="layerSize_read"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="21" op_0_bw="32">
<![CDATA[
codeRepl:36  %trunc_ln1503 = trunc i32 %epsilon_read to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1503"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="33" op_0_bw="32">
<![CDATA[
codeRepl:30  %zext_ln215 = zext i32 %epsilon_read to i33

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
codeRepl:31  %ret_V = add i33 2097151, %zext_ln215

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="42" op_0_bw="33">
<![CDATA[
codeRepl:32  %zext_ln57 = zext i33 %ret_V to i42

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="68" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="194" st_id="4" stage="67" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="195" st_id="5" stage="66" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="196" st_id="6" stage="65" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="197" st_id="7" stage="64" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="198" st_id="8" stage="63" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="199" st_id="9" stage="62" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="200" st_id="10" stage="61" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="201" st_id="11" stage="60" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="202" st_id="12" stage="59" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="203" st_id="13" stage="58" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="204" st_id="14" stage="57" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="205" st_id="15" stage="56" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="206" st_id="16" stage="55" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="207" st_id="17" stage="54" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="208" st_id="18" stage="53" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="209" st_id="19" stage="52" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="210" st_id="20" stage="51" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="211" st_id="21" stage="50" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="212" st_id="22" stage="49" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="213" st_id="23" stage="48" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="214" st_id="24" stage="47" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="215" st_id="25" stage="46" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="216" st_id="26" stage="45" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="217" st_id="27" stage="44" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="218" st_id="28" stage="43" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="219" st_id="29" stage="42" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="220" st_id="30" stage="41" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="221" st_id="31" stage="40" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="222" st_id="32" stage="39" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="223" st_id="33" stage="38" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="224" st_id="34" stage="37" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="225" st_id="35" stage="36" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="226" st_id="36" stage="35" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="227" st_id="37" stage="34" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="228" st_id="38" stage="33" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="229" st_id="39" stage="32" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="230" st_id="40" stage="31" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="231" st_id="41" stage="30" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="232" st_id="42" stage="29" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="233" st_id="43" stage="28" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="234" st_id="44" stage="27" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="235" st_id="45" stage="26" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="236" st_id="46" stage="25" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="237" st_id="47" stage="24" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="238" st_id="48" stage="23" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="239" st_id="49" stage="22" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="240" st_id="50" stage="21" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="241" st_id="51" stage="20" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="242" st_id="52" stage="19" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="243" st_id="53" stage="18" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="244" st_id="54" stage="17" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="245" st_id="55" stage="16" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="246" st_id="56" stage="15" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="247" st_id="57" stage="14" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="248" st_id="58" stage="13" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="249" st_id="59" stage="12" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="250" st_id="60" stage="11" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="251" st_id="61" stage="10" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="252" st_id="62" stage="9" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="253" st_id="63" stage="8" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="254" st_id="64" stage="7" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="255" st_id="65" stage="6" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="256" st_id="66" stage="5" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="257" st_id="67" stage="4" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="258" st_id="68" stage="3" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="259" st_id="69" stage="2" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="260" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_in_V_data_V), !map !124

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="261" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_in_V_keep_V), !map !130

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="262" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_in_V_strb_V), !map !134

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="263" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %stream_in_V_user_V), !map !138

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="264" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_last_V), !map !142

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="265" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %stream_in_V_id_V), !map !146

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="266" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %stream_in_V_dest_V), !map !150

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="267" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_out_V_data_V), !map !154

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="268" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_out_V_keep_V), !map !158

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="269" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_out_V_strb_V), !map !162

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="270" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %stream_out_V_user_V), !map !166

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="271" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_last_V), !map !170

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="272" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %stream_out_V_id_V), !map !174

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="273" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %stream_out_V_dest_V), !map !178

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="274" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 %layerSize), !map !182

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="275" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i32 %kernelSize), !map !188

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="276" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 %vectorSize), !map !192

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="277" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecBitsMap(i32 %epsilon), !map !196

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="278" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @sbs_fixedpoint_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="279" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
codeRepl:23  call void (...)* @_ssdm_op_SpecInterface(i32* %stream_in_V_data_V, i4* %stream_in_V_keep_V, i4* %stream_in_V_strb_V, i2* %stream_in_V_user_V, i1* %stream_in_V_last_V, i5* %stream_in_V_id_V, i6* %stream_in_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln34"/></StgValue>
</operation>

<operation id="280" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i2* %stream_out_V_user_V, i1* %stream_out_V_last_V, i5* %stream_out_V_id_V, i6* %stream_out_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln35"/></StgValue>
</operation>

<operation id="281" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i32 %layerSize, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln36"/></StgValue>
</operation>

<operation id="282" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:26  call void (...)* @_ssdm_op_SpecInterface(i32 %kernelSize, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln37"/></StgValue>
</operation>

<operation id="283" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:27  call void (...)* @_ssdm_op_SpecInterface(i32 %vectorSize, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln38"/></StgValue>
</operation>

<operation id="284" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:28  call void (...)* @_ssdm_op_SpecInterface(i32 %epsilon, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln39"/></StgValue>
</operation>

<operation id="285" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:29  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln40"/></StgValue>
</operation>

<operation id="286" st_id="70" stage="1" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
codeRepl:33  %op_V_assign = call fastcc i63 @wide_div(i63 4398044413952, i42 %zext_ln57)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>

<operation id="287" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="21" op_0_bw="63">
<![CDATA[
codeRepl:34  %trunc_ln209 = trunc i63 %op_V_assign to i21

]]></Node>
<StgValue><ssdm name="trunc_ln209"/></StgValue>
</operation>

<operation id="288" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:35  %add_ln80 = add i32 -1, %vectorSize_read

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="289" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="63" op_0_bw="63" op_1_bw="21" op_2_bw="42">
<![CDATA[
codeRepl:37  %r_V_2 = call i63 @_ssdm_op_BitConcatenate.i63.i21.i42(i21 %trunc_ln1503, i42 0)

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="290" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="63" op_0_bw="21">
<![CDATA[
codeRepl:38  %zext_ln699_2 = zext i21 %trunc_ln209 to i63

]]></Node>
<StgValue><ssdm name="zext_ln699_2"/></StgValue>
</operation>

<operation id="291" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:39  br label %0

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="292" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %empty = phi i32 [ 0, %codeRepl ], [ %add_ln59, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="293" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %empty, i32* @ip_index, align 4

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="294" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln59 = icmp ult i32 %empty, %layerSize_read

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="295" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln59, label %hls_label_0_begin, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="296" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:2  %icmp_ln62 = icmp eq i32 %empty, 0

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="297" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %add_ln141 = add i32 %layerSize_read, -1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="298" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="299" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="300" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln61"/></StgValue>
</operation>

<operation id="301" st_id="72" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
hls_label_0_begin:3  %empty_6 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %stream_in_V_data_V, i4* %stream_in_V_keep_V, i4* %stream_in_V_strb_V, i2* %stream_in_V_user_V, i1* %stream_in_V_last_V, i5* %stream_in_V_id_V, i6* %stream_in_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="302" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="54">
<![CDATA[
hls_label_0_begin:4  %tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_6, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="303" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_begin:5  br i1 %icmp_ln62, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="304" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="54">
<![CDATA[
:0  %tmp_keep_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_6, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="305" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="54">
<![CDATA[
:1  %tmp_strb_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_6, 2

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="306" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="54">
<![CDATA[
:2  %tmp_user_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_6, 3

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="307" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="54">
<![CDATA[
:3  %tmp_last_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_6, 4

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="308" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="54">
<![CDATA[
:4  %tmp_id_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_6, 5

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="309" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="54">
<![CDATA[
:5  %tmp_dest_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_6, 6

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="310" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  store i4 %tmp_keep_V, i4* @channel_keep_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="311" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  store i4 %tmp_strb_V, i4* @channel_strb_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="312" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:8  store i2 %tmp_user_V, i2* @channel_user_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="313" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  store i1 %tmp_last_V, i1* @channel_last_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="314" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  store i5 %tmp_id_V, i5* @channel_id_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="315" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  store i6 %tmp_dest_V, i6* @channel_dest_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="316" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="21" op_0_bw="32">
<![CDATA[
:12  %trunc_ln214 = trunc i32 %tmp_data_V to i21

]]></Node>
<StgValue><ssdm name="trunc_ln214"/></StgValue>
</operation>

<operation id="317" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="21">
<![CDATA[
:13  %zext_ln321 = zext i21 %trunc_ln214 to i32

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="318" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %2

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="319" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge634_in = phi i32 [ %zext_ln321, %1 ], [ %tmp_data_V, %hls_label_0_begin ]

]]></Node>
<StgValue><ssdm name="storemerge634_in"/></StgValue>
</operation>

<operation id="320" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="21" op_0_bw="32">
<![CDATA[
:1  %trunc_ln321 = trunc i32 %storemerge634_in to i21

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="321" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
:2  store i21 %trunc_ln321, i21* @random_value_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="322" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="42" op_1_bw="42">
<![CDATA[
:3  store i42 0, i42* @sum_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="323" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="324" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i_load_2 = phi i32 [ 0, %2 ], [ %add_ln73, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="i_load_2"/></StgValue>
</operation>

<operation id="325" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %i_load_2, i32* @i, align 4

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="326" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln73 = icmp eq i32 %i_load_2, %vectorSize_read

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="327" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln73 = add i32 %i_load_2, 1

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="328" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln73, label %.preheader641.preheader, label %hls_label_1_begin

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="329" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="330" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln75"/></StgValue>
</operation>

<operation id="331" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1_begin:2  %zext_ln76 = zext i32 %i_load_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="332" st_id="74" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="54">
<![CDATA[
hls_label_1_begin:3  %empty_7 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %stream_in_V_data_V, i4* %stream_in_V_keep_V, i4* %stream_in_V_strb_V, i2* %stream_in_V_user_V, i1* %stream_in_V_last_V, i5* %stream_in_V_id_V, i6* %stream_in_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="333" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="54">
<![CDATA[
hls_label_1_begin:4  %tmp_data_V_2 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_7, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="334" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="21" op_0_bw="32">
<![CDATA[
hls_label_1_begin:5  %trunc_ln214_1 = trunc i32 %tmp_data_V_2 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln214_1"/></StgValue>
</operation>

<operation id="335" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:6  %state_vector_V_addr = getelementptr [1024 x i21]* @state_vector_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="state_vector_V_addr"/></StgValue>
</operation>

<operation id="336" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="21" op_1_bw="10">
<![CDATA[
hls_label_1_begin:7  store i21 %trunc_ln214_1, i21* %state_vector_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="337" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="42" op_0_bw="42" op_1_bw="0">
<![CDATA[
hls_label_1_begin:8  %sum_V_load = load i42* @sum_V, align 8

]]></Node>
<StgValue><ssdm name="sum_V_load"/></StgValue>
</operation>

<operation id="338" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
hls_label_1_begin:9  %random_value_V_load = load i21* @random_value_V, align 4

]]></Node>
<StgValue><ssdm name="random_value_V_load"/></StgValue>
</operation>

<operation id="339" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="42" op_0_bw="21">
<![CDATA[
hls_label_1_begin:10  %zext_ln887 = zext i21 %random_value_V_load to i42

]]></Node>
<StgValue><ssdm name="zext_ln887"/></StgValue>
</operation>

<operation id="340" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
hls_label_1_begin:11  %icmp_ln887 = icmp ult i42 %sum_V_load, %zext_ln887

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="341" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_1_begin:12  br i1 %icmp_ln887, label %4, label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="342" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="42" op_0_bw="21">
<![CDATA[
:0  %zext_ln700 = zext i21 %trunc_ln214_1 to i42

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="343" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:1  %add_ln700 = add i42 %sum_V_load, %zext_ln700

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="344" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge653:0  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="345" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_end:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="346" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1_end:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="347" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="42" op_1_bw="42" op_2_bw="0" op_3_bw="42">
<![CDATA[
:2  store i42 %add_ln700, i42* @sum_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="348" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
:3  %icmp_ln80 = icmp ult i42 %add_ln700, %zext_ln887

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="349" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln80_1 = icmp ne i32 %i_load_2, %add_ln80

]]></Node>
<StgValue><ssdm name="icmp_ln80_1"/></StgValue>
</operation>

<operation id="350" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %and_ln80 = and i1 %icmp_ln80, %icmp_ln80_1

]]></Node>
<StgValue><ssdm name="and_ln80"/></StgValue>
</operation>

<operation id="351" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %and_ln80, label %._crit_edge653, label %5

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="352" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %ip_index_load = load i32* @ip_index, align 4

]]></Node>
<StgValue><ssdm name="ip_index_load"/></StgValue>
</operation>

<operation id="353" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="32">
<![CDATA[
:1  %zext_ln82 = zext i32 %ip_index_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="354" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %spike_matrix_addr_1 = getelementptr inbounds [3600 x i32]* @spike_matrix, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="spike_matrix_addr_1"/></StgValue>
</operation>

<operation id="355" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:3  store i32 %i_load_2, i32* %spike_matrix_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="356" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge653

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="357" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.preheader641.preheader:0  br label %.preheader641

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="358" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader641:0  %batch_load = phi i32 [ %add_ln87, %hls_label_2_end ], [ 0, %.preheader641.preheader ]

]]></Node>
<StgValue><ssdm name="batch_load"/></StgValue>
</operation>

<operation id="359" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader641:1  %icmp_ln87 = icmp eq i32 %batch_load, %kernelSize_read

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="360" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader641:2  %add_ln87 = add i32 %batch_load, 1

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="361" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader641:3  br i1 %icmp_ln87, label %.preheader640.preheader, label %hls_label_2_begin

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="362" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="363" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln89"/></StgValue>
</operation>

<operation id="364" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="42" op_1_bw="42" op_2_bw="0">
<![CDATA[
hls_label_2_begin:2  store i42 0, i42* @sum_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="365" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_2_begin:3  store i32 0, i32* @i, align 4

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="366" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_begin:4  br label %6

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="367" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.preheader640.preheader:0  br label %.preheader640

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="368" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  %i_load_1 = load i32* @i, align 4

]]></Node>
<StgValue><ssdm name="i_load_1"/></StgValue>
</operation>

<operation id="369" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln92 = icmp ult i32 %i_load_1, %vectorSize_read

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="370" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln92, label %hls_label_3, label %_ZrSILi42ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="371" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="32">
<![CDATA[
hls_label_3:4  %zext_ln97 = zext i32 %i_load_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="372" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:9  %state_vector_V_addr_2 = getelementptr [1024 x i21]* @state_vector_V, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="state_vector_V_addr_2"/></StgValue>
</operation>

<operation id="373" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="21" op_0_bw="10">
<![CDATA[
hls_label_3:10  %state_vector_V_load_1 = load i21* %state_vector_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="state_vector_V_load_1"/></StgValue>
</operation>

<operation id="374" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3:15  %add_ln100 = add i32 1, %i_load_1

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="375" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3:29  %add_ln105 = add i32 2, %i_load_1

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="376" st_id="80" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="54">
<![CDATA[
hls_label_3:2  %empty_9 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %stream_in_V_data_V, i4* %stream_in_V_keep_V, i4* %stream_in_V_strb_V, i2* %stream_in_V_user_V, i1* %stream_in_V_last_V, i5* %stream_in_V_id_V, i6* %stream_in_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="377" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="54">
<![CDATA[
hls_label_3:3  %tmp_data_V_4 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_9, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="378" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="32">
<![CDATA[
hls_label_3:5  %trunc_ln1503_1 = trunc i32 %tmp_data_V_4 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln1503_1"/></StgValue>
</operation>

<operation id="379" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="21" op_0_bw="10">
<![CDATA[
hls_label_3:10  %state_vector_V_load_1 = load i21* %state_vector_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="state_vector_V_load_1"/></StgValue>
</operation>

<operation id="380" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="32">
<![CDATA[
hls_label_3:16  %zext_ln102 = zext i32 %add_ln100 to i64

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="381" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:17  %r_V_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_data_V_4, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="382" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:20  %state_vector_V_addr_3 = getelementptr [1024 x i21]* @state_vector_V, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="state_vector_V_addr_3"/></StgValue>
</operation>

<operation id="383" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="21" op_0_bw="10">
<![CDATA[
hls_label_3:21  %state_vector_V_load_2 = load i21* %state_vector_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="state_vector_V_load_2"/></StgValue>
</operation>

<operation id="384" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="32">
<![CDATA[
hls_label_3:30  store i32 %add_ln105, i32* @i, align 4

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="385" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_3:6  %shl_ln1503_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %trunc_ln1503_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1503_1"/></StgValue>
</operation>

<operation id="386" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="42" op_0_bw="21">
<![CDATA[
hls_label_3:7  %zext_ln1503 = zext i21 %shl_ln1503_1 to i42

]]></Node>
<StgValue><ssdm name="zext_ln1503"/></StgValue>
</operation>

<operation id="387" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="42" op_0_bw="21">
<![CDATA[
hls_label_3:11  %zext_ln699 = zext i21 %state_vector_V_load_1 to i42

]]></Node>
<StgValue><ssdm name="zext_ln699"/></StgValue>
</operation>

<operation id="388" st_id="81" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
hls_label_3:12  %mul_ln699 = mul i42 %zext_ln1503, %zext_ln699

]]></Node>
<StgValue><ssdm name="mul_ln699"/></StgValue>
</operation>

<operation id="389" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="21" op_0_bw="10">
<![CDATA[
hls_label_3:21  %state_vector_V_load_2 = load i21* %state_vector_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="state_vector_V_load_2"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="390" st_id="82" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
hls_label_3:12  %mul_ln699 = mul i42 %zext_ln1503, %zext_ln699

]]></Node>
<StgValue><ssdm name="mul_ln699"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="391" st_id="83" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
hls_label_3:12  %mul_ln699 = mul i42 %zext_ln1503, %zext_ln699

]]></Node>
<StgValue><ssdm name="mul_ln699"/></StgValue>
</operation>

<operation id="392" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="37" op_0_bw="16">
<![CDATA[
hls_label_3:18  %zext_ln699_3 = zext i16 %r_V_1 to i37

]]></Node>
<StgValue><ssdm name="zext_ln699_3"/></StgValue>
</operation>

<operation id="393" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="37" op_0_bw="21">
<![CDATA[
hls_label_3:22  %zext_ln699_1 = zext i21 %state_vector_V_load_2 to i37

]]></Node>
<StgValue><ssdm name="zext_ln699_1"/></StgValue>
</operation>

<operation id="394" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_3:23  %mul_ln699_1 = mul i37 %zext_ln699_3, %zext_ln699_1

]]></Node>
<StgValue><ssdm name="mul_ln699_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="395" st_id="84" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
hls_label_3:12  %mul_ln699 = mul i42 %zext_ln1503, %zext_ln699

]]></Node>
<StgValue><ssdm name="mul_ln699"/></StgValue>
</operation>

<operation id="396" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_3:23  %mul_ln699_1 = mul i37 %zext_ln699_3, %zext_ln699_1

]]></Node>
<StgValue><ssdm name="mul_ln699_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="397" st_id="85" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
hls_label_3:12  %mul_ln699 = mul i42 %zext_ln1503, %zext_ln699

]]></Node>
<StgValue><ssdm name="mul_ln699"/></StgValue>
</operation>

<operation id="398" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_3:23  %mul_ln699_1 = mul i37 %zext_ln699_3, %zext_ln699_1

]]></Node>
<StgValue><ssdm name="mul_ln699_1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="399" st_id="86" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
hls_label_3:12  %mul_ln699 = mul i42 %zext_ln1503, %zext_ln699

]]></Node>
<StgValue><ssdm name="mul_ln699"/></StgValue>
</operation>

<operation id="400" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="42" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:19  %temp_data_V_addr_1 = getelementptr [1024 x i42]* @temp_data_V, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="temp_data_V_addr_1"/></StgValue>
</operation>

<operation id="401" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="42" op_0_bw="42" op_1_bw="37" op_2_bw="5">
<![CDATA[
hls_label_3:24  %shl_ln = call i42 @_ssdm_op_BitConcatenate.i42.i37.i5(i37 %mul_ln699_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="402" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="42" op_1_bw="10">
<![CDATA[
hls_label_3:25  store i42 %shl_ln, i42* %temp_data_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="403" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="42" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:8  %temp_data_V_addr = getelementptr [1024 x i42]* @temp_data_V, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="temp_data_V_addr"/></StgValue>
</operation>

<operation id="404" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="42" op_1_bw="10">
<![CDATA[
hls_label_3:13  store i42 %mul_ln699, i42* %temp_data_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="405" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
hls_label_3:26  %add_ln700_1 = add i42 %mul_ln699, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="406" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="42" op_0_bw="42" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_3:14  %sum_V_load_1 = load i42* @sum_V, align 8

]]></Node>
<StgValue><ssdm name="sum_V_load_1"/></StgValue>
</operation>

<operation id="407" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
hls_label_3:27  %add_ln700_2 = add i42 %add_ln700_1, %sum_V_load_1

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="408" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:0  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="409" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln94"/></StgValue>
</operation>

<operation id="410" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="42" op_1_bw="42" op_2_bw="42" op_3_bw="0" op_4_bw="0">
<![CDATA[
hls_label_3:28  store i42 %add_ln700_2, i42* @sum_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="411" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:31  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="412" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3:32  br label %6

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="413" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="42" op_0_bw="42" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrSILi42ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:0  %sum_V_load_2 = load i42* @sum_V, align 8

]]></Node>
<StgValue><ssdm name="sum_V_load_2"/></StgValue>
</operation>

<operation id="414" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZrSILi42ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:1  %icmp_ln887_1 = icmp eq i42 %sum_V_load_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln887_1"/></StgValue>
</operation>

<operation id="415" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrSILi42ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:2  br i1 %icmp_ln887_1, label %hls_label_2_end, label %hls_label_4_begin

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="416" st_id="90" stage="68" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="417" st_id="91" stage="67" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="418" st_id="92" stage="66" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="419" st_id="93" stage="65" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="420" st_id="94" stage="64" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="421" st_id="95" stage="63" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="422" st_id="96" stage="62" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="423" st_id="97" stage="61" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="424" st_id="98" stage="60" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="425" st_id="99" stage="59" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="426" st_id="100" stage="58" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="427" st_id="101" stage="57" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="428" st_id="102" stage="56" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="429" st_id="103" stage="55" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="430" st_id="104" stage="54" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="431" st_id="105" stage="53" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="432" st_id="106" stage="52" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="433" st_id="107" stage="51" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="434" st_id="108" stage="50" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="435" st_id="109" stage="49" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="436" st_id="110" stage="48" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="437" st_id="111" stage="47" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="438" st_id="112" stage="46" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="439" st_id="113" stage="45" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="440" st_id="114" stage="44" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="441" st_id="115" stage="43" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="442" st_id="116" stage="42" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="443" st_id="117" stage="41" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="444" st_id="118" stage="40" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="445" st_id="119" stage="39" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="446" st_id="120" stage="38" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="447" st_id="121" stage="37" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="448" st_id="122" stage="36" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="449" st_id="123" stage="35" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="450" st_id="124" stage="34" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="451" st_id="125" stage="33" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="452" st_id="126" stage="32" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="453" st_id="127" stage="31" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="454" st_id="128" stage="30" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="455" st_id="129" stage="29" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="456" st_id="130" stage="28" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="457" st_id="131" stage="27" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="458" st_id="132" stage="26" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="459" st_id="133" stage="25" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="460" st_id="134" stage="24" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="461" st_id="135" stage="23" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="462" st_id="136" stage="22" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="463" st_id="137" stage="21" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="464" st_id="138" stage="20" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="465" st_id="139" stage="19" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="466" st_id="140" stage="18" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="467" st_id="141" stage="17" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="468" st_id="142" stage="16" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="469" st_id="143" stage="15" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="470" st_id="144" stage="14" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="471" st_id="145" stage="13" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="472" st_id="146" stage="12" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="473" st_id="147" stage="11" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="474" st_id="148" stage="10" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="475" st_id="149" stage="9" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="476" st_id="150" stage="8" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="477" st_id="151" stage="7" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="478" st_id="152" stage="6" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="479" st_id="153" stage="5" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="480" st_id="154" stage="4" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="481" st_id="155" stage="3" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="482" st_id="156" stage="2" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="483" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin:0  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="484" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln112"/></StgValue>
</operation>

<operation id="485" st_id="157" stage="1" lat="68">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="42">
<![CDATA[
hls_label_4_begin:2  %op2_V_assign = call fastcc i63 @wide_div(i63 %r_V_2, i42 %sum_V_load_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>

<operation id="486" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_begin:3  br label %7

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="487" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %empty_11 = phi i32 [ 0, %hls_label_4_begin ], [ %add_ln115, %hls_label_5 ]

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="488" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln115 = icmp eq i32 %empty_11, %vectorSize_read

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="489" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln115 = add i32 %empty_11, 1

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="490" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln115, label %hls_label_4_end, label %hls_label_5

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="491" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="32">
<![CDATA[
hls_label_5:2  %zext_ln118 = zext i32 %empty_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="492" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="42" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:3  %temp_data_V_addr_2 = getelementptr [1024 x i42]* @temp_data_V, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="temp_data_V_addr_2"/></StgValue>
</operation>

<operation id="493" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="42" op_0_bw="10">
<![CDATA[
hls_label_5:4  %temp_data_V_load = load i42* %temp_data_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="temp_data_V_load"/></StgValue>
</operation>

<operation id="494" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:9  %state_vector_V_addr_4 = getelementptr [1024 x i21]* @state_vector_V, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="state_vector_V_addr_4"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="495" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="42" op_0_bw="10">
<![CDATA[
hls_label_5:4  %temp_data_V_load = load i42* %temp_data_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="temp_data_V_load"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="496" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="63" op_0_bw="42">
<![CDATA[
hls_label_5:5  %zext_ln209 = zext i42 %temp_data_V_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="497" st_id="160" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_5:6  %mul_ln699_2 = mul i63 %op2_V_assign, %zext_ln209

]]></Node>
<StgValue><ssdm name="mul_ln699_2"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="498" st_id="161" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_5:6  %mul_ln699_2 = mul i63 %op2_V_assign, %zext_ln209

]]></Node>
<StgValue><ssdm name="mul_ln699_2"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="499" st_id="162" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_5:6  %mul_ln699_2 = mul i63 %op2_V_assign, %zext_ln209

]]></Node>
<StgValue><ssdm name="mul_ln699_2"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="500" st_id="163" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_5:6  %mul_ln699_2 = mul i63 %op2_V_assign, %zext_ln209

]]></Node>
<StgValue><ssdm name="mul_ln699_2"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="501" st_id="164" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_5:6  %mul_ln699_2 = mul i63 %op2_V_assign, %zext_ln209

]]></Node>
<StgValue><ssdm name="mul_ln699_2"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="502" st_id="165" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_5:6  %mul_ln699_2 = mul i63 %op2_V_assign, %zext_ln209

]]></Node>
<StgValue><ssdm name="mul_ln699_2"/></StgValue>
</operation>

<operation id="503" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="21" op_0_bw="10">
<![CDATA[
hls_label_5:10  %state_vector_V_load_3 = load i21* %state_vector_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="state_vector_V_load_3"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="504" st_id="166" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_5:6  %mul_ln699_2 = mul i63 %op2_V_assign, %zext_ln209

]]></Node>
<StgValue><ssdm name="mul_ln699_2"/></StgValue>
</operation>

<operation id="505" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="42" op_0_bw="42" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:7  %tmp_s = call i42 @_ssdm_op_PartSelect.i42.i63.i32.i32(i63 %mul_ln699_2, i32 21, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="506" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="21" op_0_bw="10">
<![CDATA[
hls_label_5:10  %state_vector_V_load_3 = load i21* %state_vector_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="state_vector_V_load_3"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="507" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="43" op_0_bw="42">
<![CDATA[
hls_label_5:8  %zext_ln209_1 = zext i42 %tmp_s to i43

]]></Node>
<StgValue><ssdm name="zext_ln209_1"/></StgValue>
</operation>

<operation id="508" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="42" op_0_bw="42" op_1_bw="21" op_2_bw="21">
<![CDATA[
hls_label_5:11  %r_V_3 = call i42 @_ssdm_op_BitConcatenate.i42.i21.i21(i21 %state_vector_V_load_3, i21 0)

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="509" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="43" op_0_bw="42">
<![CDATA[
hls_label_5:12  %zext_ln700_1 = zext i42 %r_V_3 to i43

]]></Node>
<StgValue><ssdm name="zext_ln700_1"/></StgValue>
</operation>

<operation id="510" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
hls_label_5:13  %add_ln700_3 = add i43 %zext_ln209_1, %zext_ln700_1

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="511" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="63" op_0_bw="43">
<![CDATA[
hls_label_5:14  %zext_ln700_2 = zext i43 %add_ln700_3 to i63

]]></Node>
<StgValue><ssdm name="zext_ln700_2"/></StgValue>
</operation>

<operation id="512" st_id="168" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_5:15  %mul_ln699_3 = mul i63 %zext_ln700_2, %zext_ln699_2

]]></Node>
<StgValue><ssdm name="mul_ln699_3"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="513" st_id="169" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_5:15  %mul_ln699_3 = mul i63 %zext_ln700_2, %zext_ln699_2

]]></Node>
<StgValue><ssdm name="mul_ln699_3"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="514" st_id="170" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_5:15  %mul_ln699_3 = mul i63 %zext_ln700_2, %zext_ln699_2

]]></Node>
<StgValue><ssdm name="mul_ln699_3"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="515" st_id="171" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_5:15  %mul_ln699_3 = mul i63 %zext_ln700_2, %zext_ln699_2

]]></Node>
<StgValue><ssdm name="mul_ln699_3"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="516" st_id="172" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_5:15  %mul_ln699_3 = mul i63 %zext_ln700_2, %zext_ln699_2

]]></Node>
<StgValue><ssdm name="mul_ln699_3"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="517" st_id="173" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_5:15  %mul_ln699_3 = mul i63 %zext_ln700_2, %zext_ln699_2

]]></Node>
<StgValue><ssdm name="mul_ln699_3"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="518" st_id="174" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_5:15  %mul_ln699_3 = mul i63 %zext_ln700_2, %zext_ln699_2

]]></Node>
<StgValue><ssdm name="mul_ln699_3"/></StgValue>
</operation>

<operation id="519" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="21" op_0_bw="21" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:16  %trunc_ln209_1 = call i21 @_ssdm_op_PartSelect.i21.i63.i32.i32(i63 %mul_ln699_3, i32 42, i32 62)

]]></Node>
<StgValue><ssdm name="trunc_ln209_1"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="520" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_5:0  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="521" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_5:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln117"/></StgValue>
</operation>

<operation id="522" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="21" op_1_bw="10" op_2_bw="21">
<![CDATA[
hls_label_5:17  store i21 %trunc_ln209_1, i21* %state_vector_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="523" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_5:18  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="524" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
hls_label_5:19  br label %7

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="525" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="32">
<![CDATA[
hls_label_4_end:0  store i32 %vectorSize_read, i32* @i, align 4

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="526" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="527" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end:2  br label %hls_label_2_end

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="528" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="529" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_end:1  br label %.preheader641

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="530" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader640:0  %i_load_5 = phi i32 [ %add_ln129, %hls_label_6 ], [ 0, %.preheader640.preheader ]

]]></Node>
<StgValue><ssdm name="i_load_5"/></StgValue>
</operation>

<operation id="531" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader640:1  store i32 %i_load_5, i32* @i, align 4

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="532" st_id="177" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader640:2  %icmp_ln129 = icmp eq i32 %i_load_5, %vectorSize_read

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="533" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader640:3  %add_ln129 = add i32 %i_load_5, 1

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="534" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader640:4  br i1 %icmp_ln129, label %hls_label_0_end, label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="535" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6:2  %zext_ln132 = zext i32 %i_load_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="536" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:3  %state_vector_V_addr_1 = getelementptr [1024 x i21]* @state_vector_V, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="state_vector_V_addr_1"/></StgValue>
</operation>

<operation id="537" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="21" op_0_bw="10">
<![CDATA[
hls_label_6:4  %state_vector_V_load = load i21* %state_vector_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="state_vector_V_load"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="538" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="21" op_0_bw="10">
<![CDATA[
hls_label_6:4  %state_vector_V_load = load i21* %state_vector_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="state_vector_V_load"/></StgValue>
</operation>

<operation id="539" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="21">
<![CDATA[
hls_label_6:5  %tmp_data_V_3 = zext i21 %state_vector_V_load to i32

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="540" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
hls_label_6:6  %tmp_keep_V_2 = load i4* @channel_keep_V, align 4

]]></Node>
<StgValue><ssdm name="tmp_keep_V_2"/></StgValue>
</operation>

<operation id="541" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
hls_label_6:7  %tmp_strb_V_2 = load i4* @channel_strb_V, align 1

]]></Node>
<StgValue><ssdm name="tmp_strb_V_2"/></StgValue>
</operation>

<operation id="542" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
hls_label_6:8  %tmp_user_V_2 = load i2* @channel_user_V, align 2

]]></Node>
<StgValue><ssdm name="tmp_user_V_2"/></StgValue>
</operation>

<operation id="543" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
hls_label_6:9  %tmp_last_V_2 = load i1* @channel_last_V, align 1

]]></Node>
<StgValue><ssdm name="tmp_last_V_2"/></StgValue>
</operation>

<operation id="544" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
hls_label_6:10  %tmp_id_V_2 = load i5* @channel_id_V, align 4

]]></Node>
<StgValue><ssdm name="tmp_id_V_2"/></StgValue>
</operation>

<operation id="545" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
hls_label_6:11  %tmp_dest_V_2 = load i6* @channel_dest_V, align 1

]]></Node>
<StgValue><ssdm name="tmp_dest_V_2"/></StgValue>
</operation>

<operation id="546" st_id="178" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
hls_label_6:12  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i2* %stream_out_V_user_V, i1* %stream_out_V_last_V, i5* %stream_out_V_id_V, i6* %stream_out_V_dest_V, i32 %tmp_data_V_3, i4 %tmp_keep_V_2, i4 %tmp_strb_V_2, i2 %tmp_user_V_2, i1 %tmp_last_V_2, i5 %tmp_id_V_2, i6 %tmp_dest_V_2)

]]></Node>
<StgValue><ssdm name="write_ln133"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="547" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:0  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="548" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_6:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln131"/></StgValue>
</operation>

<operation id="549" st_id="179" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
hls_label_6:12  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i2* %stream_out_V_user_V, i1* %stream_out_V_last_V, i5* %stream_out_V_id_V, i6* %stream_out_V_dest_V, i32 %tmp_data_V_3, i4 %tmp_keep_V_2, i4 %tmp_strb_V_2, i2 %tmp_user_V_2, i1 %tmp_last_V_2, i5 %tmp_id_V_2, i6 %tmp_dest_V_2)

]]></Node>
<StgValue><ssdm name="write_ln133"/></StgValue>
</operation>

<operation id="550" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:13  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="551" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
hls_label_6:14  br label %.preheader640

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="552" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="553" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_end:1  %ip_index_load_1 = load i32* @ip_index, align 4

]]></Node>
<StgValue><ssdm name="ip_index_load_1"/></StgValue>
</operation>

<operation id="554" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_end:2  %add_ln59 = add i32 %ip_index_load_1, 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="555" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:3  br label %0

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="556" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %i_load = phi i32 [ %add_ln137, %hls_label_7 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="557" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:1  store i32 %i_load, i32* @i, align 4

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="558" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %icmp_ln137 = icmp eq i32 %i_load, %layerSize_read

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="559" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:3  %add_ln137 = add i32 %i_load, 1

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="560" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln137, label %8, label %hls_label_7

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="561" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="32">
<![CDATA[
hls_label_7:2  %zext_ln140 = zext i32 %i_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="562" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:3  %spike_matrix_addr = getelementptr inbounds [3600 x i32]* @spike_matrix, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="spike_matrix_addr"/></StgValue>
</operation>

<operation id="563" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="12">
<![CDATA[
hls_label_7:4  %tmp_data_V_1 = load i32* %spike_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="564" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:5  %tmp_last_V_1 = icmp eq i32 %i_load, %add_ln141

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="565" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="12">
<![CDATA[
hls_label_7:4  %tmp_data_V_1 = load i32* %spike_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="566" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:6  store i1 %tmp_last_V_1, i1* @channel_last_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="567" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="4">
<![CDATA[
hls_label_7:7  %tmp_keep_V_1 = load i4* @channel_keep_V, align 4

]]></Node>
<StgValue><ssdm name="tmp_keep_V_1"/></StgValue>
</operation>

<operation id="568" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="4">
<![CDATA[
hls_label_7:8  %tmp_strb_V_1 = load i4* @channel_strb_V, align 1

]]></Node>
<StgValue><ssdm name="tmp_strb_V_1"/></StgValue>
</operation>

<operation id="569" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="2" op_0_bw="2">
<![CDATA[
hls_label_7:9  %tmp_user_V_1 = load i2* @channel_user_V, align 2

]]></Node>
<StgValue><ssdm name="tmp_user_V_1"/></StgValue>
</operation>

<operation id="570" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="5" op_0_bw="5">
<![CDATA[
hls_label_7:10  %tmp_id_V_1 = load i5* @channel_id_V, align 4

]]></Node>
<StgValue><ssdm name="tmp_id_V_1"/></StgValue>
</operation>

<operation id="571" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="6">
<![CDATA[
hls_label_7:11  %tmp_dest_V_1 = load i6* @channel_dest_V, align 1

]]></Node>
<StgValue><ssdm name="tmp_dest_V_1"/></StgValue>
</operation>

<operation id="572" st_id="182" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
hls_label_7:12  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i2* %stream_out_V_user_V, i1* %stream_out_V_last_V, i5* %stream_out_V_id_V, i6* %stream_out_V_dest_V, i32 %tmp_data_V_1, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i2 %tmp_user_V_1, i1 %tmp_last_V_1, i5 %tmp_id_V_1, i6 %tmp_dest_V_1)

]]></Node>
<StgValue><ssdm name="write_ln142"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="573" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_7:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="574" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_7:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln139"/></StgValue>
</operation>

<operation id="575" st_id="183" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
hls_label_7:12  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i2* %stream_out_V_user_V, i1* %stream_out_V_last_V, i5* %stream_out_V_id_V, i6* %stream_out_V_dest_V, i32 %tmp_data_V_1, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i2 %tmp_user_V_1, i1 %tmp_last_V_1, i5 %tmp_id_V_1, i6 %tmp_dest_V_1)

]]></Node>
<StgValue><ssdm name="write_ln142"/></StgValue>
</operation>

<operation id="576" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_7:13  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="577" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
hls_label_7:14  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="578" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln144"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
