{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708033076792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708033076797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 00:37:56 2024 " "Processing started: Fri Feb 16 00:37:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708033076797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708033076797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hello -c hello " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hello -c hello" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708033076797 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hello_8_1200mv_85c_slow.vo C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/ simulation " "Generated file hello_8_1200mv_85c_slow.vo in folder \"C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708033077563 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hello_8_1200mv_0c_slow.vo C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/ simulation " "Generated file hello_8_1200mv_0c_slow.vo in folder \"C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708033077605 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hello_min_1200mv_0c_fast.vo C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/ simulation " "Generated file hello_min_1200mv_0c_fast.vo in folder \"C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708033077646 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hello.vo C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/ simulation " "Generated file hello.vo in folder \"C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708033077688 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hello_8_1200mv_85c_v_slow.sdo C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/ simulation " "Generated file hello_8_1200mv_85c_v_slow.sdo in folder \"C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708033077719 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hello_8_1200mv_0c_v_slow.sdo C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/ simulation " "Generated file hello_8_1200mv_0c_v_slow.sdo in folder \"C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708033077749 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hello_min_1200mv_0c_v_fast.sdo C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/ simulation " "Generated file hello_min_1200mv_0c_v_fast.sdo in folder \"C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708033077783 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hello_v.sdo C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/ simulation " "Generated file hello_v.sdo in folder \"C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708033077814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708033077846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 00:37:57 2024 " "Processing ended: Fri Feb 16 00:37:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708033077846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708033077846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708033077846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708033077846 ""}
