Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/nino/Desktop/TsotneLab/470lhw-8VGA/vgaHw8/VGAtest_isim_beh.exe -prj C:/Users/nino/Desktop/TsotneLab/470lhw-8VGA/vgaHw8/VGAtest_beh.prj work.VGAtest work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/nino/Desktop/TsotneLab/470lhw-8VGA/vgaHw8/vertical.v" into library work
Analyzing Verilog file "C:/Users/nino/Desktop/TsotneLab/470lhw-8VGA/vgaHw8/horizontal.v" into library work
Analyzing Verilog file "C:/Users/nino/Desktop/TsotneLab/470lhw-8VGA/vgaHw8/clkDiv.v" into library work
Analyzing Verilog file "C:/Users/nino/Desktop/TsotneLab/470lhw-8VGA/vgaHw8/top.v" into library work
Analyzing Verilog file "C:/Users/nino/Desktop/TsotneLab/470lhw-8VGA/vgaHw8/VGAtest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clkDiv
Compiling module horizontal
Compiling module vertical
Compiling module top
Compiling module VGAtest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Users/nino/Desktop/TsotneLab/470lhw-8VGA/vgaHw8/VGAtest_isim_beh.exe
Fuse Memory Usage: 28020 KB
Fuse CPU Usage: 796 ms
