
*** Running vivado
    with args -log MP4_design1_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MP4_design1_xbar_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source MP4_design1_xbar_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 375.961 ; gain = 85.945
INFO: [Synth 8-638] synthesizing module 'MP4_design1_xbar_0' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ip/MP4_design1_xbar_0/synth/MP4_design1_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_axi_crossbar' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_crossbar' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_si_transactor' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_decoder' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (2#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_decoder' (3#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (4#1) [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl' (5#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo' (6#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_arbiter_resp' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_arbiter_resp' (7#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (8#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_si_transactor' (9#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized0' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (9#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized0' (9#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_splitter' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_splitter' (10#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_wdata_router' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl__parameterized0' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl__parameterized0' (10#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo' (11#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_wdata_router' (12#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized0' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized0' (12#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_wdata_mux' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_wdata_mux' (13#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (14#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice' (15#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized0' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized0' (15#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized1' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized1' (15#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized2' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized2' (15#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (16#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice' (17#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized1' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl__parameterized1' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl__parameterized1' (17#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized1' (17#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_wdata_mux__parameterized0' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_wdata_mux__parameterized0' (17#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_decerr_slave' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_decerr_slave' (18#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_arbiter' [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_arbiter' (19#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_crossbar' (20#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_axi_crossbar' (21#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'MP4_design1_xbar_0' (22#1) [u:/Documents/MP-4/MP-4.srcs/sources_1/bd/MP4_design1/ip/MP4_design1_xbar_0/synth/MP4_design1_xbar_0.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 509.980 ; gain = 219.965
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 509.980 ; gain = 219.965
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 764.770 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 764.770 ; gain = 474.754
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 764.770 ; gain = 474.754
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 764.770 ; gain = 474.754
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 764.770 ; gain = 474.754
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 764.770 ; gain = 474.754
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:20 . Memory (MB): peak = 764.770 ; gain = 474.754
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:25 . Memory (MB): peak = 827.711 ; gain = 537.695
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:26 . Memory (MB): peak = 827.711 ; gain = 537.695
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:26 . Memory (MB): peak = 827.711 ; gain = 537.695
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:27 . Memory (MB): peak = 827.711 ; gain = 537.695
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:27 . Memory (MB): peak = 827.711 ; gain = 537.695
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:27 . Memory (MB): peak = 827.711 ; gain = 537.695
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:27 . Memory (MB): peak = 827.711 ; gain = 537.695
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:27 . Memory (MB): peak = 827.711 ; gain = 537.695

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    33|
|2     |LUT1    |    69|
|3     |LUT2    |    22|
|4     |LUT3    |   208|
|5     |LUT4    |   118|
|6     |LUT5    |   123|
|7     |LUT6    |   279|
|8     |SRLC32E |     3|
|9     |FDRE    |   920|
|10    |FDSE    |     6|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:27 . Memory (MB): peak = 827.711 ; gain = 537.695
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:31 . Memory (MB): peak = 827.711 ; gain = 538.500
