{"sha": "93574914e462e87e42dddd66b0dfbb9627662f33", "node_id": "C_kwDOANBUbNoAKDkzNTc0OTE0ZTQ2MmU4N2U0MmRkZGQ2NmIwZGZiYjk2Mjc2NjJmMzM", "commit": {"author": {"name": "Alexandre Oliva", "email": "oliva@adacore.com", "date": "2022-12-03T00:55:25Z"}, "committer": {"name": "Alexandre Oliva", "email": "oliva@gnu.org", "date": "2022-12-03T00:55:25Z"}, "message": "[testsuite] [riscv] skip ssa-sink-18.c\n\nOn riscv64, despite being lp64, we choose two IV candidates as on arm,\nwhich prevents some of the expected sinking.  Add an xfail for it.\n\n\nfor  gcc/testsuite/ChangeLog\n\n\t* gcc.dg/tree-ssa/ssa-sink-18.c: xfail sink2 on riscv64.", "tree": {"sha": "0a3a7c32a4db6be0d3bf7c42cd5e9d3b34f3060e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/0a3a7c32a4db6be0d3bf7c42cd5e9d3b34f3060e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/93574914e462e87e42dddd66b0dfbb9627662f33", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/93574914e462e87e42dddd66b0dfbb9627662f33", "html_url": "https://github.com/Rust-GCC/gccrs/commit/93574914e462e87e42dddd66b0dfbb9627662f33", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/93574914e462e87e42dddd66b0dfbb9627662f33/comments", "author": null, "committer": null, "parents": [{"sha": "cebd31757800158704d4a301076027df52418773", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cebd31757800158704d4a301076027df52418773", "html_url": "https://github.com/Rust-GCC/gccrs/commit/cebd31757800158704d4a301076027df52418773"}], "stats": {"total": 7, "additions": 5, "deletions": 2}, "files": [{"sha": "9ac0fc6e4de55e298df6ba32e3b8fa15d54ea2a6", "filename": "gcc/testsuite/gcc.dg/tree-ssa/ssa-sink-18.c", "status": "modified", "additions": 5, "deletions": 2, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/93574914e462e87e42dddd66b0dfbb9627662f33/gcc%2Ftestsuite%2Fgcc.dg%2Ftree-ssa%2Fssa-sink-18.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/93574914e462e87e42dddd66b0dfbb9627662f33/gcc%2Ftestsuite%2Fgcc.dg%2Ftree-ssa%2Fssa-sink-18.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.dg%2Ftree-ssa%2Fssa-sink-18.c?ref=93574914e462e87e42dddd66b0dfbb9627662f33", "patch": "@@ -207,6 +207,9 @@ compute_on_bytes (uint8_t *in_data, int in_len, uint8_t *out_data, int out_len)\n     from bb 31 to bb 33\"\n     When -m32, Power and X86 will sink 3 instructions, but arm ilp32 couldn't\n     sink due to ivopts chooses two IV candidates instead of one, which is\n-    expected, so this case is restricted to lp64 only so far.  */\n+    expected, so this case is restricted to lp64 only so far.  This different\n+    ivopts choice affects riscv64 as well, probably because it also lacks\n+    base+index addressing modes, so the ip[len] address computation can't be\n+    made from the IV computation above.  */\n \n- /* { dg-final { scan-tree-dump-times \"Sunk statements: 4\" 1 \"sink2\" { target lp64 } } } */\n+ /* { dg-final { scan-tree-dump-times \"Sunk statements: 4\" 1 \"sink2\" { target lp64 xfail { riscv64-*-* } } } } */"}]}