// Seed: 4090666137
module module_0 (
    input wire id_0,
    input wand void id_1
);
  logic id_3;
  assign id_3 = id_0;
  assign module_1.id_0 = 0;
  wire id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd39
) (
    output logic id_0,
    input uwire id_1,
    input wire id_2,
    input tri0 id_3,
    output tri0 _id_4[-1 : id_4],
    output supply1 id_5,
    output wire id_6,
    input supply1 id_7
);
  always_ff id_0 <= -1;
  wire  id_9;
  logic id_10;
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
