// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#include "DCT_Loop_1_proc.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic DCT_Loop_1_proc::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic DCT_Loop_1_proc::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> DCT_Loop_1_proc::ap_ST_st1_fsm_0 = "1";
const sc_lv<3> DCT_Loop_1_proc::ap_ST_st2_fsm_1 = "10";
const sc_lv<3> DCT_Loop_1_proc::ap_ST_st3_fsm_2 = "100";
const sc_lv<32> DCT_Loop_1_proc::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<1> DCT_Loop_1_proc::ap_const_lv1_1 = "1";
const sc_lv<32> DCT_Loop_1_proc::ap_const_lv32_1 = "1";
const sc_lv<32> DCT_Loop_1_proc::ap_const_lv32_2 = "10";
const sc_lv<1> DCT_Loop_1_proc::ap_const_lv1_0 = "0";
const sc_lv<4> DCT_Loop_1_proc::ap_const_lv4_0 = "0000";
const sc_lv<4> DCT_Loop_1_proc::ap_const_lv4_8 = "1000";
const sc_lv<4> DCT_Loop_1_proc::ap_const_lv4_1 = "1";

DCT_Loop_1_proc::DCT_Loop_1_proc(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_X_read);
    sensitive << ( ap_sig_cseq_ST_st3_fsm_2 );
    sensitive << ( exitcond1_fu_76_p2 );
    sensitive << ( ap_sig_bdd_63 );

    SC_METHOD(thread_Xbuff_din);
    sensitive << ( X_dout );
    sensitive << ( ap_sig_cseq_ST_st3_fsm_2 );
    sensitive << ( exitcond1_fu_76_p2 );
    sensitive << ( ap_sig_bdd_63 );

    SC_METHOD(thread_Xbuff_write);
    sensitive << ( ap_sig_cseq_ST_st3_fsm_2 );
    sensitive << ( exitcond1_fu_76_p2 );
    sensitive << ( ap_sig_bdd_63 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_sig_cseq_ST_st2_fsm_1 );
    sensitive << ( exitcond7_i_i_fu_64_p2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_sig_cseq_ST_st1_fsm_0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_sig_cseq_ST_st2_fsm_1 );
    sensitive << ( exitcond7_i_i_fu_64_p2 );

    SC_METHOD(thread_ap_sig_bdd_22);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_44);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_53);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_63);
    sensitive << ( X_empty_n );
    sensitive << ( Xbuff_full_n );
    sensitive << ( exitcond1_fu_76_p2 );

    SC_METHOD(thread_ap_sig_bdd_72);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_sig_cseq_ST_st1_fsm_0);
    sensitive << ( ap_sig_bdd_22 );

    SC_METHOD(thread_ap_sig_cseq_ST_st2_fsm_1);
    sensitive << ( ap_sig_bdd_44 );

    SC_METHOD(thread_ap_sig_cseq_ST_st3_fsm_2);
    sensitive << ( ap_sig_bdd_53 );

    SC_METHOD(thread_exitcond1_fu_76_p2);
    sensitive << ( ap_sig_cseq_ST_st3_fsm_2 );
    sensitive << ( ap_sig_bdd_63 );
    sensitive << ( p_1_rec_i_i_reg_52 );

    SC_METHOD(thread_exitcond7_i_i_fu_64_p2);
    sensitive << ( ap_sig_cseq_ST_st2_fsm_1 );
    sensitive << ( rowrcv_0_i_i_reg_41 );

    SC_METHOD(thread_p_rec4_i_i_fu_82_p2);
    sensitive << ( p_1_rec_i_i_reg_52 );

    SC_METHOD(thread_rowrcv_fu_70_p2);
    sensitive << ( rowrcv_0_i_i_reg_41 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_CS_fsm );
    sensitive << ( exitcond1_fu_76_p2 );
    sensitive << ( ap_sig_bdd_63 );
    sensitive << ( ap_sig_bdd_72 );
    sensitive << ( exitcond7_i_i_fu_64_p2 );

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "DCT_Loop_1_proc_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, X_dout, "(port)X_dout");
    sc_trace(mVcdFile, X_empty_n, "(port)X_empty_n");
    sc_trace(mVcdFile, X_read, "(port)X_read");
    sc_trace(mVcdFile, Xbuff_din, "(port)Xbuff_din");
    sc_trace(mVcdFile, Xbuff_full_n, "(port)Xbuff_full_n");
    sc_trace(mVcdFile, Xbuff_write, "(port)Xbuff_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_sig_cseq_ST_st1_fsm_0, "ap_sig_cseq_ST_st1_fsm_0");
    sc_trace(mVcdFile, ap_sig_bdd_22, "ap_sig_bdd_22");
    sc_trace(mVcdFile, rowrcv_fu_70_p2, "rowrcv_fu_70_p2");
    sc_trace(mVcdFile, rowrcv_reg_96, "rowrcv_reg_96");
    sc_trace(mVcdFile, ap_sig_cseq_ST_st2_fsm_1, "ap_sig_cseq_ST_st2_fsm_1");
    sc_trace(mVcdFile, ap_sig_bdd_44, "ap_sig_bdd_44");
    sc_trace(mVcdFile, p_rec4_i_i_fu_82_p2, "p_rec4_i_i_fu_82_p2");
    sc_trace(mVcdFile, ap_sig_cseq_ST_st3_fsm_2, "ap_sig_cseq_ST_st3_fsm_2");
    sc_trace(mVcdFile, ap_sig_bdd_53, "ap_sig_bdd_53");
    sc_trace(mVcdFile, exitcond1_fu_76_p2, "exitcond1_fu_76_p2");
    sc_trace(mVcdFile, ap_sig_bdd_63, "ap_sig_bdd_63");
    sc_trace(mVcdFile, rowrcv_0_i_i_reg_41, "rowrcv_0_i_i_reg_41");
    sc_trace(mVcdFile, ap_sig_bdd_72, "ap_sig_bdd_72");
    sc_trace(mVcdFile, p_1_rec_i_i_reg_52, "p_1_rec_i_i_reg_52");
    sc_trace(mVcdFile, exitcond7_i_i_fu_64_p2, "exitcond7_i_i_fu_64_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
}

DCT_Loop_1_proc::~DCT_Loop_1_proc() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void DCT_Loop_1_proc::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_st1_fsm_0;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st2_fsm_1.read()) && 
                    !esl_seteq<1,1,1>(ap_const_lv1_0, exitcond7_i_i_fu_64_p2.read()))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st2_fsm_1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond7_i_i_fu_64_p2.read()))) {
        p_1_rec_i_i_reg_52 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st3_fsm_2.read()) && 
                esl_seteq<1,1,1>(exitcond1_fu_76_p2.read(), ap_const_lv1_0) && 
                !ap_sig_bdd_63.read())) {
        p_1_rec_i_i_reg_52 = p_rec4_i_i_fu_82_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st3_fsm_2.read()) && 
         !ap_sig_bdd_63.read() && 
         !esl_seteq<1,1,1>(exitcond1_fu_76_p2.read(), ap_const_lv1_0))) {
        rowrcv_0_i_i_reg_41 = rowrcv_reg_96.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st1_fsm_0.read()) && 
                !ap_sig_bdd_72.read())) {
        rowrcv_0_i_i_reg_41 = ap_const_lv4_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st2_fsm_1.read())) {
        rowrcv_reg_96 = rowrcv_fu_70_p2.read();
    }
}

void DCT_Loop_1_proc::thread_X_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st3_fsm_2.read()) && 
         esl_seteq<1,1,1>(exitcond1_fu_76_p2.read(), ap_const_lv1_0) && 
         !ap_sig_bdd_63.read())) {
        X_read = ap_const_logic_1;
    } else {
        X_read = ap_const_logic_0;
    }
}

void DCT_Loop_1_proc::thread_Xbuff_din() {
    Xbuff_din = X_dout.read();
}

void DCT_Loop_1_proc::thread_Xbuff_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st3_fsm_2.read()) && 
         esl_seteq<1,1,1>(exitcond1_fu_76_p2.read(), ap_const_lv1_0) && 
         !ap_sig_bdd_63.read())) {
        Xbuff_write = ap_const_logic_1;
    } else {
        Xbuff_write = ap_const_logic_0;
    }
}

void DCT_Loop_1_proc::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_done_reg.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st2_fsm_1.read()) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, exitcond7_i_i_fu_64_p2.read())))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void DCT_Loop_1_proc::thread_ap_idle() {
    if ((!esl_seteq<1,1,1>(ap_const_logic_1, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st1_fsm_0.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void DCT_Loop_1_proc::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st2_fsm_1.read()) && 
         !esl_seteq<1,1,1>(ap_const_lv1_0, exitcond7_i_i_fu_64_p2.read()))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void DCT_Loop_1_proc::thread_ap_sig_bdd_22() {
    ap_sig_bdd_22 = esl_seteq<1,1,1>(ap_CS_fsm.read().range(0, 0), ap_const_lv1_1);
}

void DCT_Loop_1_proc::thread_ap_sig_bdd_44() {
    ap_sig_bdd_44 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(1, 1));
}

void DCT_Loop_1_proc::thread_ap_sig_bdd_53() {
    ap_sig_bdd_53 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(2, 2));
}

void DCT_Loop_1_proc::thread_ap_sig_bdd_63() {
    ap_sig_bdd_63 = ((esl_seteq<1,1,1>(X_empty_n.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(exitcond1_fu_76_p2.read(), ap_const_lv1_0)) || (esl_seteq<1,1,1>(exitcond1_fu_76_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(Xbuff_full_n.read(), ap_const_logic_0)));
}

void DCT_Loop_1_proc::thread_ap_sig_bdd_72() {
    ap_sig_bdd_72 = (esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void DCT_Loop_1_proc::thread_ap_sig_cseq_ST_st1_fsm_0() {
    if (ap_sig_bdd_22.read()) {
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    }
}

void DCT_Loop_1_proc::thread_ap_sig_cseq_ST_st2_fsm_1() {
    if (ap_sig_bdd_44.read()) {
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    }
}

void DCT_Loop_1_proc::thread_ap_sig_cseq_ST_st3_fsm_2() {
    if (ap_sig_bdd_53.read()) {
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    }
}

void DCT_Loop_1_proc::thread_exitcond1_fu_76_p2() {
    exitcond1_fu_76_p2 = (!p_1_rec_i_i_reg_52.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(p_1_rec_i_i_reg_52.read() == ap_const_lv4_8);
}

void DCT_Loop_1_proc::thread_exitcond7_i_i_fu_64_p2() {
    exitcond7_i_i_fu_64_p2 = (!rowrcv_0_i_i_reg_41.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(rowrcv_0_i_i_reg_41.read() == ap_const_lv4_8);
}

void DCT_Loop_1_proc::thread_p_rec4_i_i_fu_82_p2() {
    p_rec4_i_i_fu_82_p2 = (!p_1_rec_i_i_reg_52.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(p_1_rec_i_i_reg_52.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void DCT_Loop_1_proc::thread_rowrcv_fu_70_p2() {
    rowrcv_fu_70_p2 = (!rowrcv_0_i_i_reg_41.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(rowrcv_0_i_i_reg_41.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void DCT_Loop_1_proc::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if (!ap_sig_bdd_72.read()) {
                ap_NS_fsm = ap_ST_st2_fsm_1;
            } else {
                ap_NS_fsm = ap_ST_st1_fsm_0;
            }
            break;
        case 2 : 
            if (!esl_seteq<1,1,1>(ap_const_lv1_0, exitcond7_i_i_fu_64_p2.read())) {
                ap_NS_fsm = ap_ST_st1_fsm_0;
            } else {
                ap_NS_fsm = ap_ST_st3_fsm_2;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(exitcond1_fu_76_p2.read(), ap_const_lv1_0) && !ap_sig_bdd_63.read())) {
                ap_NS_fsm = ap_ST_st3_fsm_2;
            } else if ((!ap_sig_bdd_63.read() && !esl_seteq<1,1,1>(exitcond1_fu_76_p2.read(), ap_const_lv1_0))) {
                ap_NS_fsm = ap_ST_st2_fsm_1;
            } else {
                ap_NS_fsm = ap_ST_st3_fsm_2;
            }
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

