

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Fri Oct 14 21:52:08 2022

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        mm.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  3.212 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+
    |       Latency (cycles)      |     Latency (absolute)    |           Interval          | Pipeline|
    |      min     |      max     |     min     |     max     |      min     |      max     |   Type  |
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+
    |  756316950529|  756316950529|  2.4e+03 sec|  2.4e+03 sec|  756316950530|  756316950530|     none|
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+--------------+--------------+-----------+-----------+-----------+------+----------+
        |                |       Latency (cycles)      | Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name   |      min     |      max     |  Latency  |  achieved |   target  | Count| Pipelined|
        +----------------+--------------+--------------+-----------+-----------+-----------+------+----------+
        |- OUTER_LOOP    |  756316950528|  756316950528|  184647693|          -|          -|  4096|        no|
        | + COPY_LOOP    |          4097|          4097|          3|          1|          1|  4096|       yes|
        | + COPY_LOOP    |          4102|          4102|          8|          1|          1|  4096|       yes|
        | + INNER_LOOP   |     184639488|     184639488|      45078|          -|          -|  4096|        no|
        |  ++ COPY_LOOP  |          4097|          4097|          3|          1|          1|  4096|       yes|
        |  ++ MULT_LOOP  |         36876|         36876|         22|          9|          1|  4096|       yes|
        |  ++ COPY_LOOP  |          4097|          4097|          3|          1|          1|  4096|       yes|
        +----------------+--------------+--------------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     366|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     5|      506|     274|    -|
|Memory               |        0|     -|        0|       0|    -|
|Multiplexer          |        -|     -|        -|     456|    -|
|Register             |        -|     -|      812|      96|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     5|     1318|    1192|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |              Instance              |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_10_full_dsp_1_U1  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  355|  189|    0|
    |fmul_32ns_32ns_32_5_max_dsp_1_U2    |fmul_32ns_32ns_32_5_max_dsp_1    |        0|   3|  151|   85|    0|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                 |        0|   5|  506|  274|    0|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  | Module | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |A_buff_U  |A_buff  |        0|  0|   0|    0|  4096|   32|     1|       131072|
    |B_buff_U  |A_buff  |        0|  0|   0|    0|  4096|   32|     1|       131072|
    |C_buff_U  |A_buff  |        0|  0|   0|    0|  4096|   32|     1|       131072|
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |        |        0|  0|   0|    0| 12288|   96|     3|       393216|
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln116_fu_307_p2      |         +|   0|  0|  20|          13|           1|
    |add_ln119_fu_401_p2      |         +|   0|  0|  20|          13|           1|
    |add_ln63_fu_331_p2       |         +|   0|  0|  20|          13|           1|
    |add_ln64_fu_347_p2       |         +|   0|  0|  31|          24|          24|
    |add_ln72_fu_421_p2       |         +|   0|  0|  20|          13|           1|
    |add_ln73_fu_445_p2       |         +|   0|  0|  31|          24|          24|
    |add_ln79_fu_366_p2       |         +|   0|  0|  20|          13|           1|
    |add_ln80_fu_382_p2       |         +|   0|  0|  31|          24|          24|
    |add_ln88_fu_482_p2       |         +|   0|  0|  20|          13|           1|
    |add_ln89_fu_503_p2       |         +|   0|  0|  31|          24|          24|
    |add_ln97_fu_476_p2       |         +|   0|  0|  20|          13|           1|
    |icmp_ln116_fu_313_p2     |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln119_fu_407_p2     |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln63_fu_337_p2      |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln72_fu_427_p2      |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln79_fu_372_p2      |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln88_fu_488_p2      |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln97_fu_464_p2      |      icmp|   0|  0|  12|          13|          14|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 366|         291|         215|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |A_buff_address0                  |   14|          3|   12|         36|
    |B_buff_address0                  |   14|          3|   12|         36|
    |C_address0                       |   14|          3|   24|         72|
    |C_buff_address0                  |   26|          5|   12|         60|
    |C_buff_d0                        |   14|          3|   32|         96|
    |add2_i_reg_269                   |    9|          2|   32|         64|
    |ap_NS_fsm                        |  113|         23|    1|         23|
    |ap_enable_reg_pp0_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter7          |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2          |   14|          3|    1|          3|
    |ap_enable_reg_pp4_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2          |    9|          2|    1|          2|
    |ap_phi_mux_add2_i_phi_fu_273_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_1_phi_fu_226_p4     |    9|          2|   13|         26|
    |ap_phi_mux_j_3_phi_fu_249_p4     |    9|          2|   13|         26|
    |ap_phi_mux_j_4_phi_fu_284_p4     |    9|          2|   13|         26|
    |ap_phi_mux_j_phi_fu_214_p4       |    9|          2|   13|         26|
    |ap_phi_mux_k_phi_fu_261_p4       |    9|          2|   13|         26|
    |grp_fu_297_p0                    |   20|          4|   32|        128|
    |grp_fu_297_p1                    |   20|          4|   32|        128|
    |i_reg_199                        |    9|          2|   13|         26|
    |j_1_reg_222                      |    9|          2|   13|         26|
    |j_2_reg_234                      |    9|          2|   13|         26|
    |j_3_reg_245                      |    9|          2|   13|         26|
    |j_4_reg_280                      |    9|          2|   13|         26|
    |j_reg_210                        |    9|          2|   13|         26|
    |k_reg_257                        |    9|          2|   13|         26|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  456|         97|  387|       1040|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |A_buff_load_reg_647              |  32|   0|   32|          0|
    |A_load_reg_556                   |  32|   0|   32|          0|
    |B_buff_load_reg_652              |  32|   0|   32|          0|
    |B_load_reg_618                   |  32|   0|   32|          0|
    |C_buff_addr_1_reg_623            |  12|   0|   12|          0|
    |C_buff_load_1_reg_686            |  32|   0|   32|          0|
    |C_load_reg_575                   |  32|   0|   32|          0|
    |add2_i_reg_269                   |  32|   0|   32|          0|
    |add_ln116_reg_526                |  13|   0|   13|          0|
    |add_ln119_reg_585                |  13|   0|   13|          0|
    |add_ln63_reg_542                 |  13|   0|   13|          0|
    |add_ln72_reg_604                 |  13|   0|   13|          0|
    |add_ln79_reg_561                 |  13|   0|   13|          0|
    |add_ln88_reg_672                 |  13|   0|   13|          0|
    |add_ln89_reg_691                 |  24|   0|   24|          0|
    |add_ln97_reg_657                 |  13|   0|   13|          0|
    |ap_CS_fsm                        |  22|   0|   22|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2          |   1|   0|    1|          0|
    |i_reg_199                        |  13|   0|   13|          0|
    |icmp_ln63_reg_547                |   1|   0|    1|          0|
    |icmp_ln63_reg_547_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln72_reg_609                |   1|   0|    1|          0|
    |icmp_ln72_reg_609_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln79_reg_566                |   1|   0|    1|          0|
    |icmp_ln88_reg_677                |   1|   0|    1|          0|
    |icmp_ln88_reg_677_pp4_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln97_reg_633                |   1|   0|    1|          0|
    |j_1_reg_222                      |  13|   0|   13|          0|
    |j_2_reg_234                      |  13|   0|   13|          0|
    |j_3_reg_245                      |  13|   0|   13|          0|
    |j_3_reg_245_pp2_iter1_reg        |  13|   0|   13|          0|
    |j_4_reg_280                      |  13|   0|   13|          0|
    |j_reg_210                        |  13|   0|   13|          0|
    |j_reg_210_pp0_iter1_reg          |  13|   0|   13|          0|
    |k_reg_257                        |  13|   0|   13|          0|
    |mul3_i_reg_662                   |  32|   0|   32|          0|
    |reg_301                          |  32|   0|   32|          0|
    |tmp_1_reg_535                    |  12|   0|   24|         12|
    |zext_ln119_1_reg_599             |  13|   0|   24|         11|
    |zext_ln119_reg_594               |  13|   0|   64|         51|
    |icmp_ln79_reg_566                |  64|  32|    1|          0|
    |icmp_ln97_reg_633                |  64|  32|    1|          0|
    |j_1_reg_222                      |  64|  32|   13|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 812|  96|  709|         74|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|            mm|  return value|
|C_address0  |  out|   24|   ap_memory|             C|         array|
|C_ce0       |  out|    1|   ap_memory|             C|         array|
|C_we0       |  out|    1|   ap_memory|             C|         array|
|C_d0        |  out|   32|   ap_memory|             C|         array|
|C_q0        |   in|   32|   ap_memory|             C|         array|
|A_address0  |  out|   24|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|B_address0  |  out|   24|   ap_memory|             B|         array|
|B_ce0       |  out|    1|   ap_memory|             B|         array|
|B_q0        |   in|   32|   ap_memory|             B|         array|
|alpha       |   in|   32|     ap_none|         alpha|        scalar|
|beta        |   in|   32|     ap_none|          beta|        scalar|
+------------+-----+-----+------------+--------------+--------------+

