<map id="lib/Target/AMDGPU/SIInstrInfo.h" name="lib/Target/AMDGPU/SIInstrInfo.h">
<area shape="rect" id="node1" title="Interface definition for SIInstrInfo." alt="" coords="5326,5,5517,47"/>
<area shape="rect" id="node2" href="$AMDGPUExportClustering_8cpp.html" title=" " alt="" coords="5,95,256,136"/>
<area shape="rect" id="node3" href="$AMDGPULegalizerInfo_8h.html" title="This file declares the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="280,95,547,136"/>
<area shape="rect" id="node10" href="$AMDGPUMacroFusion_8cpp.html" title=" " alt="" coords="4780,95,5028,136"/>
<area shape="rect" id="node11" href="$AMDGPUAsmParser_8cpp.html" title=" " alt="" coords="5052,95,5271,136"/>
<area shape="rect" id="node12" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="5295,102,5548,129"/>
<area shape="rect" id="node43" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="10117,184,10307,225"/>
<area shape="rect" id="node48" href="$AMDGPUCustomBehaviour_8cpp.html" title="This file implements methods from the AMDGPUCustomBehaviour class." alt="" coords="8476,95,8703,136"/>
<area shape="rect" id="node49" href="$SIMachineFunctionInfo_8h.html" title=" " alt="" coords="8236,95,8452,136"/>
<area shape="rect" id="node50" href="$SIMachineScheduler_8cpp.html" title="SI Machine Scheduler interface." alt="" coords="8777,95,8993,136"/>
<area shape="rect" id="node4" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="1558,273,1791,315"/>
<area shape="rect" id="node5" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="1816,273,2083,315"/>
<area shape="rect" id="node6" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="423,184,659,225"/>
<area shape="rect" id="node7" href="$AMDGPUPreLegalizerCombiner_8cpp.html" title=" " alt="" coords="169,184,399,225"/>
<area shape="rect" id="node8" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="1567,184,1801,225"/>
<area shape="rect" id="node9" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="2107,281,2405,307"/>
<area shape="rect" id="node13" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="4549,184,4816,225"/>
<area shape="rect" id="node14" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="8572,184,8809,225"/>
<area shape="rect" id="node15" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="4841,184,5095,225"/>
<area shape="rect" id="node16" href="$AMDGPUAttributor_8cpp.html" title=" " alt="" coords="5120,191,5416,218"/>
<area shape="rect" id="node17" href="$AMDGPUCombinerHelper_8cpp.html" title=" " alt="" coords="5441,184,5711,225"/>
<area shape="rect" id="node18" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="8833,184,9132,225"/>
<area shape="rect" id="node19" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="5736,184,5968,225"/>
<area shape="rect" id="node20" href="$AMDGPUISelDAGToDAG_8h.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="9156,184,9388,225"/>
<area shape="rect" id="node21" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="9412,184,9644,225"/>
<area shape="rect" id="node22" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="5992,184,6219,225"/>
<area shape="rect" id="node23" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="6243,184,6490,225"/>
<area shape="rect" id="node24" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="6514,184,6777,225"/>
<area shape="rect" id="node25" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="9668,191,9991,218"/>
<area shape="rect" id="node26" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="683,184,946,225"/>
<area shape="rect" id="node27" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="6801,184,7063,225"/>
<area shape="rect" id="node28" href="$AMDGPUReplaceLDSUseWithPointer_8cpp.html" title=" " alt="" coords="970,184,1230,225"/>
<area shape="rect" id="node29" href="$AMDGPUResourceUsageAnalysis_8cpp.html" title="Analyzes how many registers and other resources are used by functions." alt="" coords="7087,184,7355,225"/>
<area shape="rect" id="node30" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="1825,184,2073,225"/>
<area shape="rect" id="node31" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="1254,191,1543,218"/>
<area shape="rect" id="node32" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="2097,184,2321,225"/>
<area shape="rect" id="node33" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="7379,191,7671,218"/>
<area shape="rect" id="node34" href="$GCNPreRAOptimizations_8cpp.html" title="This pass combines split register tuple initialization into a single pseudo:" alt="" coords="2346,184,2545,225"/>
<area shape="rect" id="node35" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="2569,184,2772,225"/>
<area shape="rect" id="node36" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="2797,184,3017,225"/>
<area shape="rect" id="node37" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="3041,191,3327,218"/>
<area shape="rect" id="node38" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="3351,191,3638,218"/>
<area shape="rect" id="node39" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="7695,184,7883,225"/>
<area shape="rect" id="node40" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="7908,184,8111,225"/>
<area shape="rect" id="node41" href="$SIInsertHardClauses_8cpp.html" title="Insert s_clause instructions to form hard clauses." alt="" coords="3662,184,3861,225"/>
<area shape="rect" id="node42" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="8135,184,8334,225"/>
<area shape="rect" id="node44" href="$SILateBranchLowering_8cpp.html" title="This pass mainly lowers early terminate pseudo instructions." alt="" coords="8359,184,8548,225"/>
<area shape="rect" id="node45" href="$SILoadStoreOptimizer_8cpp.html" title=" " alt="" coords="3885,184,4077,225"/>
<area shape="rect" id="node46" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions." alt="" coords="4101,184,4301,225"/>
<area shape="rect" id="node47" href="$SILowerI1Copies_8cpp.html" title=" " alt="" coords="4325,184,4525,225"/>
</map>
