Timing Violation Report Min Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.19)
Date: Wed Sep 11 15:03:31 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[53]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[53]:D
  Delay (ns):              0.169
  Slack (ns):              0.030
  Arrival (ns):            3.750
  Required (ns):           3.720

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[56]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[56]:D
  Delay (ns):              0.170
  Slack (ns):              0.031
  Arrival (ns):            3.751
  Required (ns):           3.720

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/mask_wrap_addr_pre[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/mask_wrap_addr_reg[2]:D
  Delay (ns):              0.175
  Slack (ns):              0.036
  Arrival (ns):            1.920
  Required (ns):           1.884

Path 4
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/q:D
  Delay (ns):              0.179
  Slack (ns):              0.038
  Arrival (ns):            1.939
  Required (ns):           1.901

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[1]:D
  Delay (ns):              0.181
  Slack (ns):              0.040
  Arrival (ns):            3.748
  Required (ns):           3.708

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_en_early_r2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_en_early_r1:D
  Delay (ns):              0.175
  Slack (ns):              0.040
  Arrival (ns):            3.738
  Required (ns):           3.698

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[52]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[52]:D
  Delay (ns):              0.180
  Slack (ns):              0.041
  Arrival (ns):            3.761
  Required (ns):           3.720

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[13]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[13]:D
  Delay (ns):              0.184
  Slack (ns):              0.041
  Arrival (ns):            3.746
  Required (ns):           3.705

Path 9
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[0]:D
  Delay (ns):              0.185
  Slack (ns):              0.044
  Arrival (ns):            3.752
  Required (ns):           3.708

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[53]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[53]:D
  Delay (ns):              0.180
  Slack (ns):              0.044
  Arrival (ns):            3.748
  Required (ns):           3.704

Path 11
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_ALEN_out[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_mst[0]:D
  Delay (ns):              0.185
  Slack (ns):              0.045
  Arrival (ns):            1.926
  Required (ns):           1.881

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][40]:D
  Delay (ns):              0.178
  Slack (ns):              0.045
  Arrival (ns):            3.755
  Required (ns):           3.710

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[13]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_207/line[13]:D
  Delay (ns):              0.185
  Slack (ns):              0.045
  Arrival (ns):            3.776
  Required (ns):           3.731

Path 14
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/mask_wrap_addr_pre[8]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/mask_wrap_addr_reg[8]:D
  Delay (ns):              0.184
  Slack (ns):              0.046
  Arrival (ns):            1.928
  Required (ns):           1.882

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[13]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_199/line[13]:D
  Delay (ns):              0.186
  Slack (ns):              0.046
  Arrival (ns):            3.777
  Required (ns):           3.731

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[50]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[50]:D
  Delay (ns):              0.185
  Slack (ns):              0.046
  Arrival (ns):            3.766
  Required (ns):           3.720

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[57]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[57]:D
  Delay (ns):              0.185
  Slack (ns):              0.046
  Arrival (ns):            3.766
  Required (ns):           3.720

Path 18
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/mask_wrap_addr_pre[6]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/mask_wrap_addr_reg[6]:D
  Delay (ns):              0.185
  Slack (ns):              0.047
  Arrival (ns):            1.929
  Required (ns):           1.882

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[103]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[103]:D
  Delay (ns):              0.190
  Slack (ns):              0.059
  Arrival (ns):            3.773
  Required (ns):           3.714

Path 20
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[8]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[39]:D
  Delay (ns):              0.172
  Slack (ns):              0.062
  Arrival (ns):            1.930
  Required (ns):           1.868

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[60]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[60]:D
  Delay (ns):              0.168
  Slack (ns):              0.062
  Arrival (ns):            3.739
  Required (ns):           3.677

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/write_burst_last_reg:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_185/lat_n0.nonresettable.data_shifter[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.727
  Required (ns):           3.663

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[19].data_shifter[19][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[18].data_shifter[18][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.724
  Required (ns):           3.660

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[23].data_shifter[23][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[22].data_shifter[22][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.726
  Required (ns):           3.662

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[31].data_shifter[31][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[30].data_shifter[30][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.715
  Required (ns):           3.651

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[5].data_shifter[5][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[4].data_shifter[4][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.715
  Required (ns):           3.651

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/din_gray_r[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_116/s0:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            3.702
  Required (ns):           3.638

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/din_gray_r[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_126/s0:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.714
  Required (ns):           3.650

Path 29
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/plic/MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][27]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/plic/enables_0_27:D
  Delay (ns):              0.179
  Slack (ns):              0.064
  Arrival (ns):            1.947
  Required (ns):           1.883

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[87]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[87]:D
  Delay (ns):              0.172
  Slack (ns):              0.065
  Arrival (ns):            3.745
  Required (ns):           3.680

Path 31
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[8]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[8]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            3.711
  Required (ns):           3.645

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_1_[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_2_[2]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.730
  Required (ns):           3.664

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[114]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[4]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            3.733
  Required (ns):           3.667

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_62/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_62/s1:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.703
  Required (ns):           3.637

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[63]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[63]:D
  Delay (ns):              0.172
  Slack (ns):              0.066
  Arrival (ns):            3.743
  Required (ns):           3.677

Path 36
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_28:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_27:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            2.715
  Required (ns):           2.649

Path 37
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[2]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            1.878
  Required (ns):           1.811

Path 38
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[1]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.706
  Required (ns):           3.639

Path 39
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[111]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[111]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.712
  Required (ns):           3.645

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.721
  Required (ns):           3.654

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_0_[106]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[106]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.742
  Required (ns):           3.675

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[74]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[74]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.721
  Required (ns):           3.654

Path 43
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_27:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_26:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            2.717
  Required (ns):           2.650

Path 44
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s2[1]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.700
  Required (ns):           3.632

Path 45
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s2[2]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.700
  Required (ns):           3.632

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[37].data_shifter[37][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[36].data_shifter[36][0]:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            3.728
  Required (ns):           3.660

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_bank_r1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_bank_r2[2]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.729
  Required (ns):           3.661

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/din_gray_r[6]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_133/s0:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.718
  Required (ns):           3.650

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[86]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[86]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.694
  Required (ns):           3.626

Path 50
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AHBL_Ctrl_inst/MASTER_HRDATA[6]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/converter/MIV_RV32IMA_L1_AHB_QUEUE/ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[6]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            1.892
  Required (ns):           1.823

Path 51
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[10]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[10]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            1.894
  Required (ns):           1.825

Path 52
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[12]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.698
  Required (ns):           3.629

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/MSC_i_227/MSC_i_228/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/MSC_i_227/MSC_i_228/s1:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.731
  Required (ns):           3.662

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[18].data_shifter[18][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[17].data_shifter[17][0]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            3.730
  Required (ns):           3.661

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[34].data_shifter[34][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[33].data_shifter[33][0]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.729
  Required (ns):           3.660

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][12]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][13]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.713
  Required (ns):           3.644

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][4]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.712
  Required (ns):           3.643

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[12]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[12]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.733
  Required (ns):           3.664

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_65/MSC_i_68/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_65/MSC_i_68/s1:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.708
  Required (ns):           3.639

Path 60
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_98/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_98/s1:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            3.722
  Required (ns):           3.653

Path 61
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_18:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_17:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            2.703
  Required (ns):           2.634

Path 62
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/plic/MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][17]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/plic/enables_0_17:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            1.894
  Required (ns):           1.825

Path 63
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/len_offset_pre[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/len_offset_reg[2]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            1.880
  Required (ns):           1.810

Path 64
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[6]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.740
  Required (ns):           3.670

Path 65
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.732
  Required (ns):           3.662

Path 66
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/data_0[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/data_1[0]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.730
  Required (ns):           3.660

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_142/MSC_i_144/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_142/MSC_i_144/s1:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.727
  Required (ns):           3.657

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[24]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][96]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.717
  Required (ns):           3.647

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/MSC_i_195/count_impl.timer_ld[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/MSC_i_195/count_impl.timer_ld[2]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.746
  Required (ns):           3.676

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[33]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[33]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.733
  Required (ns):           3.663

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[15].data_shifter[15][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[14].data_shifter[14][1]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.717
  Required (ns):           3.647

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[24].data_shifter[24][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[23].data_shifter[23][0]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.732
  Required (ns):           3.662

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[39].data_shifter[39][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[38].data_shifter[38][1]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.721
  Required (ns):           3.651

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[4].data_shifter[4][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[3].data_shifter[3][0]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.729
  Required (ns):           3.659

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[7]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.737
  Required (ns):           3.667

Path 76
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/q:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            2.717
  Required (ns):           2.647

Path 77
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_26:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_25:D
  Delay (ns):              0.136
  Slack (ns):              0.070
  Arrival (ns):            2.708
  Required (ns):           2.638

Path 78
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_31:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_30:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            2.720
  Required (ns):           2.650

Path 79
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/dcache/s2_victim_tag[7]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/dcache/probe_bits_address[20]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.879
  Required (ns):           1.809

Path 80
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_re_q1:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_re_q2:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            1.862
  Required (ns):           1.792

Path 81
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[29]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[29]:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            1.896
  Required (ns):           1.825

Path 82
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AXI4_Read_Ctrl_inst/int_masterARADDR[21]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[21]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            1.881
  Required (ns):           1.810

Path 83
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[11]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk2.arrs/holdDat[42]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            1.878
  Required (ns):           1.807

Path 84
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s2[1]:D
  Delay (ns):              0.184
  Slack (ns):              0.071
  Arrival (ns):            3.755
  Required (ns):           3.684

Path 85
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[0]:D
  Delay (ns):              0.139
  Slack (ns):              0.071
  Arrival (ns):            3.702
  Required (ns):           3.631

Path 86
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state[19]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state[20]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.729
  Required (ns):           3.658

Path 87
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[3]:D
  Delay (ns):              0.139
  Slack (ns):              0.071
  Arrival (ns):            3.733
  Required (ns):           3.662

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/hold_i_data[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/o_data[12]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.727
  Required (ns):           3.656

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][68]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.717
  Required (ns):           3.646

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_2_[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_cas_n_r1:D
  Delay (ns):              0.137
  Slack (ns):              0.071
  Arrival (ns):            3.734
  Required (ns):           3.663

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[107]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[107]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.746
  Required (ns):           3.675

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[124]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[124]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.728
  Required (ns):           3.657

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[17]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.730
  Required (ns):           3.659

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[116]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[6]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.737
  Required (ns):           3.666

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[117]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[7]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.738
  Required (ns):           3.667

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[119]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[9]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.738
  Required (ns):           3.667

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_odt_p2_r1[0]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.730
  Required (ns):           3.659

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[14].data_shifter[14][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[13].data_shifter[13][0]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.731
  Required (ns):           3.660

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[16].data_shifter[16][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[15].data_shifter[15][0]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.731
  Required (ns):           3.660

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[17].data_shifter[17][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[16].data_shifter[16][0]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.731
  Required (ns):           3.660

