============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 09 2019  11:41:09 pm
  Module:                 mtm_Alu
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

	Timing
	------
            Endpoint             Slack Cost Group   Mode  
----------------------------------------------------------
u_mtm_Alu_core/Result_reg[31]/D   2043        clk   WC_av 
	Area
	----

Instance Module Domain   Cells  Cell Area  Net Area   Total Area 
-----------------------------------------------------------------
mtm_Alu         WC_tc     1847      54880     24644        79524 

	Design Rule Check
	-----------------
        Initializing DRC engine.

Max_transition design rule: no violations.

Max_capacitance design rule (violation total = 10.3)
Worst violator:
Pin                                          Load (ff)           Max     Violation
------------------------------------------------------------------------------------
u_mtm_Alu_serializer/serial_out_reg/Q            119.0         115.3           3.7

Max_fanout design rule (violation total = 40.000)
Worst violator:
Pin                             Fanout           Max     Violation
--------------------------------------------------------------------
rst_n (Primary Input)           38.000         1.000        37.000



