# Reading H:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do Pratica1_Part3_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying H:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied H:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/School/AOC2/Pratica1_Part3 {E:/School/AOC2/Pratica1_Part3/Pratica1_Part3.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Pratica1_Part3
# 
# Top level modules:
# 	Pratica1_Part3
# 
vsim work.Pratica1_Part3
# vsim work.Pratica1_Part3 
# Loading work.Pratica1_Part3
do E:/School/AOC2/Pratica1_Part3/simulation/modelsim/waveTest.do
# .main_pane.wave.interior.cs.body.pw.wf
# 1
# 1
# 1
add wave -position end -autoscale 1 -format Literal -height 17 -editable 2 Edit:/Pratica1_Part3/address
add wave -position end -format Logic -height 17 -editable 2 Edit:/Pratica1_Part3/wren
add wave -position end -autoscale 1 -format Literal -height 17 -editable 2 Edit:/Pratica1_Part3/write
add wave -position end -format Logic -height 17 -editable 2 Edit:/Pratica1_Part3/clock
run
run
run
run
run
run
run
restart
run
run
run
run
run
run
run
restart
run
