INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2021/1mlynczak/sem6/JOS/projekt_wolt/projekt_wolt.srcs/sources_1/new/spi_adc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_adc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2021/1mlynczak/sem6/JOS/projekt_wolt/projekt_wolt.srcs/sources_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stud2021/1mlynczak/sem6/JOS/projekt_wolt/projekt_wolt.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
