$date
  Tue Oct 25 09:08:13 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_componentex8 $end
$var reg 1 ! ent_clk $end
$var reg 1 " ent_clk_enable $end
$var reg 1 # ent_x $end
$var reg 3 $ sai_y[2:0] $end
$var reg 2 % sai_z[1:0] $end
$scope module dut $end
$var reg 1 & clk $end
$var reg 1 ' x $end
$var reg 3 ( y[2:0] $end
$var reg 2 ) z[1:0] $end
$comment ps is not handled $end
$comment ns is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
b000 $
b00 %
0&
0'
b000 (
b00 )
#5000000
1!
1&
#10000000
0!
0&
#15000000
1!
1&
#20000000
0!
0&
#25000000
1!
1&
#30000000
0!
0&
#35000000
1!
1&
#40000000
0!
1#
0&
1'
#45000000
1!
b001 $
1&
b001 (
#50000000
0!
0&
#55000000
1!
b010 $
1&
b010 (
#60000000
0!
0&
#65000000
1!
b011 $
b10 %
1&
b011 (
b10 )
#70000000
0!
0&
#75000000
1!
b100 $
b01 %
1&
b100 (
b01 )
#80000000
0!
0#
0&
0'
b01 )
#85000000
1!
b000 $
b00 %
1&
b000 (
b00 )
#90000000
0!
0&
#95000000
1!
1&
#100000000
0!
0&
#105000000
1!
1&
#110000000
0!
0&
#115000000
1!
1&
#120000000
0!
1#
0&
1'
#125000000
1!
b001 $
1&
b001 (
#130000000
0!
0&
#135000000
1!
b010 $
1&
b010 (
#140000000
0!
0&
#145000000
1!
b011 $
b10 %
1&
b011 (
b10 )
#150000000
0!
0&
#155000000
1!
b100 $
b01 %
1&
b100 (
b01 )
#160000000
0!
0&
#165000000
1!
b101 $
b11 %
1&
b101 (
b11 )
#170000000
0!
0&
#175000000
1!
b110 $
1&
b110 (
b11 )
#180000000
0!
0&
#185000000
1!
b111 $
1&
b111 (
b11 )
#190000000
0!
0&
#195000000
1!
b000 $
b00 %
1&
b000 (
b00 )
#200000000
0!
0"
0&
#205000000
