

================================================================
== Vivado HLS Report for 'Conv1DMac_new420'
================================================================
* Date:           Wed May 10 08:52:06 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1048581|  1048581|  1048581|  1048581|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  1048579|  1048579|         5|          1|          1|  1048576|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     605|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      68|
|Memory           |       24|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     377|      96|
+-----------------+---------+-------+--------+--------+
|Total            |       24|      0|     377|     916|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        2|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------------+---------+-------+---+----+
    |                Instance               |              Module              | BRAM_18K| DSP48E| FF| LUT|
    +---------------------------------------+----------------------------------+---------+-------+---+----+
    |computeS3_mux_646yd2_x_x_x_x_x_x_U162  |computeS3_mux_646yd2_x_x_x_x_x_x  |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_x_x_x_x_x_U163  |computeS3_mux_646yd2_x_x_x_x_x_x  |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_x_x_x_x_x_U164  |computeS3_mux_646yd2_x_x_x_x_x_x  |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_x_x_x_x_x_U165  |computeS3_mux_646yd2_x_x_x_x_x_x  |        0|      0|  0|  17|
    +---------------------------------------+----------------------------------+---------+-------+---+----+
    |Total                                  |                                  |        0|      0|  0|  68|
    +---------------------------------------+----------------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |weights17_m_weights_3_U  |Conv1DMac_new420_0iy  |        6|  0|   0|  16384|    6|     1|        98304|
    |weights17_m_weights_2_U  |Conv1DMac_new420_1iI  |        6|  0|   0|  16384|    6|     1|        98304|
    |weights17_m_weights_1_U  |Conv1DMac_new420_2iS  |        6|  0|   0|  16384|    6|     1|        98304|
    |weights17_m_weights_s_U  |Conv1DMac_new420_3i2  |        6|  0|   0|  16384|    6|     1|        98304|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                    |                      |       24|  0|   0|  65536|   24|     4|       393216|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_534_p2                |     *    |      0|  0|  41|           6|           8|
    |p_Val2_2_fu_604_p2                |     *    |      0|  0|  41|           6|           8|
    |p_Val2_3_fu_674_p2                |     *    |      0|  0|  41|           6|           8|
    |p_Val2_s_fu_464_p2                |     *    |      0|  0|  41|           6|           8|
    |indvar_flatten_next6_fu_303_p2    |     +    |      0|  0|  28|           1|          21|
    |indvar_flatten_op_fu_435_p2       |     +    |      0|  0|  23|          16|           1|
    |macRegisters_0_V_fu_769_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_1_V_fu_792_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_2_V_fu_815_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_3_V_fu_838_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_1_fu_357_p2                    |     +    |      0|  0|  15|           1|           7|
    |p_Val2_21_1_fu_1136_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_21_2_fu_1275_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_21_3_fu_1414_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_7_fu_997_p2                |     +    |      0|  0|  15|           8|           8|
    |sf_1_fu_429_p2                    |     +    |      0|  0|  16|           9|           1|
    |tmp1_fu_763_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp2_fu_786_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp3_fu_809_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp4_fu_832_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_92_fu_417_p2                  |     +    |      0|  0|  21|          14|          14|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_1_fu_778_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_2_fu_801_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_3_fu_824_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_fu_755_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_108_mid_fu_351_p2             |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten6_fu_297_p2       |   icmp   |      0|  0|  18|          21|          22|
    |exitcond_flatten_fu_309_p2        |   icmp   |      0|  0|  13|          16|          15|
    |tmp_107_fu_524_p2                 |   icmp   |      0|  0|  11|           6|           1|
    |tmp_112_fu_423_p2                 |   icmp   |      0|  0|  13|           9|           8|
    |tmp_255_1_fu_594_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_255_2_fu_664_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_255_3_fu_734_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_882_fu_345_p2                 |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_102_fu_640_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_109_fu_710_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_853_fu_363_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_94_fu_500_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_98_fu_570_p2                  |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_441_p3     |  select  |      0|  0|  16|           1|           1|
    |nm_mid2_fu_405_p3                 |  select  |      0|  0|   7|           1|           7|
    |nm_mid_fu_315_p3                  |  select  |      0|  0|   7|           1|           1|
    |nm_t_mid2_fu_397_p3               |  select  |      0|  0|   6|           1|           6|
    |nm_t_mid_fu_331_p3                |  select  |      0|  0|   6|           1|           1|
    |sf_mid2_fu_369_p3                 |  select  |      0|  0|   9|           1|           1|
    |tmp_107_mid2_fu_389_p3            |  select  |      0|  0|  14|           1|          14|
    |tmp_107_mid_fu_323_p3             |  select  |      0|  0|  14|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_339_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 605|         266|         282|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten6_reg_221    |   9|          2|   21|         42|
    |indvar_flatten_reg_232     |   9|          2|   16|         32|
    |macRegisters_0_V_2_fu_140  |   9|          2|    8|         16|
    |macRegisters_1_V_2_fu_144  |   9|          2|    8|         16|
    |macRegisters_2_V_2_fu_148  |   9|          2|    8|         16|
    |macRegisters_3_V_2_fu_152  |   9|          2|    8|         16|
    |nm_reg_243                 |   9|          2|    7|         14|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_254                 |   9|          2|    9|         18|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   92|        186|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |   1|   0|    1|          0|
    |exitcond_flatten6_reg_1457  |   1|   0|    1|          0|
    |indvar_flatten6_reg_221     |  21|   0|   21|          0|
    |indvar_flatten_reg_232      |  16|   0|   16|          0|
    |macRegisters_0_V_2_fu_140   |   8|   0|    8|          0|
    |macRegisters_1_V_2_fu_144   |   8|   0|    8|          0|
    |macRegisters_2_V_2_fu_148   |   8|   0|    8|          0|
    |macRegisters_3_V_2_fu_152   |   8|   0|    8|          0|
    |nm_reg_243                  |   7|   0|    7|          0|
    |nm_t_mid2_reg_1466          |   6|   0|    6|          0|
    |p_Val2_21_1_reg_1583        |   8|   0|    8|          0|
    |p_Val2_21_2_reg_1588        |   8|   0|    8|          0|
    |p_Val2_21_3_reg_1593        |   8|   0|    8|          0|
    |p_Val2_7_reg_1578           |   8|   0|    8|          0|
    |sf_reg_254                  |   9|   0|    9|          0|
    |start_once_reg              |   1|   0|    1|          0|
    |tmp_107_reg_1528            |   1|   0|    1|          0|
    |tmp_112_reg_1484            |   1|   0|    1|          0|
    |tmp_255_1_reg_1543          |   1|   0|    1|          0|
    |tmp_255_2_reg_1558          |   1|   0|    1|          0|
    |tmp_255_3_reg_1573          |   1|   0|    1|          0|
    |tmp_68_reg_1518             |   7|   0|    7|          0|
    |tmp_71_reg_1533             |   7|   0|    7|          0|
    |tmp_74_reg_1548             |   7|   0|    7|          0|
    |tmp_77_reg_1563             |   7|   0|    7|          0|
    |tmp_925_reg_1523            |   1|   0|    1|          0|
    |tmp_928_reg_1538            |   1|   0|    1|          0|
    |tmp_92_reg_1479             |  14|   0|   14|          0|
    |tmp_931_reg_1553            |   1|   0|    1|          0|
    |tmp_934_reg_1568            |   1|   0|    1|          0|
    |exitcond_flatten6_reg_1457  |  64|  32|    1|          0|
    |nm_t_mid2_reg_1466          |  64|  32|    6|          0|
    |tmp_112_reg_1484            |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 377|  96|  193|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new420 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new420 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new420 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new420 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new420 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new420 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new420 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new420 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new420 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new420 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V      |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |      out_V_V     |    pointer   |
+----------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten6)
	3  / (!exitcond_flatten6)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_2 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_2 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_2 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_2 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_2"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_2"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_2"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_2"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S3/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i21 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next6, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i7 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S3/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i9 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i7 %nm to i6" [S3/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp, i8 0)" [S3/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.99ns)   --->   "%exitcond_flatten6 = icmp eq i21 %indvar_flatten6, -1048576"   --->   Operation 25 'icmp' 'exitcond_flatten6' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.88ns)   --->   "%indvar_flatten_next6 = add i21 1, %indvar_flatten6"   --->   Operation 26 'add' 'indvar_flatten_next6' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten6, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.93ns)   --->   "%exitcond_flatten = icmp eq i16 %indvar_flatten, 16384"   --->   Operation 28 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten6)> <Delay = 1.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i7 0, i7 %nm" [S3/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%tmp_107_mid = select i1 %exitcond_flatten, i14 0, i14 %tmp_s" [S3/conv1d.h:817]   --->   Operation 30 'select' 'tmp_107_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i6 0, i6 %tmp" [S3/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_108_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S3/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.36ns)   --->   "%tmp_882 = icmp eq i9 %sf, -256" [S3/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_882' <Predicate = (!exitcond_flatten6)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_108_mid = and i1 %tmp_882, %not_exitcond_flatten" [S3/conv1d.h:793]   --->   Operation 34 'and' 'tmp_108_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%nm_1 = add i7 1, %nm_mid" [S3/conv1d.h:792]   --->   Operation 35 'add' 'nm_1' <Predicate = (!exitcond_flatten6)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_853 = or i1 %tmp_108_mid, %exitcond_flatten" [S3/conv1d.h:793]   --->   Operation 36 'or' 'tmp_853' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_853, i9 0, i9 %sf" [S3/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_923 = trunc i7 %nm_1 to i6" [S3/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_923' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%tmp_107_mid1 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp_923, i8 0)" [S3/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_107_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%tmp_107_mid2 = select i1 %tmp_108_mid, i14 %tmp_107_mid1, i14 %tmp_107_mid" [S3/conv1d.h:817]   --->   Operation 40 'select' 'tmp_107_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_108_mid, i6 %tmp_923, i6 %nm_t_mid" [S3/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.80ns)   --->   "%nm_mid2 = select i1 %tmp_108_mid, i7 %nm_1, i7 %nm_mid" [S3/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%sf_cast1 = zext i9 %sf_mid2 to i14" [S3/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_92 = add i14 %sf_cast1, %tmp_107_mid2" [S3/conv1d.h:817]   --->   Operation 44 'add' 'tmp_92' <Predicate = (!exitcond_flatten6)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.36ns)   --->   "%tmp_112 = icmp eq i9 %sf_mid2, 255" [S3/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_112' <Predicate = (!exitcond_flatten6)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_112, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S3/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.70ns)   --->   "%sf_1 = add i9 %sf_mid2, 1" [S3/conv1d.h:793]   --->   Operation 47 'add' 'sf_1' <Predicate = (!exitcond_flatten6)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.72ns)   --->   "%indvar_flatten_op = add i16 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten6)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.62ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i16 1, i16 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten6)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_106 = zext i14 %tmp_92 to i64" [S3/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_106' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights17_m_weights_4 = getelementptr [16384 x i6]* @weights17_m_weights_3, i64 0, i64 %tmp_106" [S3/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights17_m_weights_4' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights17_m_weights_5 = load i6* %weights17_m_weights_4, align 1" [S3/conv1d.h:817]   --->   Operation 52 'load' 'weights17_m_weights_5' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights17_m_weights_6 = getelementptr [16384 x i6]* @weights17_m_weights_2, i64 0, i64 %tmp_106" [S3/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights17_m_weights_6' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights17_m_weights_7 = load i6* %weights17_m_weights_6, align 1" [S3/conv1d.h:817]   --->   Operation 54 'load' 'weights17_m_weights_7' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights17_m_weights_8 = getelementptr [16384 x i6]* @weights17_m_weights_1, i64 0, i64 %tmp_106" [S3/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights17_m_weights_8' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights17_m_weights_9 = load i6* %weights17_m_weights_8, align 1" [S3/conv1d.h:817]   --->   Operation 56 'load' 'weights17_m_weights_9' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights17_m_weights_10 = getelementptr [16384 x i6]* @weights17_m_weights_s, i64 0, i64 %tmp_106" [S3/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights17_m_weights_10' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights17_m_weights_11 = load i6* %weights17_m_weights_10, align 1" [S3/conv1d.h:817]   --->   Operation 58 'load' 'weights17_m_weights_11' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S3/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten6)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights17_m_weights_5 = load i6* %weights17_m_weights_4, align 1" [S3/conv1d.h:817]   --->   Operation 60 'load' 'weights17_m_weights_5' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_08_cast_cast = sext i8 %tmp_V to i14" [S3/conv1d.h:823]   --->   Operation 61 'sext' 'p_08_cast_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_0132_cast_cast = sext i6 %weights17_m_weights_5 to i14" [S3/conv1d.h:823]   --->   Operation 62 'sext' 'p_0132_cast_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i14 %p_0132_cast_cast, %p_08_cast_cast" [S3/conv1d.h:823]   --->   Operation 63 'mul' 'p_Val2_s' <Predicate = (!exitcond_flatten6)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_107)   --->   "%tmp_924 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s, i32 13)" [S3/conv1d.h:823]   --->   Operation 64 'bitselect' 'tmp_924' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_68 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_s, i32 7, i32 13)" [S3/conv1d.h:823]   --->   Operation 65 'partselect' 'tmp_68' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_925 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s, i32 6)" [S3/conv1d.h:823]   --->   Operation 66 'bitselect' 'tmp_925' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_107)   --->   "%tmp_926 = trunc i14 %p_Val2_s to i1" [S3/conv1d.h:823]   --->   Operation 67 'trunc' 'tmp_926' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_107)   --->   "%tmp_94 = or i1 %tmp_926, %tmp_924" [S3/conv1d.h:823]   --->   Operation 68 'or' 'tmp_94' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_107)   --->   "%tmp_95 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_s, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 69 'partselect' 'tmp_95' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_107)   --->   "%tmp_96 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_95, i1 %tmp_94)" [S3/conv1d.h:823]   --->   Operation 70 'bitconcatenate' 'tmp_96' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_107 = icmp ne i6 %tmp_96, 0" [S3/conv1d.h:823]   --->   Operation 71 'icmp' 'tmp_107' <Predicate = (!exitcond_flatten6)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (2.77ns)   --->   "%weights17_m_weights_7 = load i6* %weights17_m_weights_6, align 1" [S3/conv1d.h:817]   --->   Operation 72 'load' 'weights17_m_weights_7' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_0132_1_cast_cast = sext i6 %weights17_m_weights_7 to i14" [S3/conv1d.h:823]   --->   Operation 73 'sext' 'p_0132_1_cast_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i14 %p_0132_1_cast_cast, %p_08_cast_cast" [S3/conv1d.h:823]   --->   Operation 74 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten6)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_927 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_1, i32 13)" [S3/conv1d.h:823]   --->   Operation 75 'bitselect' 'tmp_927' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_71 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_1, i32 7, i32 13)" [S3/conv1d.h:823]   --->   Operation 76 'partselect' 'tmp_71' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_928 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_1, i32 6)" [S3/conv1d.h:823]   --->   Operation 77 'bitselect' 'tmp_928' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_929 = trunc i14 %p_Val2_1 to i1" [S3/conv1d.h:823]   --->   Operation 78 'trunc' 'tmp_929' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_98 = or i1 %tmp_929, %tmp_927" [S3/conv1d.h:823]   --->   Operation 79 'or' 'tmp_98' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_99 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_1, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 80 'partselect' 'tmp_99' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_100 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_99, i1 %tmp_98)" [S3/conv1d.h:823]   --->   Operation 81 'bitconcatenate' 'tmp_100' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_255_1 = icmp ne i6 %tmp_100, 0" [S3/conv1d.h:823]   --->   Operation 82 'icmp' 'tmp_255_1' <Predicate = (!exitcond_flatten6)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/2] (2.77ns)   --->   "%weights17_m_weights_9 = load i6* %weights17_m_weights_8, align 1" [S3/conv1d.h:817]   --->   Operation 83 'load' 'weights17_m_weights_9' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_0132_2_cast_cast = sext i6 %weights17_m_weights_9 to i14" [S3/conv1d.h:823]   --->   Operation 84 'sext' 'p_0132_2_cast_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i14 %p_0132_2_cast_cast, %p_08_cast_cast" [S3/conv1d.h:823]   --->   Operation 85 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten6)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_930 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_2, i32 13)" [S3/conv1d.h:823]   --->   Operation 86 'bitselect' 'tmp_930' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_74 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_2, i32 7, i32 13)" [S3/conv1d.h:823]   --->   Operation 87 'partselect' 'tmp_74' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_931 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_2, i32 6)" [S3/conv1d.h:823]   --->   Operation 88 'bitselect' 'tmp_931' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_932 = trunc i14 %p_Val2_2 to i1" [S3/conv1d.h:823]   --->   Operation 89 'trunc' 'tmp_932' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_102 = or i1 %tmp_932, %tmp_930" [S3/conv1d.h:823]   --->   Operation 90 'or' 'tmp_102' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_103 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_2, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 91 'partselect' 'tmp_103' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_104 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_103, i1 %tmp_102)" [S3/conv1d.h:823]   --->   Operation 92 'bitconcatenate' 'tmp_104' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_255_2 = icmp ne i6 %tmp_104, 0" [S3/conv1d.h:823]   --->   Operation 93 'icmp' 'tmp_255_2' <Predicate = (!exitcond_flatten6)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/2] (2.77ns)   --->   "%weights17_m_weights_11 = load i6* %weights17_m_weights_10, align 1" [S3/conv1d.h:817]   --->   Operation 94 'load' 'weights17_m_weights_11' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_0132_3_cast_cast = sext i6 %weights17_m_weights_11 to i14" [S3/conv1d.h:823]   --->   Operation 95 'sext' 'p_0132_3_cast_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i14 %p_0132_3_cast_cast, %p_08_cast_cast" [S3/conv1d.h:823]   --->   Operation 96 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten6)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_933 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_3, i32 13)" [S3/conv1d.h:823]   --->   Operation 97 'bitselect' 'tmp_933' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_77 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_3, i32 7, i32 13)" [S3/conv1d.h:823]   --->   Operation 98 'partselect' 'tmp_77' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_934 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_3, i32 6)" [S3/conv1d.h:823]   --->   Operation 99 'bitselect' 'tmp_934' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_935 = trunc i14 %p_Val2_3 to i1" [S3/conv1d.h:823]   --->   Operation 100 'trunc' 'tmp_935' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_109 = or i1 %tmp_935, %tmp_933" [S3/conv1d.h:823]   --->   Operation 101 'or' 'tmp_109' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_110 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_3, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 102 'partselect' 'tmp_110' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_111 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_110, i1 %tmp_109)" [S3/conv1d.h:823]   --->   Operation 103 'bitconcatenate' 'tmp_111' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_255_3 = icmp ne i6 %tmp_111, 0" [S3/conv1d.h:823]   --->   Operation 104 'icmp' 'tmp_255_3' <Predicate = (!exitcond_flatten6)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.29>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%macRegisters_0_V_2_s = load i8* %macRegisters_0_V_2" [S3/conv1d.h:836]   --->   Operation 105 'load' 'macRegisters_0_V_2_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%macRegisters_1_V_2_s = load i8* %macRegisters_1_V_2" [S3/conv1d.h:836]   --->   Operation 106 'load' 'macRegisters_1_V_2_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%macRegisters_2_V_2_s = load i8* %macRegisters_2_V_2" [S3/conv1d.h:836]   --->   Operation 107 'load' 'macRegisters_2_V_2_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_3_V_2_s = load i8* %macRegisters_3_V_2" [S3/conv1d.h:836]   --->   Operation 108 'load' 'macRegisters_3_V_2_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_69 = sext i7 %tmp_68 to i8" [S3/conv1d.h:823]   --->   Operation 109 'sext' 'tmp_69' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.80ns)   --->   "%qb_assign_1 = and i1 %tmp_107, %tmp_925" [S3/conv1d.h:823]   --->   Operation 110 'and' 'qb_assign_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_108 = zext i1 %qb_assign_1 to i8" [S3/conv1d.h:823]   --->   Operation 111 'zext' 'tmp_108' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_108, %macRegisters_0_V_2_s" [S3/conv1d.h:836]   --->   Operation 112 'add' 'tmp1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %tmp_69, %tmp1" [S3/conv1d.h:836]   --->   Operation 113 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten6)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_72 = sext i7 %tmp_71 to i8" [S3/conv1d.h:823]   --->   Operation 114 'sext' 'tmp_72' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.80ns)   --->   "%qb_assign_1_1 = and i1 %tmp_255_1, %tmp_928" [S3/conv1d.h:823]   --->   Operation 115 'and' 'qb_assign_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_256_1 = zext i1 %qb_assign_1_1 to i8" [S3/conv1d.h:823]   --->   Operation 116 'zext' 'tmp_256_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_256_1, %macRegisters_1_V_2_s" [S3/conv1d.h:836]   --->   Operation 117 'add' 'tmp2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %tmp_72, %tmp2" [S3/conv1d.h:836]   --->   Operation 118 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten6)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_75 = sext i7 %tmp_74 to i8" [S3/conv1d.h:823]   --->   Operation 119 'sext' 'tmp_75' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.80ns)   --->   "%qb_assign_1_2 = and i1 %tmp_255_2, %tmp_931" [S3/conv1d.h:823]   --->   Operation 120 'and' 'qb_assign_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_256_2 = zext i1 %qb_assign_1_2 to i8" [S3/conv1d.h:823]   --->   Operation 121 'zext' 'tmp_256_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_256_2, %macRegisters_2_V_2_s" [S3/conv1d.h:836]   --->   Operation 122 'add' 'tmp3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %tmp_75, %tmp3" [S3/conv1d.h:836]   --->   Operation 123 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten6)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_78 = sext i7 %tmp_77 to i8" [S3/conv1d.h:823]   --->   Operation 124 'sext' 'tmp_78' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.80ns)   --->   "%qb_assign_1_3 = and i1 %tmp_255_3, %tmp_934" [S3/conv1d.h:823]   --->   Operation 125 'and' 'qb_assign_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_256_3 = zext i1 %qb_assign_1_3 to i8" [S3/conv1d.h:823]   --->   Operation 126 'zext' 'tmp_256_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_256_3, %macRegisters_3_V_2_s" [S3/conv1d.h:836]   --->   Operation 127 'add' 'tmp4' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %tmp_78, %tmp4" [S3/conv1d.h:836]   --->   Operation 128 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten6)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_2" [S3/conv1d.h:844]   --->   Operation 129 'store' <Predicate = (!tmp_112)> <Delay = 1.30>
ST_5 : Operation 130 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_2" [S3/conv1d.h:844]   --->   Operation 130 'store' <Predicate = (!tmp_112)> <Delay = 1.30>
ST_5 : Operation 131 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_2" [S3/conv1d.h:844]   --->   Operation 131 'store' <Predicate = (!tmp_112)> <Delay = 1.30>
ST_5 : Operation 132 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_2" [S3/conv1d.h:844]   --->   Operation 132 'store' <Predicate = (!tmp_112)> <Delay = 1.30>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S3/conv1d.h:847]   --->   Operation 133 'br' <Predicate = (!tmp_112)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_79 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 0, i8 -7, i8 0, i8 0, i8 0, i8 0, i8 4, i8 0, i8 0, i8 7, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 2, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 18, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 21, i8 0, i8 0, i8 0, i8 1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -7, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 -7, i8 0, i8 0, i8 0, i8 0, i8 0, i8 4, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 134 'mux' 'tmp_79' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_7 = add i8 %macRegisters_0_V, %tmp_79" [S3/conv1d.h:859]   --->   Operation 135 'add' 'p_Val2_7' <Predicate = (tmp_112)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_1)   --->   "%tmp_80 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 8, i8 0, i8 0, i8 0, i8 -9, i8 0, i8 0, i8 5, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 2, i8 0, i8 5, i8 18, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 13, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 0, i8 0, i8 0, i8 0, i8 20, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 136 'mux' 'tmp_80' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_21_1 = add i8 %macRegisters_1_V, %tmp_80" [S3/conv1d.h:859]   --->   Operation 137 'add' 'p_Val2_21_1' <Predicate = (tmp_112)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_2)   --->   "%tmp_81 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 3, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 5, i8 0, i8 -1, i8 8, i8 5, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 2, i8 0, i8 -1, i8 -3, i8 0, i8 0, i8 11, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 2, i8 1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 20, i8 1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 138 'mux' 'tmp_81' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_21_2 = add i8 %macRegisters_2_V, %tmp_81" [S3/conv1d.h:859]   --->   Operation 139 'add' 'p_Val2_21_2' <Predicate = (tmp_112)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_3)   --->   "%tmp_82 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 0, i8 0, i8 0, i8 -1, i8 10, i8 0, i8 0, i8 0, i8 0, i8 -2, i8 0, i8 0, i8 20, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 13, i8 0, i8 0, i8 0, i8 2, i8 1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -9, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -6, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -3, i8 0, i8 -2, i8 1, i8 -3, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 140 'mux' 'tmp_82' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_21_3 = add i8 %macRegisters_3_V, %tmp_82" [S3/conv1d.h:859]   --->   Operation 141 'add' 'p_Val2_21_3' <Predicate = (tmp_112)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_2"   --->   Operation 142 'store' <Predicate = (tmp_112)> <Delay = 1.30>
ST_5 : Operation 143 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_2"   --->   Operation 143 'store' <Predicate = (tmp_112)> <Delay = 1.30>
ST_5 : Operation 144 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_2"   --->   Operation 144 'store' <Predicate = (tmp_112)> <Delay = 1.30>
ST_5 : Operation 145 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_2"   --->   Operation 145 'store' <Predicate = (tmp_112)> <Delay = 1.30>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 146 'specloopname' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 147 'specloopname' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2278) nounwind" [S3/conv1d.h:793]   --->   Operation 148 'specloopname' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str2278)" [S3/conv1d.h:793]   --->   Operation 149 'specregionbegin' 'tmp_91' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S3/conv1d.h:794]   --->   Operation 150 'specpipeline' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_V_409 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_21_3, i8 %p_Val2_21_2, i8 %p_Val2_21_1, i8 %p_Val2_7)" [S3/conv1d.h:870]   --->   Operation 151 'bitconcatenate' 'tmp_V_409' <Predicate = (tmp_112)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_409)" [S3/conv1d.h:876]   --->   Operation 152 'write' <Predicate = (tmp_112)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S3/conv1d.h:877]   --->   Operation 153 'br' <Predicate = (tmp_112)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str2278, i32 %tmp_91)" [S3/conv1d.h:878]   --->   Operation 154 'specregionend' 'empty' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 155 'br' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "ret void" [S3/conv1d.h:884]   --->   Operation 156 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights17_m_weights_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights17_m_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights17_m_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights17_m_weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_2     (alloca         ) [ 01111110]
macRegisters_1_V_2     (alloca         ) [ 01111110]
macRegisters_2_V_2     (alloca         ) [ 01111110]
macRegisters_3_V_2     (alloca         ) [ 01111110]
StgValue_12            (specinterface  ) [ 00000000]
StgValue_13            (specinterface  ) [ 00000000]
StgValue_14            (store          ) [ 00000000]
StgValue_15            (store          ) [ 00000000]
StgValue_16            (store          ) [ 00000000]
StgValue_17            (store          ) [ 00000000]
StgValue_18            (br             ) [ 01111110]
indvar_flatten6        (phi            ) [ 00100000]
indvar_flatten         (phi            ) [ 00100000]
nm                     (phi            ) [ 00100000]
sf                     (phi            ) [ 00100000]
tmp                    (trunc          ) [ 00000000]
tmp_s                  (bitconcatenate ) [ 00000000]
exitcond_flatten6      (icmp           ) [ 00111110]
indvar_flatten_next6   (add            ) [ 01111110]
StgValue_27            (br             ) [ 00000000]
exitcond_flatten       (icmp           ) [ 00000000]
nm_mid                 (select         ) [ 00000000]
tmp_107_mid            (select         ) [ 00000000]
nm_t_mid               (select         ) [ 00000000]
not_exitcond_flatten   (xor            ) [ 00000000]
tmp_882                (icmp           ) [ 00000000]
tmp_108_mid            (and            ) [ 00000000]
nm_1                   (add            ) [ 00000000]
tmp_853                (or             ) [ 00000000]
sf_mid2                (select         ) [ 00000000]
tmp_923                (trunc          ) [ 00000000]
tmp_107_mid1           (bitconcatenate ) [ 00000000]
tmp_107_mid2           (select         ) [ 00000000]
nm_t_mid2              (select         ) [ 00111100]
nm_mid2                (select         ) [ 01111110]
sf_cast1               (zext           ) [ 00000000]
tmp_92                 (add            ) [ 00110000]
tmp_112                (icmp           ) [ 00111110]
StgValue_46            (br             ) [ 00000000]
sf_1                   (add            ) [ 01111110]
indvar_flatten_op      (add            ) [ 00000000]
indvar_flatten_next    (select         ) [ 01111110]
tmp_106                (zext           ) [ 00000000]
weights17_m_weights_4  (getelementptr  ) [ 00101000]
weights17_m_weights_6  (getelementptr  ) [ 00101000]
weights17_m_weights_8  (getelementptr  ) [ 00101000]
weights17_m_weights_10 (getelementptr  ) [ 00101000]
tmp_V                  (read           ) [ 00000000]
weights17_m_weights_5  (load           ) [ 00000000]
p_08_cast_cast         (sext           ) [ 00000000]
p_0132_cast_cast       (sext           ) [ 00000000]
p_Val2_s               (mul            ) [ 00000000]
tmp_924                (bitselect      ) [ 00000000]
tmp_68                 (partselect     ) [ 00100100]
tmp_925                (bitselect      ) [ 00100100]
tmp_926                (trunc          ) [ 00000000]
tmp_94                 (or             ) [ 00000000]
tmp_95                 (partselect     ) [ 00000000]
tmp_96                 (bitconcatenate ) [ 00000000]
tmp_107                (icmp           ) [ 00100100]
weights17_m_weights_7  (load           ) [ 00000000]
p_0132_1_cast_cast     (sext           ) [ 00000000]
p_Val2_1               (mul            ) [ 00000000]
tmp_927                (bitselect      ) [ 00000000]
tmp_71                 (partselect     ) [ 00100100]
tmp_928                (bitselect      ) [ 00100100]
tmp_929                (trunc          ) [ 00000000]
tmp_98                 (or             ) [ 00000000]
tmp_99                 (partselect     ) [ 00000000]
tmp_100                (bitconcatenate ) [ 00000000]
tmp_255_1              (icmp           ) [ 00100100]
weights17_m_weights_9  (load           ) [ 00000000]
p_0132_2_cast_cast     (sext           ) [ 00000000]
p_Val2_2               (mul            ) [ 00000000]
tmp_930                (bitselect      ) [ 00000000]
tmp_74                 (partselect     ) [ 00100100]
tmp_931                (bitselect      ) [ 00100100]
tmp_932                (trunc          ) [ 00000000]
tmp_102                (or             ) [ 00000000]
tmp_103                (partselect     ) [ 00000000]
tmp_104                (bitconcatenate ) [ 00000000]
tmp_255_2              (icmp           ) [ 00100100]
weights17_m_weights_11 (load           ) [ 00000000]
p_0132_3_cast_cast     (sext           ) [ 00000000]
p_Val2_3               (mul            ) [ 00000000]
tmp_933                (bitselect      ) [ 00000000]
tmp_77                 (partselect     ) [ 00100100]
tmp_934                (bitselect      ) [ 00100100]
tmp_935                (trunc          ) [ 00000000]
tmp_109                (or             ) [ 00000000]
tmp_110                (partselect     ) [ 00000000]
tmp_111                (bitconcatenate ) [ 00000000]
tmp_255_3              (icmp           ) [ 00100100]
macRegisters_0_V_2_s   (load           ) [ 00000000]
macRegisters_1_V_2_s   (load           ) [ 00000000]
macRegisters_2_V_2_s   (load           ) [ 00000000]
macRegisters_3_V_2_s   (load           ) [ 00000000]
tmp_69                 (sext           ) [ 00000000]
qb_assign_1            (and            ) [ 00000000]
tmp_108                (zext           ) [ 00000000]
tmp1                   (add            ) [ 00000000]
macRegisters_0_V       (add            ) [ 00000000]
tmp_72                 (sext           ) [ 00000000]
qb_assign_1_1          (and            ) [ 00000000]
tmp_256_1              (zext           ) [ 00000000]
tmp2                   (add            ) [ 00000000]
macRegisters_1_V       (add            ) [ 00000000]
tmp_75                 (sext           ) [ 00000000]
qb_assign_1_2          (and            ) [ 00000000]
tmp_256_2              (zext           ) [ 00000000]
tmp3                   (add            ) [ 00000000]
macRegisters_2_V       (add            ) [ 00000000]
tmp_78                 (sext           ) [ 00000000]
qb_assign_1_3          (and            ) [ 00000000]
tmp_256_3              (zext           ) [ 00000000]
tmp4                   (add            ) [ 00000000]
macRegisters_3_V       (add            ) [ 00000000]
StgValue_129           (store          ) [ 00000000]
StgValue_130           (store          ) [ 00000000]
StgValue_131           (store          ) [ 00000000]
StgValue_132           (store          ) [ 00000000]
StgValue_133           (br             ) [ 00000000]
tmp_79                 (mux            ) [ 00000000]
p_Val2_7               (add            ) [ 00100010]
tmp_80                 (mux            ) [ 00000000]
p_Val2_21_1            (add            ) [ 00100010]
tmp_81                 (mux            ) [ 00000000]
p_Val2_21_2            (add            ) [ 00100010]
tmp_82                 (mux            ) [ 00000000]
p_Val2_21_3            (add            ) [ 00100010]
StgValue_142           (store          ) [ 00000000]
StgValue_143           (store          ) [ 00000000]
StgValue_144           (store          ) [ 00000000]
StgValue_145           (store          ) [ 00000000]
StgValue_146           (specloopname   ) [ 00000000]
StgValue_147           (specloopname   ) [ 00000000]
StgValue_148           (specloopname   ) [ 00000000]
tmp_91                 (specregionbegin) [ 00000000]
StgValue_150           (specpipeline   ) [ 00000000]
tmp_V_409              (bitconcatenate ) [ 00000000]
StgValue_152           (write          ) [ 00000000]
StgValue_153           (br             ) [ 00000000]
empty                  (specregionend  ) [ 00000000]
StgValue_155           (br             ) [ 01111110]
StgValue_156           (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights17_m_weights_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights17_m_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights17_m_weights_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights17_m_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights17_m_weights_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights17_m_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights17_m_weights_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights17_m_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.64i8.i6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2278"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="macRegisters_0_V_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="macRegisters_1_V_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_2/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="macRegisters_2_V_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="macRegisters_3_V_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_2/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_V_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="StgValue_152_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_152/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="weights17_m_weights_4_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="14" slack="0"/>
<pin id="173" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights17_m_weights_4/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="14" slack="0"/>
<pin id="178" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights17_m_weights_5/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="weights17_m_weights_6_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="14" slack="0"/>
<pin id="186" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights17_m_weights_6/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="14" slack="0"/>
<pin id="191" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights17_m_weights_7/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="weights17_m_weights_8_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="14" slack="0"/>
<pin id="199" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights17_m_weights_8/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="14" slack="0"/>
<pin id="204" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights17_m_weights_9/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="weights17_m_weights_10_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="14" slack="0"/>
<pin id="212" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights17_m_weights_10/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="14" slack="0"/>
<pin id="217" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights17_m_weights_11/3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="indvar_flatten6_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="21" slack="1"/>
<pin id="223" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="indvar_flatten6_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="21" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="indvar_flatten_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="1"/>
<pin id="234" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="indvar_flatten_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="16" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="nm_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="1"/>
<pin id="245" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="nm_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="7" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="sf_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="1"/>
<pin id="256" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="sf_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="9" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_142/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_143/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_144/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 StgValue_145/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="0"/>
<pin id="287" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_s_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="14" slack="0"/>
<pin id="291" dir="0" index="1" bw="6" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="exitcond_flatten6_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="21" slack="0"/>
<pin id="299" dir="0" index="1" bw="21" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten6/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="indvar_flatten_next6_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="21" slack="0"/>
<pin id="306" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next6/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="exitcond_flatten_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="nm_mid_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="7" slack="0"/>
<pin id="318" dir="0" index="2" bw="7" slack="0"/>
<pin id="319" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_107_mid_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="14" slack="0"/>
<pin id="326" dir="0" index="2" bw="14" slack="0"/>
<pin id="327" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_107_mid/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="nm_t_mid_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="6" slack="0"/>
<pin id="334" dir="0" index="2" bw="6" slack="0"/>
<pin id="335" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="not_exitcond_flatten_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_882_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="0" index="1" bw="9" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_882/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_108_mid_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_108_mid/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="nm_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="7" slack="0"/>
<pin id="360" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_853_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_853/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sf_mid2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="9" slack="0"/>
<pin id="372" dir="0" index="2" bw="9" slack="0"/>
<pin id="373" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_923_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="0"/>
<pin id="379" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_923/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_107_mid1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="14" slack="0"/>
<pin id="383" dir="0" index="1" bw="6" slack="0"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_107_mid1/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_107_mid2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="14" slack="0"/>
<pin id="392" dir="0" index="2" bw="14" slack="0"/>
<pin id="393" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_107_mid2/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="nm_t_mid2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="6" slack="0"/>
<pin id="400" dir="0" index="2" bw="6" slack="0"/>
<pin id="401" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="nm_mid2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="7" slack="0"/>
<pin id="408" dir="0" index="2" bw="7" slack="0"/>
<pin id="409" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sf_cast1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_92_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="9" slack="0"/>
<pin id="419" dir="0" index="1" bw="14" slack="0"/>
<pin id="420" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_92/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_112_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="0"/>
<pin id="425" dir="0" index="1" bw="9" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_112/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sf_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="indvar_flatten_op_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="indvar_flatten_next_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="16" slack="0"/>
<pin id="444" dir="0" index="2" bw="16" slack="0"/>
<pin id="445" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_106_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="14" slack="1"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_106/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="p_08_cast_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast_cast/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_0132_cast_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="0"/>
<pin id="462" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_cast_cast/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_Val2_s_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_924_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="14" slack="0"/>
<pin id="473" dir="0" index="2" bw="5" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_924/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_68_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="7" slack="0"/>
<pin id="480" dir="0" index="1" bw="14" slack="0"/>
<pin id="481" dir="0" index="2" bw="4" slack="0"/>
<pin id="482" dir="0" index="3" bw="5" slack="0"/>
<pin id="483" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_68/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_925_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="14" slack="0"/>
<pin id="491" dir="0" index="2" bw="4" slack="0"/>
<pin id="492" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_925/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_926_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="14" slack="0"/>
<pin id="498" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_926/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_94_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_94/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_95_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="0" index="1" bw="14" slack="0"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="0" index="3" bw="4" slack="0"/>
<pin id="511" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_95/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_96_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="0"/>
<pin id="518" dir="0" index="1" bw="5" slack="0"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_96/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_107_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="0"/>
<pin id="526" dir="0" index="1" bw="6" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_107/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="p_0132_1_cast_cast_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1_cast_cast/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_Val2_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="0"/>
<pin id="536" dir="0" index="1" bw="8" slack="0"/>
<pin id="537" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_927_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="14" slack="0"/>
<pin id="543" dir="0" index="2" bw="5" slack="0"/>
<pin id="544" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_927/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_71_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="0"/>
<pin id="550" dir="0" index="1" bw="14" slack="0"/>
<pin id="551" dir="0" index="2" bw="4" slack="0"/>
<pin id="552" dir="0" index="3" bw="5" slack="0"/>
<pin id="553" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_71/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_928_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="14" slack="0"/>
<pin id="561" dir="0" index="2" bw="4" slack="0"/>
<pin id="562" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_928/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_929_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="14" slack="0"/>
<pin id="568" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_929/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_98_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_98/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_99_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="0"/>
<pin id="578" dir="0" index="1" bw="14" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="0" index="3" bw="4" slack="0"/>
<pin id="581" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_99/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_100_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="6" slack="0"/>
<pin id="588" dir="0" index="1" bw="5" slack="0"/>
<pin id="589" dir="0" index="2" bw="1" slack="0"/>
<pin id="590" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_100/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_255_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="0"/>
<pin id="596" dir="0" index="1" bw="6" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_255_1/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="p_0132_2_cast_cast_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="6" slack="0"/>
<pin id="602" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2_cast_cast/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="p_Val2_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="6" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="0"/>
<pin id="607" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_930_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="14" slack="0"/>
<pin id="613" dir="0" index="2" bw="5" slack="0"/>
<pin id="614" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_930/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_74_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="0"/>
<pin id="620" dir="0" index="1" bw="14" slack="0"/>
<pin id="621" dir="0" index="2" bw="4" slack="0"/>
<pin id="622" dir="0" index="3" bw="5" slack="0"/>
<pin id="623" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_74/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_931_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="14" slack="0"/>
<pin id="631" dir="0" index="2" bw="4" slack="0"/>
<pin id="632" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_931/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_932_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="14" slack="0"/>
<pin id="638" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_932/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_102_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_102/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_103_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="0"/>
<pin id="648" dir="0" index="1" bw="14" slack="0"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="0" index="3" bw="4" slack="0"/>
<pin id="651" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_103/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_104_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="6" slack="0"/>
<pin id="658" dir="0" index="1" bw="5" slack="0"/>
<pin id="659" dir="0" index="2" bw="1" slack="0"/>
<pin id="660" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_104/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_255_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="6" slack="0"/>
<pin id="666" dir="0" index="1" bw="6" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_255_2/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="p_0132_3_cast_cast_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="6" slack="0"/>
<pin id="672" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3_cast_cast/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="p_Val2_3_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="6" slack="0"/>
<pin id="676" dir="0" index="1" bw="8" slack="0"/>
<pin id="677" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_933_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="14" slack="0"/>
<pin id="683" dir="0" index="2" bw="5" slack="0"/>
<pin id="684" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_933/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_77_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="7" slack="0"/>
<pin id="690" dir="0" index="1" bw="14" slack="0"/>
<pin id="691" dir="0" index="2" bw="4" slack="0"/>
<pin id="692" dir="0" index="3" bw="5" slack="0"/>
<pin id="693" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_77/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_934_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="14" slack="0"/>
<pin id="701" dir="0" index="2" bw="4" slack="0"/>
<pin id="702" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_934/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_935_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="14" slack="0"/>
<pin id="708" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_935/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_109_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_109/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_110_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="5" slack="0"/>
<pin id="718" dir="0" index="1" bw="14" slack="0"/>
<pin id="719" dir="0" index="2" bw="1" slack="0"/>
<pin id="720" dir="0" index="3" bw="4" slack="0"/>
<pin id="721" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_110/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_111_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="6" slack="0"/>
<pin id="728" dir="0" index="1" bw="5" slack="0"/>
<pin id="729" dir="0" index="2" bw="1" slack="0"/>
<pin id="730" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_111/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_255_3_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="0"/>
<pin id="736" dir="0" index="1" bw="6" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_255_3/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="macRegisters_0_V_2_s_load_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="4"/>
<pin id="742" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_2_s/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="macRegisters_1_V_2_s_load_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="4"/>
<pin id="745" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_2_s/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="macRegisters_2_V_2_s_load_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="4"/>
<pin id="748" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_2_s/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="macRegisters_3_V_2_s_load_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="4"/>
<pin id="751" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_2_s/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_69_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="7" slack="1"/>
<pin id="754" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_69/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="qb_assign_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="1"/>
<pin id="757" dir="0" index="1" bw="1" slack="1"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/5 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_108_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_108/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="8" slack="0"/>
<pin id="766" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="macRegisters_0_V_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="7" slack="0"/>
<pin id="771" dir="0" index="1" bw="8" slack="0"/>
<pin id="772" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_72_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="7" slack="1"/>
<pin id="777" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="qb_assign_1_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="0" index="1" bw="1" slack="1"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_1/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_256_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_256_1/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp2_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="8" slack="0"/>
<pin id="789" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="792" class="1004" name="macRegisters_1_V_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="7" slack="0"/>
<pin id="794" dir="0" index="1" bw="8" slack="0"/>
<pin id="795" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_75_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="7" slack="1"/>
<pin id="800" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_75/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="qb_assign_1_2_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="1"/>
<pin id="803" dir="0" index="1" bw="1" slack="1"/>
<pin id="804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_2/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_256_2_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_256_2/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp3_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="8" slack="0"/>
<pin id="812" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="macRegisters_2_V_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="7" slack="0"/>
<pin id="817" dir="0" index="1" bw="8" slack="0"/>
<pin id="818" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_78_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="7" slack="1"/>
<pin id="823" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_78/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="qb_assign_1_3_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="0" index="1" bw="1" slack="1"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_3/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_256_3_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_256_3/5 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp4_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="8" slack="0"/>
<pin id="835" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="macRegisters_3_V_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="7" slack="0"/>
<pin id="840" dir="0" index="1" bw="8" slack="0"/>
<pin id="841" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="StgValue_129_store_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="0"/>
<pin id="846" dir="0" index="1" bw="8" slack="4"/>
<pin id="847" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="StgValue_130_store_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="0" index="1" bw="8" slack="4"/>
<pin id="852" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/5 "/>
</bind>
</comp>

<comp id="854" class="1004" name="StgValue_131_store_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="0"/>
<pin id="856" dir="0" index="1" bw="8" slack="4"/>
<pin id="857" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_131/5 "/>
</bind>
</comp>

<comp id="859" class="1004" name="StgValue_132_store_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="4"/>
<pin id="862" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/5 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_79_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="0" index="2" bw="1" slack="0"/>
<pin id="868" dir="0" index="3" bw="4" slack="0"/>
<pin id="869" dir="0" index="4" bw="1" slack="0"/>
<pin id="870" dir="0" index="5" bw="1" slack="0"/>
<pin id="871" dir="0" index="6" bw="1" slack="0"/>
<pin id="872" dir="0" index="7" bw="1" slack="0"/>
<pin id="873" dir="0" index="8" bw="4" slack="0"/>
<pin id="874" dir="0" index="9" bw="1" slack="0"/>
<pin id="875" dir="0" index="10" bw="1" slack="0"/>
<pin id="876" dir="0" index="11" bw="4" slack="0"/>
<pin id="877" dir="0" index="12" bw="1" slack="0"/>
<pin id="878" dir="0" index="13" bw="1" slack="0"/>
<pin id="879" dir="0" index="14" bw="1" slack="0"/>
<pin id="880" dir="0" index="15" bw="1" slack="0"/>
<pin id="881" dir="0" index="16" bw="1" slack="0"/>
<pin id="882" dir="0" index="17" bw="1" slack="0"/>
<pin id="883" dir="0" index="18" bw="1" slack="0"/>
<pin id="884" dir="0" index="19" bw="1" slack="0"/>
<pin id="885" dir="0" index="20" bw="1" slack="0"/>
<pin id="886" dir="0" index="21" bw="3" slack="0"/>
<pin id="887" dir="0" index="22" bw="1" slack="0"/>
<pin id="888" dir="0" index="23" bw="1" slack="0"/>
<pin id="889" dir="0" index="24" bw="1" slack="0"/>
<pin id="890" dir="0" index="25" bw="1" slack="0"/>
<pin id="891" dir="0" index="26" bw="1" slack="0"/>
<pin id="892" dir="0" index="27" bw="1" slack="0"/>
<pin id="893" dir="0" index="28" bw="1" slack="0"/>
<pin id="894" dir="0" index="29" bw="1" slack="0"/>
<pin id="895" dir="0" index="30" bw="6" slack="0"/>
<pin id="896" dir="0" index="31" bw="1" slack="0"/>
<pin id="897" dir="0" index="32" bw="1" slack="0"/>
<pin id="898" dir="0" index="33" bw="1" slack="0"/>
<pin id="899" dir="0" index="34" bw="1" slack="0"/>
<pin id="900" dir="0" index="35" bw="1" slack="0"/>
<pin id="901" dir="0" index="36" bw="1" slack="0"/>
<pin id="902" dir="0" index="37" bw="1" slack="0"/>
<pin id="903" dir="0" index="38" bw="1" slack="0"/>
<pin id="904" dir="0" index="39" bw="6" slack="0"/>
<pin id="905" dir="0" index="40" bw="1" slack="0"/>
<pin id="906" dir="0" index="41" bw="1" slack="0"/>
<pin id="907" dir="0" index="42" bw="1" slack="0"/>
<pin id="908" dir="0" index="43" bw="1" slack="0"/>
<pin id="909" dir="0" index="44" bw="1" slack="0"/>
<pin id="910" dir="0" index="45" bw="1" slack="0"/>
<pin id="911" dir="0" index="46" bw="1" slack="0"/>
<pin id="912" dir="0" index="47" bw="1" slack="0"/>
<pin id="913" dir="0" index="48" bw="1" slack="0"/>
<pin id="914" dir="0" index="49" bw="1" slack="0"/>
<pin id="915" dir="0" index="50" bw="1" slack="0"/>
<pin id="916" dir="0" index="51" bw="1" slack="0"/>
<pin id="917" dir="0" index="52" bw="4" slack="0"/>
<pin id="918" dir="0" index="53" bw="1" slack="0"/>
<pin id="919" dir="0" index="54" bw="1" slack="0"/>
<pin id="920" dir="0" index="55" bw="1" slack="0"/>
<pin id="921" dir="0" index="56" bw="1" slack="0"/>
<pin id="922" dir="0" index="57" bw="1" slack="0"/>
<pin id="923" dir="0" index="58" bw="4" slack="0"/>
<pin id="924" dir="0" index="59" bw="1" slack="0"/>
<pin id="925" dir="0" index="60" bw="1" slack="0"/>
<pin id="926" dir="0" index="61" bw="1" slack="0"/>
<pin id="927" dir="0" index="62" bw="1" slack="0"/>
<pin id="928" dir="0" index="63" bw="1" slack="0"/>
<pin id="929" dir="0" index="64" bw="4" slack="0"/>
<pin id="930" dir="0" index="65" bw="6" slack="3"/>
<pin id="931" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_79/5 "/>
</bind>
</comp>

<comp id="997" class="1004" name="p_Val2_7_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="0"/>
<pin id="999" dir="0" index="1" bw="8" slack="0"/>
<pin id="1000" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/5 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_80_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="0"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="0" index="2" bw="1" slack="0"/>
<pin id="1007" dir="0" index="3" bw="1" slack="0"/>
<pin id="1008" dir="0" index="4" bw="1" slack="0"/>
<pin id="1009" dir="0" index="5" bw="1" slack="0"/>
<pin id="1010" dir="0" index="6" bw="1" slack="0"/>
<pin id="1011" dir="0" index="7" bw="1" slack="0"/>
<pin id="1012" dir="0" index="8" bw="1" slack="0"/>
<pin id="1013" dir="0" index="9" bw="1" slack="0"/>
<pin id="1014" dir="0" index="10" bw="1" slack="0"/>
<pin id="1015" dir="0" index="11" bw="5" slack="0"/>
<pin id="1016" dir="0" index="12" bw="1" slack="0"/>
<pin id="1017" dir="0" index="13" bw="1" slack="0"/>
<pin id="1018" dir="0" index="14" bw="1" slack="0"/>
<pin id="1019" dir="0" index="15" bw="5" slack="0"/>
<pin id="1020" dir="0" index="16" bw="1" slack="0"/>
<pin id="1021" dir="0" index="17" bw="1" slack="0"/>
<pin id="1022" dir="0" index="18" bw="4" slack="0"/>
<pin id="1023" dir="0" index="19" bw="1" slack="0"/>
<pin id="1024" dir="0" index="20" bw="1" slack="0"/>
<pin id="1025" dir="0" index="21" bw="1" slack="0"/>
<pin id="1026" dir="0" index="22" bw="1" slack="0"/>
<pin id="1027" dir="0" index="23" bw="1" slack="0"/>
<pin id="1028" dir="0" index="24" bw="1" slack="0"/>
<pin id="1029" dir="0" index="25" bw="1" slack="0"/>
<pin id="1030" dir="0" index="26" bw="1" slack="0"/>
<pin id="1031" dir="0" index="27" bw="1" slack="0"/>
<pin id="1032" dir="0" index="28" bw="1" slack="0"/>
<pin id="1033" dir="0" index="29" bw="1" slack="0"/>
<pin id="1034" dir="0" index="30" bw="1" slack="0"/>
<pin id="1035" dir="0" index="31" bw="3" slack="0"/>
<pin id="1036" dir="0" index="32" bw="1" slack="0"/>
<pin id="1037" dir="0" index="33" bw="4" slack="0"/>
<pin id="1038" dir="0" index="34" bw="6" slack="0"/>
<pin id="1039" dir="0" index="35" bw="1" slack="0"/>
<pin id="1040" dir="0" index="36" bw="1" slack="0"/>
<pin id="1041" dir="0" index="37" bw="1" slack="0"/>
<pin id="1042" dir="0" index="38" bw="1" slack="0"/>
<pin id="1043" dir="0" index="39" bw="1" slack="0"/>
<pin id="1044" dir="0" index="40" bw="1" slack="0"/>
<pin id="1045" dir="0" index="41" bw="1" slack="0"/>
<pin id="1046" dir="0" index="42" bw="1" slack="0"/>
<pin id="1047" dir="0" index="43" bw="1" slack="0"/>
<pin id="1048" dir="0" index="44" bw="1" slack="0"/>
<pin id="1049" dir="0" index="45" bw="1" slack="0"/>
<pin id="1050" dir="0" index="46" bw="1" slack="0"/>
<pin id="1051" dir="0" index="47" bw="1" slack="0"/>
<pin id="1052" dir="0" index="48" bw="1" slack="0"/>
<pin id="1053" dir="0" index="49" bw="1" slack="0"/>
<pin id="1054" dir="0" index="50" bw="1" slack="0"/>
<pin id="1055" dir="0" index="51" bw="1" slack="0"/>
<pin id="1056" dir="0" index="52" bw="5" slack="0"/>
<pin id="1057" dir="0" index="53" bw="1" slack="0"/>
<pin id="1058" dir="0" index="54" bw="1" slack="0"/>
<pin id="1059" dir="0" index="55" bw="1" slack="0"/>
<pin id="1060" dir="0" index="56" bw="1" slack="0"/>
<pin id="1061" dir="0" index="57" bw="1" slack="0"/>
<pin id="1062" dir="0" index="58" bw="1" slack="0"/>
<pin id="1063" dir="0" index="59" bw="1" slack="0"/>
<pin id="1064" dir="0" index="60" bw="1" slack="0"/>
<pin id="1065" dir="0" index="61" bw="1" slack="0"/>
<pin id="1066" dir="0" index="62" bw="1" slack="0"/>
<pin id="1067" dir="0" index="63" bw="1" slack="0"/>
<pin id="1068" dir="0" index="64" bw="6" slack="0"/>
<pin id="1069" dir="0" index="65" bw="6" slack="3"/>
<pin id="1070" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_80/5 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="p_Val2_21_1_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="0"/>
<pin id="1138" dir="0" index="1" bw="8" slack="0"/>
<pin id="1139" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_21_1/5 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="tmp_81_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="8" slack="0"/>
<pin id="1144" dir="0" index="1" bw="3" slack="0"/>
<pin id="1145" dir="0" index="2" bw="1" slack="0"/>
<pin id="1146" dir="0" index="3" bw="1" slack="0"/>
<pin id="1147" dir="0" index="4" bw="1" slack="0"/>
<pin id="1148" dir="0" index="5" bw="1" slack="0"/>
<pin id="1149" dir="0" index="6" bw="1" slack="0"/>
<pin id="1150" dir="0" index="7" bw="1" slack="0"/>
<pin id="1151" dir="0" index="8" bw="1" slack="0"/>
<pin id="1152" dir="0" index="9" bw="4" slack="0"/>
<pin id="1153" dir="0" index="10" bw="1" slack="0"/>
<pin id="1154" dir="0" index="11" bw="1" slack="0"/>
<pin id="1155" dir="0" index="12" bw="5" slack="0"/>
<pin id="1156" dir="0" index="13" bw="4" slack="0"/>
<pin id="1157" dir="0" index="14" bw="1" slack="0"/>
<pin id="1158" dir="0" index="15" bw="1" slack="0"/>
<pin id="1159" dir="0" index="16" bw="1" slack="0"/>
<pin id="1160" dir="0" index="17" bw="1" slack="0"/>
<pin id="1161" dir="0" index="18" bw="1" slack="0"/>
<pin id="1162" dir="0" index="19" bw="1" slack="0"/>
<pin id="1163" dir="0" index="20" bw="1" slack="0"/>
<pin id="1164" dir="0" index="21" bw="1" slack="0"/>
<pin id="1165" dir="0" index="22" bw="1" slack="0"/>
<pin id="1166" dir="0" index="23" bw="1" slack="0"/>
<pin id="1167" dir="0" index="24" bw="1" slack="0"/>
<pin id="1168" dir="0" index="25" bw="3" slack="0"/>
<pin id="1169" dir="0" index="26" bw="1" slack="0"/>
<pin id="1170" dir="0" index="27" bw="1" slack="0"/>
<pin id="1171" dir="0" index="28" bw="3" slack="0"/>
<pin id="1172" dir="0" index="29" bw="1" slack="0"/>
<pin id="1173" dir="0" index="30" bw="1" slack="0"/>
<pin id="1174" dir="0" index="31" bw="5" slack="0"/>
<pin id="1175" dir="0" index="32" bw="1" slack="0"/>
<pin id="1176" dir="0" index="33" bw="1" slack="0"/>
<pin id="1177" dir="0" index="34" bw="1" slack="0"/>
<pin id="1178" dir="0" index="35" bw="1" slack="0"/>
<pin id="1179" dir="0" index="36" bw="1" slack="0"/>
<pin id="1180" dir="0" index="37" bw="1" slack="0"/>
<pin id="1181" dir="0" index="38" bw="1" slack="0"/>
<pin id="1182" dir="0" index="39" bw="1" slack="0"/>
<pin id="1183" dir="0" index="40" bw="1" slack="0"/>
<pin id="1184" dir="0" index="41" bw="1" slack="0"/>
<pin id="1185" dir="0" index="42" bw="1" slack="0"/>
<pin id="1186" dir="0" index="43" bw="1" slack="0"/>
<pin id="1187" dir="0" index="44" bw="1" slack="0"/>
<pin id="1188" dir="0" index="45" bw="1" slack="0"/>
<pin id="1189" dir="0" index="46" bw="3" slack="0"/>
<pin id="1190" dir="0" index="47" bw="1" slack="0"/>
<pin id="1191" dir="0" index="48" bw="1" slack="0"/>
<pin id="1192" dir="0" index="49" bw="1" slack="0"/>
<pin id="1193" dir="0" index="50" bw="1" slack="0"/>
<pin id="1194" dir="0" index="51" bw="1" slack="0"/>
<pin id="1195" dir="0" index="52" bw="1" slack="0"/>
<pin id="1196" dir="0" index="53" bw="1" slack="0"/>
<pin id="1197" dir="0" index="54" bw="6" slack="0"/>
<pin id="1198" dir="0" index="55" bw="1" slack="0"/>
<pin id="1199" dir="0" index="56" bw="1" slack="0"/>
<pin id="1200" dir="0" index="57" bw="1" slack="0"/>
<pin id="1201" dir="0" index="58" bw="1" slack="0"/>
<pin id="1202" dir="0" index="59" bw="1" slack="0"/>
<pin id="1203" dir="0" index="60" bw="1" slack="0"/>
<pin id="1204" dir="0" index="61" bw="1" slack="0"/>
<pin id="1205" dir="0" index="62" bw="1" slack="0"/>
<pin id="1206" dir="0" index="63" bw="1" slack="0"/>
<pin id="1207" dir="0" index="64" bw="1" slack="0"/>
<pin id="1208" dir="0" index="65" bw="6" slack="3"/>
<pin id="1209" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_81/5 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="p_Val2_21_2_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="8" slack="0"/>
<pin id="1277" dir="0" index="1" bw="8" slack="0"/>
<pin id="1278" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_21_2/5 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="tmp_82_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="8" slack="0"/>
<pin id="1283" dir="0" index="1" bw="1" slack="0"/>
<pin id="1284" dir="0" index="2" bw="1" slack="0"/>
<pin id="1285" dir="0" index="3" bw="1" slack="0"/>
<pin id="1286" dir="0" index="4" bw="1" slack="0"/>
<pin id="1287" dir="0" index="5" bw="1" slack="0"/>
<pin id="1288" dir="0" index="6" bw="5" slack="0"/>
<pin id="1289" dir="0" index="7" bw="1" slack="0"/>
<pin id="1290" dir="0" index="8" bw="1" slack="0"/>
<pin id="1291" dir="0" index="9" bw="1" slack="0"/>
<pin id="1292" dir="0" index="10" bw="1" slack="0"/>
<pin id="1293" dir="0" index="11" bw="2" slack="0"/>
<pin id="1294" dir="0" index="12" bw="1" slack="0"/>
<pin id="1295" dir="0" index="13" bw="1" slack="0"/>
<pin id="1296" dir="0" index="14" bw="6" slack="0"/>
<pin id="1297" dir="0" index="15" bw="1" slack="0"/>
<pin id="1298" dir="0" index="16" bw="1" slack="0"/>
<pin id="1299" dir="0" index="17" bw="1" slack="0"/>
<pin id="1300" dir="0" index="18" bw="1" slack="0"/>
<pin id="1301" dir="0" index="19" bw="1" slack="0"/>
<pin id="1302" dir="0" index="20" bw="1" slack="0"/>
<pin id="1303" dir="0" index="21" bw="1" slack="0"/>
<pin id="1304" dir="0" index="22" bw="1" slack="0"/>
<pin id="1305" dir="0" index="23" bw="1" slack="0"/>
<pin id="1306" dir="0" index="24" bw="5" slack="0"/>
<pin id="1307" dir="0" index="25" bw="1" slack="0"/>
<pin id="1308" dir="0" index="26" bw="1" slack="0"/>
<pin id="1309" dir="0" index="27" bw="1" slack="0"/>
<pin id="1310" dir="0" index="28" bw="3" slack="0"/>
<pin id="1311" dir="0" index="29" bw="1" slack="0"/>
<pin id="1312" dir="0" index="30" bw="1" slack="0"/>
<pin id="1313" dir="0" index="31" bw="1" slack="0"/>
<pin id="1314" dir="0" index="32" bw="1" slack="0"/>
<pin id="1315" dir="0" index="33" bw="1" slack="0"/>
<pin id="1316" dir="0" index="34" bw="1" slack="0"/>
<pin id="1317" dir="0" index="35" bw="1" slack="0"/>
<pin id="1318" dir="0" index="36" bw="1" slack="0"/>
<pin id="1319" dir="0" index="37" bw="1" slack="0"/>
<pin id="1320" dir="0" index="38" bw="1" slack="0"/>
<pin id="1321" dir="0" index="39" bw="5" slack="0"/>
<pin id="1322" dir="0" index="40" bw="1" slack="0"/>
<pin id="1323" dir="0" index="41" bw="1" slack="0"/>
<pin id="1324" dir="0" index="42" bw="1" slack="0"/>
<pin id="1325" dir="0" index="43" bw="1" slack="0"/>
<pin id="1326" dir="0" index="44" bw="1" slack="0"/>
<pin id="1327" dir="0" index="45" bw="4" slack="0"/>
<pin id="1328" dir="0" index="46" bw="1" slack="0"/>
<pin id="1329" dir="0" index="47" bw="1" slack="0"/>
<pin id="1330" dir="0" index="48" bw="1" slack="0"/>
<pin id="1331" dir="0" index="49" bw="1" slack="0"/>
<pin id="1332" dir="0" index="50" bw="1" slack="0"/>
<pin id="1333" dir="0" index="51" bw="1" slack="0"/>
<pin id="1334" dir="0" index="52" bw="3" slack="0"/>
<pin id="1335" dir="0" index="53" bw="1" slack="0"/>
<pin id="1336" dir="0" index="54" bw="2" slack="0"/>
<pin id="1337" dir="0" index="55" bw="1" slack="0"/>
<pin id="1338" dir="0" index="56" bw="3" slack="0"/>
<pin id="1339" dir="0" index="57" bw="1" slack="0"/>
<pin id="1340" dir="0" index="58" bw="1" slack="0"/>
<pin id="1341" dir="0" index="59" bw="1" slack="0"/>
<pin id="1342" dir="0" index="60" bw="1" slack="0"/>
<pin id="1343" dir="0" index="61" bw="1" slack="0"/>
<pin id="1344" dir="0" index="62" bw="1" slack="0"/>
<pin id="1345" dir="0" index="63" bw="1" slack="0"/>
<pin id="1346" dir="0" index="64" bw="1" slack="0"/>
<pin id="1347" dir="0" index="65" bw="6" slack="3"/>
<pin id="1348" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_82/5 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="p_Val2_21_3_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="8" slack="0"/>
<pin id="1416" dir="0" index="1" bw="8" slack="0"/>
<pin id="1417" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_21_3/5 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="tmp_V_409_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="32" slack="0"/>
<pin id="1422" dir="0" index="1" bw="8" slack="1"/>
<pin id="1423" dir="0" index="2" bw="8" slack="1"/>
<pin id="1424" dir="0" index="3" bw="8" slack="1"/>
<pin id="1425" dir="0" index="4" bw="8" slack="1"/>
<pin id="1426" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_409/6 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="macRegisters_0_V_2_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="8" slack="0"/>
<pin id="1431" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_2 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="macRegisters_1_V_2_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="8" slack="0"/>
<pin id="1438" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_2 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="macRegisters_2_V_2_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="8" slack="0"/>
<pin id="1445" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_2 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="macRegisters_3_V_2_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="8" slack="0"/>
<pin id="1452" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_2 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="exitcond_flatten6_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="1" slack="1"/>
<pin id="1459" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten6 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="indvar_flatten_next6_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="21" slack="0"/>
<pin id="1463" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next6 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="nm_t_mid2_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="6" slack="3"/>
<pin id="1468" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="nm_mid2_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="7" slack="0"/>
<pin id="1476" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="tmp_92_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="14" slack="1"/>
<pin id="1481" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="tmp_112_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="3"/>
<pin id="1486" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_112 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="sf_1_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="9" slack="0"/>
<pin id="1490" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="indvar_flatten_next_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="16" slack="0"/>
<pin id="1495" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1498" class="1005" name="weights17_m_weights_4_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="14" slack="1"/>
<pin id="1500" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights17_m_weights_4 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="weights17_m_weights_6_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="14" slack="1"/>
<pin id="1505" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights17_m_weights_6 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="weights17_m_weights_8_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="14" slack="1"/>
<pin id="1510" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights17_m_weights_8 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="weights17_m_weights_10_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="14" slack="1"/>
<pin id="1515" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights17_m_weights_10 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="tmp_68_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="7" slack="1"/>
<pin id="1520" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="tmp_925_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="1" slack="1"/>
<pin id="1525" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_925 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="tmp_107_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="1" slack="1"/>
<pin id="1530" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_107 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="tmp_71_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="7" slack="1"/>
<pin id="1535" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="1538" class="1005" name="tmp_928_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="1" slack="1"/>
<pin id="1540" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_928 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="tmp_255_1_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="1" slack="1"/>
<pin id="1545" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_255_1 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="tmp_74_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="7" slack="1"/>
<pin id="1550" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="1553" class="1005" name="tmp_931_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="1" slack="1"/>
<pin id="1555" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_931 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="tmp_255_2_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="1" slack="1"/>
<pin id="1560" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_255_2 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="tmp_77_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="7" slack="1"/>
<pin id="1565" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="tmp_934_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="1" slack="1"/>
<pin id="1570" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_934 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="tmp_255_3_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="1" slack="1"/>
<pin id="1575" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_255_3 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="p_Val2_7_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="8" slack="1"/>
<pin id="1580" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="p_Val2_21_1_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="8" slack="1"/>
<pin id="1585" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_21_1 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="p_Val2_21_2_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="8" slack="1"/>
<pin id="1590" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_21_2 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="p_Val2_21_3_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="8" slack="1"/>
<pin id="1595" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_21_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="62" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="136" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="60" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="60" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="60" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="60" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="26" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="247" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="36" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="26" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="225" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="38" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="40" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="225" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="236" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="42" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="247" pin="4"/><net_sink comp="315" pin=2"/></net>

<net id="328"><net_src comp="309" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="289" pin="3"/><net_sink comp="323" pin=2"/></net>

<net id="336"><net_src comp="309" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="46" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="285" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="309" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="48" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="258" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="50" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="339" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="52" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="315" pin="3"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="351" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="309" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="34" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="258" pin="4"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="357" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="36" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="26" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="394"><net_src comp="351" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="381" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="323" pin="3"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="351" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="377" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="331" pin="3"/><net_sink comp="397" pin=2"/></net>

<net id="410"><net_src comp="351" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="357" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="315" pin="3"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="369" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="389" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="369" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="54" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="369" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="56" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="236" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="58" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="309" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="58" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="435" pin="2"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="449" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="459"><net_src comp="156" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="176" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="456" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="64" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="464" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="66" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="484"><net_src comp="68" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="464" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="70" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="487"><net_src comp="66" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="493"><net_src comp="64" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="464" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="72" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="464" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="470" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="74" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="464" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="12" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="76" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="521"><net_src comp="78" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="506" pin="4"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="500" pin="2"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="46" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="189" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="456" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="64" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="534" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="66" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="554"><net_src comp="68" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="534" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="70" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="557"><net_src comp="66" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="563"><net_src comp="64" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="534" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="72" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="534" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="566" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="540" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="582"><net_src comp="74" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="534" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="12" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="76" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="591"><net_src comp="78" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="576" pin="4"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="570" pin="2"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="586" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="46" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="202" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="456" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="615"><net_src comp="64" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="604" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="66" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="624"><net_src comp="68" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="604" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="70" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="66" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="633"><net_src comp="64" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="604" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="72" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="604" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="636" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="610" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="652"><net_src comp="74" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="604" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="654"><net_src comp="12" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="655"><net_src comp="76" pin="0"/><net_sink comp="646" pin=3"/></net>

<net id="661"><net_src comp="78" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="646" pin="4"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="640" pin="2"/><net_sink comp="656" pin=2"/></net>

<net id="668"><net_src comp="656" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="46" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="215" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="670" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="456" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="685"><net_src comp="64" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="674" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="66" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="694"><net_src comp="68" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="674" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="70" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="697"><net_src comp="66" pin="0"/><net_sink comp="688" pin=3"/></net>

<net id="703"><net_src comp="64" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="674" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="72" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="709"><net_src comp="674" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="680" pin="3"/><net_sink comp="710" pin=1"/></net>

<net id="722"><net_src comp="74" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="674" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="12" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="725"><net_src comp="76" pin="0"/><net_sink comp="716" pin=3"/></net>

<net id="731"><net_src comp="78" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="716" pin="4"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="710" pin="2"/><net_sink comp="726" pin=2"/></net>

<net id="738"><net_src comp="726" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="46" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="762"><net_src comp="755" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="759" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="740" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="752" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="763" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="785"><net_src comp="778" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="790"><net_src comp="782" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="743" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="775" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="786" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="808"><net_src comp="801" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="813"><net_src comp="805" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="746" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="819"><net_src comp="798" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="809" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="831"><net_src comp="824" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="836"><net_src comp="828" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="749" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="821" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="832" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="838" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="853"><net_src comp="815" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="858"><net_src comp="792" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="863"><net_src comp="769" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="932"><net_src comp="80" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="933"><net_src comp="26" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="934"><net_src comp="26" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="935"><net_src comp="82" pin="0"/><net_sink comp="864" pin=3"/></net>

<net id="936"><net_src comp="26" pin="0"/><net_sink comp="864" pin=4"/></net>

<net id="937"><net_src comp="26" pin="0"/><net_sink comp="864" pin=5"/></net>

<net id="938"><net_src comp="26" pin="0"/><net_sink comp="864" pin=6"/></net>

<net id="939"><net_src comp="26" pin="0"/><net_sink comp="864" pin=7"/></net>

<net id="940"><net_src comp="84" pin="0"/><net_sink comp="864" pin=8"/></net>

<net id="941"><net_src comp="26" pin="0"/><net_sink comp="864" pin=9"/></net>

<net id="942"><net_src comp="26" pin="0"/><net_sink comp="864" pin=10"/></net>

<net id="943"><net_src comp="86" pin="0"/><net_sink comp="864" pin=11"/></net>

<net id="944"><net_src comp="26" pin="0"/><net_sink comp="864" pin=12"/></net>

<net id="945"><net_src comp="26" pin="0"/><net_sink comp="864" pin=13"/></net>

<net id="946"><net_src comp="26" pin="0"/><net_sink comp="864" pin=14"/></net>

<net id="947"><net_src comp="26" pin="0"/><net_sink comp="864" pin=15"/></net>

<net id="948"><net_src comp="26" pin="0"/><net_sink comp="864" pin=16"/></net>

<net id="949"><net_src comp="26" pin="0"/><net_sink comp="864" pin=17"/></net>

<net id="950"><net_src comp="26" pin="0"/><net_sink comp="864" pin=18"/></net>

<net id="951"><net_src comp="88" pin="0"/><net_sink comp="864" pin=19"/></net>

<net id="952"><net_src comp="26" pin="0"/><net_sink comp="864" pin=20"/></net>

<net id="953"><net_src comp="90" pin="0"/><net_sink comp="864" pin=21"/></net>

<net id="954"><net_src comp="26" pin="0"/><net_sink comp="864" pin=22"/></net>

<net id="955"><net_src comp="26" pin="0"/><net_sink comp="864" pin=23"/></net>

<net id="956"><net_src comp="26" pin="0"/><net_sink comp="864" pin=24"/></net>

<net id="957"><net_src comp="26" pin="0"/><net_sink comp="864" pin=25"/></net>

<net id="958"><net_src comp="26" pin="0"/><net_sink comp="864" pin=26"/></net>

<net id="959"><net_src comp="26" pin="0"/><net_sink comp="864" pin=27"/></net>

<net id="960"><net_src comp="26" pin="0"/><net_sink comp="864" pin=28"/></net>

<net id="961"><net_src comp="26" pin="0"/><net_sink comp="864" pin=29"/></net>

<net id="962"><net_src comp="92" pin="0"/><net_sink comp="864" pin=30"/></net>

<net id="963"><net_src comp="26" pin="0"/><net_sink comp="864" pin=31"/></net>

<net id="964"><net_src comp="26" pin="0"/><net_sink comp="864" pin=32"/></net>

<net id="965"><net_src comp="26" pin="0"/><net_sink comp="864" pin=33"/></net>

<net id="966"><net_src comp="26" pin="0"/><net_sink comp="864" pin=34"/></net>

<net id="967"><net_src comp="26" pin="0"/><net_sink comp="864" pin=35"/></net>

<net id="968"><net_src comp="26" pin="0"/><net_sink comp="864" pin=36"/></net>

<net id="969"><net_src comp="26" pin="0"/><net_sink comp="864" pin=37"/></net>

<net id="970"><net_src comp="26" pin="0"/><net_sink comp="864" pin=38"/></net>

<net id="971"><net_src comp="94" pin="0"/><net_sink comp="864" pin=39"/></net>

<net id="972"><net_src comp="26" pin="0"/><net_sink comp="864" pin=40"/></net>

<net id="973"><net_src comp="26" pin="0"/><net_sink comp="864" pin=41"/></net>

<net id="974"><net_src comp="26" pin="0"/><net_sink comp="864" pin=42"/></net>

<net id="975"><net_src comp="96" pin="0"/><net_sink comp="864" pin=43"/></net>

<net id="976"><net_src comp="26" pin="0"/><net_sink comp="864" pin=44"/></net>

<net id="977"><net_src comp="26" pin="0"/><net_sink comp="864" pin=45"/></net>

<net id="978"><net_src comp="26" pin="0"/><net_sink comp="864" pin=46"/></net>

<net id="979"><net_src comp="26" pin="0"/><net_sink comp="864" pin=47"/></net>

<net id="980"><net_src comp="26" pin="0"/><net_sink comp="864" pin=48"/></net>

<net id="981"><net_src comp="88" pin="0"/><net_sink comp="864" pin=49"/></net>

<net id="982"><net_src comp="26" pin="0"/><net_sink comp="864" pin=50"/></net>

<net id="983"><net_src comp="26" pin="0"/><net_sink comp="864" pin=51"/></net>

<net id="984"><net_src comp="82" pin="0"/><net_sink comp="864" pin=52"/></net>

<net id="985"><net_src comp="26" pin="0"/><net_sink comp="864" pin=53"/></net>

<net id="986"><net_src comp="88" pin="0"/><net_sink comp="864" pin=54"/></net>

<net id="987"><net_src comp="26" pin="0"/><net_sink comp="864" pin=55"/></net>

<net id="988"><net_src comp="26" pin="0"/><net_sink comp="864" pin=56"/></net>

<net id="989"><net_src comp="26" pin="0"/><net_sink comp="864" pin=57"/></net>

<net id="990"><net_src comp="82" pin="0"/><net_sink comp="864" pin=58"/></net>

<net id="991"><net_src comp="26" pin="0"/><net_sink comp="864" pin=59"/></net>

<net id="992"><net_src comp="26" pin="0"/><net_sink comp="864" pin=60"/></net>

<net id="993"><net_src comp="26" pin="0"/><net_sink comp="864" pin=61"/></net>

<net id="994"><net_src comp="26" pin="0"/><net_sink comp="864" pin=62"/></net>

<net id="995"><net_src comp="26" pin="0"/><net_sink comp="864" pin=63"/></net>

<net id="996"><net_src comp="84" pin="0"/><net_sink comp="864" pin=64"/></net>

<net id="1001"><net_src comp="769" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="864" pin="66"/><net_sink comp="997" pin=1"/></net>

<net id="1071"><net_src comp="80" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1072"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1073"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=2"/></net>

<net id="1074"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=3"/></net>

<net id="1075"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=4"/></net>

<net id="1076"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=5"/></net>

<net id="1077"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=6"/></net>

<net id="1078"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=7"/></net>

<net id="1079"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=8"/></net>

<net id="1080"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=9"/></net>

<net id="1081"><net_src comp="96" pin="0"/><net_sink comp="1003" pin=10"/></net>

<net id="1082"><net_src comp="98" pin="0"/><net_sink comp="1003" pin=11"/></net>

<net id="1083"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=12"/></net>

<net id="1084"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=13"/></net>

<net id="1085"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=14"/></net>

<net id="1086"><net_src comp="100" pin="0"/><net_sink comp="1003" pin=15"/></net>

<net id="1087"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=16"/></net>

<net id="1088"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=17"/></net>

<net id="1089"><net_src comp="102" pin="0"/><net_sink comp="1003" pin=18"/></net>

<net id="1090"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=19"/></net>

<net id="1091"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=20"/></net>

<net id="1092"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=21"/></net>

<net id="1093"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=22"/></net>

<net id="1094"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=23"/></net>

<net id="1095"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=24"/></net>

<net id="1096"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=25"/></net>

<net id="1097"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=26"/></net>

<net id="1098"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=27"/></net>

<net id="1099"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=28"/></net>

<net id="1100"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=29"/></net>

<net id="1101"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=30"/></net>

<net id="1102"><net_src comp="90" pin="0"/><net_sink comp="1003" pin=31"/></net>

<net id="1103"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=32"/></net>

<net id="1104"><net_src comp="102" pin="0"/><net_sink comp="1003" pin=33"/></net>

<net id="1105"><net_src comp="92" pin="0"/><net_sink comp="1003" pin=34"/></net>

<net id="1106"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=35"/></net>

<net id="1107"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=36"/></net>

<net id="1108"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=37"/></net>

<net id="1109"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=38"/></net>

<net id="1110"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=39"/></net>

<net id="1111"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=40"/></net>

<net id="1112"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=41"/></net>

<net id="1113"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=42"/></net>

<net id="1114"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=43"/></net>

<net id="1115"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=44"/></net>

<net id="1116"><net_src comp="88" pin="0"/><net_sink comp="1003" pin=45"/></net>

<net id="1117"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=46"/></net>

<net id="1118"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=47"/></net>

<net id="1119"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=48"/></net>

<net id="1120"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=49"/></net>

<net id="1121"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=50"/></net>

<net id="1122"><net_src comp="96" pin="0"/><net_sink comp="1003" pin=51"/></net>

<net id="1123"><net_src comp="104" pin="0"/><net_sink comp="1003" pin=52"/></net>

<net id="1124"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=53"/></net>

<net id="1125"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=54"/></net>

<net id="1126"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=55"/></net>

<net id="1127"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=56"/></net>

<net id="1128"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=57"/></net>

<net id="1129"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=58"/></net>

<net id="1130"><net_src comp="96" pin="0"/><net_sink comp="1003" pin=59"/></net>

<net id="1131"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=60"/></net>

<net id="1132"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=61"/></net>

<net id="1133"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=62"/></net>

<net id="1134"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=63"/></net>

<net id="1135"><net_src comp="106" pin="0"/><net_sink comp="1003" pin=64"/></net>

<net id="1140"><net_src comp="792" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="1003" pin="66"/><net_sink comp="1136" pin=1"/></net>

<net id="1210"><net_src comp="80" pin="0"/><net_sink comp="1142" pin=0"/></net>

<net id="1211"><net_src comp="108" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1212"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=2"/></net>

<net id="1213"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=3"/></net>

<net id="1214"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=4"/></net>

<net id="1215"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=5"/></net>

<net id="1216"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=6"/></net>

<net id="1217"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=7"/></net>

<net id="1218"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=8"/></net>

<net id="1219"><net_src comp="102" pin="0"/><net_sink comp="1142" pin=9"/></net>

<net id="1220"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=10"/></net>

<net id="1221"><net_src comp="88" pin="0"/><net_sink comp="1142" pin=11"/></net>

<net id="1222"><net_src comp="98" pin="0"/><net_sink comp="1142" pin=12"/></net>

<net id="1223"><net_src comp="102" pin="0"/><net_sink comp="1142" pin=13"/></net>

<net id="1224"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=14"/></net>

<net id="1225"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=15"/></net>

<net id="1226"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=16"/></net>

<net id="1227"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=17"/></net>

<net id="1228"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=18"/></net>

<net id="1229"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=19"/></net>

<net id="1230"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=20"/></net>

<net id="1231"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=21"/></net>

<net id="1232"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=22"/></net>

<net id="1233"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=23"/></net>

<net id="1234"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=24"/></net>

<net id="1235"><net_src comp="90" pin="0"/><net_sink comp="1142" pin=25"/></net>

<net id="1236"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=26"/></net>

<net id="1237"><net_src comp="88" pin="0"/><net_sink comp="1142" pin=27"/></net>

<net id="1238"><net_src comp="110" pin="0"/><net_sink comp="1142" pin=28"/></net>

<net id="1239"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=29"/></net>

<net id="1240"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=30"/></net>

<net id="1241"><net_src comp="112" pin="0"/><net_sink comp="1142" pin=31"/></net>

<net id="1242"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=32"/></net>

<net id="1243"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=33"/></net>

<net id="1244"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=34"/></net>

<net id="1245"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=35"/></net>

<net id="1246"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=36"/></net>

<net id="1247"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=37"/></net>

<net id="1248"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=38"/></net>

<net id="1249"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=39"/></net>

<net id="1250"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=40"/></net>

<net id="1251"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=41"/></net>

<net id="1252"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=42"/></net>

<net id="1253"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=43"/></net>

<net id="1254"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=44"/></net>

<net id="1255"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=45"/></net>

<net id="1256"><net_src comp="90" pin="0"/><net_sink comp="1142" pin=46"/></net>

<net id="1257"><net_src comp="96" pin="0"/><net_sink comp="1142" pin=47"/></net>

<net id="1258"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=48"/></net>

<net id="1259"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=49"/></net>

<net id="1260"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=50"/></net>

<net id="1261"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=51"/></net>

<net id="1262"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=52"/></net>

<net id="1263"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=53"/></net>

<net id="1264"><net_src comp="106" pin="0"/><net_sink comp="1142" pin=54"/></net>

<net id="1265"><net_src comp="96" pin="0"/><net_sink comp="1142" pin=55"/></net>

<net id="1266"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=56"/></net>

<net id="1267"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=57"/></net>

<net id="1268"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=58"/></net>

<net id="1269"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=59"/></net>

<net id="1270"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=60"/></net>

<net id="1271"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=61"/></net>

<net id="1272"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=62"/></net>

<net id="1273"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=63"/></net>

<net id="1274"><net_src comp="26" pin="0"/><net_sink comp="1142" pin=64"/></net>

<net id="1279"><net_src comp="815" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1280"><net_src comp="1142" pin="66"/><net_sink comp="1275" pin=1"/></net>

<net id="1349"><net_src comp="80" pin="0"/><net_sink comp="1281" pin=0"/></net>

<net id="1350"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=1"/></net>

<net id="1351"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=2"/></net>

<net id="1352"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=3"/></net>

<net id="1353"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=4"/></net>

<net id="1354"><net_src comp="88" pin="0"/><net_sink comp="1281" pin=5"/></net>

<net id="1355"><net_src comp="114" pin="0"/><net_sink comp="1281" pin=6"/></net>

<net id="1356"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=7"/></net>

<net id="1357"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=8"/></net>

<net id="1358"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=9"/></net>

<net id="1359"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=10"/></net>

<net id="1360"><net_src comp="116" pin="0"/><net_sink comp="1281" pin=11"/></net>

<net id="1361"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=12"/></net>

<net id="1362"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=13"/></net>

<net id="1363"><net_src comp="106" pin="0"/><net_sink comp="1281" pin=14"/></net>

<net id="1364"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=15"/></net>

<net id="1365"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=16"/></net>

<net id="1366"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=17"/></net>

<net id="1367"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=18"/></net>

<net id="1368"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=19"/></net>

<net id="1369"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=20"/></net>

<net id="1370"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=21"/></net>

<net id="1371"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=22"/></net>

<net id="1372"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=23"/></net>

<net id="1373"><net_src comp="104" pin="0"/><net_sink comp="1281" pin=24"/></net>

<net id="1374"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=25"/></net>

<net id="1375"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=26"/></net>

<net id="1376"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=27"/></net>

<net id="1377"><net_src comp="90" pin="0"/><net_sink comp="1281" pin=28"/></net>

<net id="1378"><net_src comp="96" pin="0"/><net_sink comp="1281" pin=29"/></net>

<net id="1379"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=30"/></net>

<net id="1380"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=31"/></net>

<net id="1381"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=32"/></net>

<net id="1382"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=33"/></net>

<net id="1383"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=34"/></net>

<net id="1384"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=35"/></net>

<net id="1385"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=36"/></net>

<net id="1386"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=37"/></net>

<net id="1387"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=38"/></net>

<net id="1388"><net_src comp="100" pin="0"/><net_sink comp="1281" pin=39"/></net>

<net id="1389"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=40"/></net>

<net id="1390"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=41"/></net>

<net id="1391"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=42"/></net>

<net id="1392"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=43"/></net>

<net id="1393"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=44"/></net>

<net id="1394"><net_src comp="118" pin="0"/><net_sink comp="1281" pin=45"/></net>

<net id="1395"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=46"/></net>

<net id="1396"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=47"/></net>

<net id="1397"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=48"/></net>

<net id="1398"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=49"/></net>

<net id="1399"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=50"/></net>

<net id="1400"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=51"/></net>

<net id="1401"><net_src comp="110" pin="0"/><net_sink comp="1281" pin=52"/></net>

<net id="1402"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=53"/></net>

<net id="1403"><net_src comp="116" pin="0"/><net_sink comp="1281" pin=54"/></net>

<net id="1404"><net_src comp="96" pin="0"/><net_sink comp="1281" pin=55"/></net>

<net id="1405"><net_src comp="110" pin="0"/><net_sink comp="1281" pin=56"/></net>

<net id="1406"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=57"/></net>

<net id="1407"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=58"/></net>

<net id="1408"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=59"/></net>

<net id="1409"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=60"/></net>

<net id="1410"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=61"/></net>

<net id="1411"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=62"/></net>

<net id="1412"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=63"/></net>

<net id="1413"><net_src comp="26" pin="0"/><net_sink comp="1281" pin=64"/></net>

<net id="1418"><net_src comp="838" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1419"><net_src comp="1281" pin="66"/><net_sink comp="1414" pin=1"/></net>

<net id="1427"><net_src comp="134" pin="0"/><net_sink comp="1420" pin=0"/></net>

<net id="1428"><net_src comp="1420" pin="5"/><net_sink comp="162" pin=2"/></net>

<net id="1432"><net_src comp="140" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="1434"><net_src comp="1429" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1435"><net_src comp="1429" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1439"><net_src comp="144" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1441"><net_src comp="1436" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1442"><net_src comp="1436" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1446"><net_src comp="148" pin="1"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1448"><net_src comp="1443" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1449"><net_src comp="1443" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1453"><net_src comp="152" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="1455"><net_src comp="1450" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1456"><net_src comp="1450" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="1460"><net_src comp="297" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1464"><net_src comp="303" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1469"><net_src comp="397" pin="3"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="864" pin=65"/></net>

<net id="1471"><net_src comp="1466" pin="1"/><net_sink comp="1003" pin=65"/></net>

<net id="1472"><net_src comp="1466" pin="1"/><net_sink comp="1142" pin=65"/></net>

<net id="1473"><net_src comp="1466" pin="1"/><net_sink comp="1281" pin=65"/></net>

<net id="1477"><net_src comp="405" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1482"><net_src comp="417" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1487"><net_src comp="423" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1491"><net_src comp="429" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1496"><net_src comp="441" pin="3"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1501"><net_src comp="169" pin="3"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1506"><net_src comp="182" pin="3"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="1511"><net_src comp="195" pin="3"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1516"><net_src comp="208" pin="3"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1521"><net_src comp="478" pin="4"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1526"><net_src comp="488" pin="3"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1531"><net_src comp="524" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1536"><net_src comp="548" pin="4"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1541"><net_src comp="558" pin="3"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1546"><net_src comp="594" pin="2"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1551"><net_src comp="618" pin="4"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1556"><net_src comp="628" pin="3"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1561"><net_src comp="664" pin="2"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1566"><net_src comp="688" pin="4"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1571"><net_src comp="698" pin="3"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1576"><net_src comp="734" pin="2"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1581"><net_src comp="997" pin="2"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="1420" pin=4"/></net>

<net id="1586"><net_src comp="1136" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="1420" pin=3"/></net>

<net id="1591"><net_src comp="1275" pin="2"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="1420" pin=2"/></net>

<net id="1596"><net_src comp="1414" pin="2"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="1420" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
	Port: weights17_m_weights_3 | {}
	Port: weights17_m_weights_2 | {}
	Port: weights17_m_weights_1 | {}
	Port: weights17_m_weights_s | {}
 - Input state : 
	Port: Conv1DMac_new420 : in_V_V | {4 }
	Port: Conv1DMac_new420 : weights17_m_weights_3 | {3 4 }
	Port: Conv1DMac_new420 : weights17_m_weights_2 | {3 4 }
	Port: Conv1DMac_new420 : weights17_m_weights_1 | {3 4 }
	Port: Conv1DMac_new420 : weights17_m_weights_s | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		tmp : 1
		tmp_s : 2
		exitcond_flatten6 : 1
		indvar_flatten_next6 : 1
		StgValue_27 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_107_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_882 : 1
		tmp_108_mid : 2
		nm_1 : 3
		tmp_853 : 2
		sf_mid2 : 2
		tmp_923 : 4
		tmp_107_mid1 : 5
		tmp_107_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_92 : 4
		tmp_112 : 3
		StgValue_46 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights17_m_weights_4 : 1
		weights17_m_weights_5 : 2
		weights17_m_weights_6 : 1
		weights17_m_weights_7 : 2
		weights17_m_weights_8 : 1
		weights17_m_weights_9 : 2
		weights17_m_weights_10 : 1
		weights17_m_weights_11 : 2
	State 4
		p_0132_cast_cast : 1
		p_Val2_s : 2
		tmp_924 : 3
		tmp_68 : 3
		tmp_925 : 3
		tmp_926 : 3
		tmp_94 : 4
		tmp_95 : 3
		tmp_96 : 4
		tmp_107 : 5
		p_0132_1_cast_cast : 1
		p_Val2_1 : 2
		tmp_927 : 3
		tmp_71 : 3
		tmp_928 : 3
		tmp_929 : 3
		tmp_98 : 4
		tmp_99 : 3
		tmp_100 : 4
		tmp_255_1 : 5
		p_0132_2_cast_cast : 1
		p_Val2_2 : 2
		tmp_930 : 3
		tmp_74 : 3
		tmp_931 : 3
		tmp_932 : 3
		tmp_102 : 4
		tmp_103 : 3
		tmp_104 : 4
		tmp_255_2 : 5
		p_0132_3_cast_cast : 1
		p_Val2_3 : 2
		tmp_933 : 3
		tmp_77 : 3
		tmp_934 : 3
		tmp_935 : 3
		tmp_109 : 4
		tmp_110 : 3
		tmp_111 : 4
		tmp_255_3 : 5
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_129 : 3
		StgValue_130 : 3
		StgValue_131 : 3
		StgValue_132 : 3
		p_Val2_7 : 3
		p_Val2_21_1 : 3
		p_Val2_21_2 : 3
		p_Val2_21_3 : 3
	State 6
		StgValue_152 : 1
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next6_fu_303 |    0    |    0    |    28   |
|          |         nm_1_fu_357         |    0    |    0    |    15   |
|          |        tmp_92_fu_417        |    0    |    0    |    21   |
|          |         sf_1_fu_429         |    0    |    0    |    16   |
|          |   indvar_flatten_op_fu_435  |    0    |    0    |    23   |
|          |         tmp1_fu_763         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_769   |    0    |    0    |    8    |
|          |         tmp2_fu_786         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_792   |    0    |    0    |    8    |
|          |         tmp3_fu_809         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_815   |    0    |    0    |    8    |
|          |         tmp4_fu_832         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_838   |    0    |    0    |    8    |
|          |       p_Val2_7_fu_997       |    0    |    0    |    15   |
|          |     p_Val2_21_1_fu_1136     |    0    |    0    |    15   |
|          |     p_Val2_21_2_fu_1275     |    0    |    0    |    15   |
|          |     p_Val2_21_3_fu_1414     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_s_fu_464       |    0    |    0    |    41   |
|    mul   |       p_Val2_1_fu_534       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_604       |    0    |    0    |    41   |
|          |       p_Val2_3_fu_674       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten6_fu_297  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_309   |    0    |    0    |    13   |
|          |        tmp_882_fu_345       |    0    |    0    |    13   |
|   icmp   |        tmp_112_fu_423       |    0    |    0    |    13   |
|          |        tmp_107_fu_524       |    0    |    0    |    11   |
|          |       tmp_255_1_fu_594      |    0    |    0    |    11   |
|          |       tmp_255_2_fu_664      |    0    |    0    |    11   |
|          |       tmp_255_3_fu_734      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_315        |    0    |    0    |    7    |
|          |      tmp_107_mid_fu_323     |    0    |    0    |    14   |
|          |       nm_t_mid_fu_331       |    0    |    0    |    6    |
|  select  |        sf_mid2_fu_369       |    0    |    0    |    9    |
|          |     tmp_107_mid2_fu_389     |    0    |    0    |    14   |
|          |       nm_t_mid2_fu_397      |    0    |    0    |    6    |
|          |        nm_mid2_fu_405       |    0    |    0    |    7    |
|          |  indvar_flatten_next_fu_441 |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_79_fu_864        |    0    |    0    |    17   |
|    mux   |        tmp_80_fu_1003       |    0    |    0    |    17   |
|          |        tmp_81_fu_1142       |    0    |    0    |    17   |
|          |        tmp_82_fu_1281       |    0    |    0    |    17   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_108_mid_fu_351     |    0    |    0    |    2    |
|          |      qb_assign_1_fu_755     |    0    |    0    |    2    |
|    and   |     qb_assign_1_1_fu_778    |    0    |    0    |    2    |
|          |     qb_assign_1_2_fu_801    |    0    |    0    |    2    |
|          |     qb_assign_1_3_fu_824    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_853_fu_363       |    0    |    0    |    2    |
|          |        tmp_94_fu_500        |    0    |    0    |    2    |
|    or    |        tmp_98_fu_570        |    0    |    0    |    2    |
|          |        tmp_102_fu_640       |    0    |    0    |    2    |
|          |        tmp_109_fu_710       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_339 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_156      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_152_write_fu_162  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_285         |    0    |    0    |    0    |
|          |        tmp_923_fu_377       |    0    |    0    |    0    |
|   trunc  |        tmp_926_fu_496       |    0    |    0    |    0    |
|          |        tmp_929_fu_566       |    0    |    0    |    0    |
|          |        tmp_932_fu_636       |    0    |    0    |    0    |
|          |        tmp_935_fu_706       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_289        |    0    |    0    |    0    |
|          |     tmp_107_mid1_fu_381     |    0    |    0    |    0    |
|          |        tmp_96_fu_516        |    0    |    0    |    0    |
|bitconcatenate|        tmp_100_fu_586       |    0    |    0    |    0    |
|          |        tmp_104_fu_656       |    0    |    0    |    0    |
|          |        tmp_111_fu_726       |    0    |    0    |    0    |
|          |      tmp_V_409_fu_1420      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_413       |    0    |    0    |    0    |
|          |        tmp_106_fu_449       |    0    |    0    |    0    |
|   zext   |        tmp_108_fu_759       |    0    |    0    |    0    |
|          |       tmp_256_1_fu_782      |    0    |    0    |    0    |
|          |       tmp_256_2_fu_805      |    0    |    0    |    0    |
|          |       tmp_256_3_fu_828      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    p_08_cast_cast_fu_456    |    0    |    0    |    0    |
|          |   p_0132_cast_cast_fu_460   |    0    |    0    |    0    |
|          |  p_0132_1_cast_cast_fu_530  |    0    |    0    |    0    |
|          |  p_0132_2_cast_cast_fu_600  |    0    |    0    |    0    |
|   sext   |  p_0132_3_cast_cast_fu_670  |    0    |    0    |    0    |
|          |        tmp_69_fu_752        |    0    |    0    |    0    |
|          |        tmp_72_fu_775        |    0    |    0    |    0    |
|          |        tmp_75_fu_798        |    0    |    0    |    0    |
|          |        tmp_78_fu_821        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_924_fu_470       |    0    |    0    |    0    |
|          |        tmp_925_fu_488       |    0    |    0    |    0    |
|          |        tmp_927_fu_540       |    0    |    0    |    0    |
| bitselect|        tmp_928_fu_558       |    0    |    0    |    0    |
|          |        tmp_930_fu_610       |    0    |    0    |    0    |
|          |        tmp_931_fu_628       |    0    |    0    |    0    |
|          |        tmp_933_fu_680       |    0    |    0    |    0    |
|          |        tmp_934_fu_698       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_68_fu_478        |    0    |    0    |    0    |
|          |        tmp_95_fu_506        |    0    |    0    |    0    |
|          |        tmp_71_fu_548        |    0    |    0    |    0    |
|partselect|        tmp_99_fu_576        |    0    |    0    |    0    |
|          |        tmp_74_fu_618        |    0    |    0    |    0    |
|          |        tmp_103_fu_646       |    0    |    0    |    0    |
|          |        tmp_77_fu_688        |    0    |    0    |    0    |
|          |        tmp_110_fu_716       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   661   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   exitcond_flatten6_reg_1457  |    1   |
|    indvar_flatten6_reg_221    |   21   |
| indvar_flatten_next6_reg_1461 |   21   |
|  indvar_flatten_next_reg_1493 |   16   |
|     indvar_flatten_reg_232    |   16   |
|  macRegisters_0_V_2_reg_1429  |    8   |
|  macRegisters_1_V_2_reg_1436  |    8   |
|  macRegisters_2_V_2_reg_1443  |    8   |
|  macRegisters_3_V_2_reg_1450  |    8   |
|        nm_mid2_reg_1474       |    7   |
|           nm_reg_243          |    7   |
|       nm_t_mid2_reg_1466      |    6   |
|      p_Val2_21_1_reg_1583     |    8   |
|      p_Val2_21_2_reg_1588     |    8   |
|      p_Val2_21_3_reg_1593     |    8   |
|       p_Val2_7_reg_1578       |    8   |
|         sf_1_reg_1488         |    9   |
|           sf_reg_254          |    9   |
|        tmp_107_reg_1528       |    1   |
|        tmp_112_reg_1484       |    1   |
|       tmp_255_1_reg_1543      |    1   |
|       tmp_255_2_reg_1558      |    1   |
|       tmp_255_3_reg_1573      |    1   |
|        tmp_68_reg_1518        |    7   |
|        tmp_71_reg_1533        |    7   |
|        tmp_74_reg_1548        |    7   |
|        tmp_77_reg_1563        |    7   |
|        tmp_925_reg_1523       |    1   |
|        tmp_928_reg_1538       |    1   |
|        tmp_92_reg_1479        |   14   |
|        tmp_931_reg_1553       |    1   |
|        tmp_934_reg_1568       |    1   |
|weights17_m_weights_10_reg_1513|   14   |
| weights17_m_weights_4_reg_1498|   14   |
| weights17_m_weights_6_reg_1503|   14   |
| weights17_m_weights_8_reg_1508|   14   |
+-------------------------------+--------+
|             Total             |   284  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_176 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_189 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_202 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_215 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   661  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   284  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   284  |   697  |
+-----------+--------+--------+--------+--------+
