<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head> <span style="font-family: courier, monospace; font-weight: bold; font-size:24px">
<a name="TOP">Synthesis Log</a></span></head><body style="font-family: courier,monospace; line-height: 1.0; margin-top: 0em; margin-bottom: 0em; font-size:14px; white-space:pre;">
<span style="color:red; font-family: courier, monospace; font-size:16px">45 Warnings: <a href="#W0"> First Warning</a></span>
<table><tr><td>1</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px"><a href="#S1" name="SFrom1">##### START OF TIMING REPORT #####[</a></td></tr>
<tr><td>1.1</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S1.1" name="SFrom1.1">Performance Summary</a></td></tr>
<tr><td>1.2</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S1.2" name="SFrom1.2">Clock Relationships</a></td></tr>
<tr><td>1.3</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S1.3" name="SFrom1.3">Detailed Report for Clock: clk</a></td></tr>
<tr><td>1.4</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S1.4" name="SFrom1.4">Detailed Report for Clock: hstdm_refclk_100</a></td></tr>
<tr><td>1.5</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S1.5" name="SFrom1.5">Detailed Report for Clock: hstdm_txclk_1200_bank60_div2</a></td></tr>
<tr><td>1.6</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S1.6" name="SFrom1.6">Detailed Report for Clock: hstdm_txclk_1200_bank61_div2</a></td></tr>
<tr><td>1.7</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S1.7" name="SFrom1.7">Detailed Report for Clock: hstdm_txclk_1200_bank62_div2</a></td></tr>
<tr><td>1.8</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S1.8" name="SFrom1.8">Detailed Report for Clock: hstdm_txclk_1200_bank69_div2</a></td></tr>
<tr><td>1.9</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S1.9" name="SFrom1.9">Detailed Report for Clock: hstdm_txclk_1200_bank71_div2</a></td></tr>
<tr><td>1.10</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S1.10" name="SFrom1.10">Detailed Report for Clock: umr2_clk</a></td></tr>
<tr><td>1.11</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S1.11" name="SFrom1.11">Detailed Report for Clock: umr3_clk</a></td></tr>
<tr><td>1.12</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S1.12" name="SFrom1.12">Detailed Report for Clock: System</a></td></tr>
<tr><td>1.13</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S1.13" name="SFrom1.13">Detailed Report for Paths without Starting Clock</a></td></tr>
<tr><td>1.14</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S1.14" name="SFrom1.14">Timing exceptions that could not be applied</a></td></tr>
<tr><td>2</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px"><a href="#S2" name="SFrom2">Mapping Summary:</a></td></tr>
</table><span># Sun Apr  9 22:44:28 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs/|m0
Synopsys Xilinx Technology Mapper, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 238MB peak: 238MB)

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N0"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MF915">MF915</a> Option synthesis_strategy=advanced is enabled. </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N1"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MF248">MF248</a> Running in 64-bit mode.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N2"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MF666">MF666</a> Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)</span>
<span>Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)

</span><span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W0"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX1020">FX1020</a>Warning:  A simulation mismatch is possible. Ignoring vendor library default initial value on registers, because the default value is not set. To enable vendor library default initial values, add the command "set_option -support_implicit_init_netlist 1" to the project file. <a href="#W1">Next</a></span>
<span>Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Target FPGA is on a HAPS-100 board, running ProtoCompiler.
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N3"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN569">BN569</a> Target FPGA is located at FBx_A (Type HAPS100_4F).  </span>
<span>Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Sun Apr  9 22:44:51 2023
Mapping FB1_uA as a separate process
MCP Status: 1 jobs running

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N4"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MF106">MF106</a> |Mapping Top level view:TraceBuildLib.FB1_uA(verilog_0) because </span>
<span>		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 1726MB peak: 1726MB)

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N5"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MO111">MO111</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":332:51:332:58|Tristate driver capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N6"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MO111">MO111</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N7"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MO111">MO111</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N8"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MO111">MO111</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N9"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MO111">MO111</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N10"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MO111">MO111</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N11"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MO111">MO111</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N12"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MO111">MO111</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N13"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MO111">MO111</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N14"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MO111">MO111</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.</span>
<span>Making connections to hyper_source modules
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N15"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N16"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_0.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N17"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_1.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N18"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_2.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N19"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_3.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N20"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_4.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N21"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_5.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N22"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_6.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N23"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_7.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N24"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_8.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N25"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_9.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N26"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_10.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N27"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MF135">MF135</a> "./src/IM.v":14:0:14:0|RAM im1.instrucmem[31:0] (in view: TraceBuildLib.FB1_uA_dut(internal)) is 32 words by 32 bits.</span>
<span>Starting RAM primitive conversion (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 1729MB peak: 1729MB)


Finished RAM primitive conversion (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 1729MB peak: 1729MB)

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N28"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N29"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_0.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N30"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_1.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N31"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_2.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N32"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_3.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N33"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_4.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N34"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_5.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N35"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_6.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N36"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_7.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N37"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_8.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N38"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_9.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N39"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance aptn_reset_sync_rst_n_10.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N40"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R0.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N41"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R1.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N42"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance ar_infopipe_reset.R0.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N43"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance ar_infopipe_reset.R1.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N44"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr1.IntQ.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N45"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr2.IntQ.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N46"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance reset_gen_inst.longer_pulse_inst.out.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N47"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance reset_gen_inst.first_reset_done.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N48"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance reset_gen_inst.reset_pulse.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N49"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_rx_out[0].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N50"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_rx_out[1].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N51"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_tx_out[0].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N52"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_tx_out[1].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N53"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[0].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N54"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[1].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N55"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[2].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N56"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr1.IntQ.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N57"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr2.IntQ.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N58"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance TXCTRL_OVERLAP.out.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N59"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N60"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N61"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance SIM_TRAINING_DONE.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N62"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance SIM_TRAINING_ERROR.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N63"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance SIM_TRAINING_TIMEOUT.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N64"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance SIMULATION.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N65"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance SIMULATION_DISABLE_TRAINING.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N66"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance ar_locked.R0.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N67"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance ar_locked.R1.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N68"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance rst_delay.out.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N69"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance phy_en_delay.out.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N70"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance ar_locked.R0.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N71"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance ar_locked.R1.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N72"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance rst_delay.out.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N73"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance phy_en_delay.out.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N74"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance ar_locked.R0.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N75"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance ar_locked.R1.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N76"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance rst_delay.out.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N77"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance phy_en_delay.out.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N78"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance ar_locked.R0.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N79"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance ar_locked.R1.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N80"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance rst_delay.out.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N81"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance phy_en_delay.out.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N82"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance ar_locked.R0.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N83"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance ar_locked.R1.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N84"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance rst_delay.out.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N85"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance phy_en_delay.out.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N86"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[0].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N87"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[1].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N88"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[2].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N89"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[3].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N90"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[4].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N91"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[5].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N92"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[6].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N93"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[7].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N94"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[0].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N95"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[1].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N96"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[2].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N97"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[3].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N98"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[4].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N99"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[5].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N100"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[6].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N101"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[7].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N102"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[0].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N103"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[1].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N104"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[2].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N105"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[3].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N106"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[4].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N107"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[5].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N108"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[6].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N109"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[7].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N110"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[0].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N111"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[1].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N112"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[2].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N113"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[3].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N114"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[4].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N115"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance clkpattern[5].</span>
<span>Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report messages -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:31s; Memory used current: 1729MB peak: 1729MB)

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N116"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX702">FX702</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0] (in view: SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_156s_123s_122s_1s_Z2_FB1_uA(verilog)).</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N117"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_00 = 256'h5E0000000012000300000044ABCF000000050000000000191EA929AB0000009C.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N118"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_01 = 256'h00000000800000010000007A000000210000007B0004000000380000FFFF0000.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N119"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_03 = 256'h322D535032302E31522D323000000010754100004642315F0000000202040000.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N120"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_04 = 256'h000000003629000032373A312032313A323032322020382028417072312D3120.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N121"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_05 = 256'h32302E31522D3230000000100000000000000000000000000000000000000000.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N122"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_06 = 256'h3629000032373A312032313A323032322020382028417072312D3120322D5350.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N123"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_07 = 256'h4841505300000003000000000000000000000000000000000000000000000000.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N124"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_08 = 256'hD000000000000000FFFF0000000000002D312D6500000001344600003130305F.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N125"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_09 = 256'h003204B000150008F0000000003204B000140007F00000000000070800130006.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N126"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0A = 256'h0022000BD0000000003204B00017000AF0000000003204B000160009F0000000.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N127"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0B = 256'hF0000000003204B0003D0003F0000000003204B0003C0002F000000000000708.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N128"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0C = 256'h00000708004100009000000000000708003F0005D0000000003204B0003E0004.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N129"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0D = 256'h0046000090000000000004B00045000090000000000007080042000CD0000000.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N130"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0E = 256'hF0000000003204B000530001F0000000000004B00047000090000000000004B0.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N131"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0F = 256'h000000000000000000000000000000000000002000000000003204B000580001.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N132"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX702">FX702</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0]</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N133"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MO231">MO231</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":473:1:473:6|Found counter in view:SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_156s_123s_122s_1s_Z2_FB1_uA(verilog) instance memory_core.rd_addr_to_memory[27:0] </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N134"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MO231">MO231</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":349:1:349:6|Found counter in view:SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_156s_123s_122s_1s_Z2_FB1_uA(verilog) instance haps_system_memory_write_control_inst.addr_to_memory_out[27:0] </span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W1"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MO160">MO160</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Register bit infopipe_arbiter_inst.current_set[0] (in view view:TdmLib.hstdm_controller_0s_1048576s_0s_4s_12s_48s_32s_2s_FB1_uA(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance. <a href="#W2">Next</a></span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N135"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing sequential instance infopipe_arbiter_inst.data_sent_out[1] (in view: TdmLib.hstdm_controller_0s_1048576s_0s_4s_12s_48s_32s_2s_FB1_uA(verilog)) of type view:UNILIB.FDR(PRIM) because it does not drive other instances.</span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W2"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[47] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[46]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W3">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W3"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[46] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[45]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W4">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W4"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[45] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[44]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W5">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W5"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[44] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[43]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W6">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W6"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[43] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[42]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W7">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W7"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[42] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[41]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W8">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W8"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[41] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[40]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W9">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W9"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[40] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[39]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W10">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W10"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[39] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[38]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W11">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W11"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[38] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[37]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W12">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W12"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[37] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[36]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W13">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W13"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[36] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[35]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W14">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W14"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[35] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[34]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W15">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W15"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[34] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[33]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W16">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W16"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[33] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[32]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W17">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W17"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[31] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W18">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W18"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[30] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[29]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W19">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W19"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[29] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W20">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W20"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[28] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W21">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W21"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[27] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W22">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W22"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[26] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W23">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W23"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[25] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[24]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W24">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W24"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[24] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[23]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W25">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W25"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[23] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[22]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W26">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W26"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[22] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[21]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W27">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W27"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[21] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[20]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W28">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W28"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[20] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[19]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W29">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W29"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[19] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[18]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W30">Next</a></span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N136"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX702">FX702</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0] (in view: TdmLib.hstdm_memory_Z1_FB1_uA(verilog)).</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N137"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_00 = 256'h00000003000000290005000500000010000100000000000CABCF000000000029.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N138"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_01 = 256'h302E31312E30332E3230323000000003000000004000000000000001C0000008.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N139"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_02 = 256'hFFFF0004FFFF04B0000200470000000000000000FFFF0002FFFF04B000010045.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N140"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_03 = 256'h0004003D0000000000000000FFFF0004FFFF04B00003003C0000000000000000.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N141"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX276">FX276</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_04 = 256'h00000000FFFF0004FFFF04B00005003E0000000000000000FFFF0004FFFF04B0.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N142"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX702">FX702</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0]</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N143"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MO231">MO231</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2311:1:2311:6|Found counter in view:TdmLib.hstdm_memory_Z1_FB1_uA(verilog) instance debug_cnt_ack_rt_flag[7:0] </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N144"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MO231">MO231</a> "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":473:1:473:6|Found counter in view:TdmLib.hstdm_memory_Z1_FB1_uA(verilog) instance memory_core.rd_addr_to_memory[27:0] </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N145"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MF794">MF794</a> RAM im1.instrucmem[31:0] required 32 registers during mapping </span>
<span>Starting factoring (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:35s; Memory used current: 1729MB peak: 1729MB)


Finished factoring (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:36s; Memory used current: 1729MB peak: 1729MB)


Available hyper_sources - for debug and ip models
HyperSrc tag sysip_inst.umr3_clk
HyperSrc tag sysip_inst.umr3_reset
HyperSrc tag haps_fpga_location_id
HyperSrc tag ufpga_hstdm_ctrl_o
HyperSrc tag ufpga_scratch_o
HyperSrc tag ufpga_type_id_o
HyperSrc tag ufpga_loc_id_o
HyperSrc tag ufpga_id_o
HyperSrc tag ufpga_usr_id_o
HyperSrc tag ufpga_handle_o
HyperSrc tag ufpga_timestamp_o
HyperSrc tag sys_clk
HyperSrc tag sys_reset_n
HyperSrc tag gclk0
HyperSrc tag haps_umr3_clk
HyperSrc tag haps_umr3_reset
HyperSrc tag umr_clk
HyperSrc tag umr_reset
HyperSrc tag haps_clk_200
HyperSrc tag haps_clk_10
HyperSrc tag haps_umr3_clk_div
HyperSrc tag haps_clk_160
HyperSrc tag haps_clk_10_2_sync
HyperSrc tag haps_clk_50_2_sync
HyperSrc tag hstdm_refclk_100

Making connections to hyper_source modules
</span><span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W30"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN401">BN401</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":801:83:801:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR3. Connecting to default value '0' <a href="#W31">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W31"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN401">BN401</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":800:83:800:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR2. Connecting to default value '0' <a href="#W32">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W32"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN401">BN401</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":799:83:799:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR1. Connecting to default value '0' <a href="#W33">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W33"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN401">BN401</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":798:83:798:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR0. Connecting to default value '0' <a href="#W34">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W34"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN401">BN401</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":796:80:796:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR3. Connecting to default value '0' <a href="#W35">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W35"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN401">BN401</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":795:80:795:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR2. Connecting to default value '0' <a href="#W36">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W36"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN401">BN401</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":794:80:794:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR1. Connecting to default value '0' <a href="#W37">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W37"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN401">BN401</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":793:80:793:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR0. Connecting to default value '0' <a href="#W38">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W38"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN401">BN401</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":788:68:788:85|Missing syn_hyper_source with tag ufpga_scratch_i. Connecting to default value '00000000000000000000000000000000' <a href="#W39">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W39"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN401">BN401</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":787:73:787:95|Missing syn_hyper_source with tag ufpga_hstdm_status_i. Connecting to default value '00000000000000000000000000000000' <a href="#W40">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W40"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN401">BN401</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":773:76:773:83|Missing syn_hyper_source with tag IDENT_BRAM_CMP2CAPI_DIN. Connecting to default value '00000000000000000000000000000000' <a href="#W41">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W41"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN401">BN401</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":772:66:772:74|Missing syn_hyper_source with tag IDENT_BRAM_INTR. Connecting to default value '0' <a href="#W42">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W42"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN401">BN401</a>Warning:  "/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":771:81:771:103|Missing syn_hyper_source with tag IDENT_SNPS_DTDPIPE_INBUS. Connecting to default value '0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000' <a href="#W43">Next</a></span>
<span>Deleting unused hyper source hyper_src_umr3_clk (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source hyper_src_umr3_reset (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source hyper_src_haps_fpga_location_id (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_ufpga_hstdm_ctrl_o (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_ufpga_scratch_o (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_ufpga_type_id_o (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_ufpga_loc_id_o (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_ufpga_id_o (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_ufpga_usr_id_o (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_ufpga_handle_o (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_ufpga_timestamp_o (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_sys_clk (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_sys_reset_n (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_gclk0 (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_umr_reset (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_200 (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_10 (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_haps_umr3_clk_div (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_160 (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_10_2_sync (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_50_2_sync (in view: TraceBuildLib.FB1_uA(verilog_0))
NConnInternalConnection caching is on
For pin clk, cannot find the other pin in a pair, automatically create one (clk_0). 
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N146"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX430">FX430</a> Found 5 global buffers instantiated by user </span>
<span>Clock Buffers:
  Inserting Clock buffer on net hstdm_refclk_100,
  Inserting Clock buffer on net umr3_clk,
  Inserting Clock buffer on net umr2_clk,


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:46s; Memory used current: 1729MB peak: 1729MB)

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N147"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N148"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N149"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N150"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N151"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N152"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N153"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N154"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N155"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N156"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N157"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultacc(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N158"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultacc(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N159"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N160"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N161"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccadd2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N162"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccadd2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N163"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccadd3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N164"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccadd3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N165"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N166"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N167"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccaddcin2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N168"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccaddcin2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N169"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccaddcin3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N170"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccaddcin3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N171"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccload(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N172"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccload(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N173"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccload2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N174"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccload2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N175"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccload3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N176"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccload3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N177"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccloadswap(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N178"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccloadswap(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N179"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccloadswap2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N180"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccloadswap2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N181"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccloadswap3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N182"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccloadswap3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N183"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultshift171(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N184"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultshift171(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N185"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultshift172(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N186"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultshift172(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N187"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddconst1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N188"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddconst1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N189"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddconst2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N190"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddconst2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N191"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddconst3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N192"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddconst3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N193"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N194"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N195"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccccout(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N196"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccccout(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N197"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccccincout(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N198"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccccincout(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N199"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N200"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N201"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N202"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N203"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N204"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N205"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N206"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N207"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N208"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N209"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultacc(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N210"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultacc(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N211"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N212"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N213"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccadd2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N214"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccadd2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N215"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccadd3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N216"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccadd3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N217"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N218"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N219"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccaddcin2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N220"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccaddcin2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N221"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccaddcin3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N222"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccaddcin3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N223"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccload(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N224"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccload(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N225"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccload2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N226"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccload2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N227"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccload3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N228"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccload3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N229"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccloadswap(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N230"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccloadswap(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N231"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccloadswap2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N232"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccloadswap2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N233"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccloadswap3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N234"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccloadswap3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N235"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultshift171(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N236"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultshift171(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N237"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultshift172(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N238"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultshift172(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N239"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaddconst1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N240"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaddconst1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N241"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaddconst2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N242"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaddconst2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N243"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaddconst3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N244"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaddconst3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N245"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN362">BN362</a> |Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaddsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.</span>
<span>Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report messages -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
</span><span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W43"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/home/u108/u108061217/RISC-V-pipeline-CPU/./src/PC.v":10:0:10:0|Removing sequential instance dut_inst.pc1.PC_0_mod_0[63:0] because it is equivalent to instance dut_inst.pc1.PC_0_mod[63:0]. To keep the instance, apply constraint syn_preserve=1 on the instance. <a href="#W44">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W44"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN132">BN132</a>Warning:  "/home/u108/u108061217/RISC-V-pipeline-CPU/./src/PC.v":10:0:10:0|Removing sequential instance dut_inst.pc1.PC_mod[63:0] because it is equivalent to instance dut_inst.pc1.PC_0_mod[63:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</span>
<span>Starting Early Timing Optimization (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:54s; Memory used current: 1729MB peak: 1729MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:57s; Memory used current: 1729MB peak: 1729MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:58s; Memory used current: 1729MB peak: 1729MB)

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N246"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MF794">MF794</a> RAM im1.instrucmem[31:0] required 32 registers during mapping </span>
<span>Finished preparing to map (Real Time elapsed 0h:01m:05s; CPU Time elapsed 0h:01m:04s; Memory used current: 1729MB peak: 1729MB)


Finished technology mapping (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:01m:10s; Memory used current: 1729MB peak: 1729MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:14s		     1.48ns		1303 /      2138
   2		0h:01m:14s		     1.48ns		1303 /      2138

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:22s; CPU Time elapsed 0h:01m:21s; Memory used current: 1729MB peak: 1729MB)

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N247"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX164">FX164</a> The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  </span>
<span>Finished restoring hierarchy (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:26s; Memory used current: 1729MB peak: 1729MB)


Finished mapping FB1_uA
Multiprocessing finished at : Sun Apr  9 22:46:22 2023
Multiprocessing took 0h:01m:30s realtime, 0h:01m:30s cputime

Summary of Compile Points :
*************************** 
Name       Status     Reason          Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
--------------------------------------------------------------------------------------------------------------------------------------------
FB1_uA     Mapped     No database     Sun Apr  9 22:44:52 2023     Sun Apr  9 22:46:21 2023     0h:01m:29s     0h:01m:28s     No            
============================================================================================================================================
Total number of compile points: 1
===================================

Links to Compile point Reports:
******************************
</span><span>@L: "/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs/map/m0/FB1_uA/FB1_uA.srr"

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:01m:53s; CPU Time elapsed 0h:01m:52s; Memory used current: 1737MB peak: 1737MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:01m:55s; CPU Time elapsed 0h:01m:54s; Memory used current: 1737MB peak: 1737MB)

Finished area estimation in mapper mode.

Start loading CP mapped netlist (Real Time elapsed 0h:01m:55s; CPU Time elapsed 0h:01m:54s; Memory used current: 1737MB peak: 1737MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:01m:55s; CPU Time elapsed 0h:01m:54s; Memory used current: 1737MB peak: 1737MB)


Starting Placement-driven Synthesis (Real Time elapsed 0h:01m:55s; CPU Time elapsed 0h:01m:54s; Memory used current: 1737MB peak: 1737MB)

NConnInternalConnection caching is on
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N248"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance mem_waddr[5].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N249"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance mem_waddr[4].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N250"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance mem_waddr[3].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N251"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance mem_waddr[2].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N252"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance mem_waddr[1].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N253"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance mem_waddr[0].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N254"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance st_ncnt[0].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N255"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance st_ncnt[1].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N256"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance st_ncnt[2].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N257"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance ar_infopipe_reset.R0.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N258"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance ar_infopipe_reset.R1.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N259"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[9].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N260"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[10].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N261"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[11].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N262"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[12].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N263"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[13].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N264"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[14].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N265"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[2].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N266"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[3].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N267"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[4].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N268"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[5].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N269"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[6].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N270"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[7].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N271"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[8].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N272"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[9].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N273"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[10].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N274"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[11].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N275"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[12].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N276"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[13].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N277"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[14].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N278"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[0].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N279"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[1].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N280"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[2].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N281"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[3].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N282"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[4].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N283"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[5].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N284"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[6].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N285"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[7].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N286"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[8].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N287"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[9].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N288"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[10].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N289"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[11].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N290"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[12].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N291"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[13].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N292"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[14].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N293"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[0].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N294"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[1].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N295"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[2].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N296"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[3].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N297"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[4].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N298"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[5].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N299"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[6].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N300"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[7].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N301"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[8].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N302"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[9].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N303"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[10].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N304"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[11].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N305"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[12].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N306"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[13].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N307"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N308"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[0].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N309"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[1].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N310"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[2].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N311"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[3].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N312"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[4].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N313"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[5].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N314"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[6].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N315"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[7].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N316"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[8].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N317"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[0].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N318"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[1].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N319"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance ar_tx_ctrl0.R0.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N320"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance ar_tx_ctrl0.R1.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N321"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance ar_tx_ctrl1.R0.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N322"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance ar_tx_ctrl1.R1.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N323"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[9].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N324"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[10].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N325"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[11].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N326"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[12].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N327"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[13].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N328"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[14].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N329"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[2].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N330"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[3].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N331"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[4].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N332"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[5].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N333"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[6].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N334"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[7].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N335"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[8].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N336"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[9].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N337"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[10].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N338"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[11].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N339"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[12].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N340"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[13].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N341"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[14].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N342"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[0].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N343"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[1].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N344"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[2].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N345"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[3].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N346"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[4].</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N347"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX493">FX493</a> Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[5].</span>
<span>Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report messages -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
Estimated SLL Crossing Report:
==============================
              Available  SLLs        
Crossing           SLLs  Used  Usage 
------------------------------------
SLR-0&lt;->SLR-1      23040   470  0.02 
SLR-1&lt;->SLR-2      23040    99  0.00 
SLR-2&lt;->SLR-3      23040     0  0.00 
====================================

Estimated Feedthrough Report:
=============================
Source Sink  Count 
------------------
SLR-0  SLR-2     1 
SLR-1  SLR-3    52 
==================

Estimated SLR Usage Report:
===========================
SLR   LUT     %  LUTM    %  DFF    %  IO     %      
---------------------------------------------------
SLR-0 183     0% 12      0% 879    0% 432   72%     
SLR-1 1078    0% 25      0% 809    0% 101   17%     
SLR-2 95      0% 8       0% 450    0% 81    14%     
SLR-3 0       0% 0       0% 0      0% 52     9%     
===================================================

Note: The estimated usage of BRAM calculated using RAMB18 sites may differ from the final RAMB36 count at the end of mapping

Local Congestion Metric: 11, Number of instances optimized during congestion alleviation: 0
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N348"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX164">FX164</a> The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N349"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX623">FX623</a> Packing into LUT6_2</span>
<span>Finished Placement-driven Synthesis (Real Time elapsed 0h:02m:11s; CPU Time elapsed 0h:02m:09s; Memory used current: 1748MB peak: 1748MB)

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N350"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MF731">MF731</a> Enabling reduction of SLL congestion </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N351"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MF739">MF739</a> Clock clk marked eligible for SLLTDM </span>
<span>Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:02m:14s; CPU Time elapsed 0h:02m:12s; Memory used current: 1748MB peak: 1748MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:02m:14s; CPU Time elapsed 0h:02m:12s; Memory used current: 1748MB peak: 1748MB)


Start Writing Netlists (Real Time elapsed 0h:02m:16s; CPU Time elapsed 0h:02m:14s; Memory used current: 1748MB peak: 1748MB)

Writing Analyst data base

Finished Writing Netlist Databases (Real Time elapsed 0h:02m:23s; CPU Time elapsed 0h:02m:21s; Memory used current: 1748MB peak: 1748MB)

Writing EDIF Netlist and constraint files
Writing XDC file /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs/map/m0/FB1_uA_edif.xdc

Start writing XDC (Real Time elapsed 0h:02m:30s; CPU Time elapsed 0h:02m:29s; Memory used current: 1748MB peak: 1748MB)

</span><span>@A: BN540 |No min timing constraints supplied; adding min timing constraints

Finish writing XDC (Real Time elapsed 0h:02m:30s; CPU Time elapsed 0h:02m:29s; Memory used current: 1748MB peak: 1748MB)

Starting XDC forward annotation..
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N352"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=FX1056">FX1056</a> Writing EDF file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs/map/m0/FB1_uA.edf</span>
<span>Start writing characteristics file. (Real Time elapsed 0h:02m:31s; CPU Time elapsed 0h:02m:29s; Memory used current: 1748MB peak: 1748MB)


Finished writing characteristics file. (Real Time elapsed 0h:02m:31s; CPU Time elapsed 0h:02m:29s; Memory used current: 1748MB peak: 1748MB)

Writing FDC file /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs/map/m0/FB1_uA_synplify.fdc

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:02m:52s; CPU Time elapsed 0h:02m:50s; Memory used current: 1748MB peak: 1748MB)

Writing Verilog Simulation files

Finished Writing Verilog Simulation files (Real Time elapsed 0h:02m:56s; CPU Time elapsed 0h:02m:54s; Memory used current: 1748MB peak: 1748MB)


Finished Writing Netlists (Real Time elapsed 0h:02m:56s; CPU Time elapsed 0h:02m:54s; Memory used current: 1748MB peak: 1748MB)


Start final timing analysis (Real Time elapsed 0h:03m:00s; CPU Time elapsed 0h:02m:58s; Memory used current: 1748MB peak: 1748MB)

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N353"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock clk with period 500.00ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N354"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock haps_clk_10 with period 100.00ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N355"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock dbg_xcvr_user_clk_0 with period 7.11ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N356"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock dbg_xcvr_user_clk_1 with period 7.11ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N357"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock dbg_xcvr_user_clk_2 with period 7.11ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N358"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock dbg_xcvr_user_clk_3 with period 7.11ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N359"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock ufpga_lock_clk_o with period 1000.00ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N360"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock sys_clk with period 10.00ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N361"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock gclk0 with period 10.00ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N362"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock umr2_clk with period 10.00ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N363"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock umr3_clk with period 8.00ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N364"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock hstdm_refclk_100 with period 10.00ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N365"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock haps_clk_200 with period 5.00ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N366"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock haps_clk_10_2_sync with period 100.00ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N367"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock haps_clk_50_2_sync with period 20.00ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N368"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock dbg_capiclk with period 25.00ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N369"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock hstdm_txclk_1200_bank71_clkoutphy with period 0.83ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N370"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock hstdm_txclk_1200_bank71_div2 with period 3.33ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N371"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock hstdm_txclk_1200_bank60_clkoutphy with period 0.83ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N372"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock hstdm_txclk_1200_bank60_div2 with period 3.33ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N373"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock hstdm_txclk_1200_bank61_clkoutphy with period 0.83ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N374"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock hstdm_txclk_1200_bank61_div2 with period 3.33ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N375"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock hstdm_txclk_1200_bank62_clkoutphy with period 0.83ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N376"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock hstdm_txclk_1200_bank62_div2 with period 3.33ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N377"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock hstdm_txclk_1200_bank69_clkoutphy with period 0.83ns </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N378"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT615">MT615</a> Found clock hstdm_txclk_1200_bank69_div2 with period 3.33ns </span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a name="S1">Section 1</a> ##### START OF TIMING REPORT #####[ <a href="#SFrom1">Back</a>
</span>
<span># Timing report written on Sun Apr  9 22:47:31 2023
#


Top view:               FB1_uA
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N379"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=MT320">MT320</a> This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a name="S1.1">Section 1.1</a> Performance Summary <a href="#SFrom1.1">Back</a>
</span>
<span>*******************


Worst slack in design: 1.066

                                      Requested      Estimated     Requested     Estimated                 Clock                               Clock              
Starting Clock                        Frequency      Frequency     Period        Period        Slack       Type                                Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------
System_FB1_uA                         1.0 MHz        NA            1000.000      NA            NA          virtual                             default_clkgroup   
clk                                   2.0 MHz        152.1 MHz     500.000       6.575         493.425     declared                            default_clkgroup   
dbg_capiclk                           40.0 MHz       NA            25.000        NA            NA          declared                            default_clkgroup   
dbg_xcvr_user_clk_0                   140.6 MHz      NA            7.111         NA            NA          declared                            default_clkgroup   
dbg_xcvr_user_clk_1                   140.6 MHz      NA            7.111         NA            NA          declared                            default_clkgroup   
dbg_xcvr_user_clk_2                   140.6 MHz      NA            7.111         NA            NA          declared                            default_clkgroup   
dbg_xcvr_user_clk_3                   140.6 MHz      NA            7.111         NA            NA          declared                            default_clkgroup   
gclk0                                 100.0 MHz      NA            10.000        NA            NA          declared                            default_clkgroup   
haps_clk_10                           10.0 MHz       NA            100.000       NA            NA          declared                            group_219_18       
haps_clk_10_2_sync                    10.0 MHz       NA            100.000       NA            NA          declared                            default_clkgroup   
haps_clk_50_2_sync                    50.0 MHz       NA            20.000        NA            NA          declared                            default_clkgroup   
haps_clk_200                          200.0 MHz      NA            5.000         NA            NA          declared                            default_clkgroup   
hstdm_refclk_100                      100.0 MHz      589.4 MHz     10.000        1.696         8.303       declared                            default_clkgroup   
hstdm_txclk_1200_bank60_clkoutphy     1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)     default_clkgroup   
hstdm_txclk_1200_bank60_div2          300.0 MHz      642.7 MHz     3.333         1.556         1.777       derived (from hstdm_refclk_100)     default_clkgroup   
hstdm_txclk_1200_bank61_clkoutphy     1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)     default_clkgroup   
hstdm_txclk_1200_bank61_div2          300.0 MHz      483.1 MHz     3.333         2.070         1.264       derived (from hstdm_refclk_100)     default_clkgroup   
hstdm_txclk_1200_bank62_clkoutphy     1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)     default_clkgroup   
hstdm_txclk_1200_bank62_div2          300.0 MHz      493.0 MHz     3.333         2.028         1.305       derived (from hstdm_refclk_100)     default_clkgroup   
hstdm_txclk_1200_bank69_clkoutphy     1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)     default_clkgroup   
hstdm_txclk_1200_bank69_div2          300.0 MHz      571.0 MHz     3.333         1.751         1.582       derived (from hstdm_refclk_100)     default_clkgroup   
hstdm_txclk_1200_bank71_clkoutphy     1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)     default_clkgroup   
hstdm_txclk_1200_bank71_div2          300.0 MHz      637.9 MHz     3.333         1.568         1.766       derived (from hstdm_refclk_100)     default_clkgroup   
sys_clk                               100.0 MHz      NA            10.000        NA            NA          declared                            default_clkgroup   
ufpga_lock_clk_o                      1.0 MHz        NA            1000.000      NA            NA          declared                            ufpga_lock_clkgroup
umr2_clk                              100.0 MHz      214.0 MHz     10.000        4.672         1.066       declared                            default_clkgroup   
umr3_clk                              125.0 MHz      250.8 MHz     8.000         3.987         1.878       declared                            default_clkgroup   
System                                1.0 MHz        1.0 MHz       1000.000      995.301       4.699       system                              system_clkgroup    
==================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a name="S1.2">Section 1.2</a> Clock Relationships <a href="#SFrom1.2">Back</a>
</span>
<span>*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
System                        clk                           |  500.000     496.450  |  No paths    -      |  No paths    -      |  No paths    -    
System                        umr3_clk                      |  8.000       4.699    |  No paths    -      |  No paths    -      |  No paths    -    
clk                           clk                           |  500.000     493.425  |  No paths    -      |  No paths    -      |  No paths    -    
clk                           hstdm_txclk_1200_bank71_div2  |  2.500       133.057  |  No paths    -      |  No paths    -      |  No paths    -    
clk                           hstdm_txclk_1200_bank60_div2  |  2.500       146.238  |  No paths    -      |  No paths    -      |  No paths    -    
clk                           hstdm_txclk_1200_bank61_div2  |  2.500       144.196  |  No paths    -      |  No paths    -      |  No paths    -    
clk                           hstdm_txclk_1200_bank62_div2  |  2.500       142.533  |  No paths    -      |  No paths    -      |  No paths    -    
clk                           hstdm_txclk_1200_bank69_div2  |  2.500       134.769  |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                      umr2_clk                      |  10.000      7.265    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                      umr3_clk                      |  2.000       1.066    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                      System                        |  8.000       3.540    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                      umr2_clk                      |  2.000       1.878    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                      umr3_clk                      |  8.000       4.013    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                      hstdm_txclk_1200_bank71_div2  |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                      hstdm_txclk_1200_bank60_div2  |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                      hstdm_txclk_1200_bank61_div2  |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                      hstdm_txclk_1200_bank62_div2  |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                      hstdm_txclk_1200_bank69_div2  |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100              hstdm_refclk_100              |  10.000      8.303    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank71_div2  hstdm_txclk_1200_bank71_div2  |  3.333       1.766    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank60_div2  hstdm_txclk_1200_bank60_div2  |  3.333       1.777    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank61_div2  hstdm_txclk_1200_bank61_div2  |  3.333       1.264    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank62_div2  hstdm_txclk_1200_bank62_div2  |  3.333       1.305    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank69_div2  hstdm_txclk_1200_bank69_div2  |  3.333       1.582    |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port                      Starting      User           Arrival     Required            
Name                      Reference     Constraint     Time        Time         Slack  
                          Clock                                                        
---------------------------------------------------------------------------------------
ADDOUTID_63_0[0]          NA            NA             0.000       73.908       73.908 
ADDOUTID_63_0[1]          NA            NA             0.000       73.108       73.108 
ADDOUTID_63_0[2]          NA            NA             0.000       65.896       65.896 
ADDOUTID_63_0[3]          NA            NA             0.000       66.297       66.297 
ADDOUTID_63_0[4]          NA            NA             0.000       66.198       66.198 
ADDOUTID_63_0[5]          NA            NA             0.000       65.612       65.612 
ADDOUTID_63_0[6]          NA            NA             0.000       65.331       65.331 
ADDOUTID_63_0[7]          NA            NA             0.000       65.081       65.081 
ADDOUTID_63_0[8]          NA            NA             0.000       65.627       65.627 
ADDOUTID_63_0[9]          NA            NA             0.000       63.879       63.879 
ADDOUTID_63_0[10]         NA            NA             0.000       64.908       64.908 
ADDOUTID_63_0[11]         NA            NA             0.000       64.811       64.811 
ADDOUTID_63_0[12]         NA            NA             0.000       65.159       65.159 
ADDOUTID_63_0[13]         NA            NA             0.000       64.204       64.204 
ADDOUTID_63_0[14]         NA            NA             0.000       63.904       63.904 
ADDOUTID_63_0[15]         NA            NA             0.000       64.610       64.610 
ADDOUTID_63_0[16]         NA            NA             0.000       65.607       65.607 
ADDOUTID_63_0[17]         NA            NA             0.000       65.707       65.707 
ADDOUTID_63_0[18]         NA            NA             0.000       65.901       65.901 
ADDOUTID_63_0[19]         NA            NA             0.000       63.700       63.700 
ADDOUTID_63_0[20]         NA            NA             0.000       63.700       63.700 
ADDOUTID_63_0[21]         NA            NA             0.000       64.474       64.474 
ADDOUTID_63_0[22]         NA            NA             0.000       64.274       64.274 
ADDOUTID_63_0[23]         NA            NA             0.000       64.271       64.271 
ADDOUTID_63_0[24]         NA            NA             0.000       64.705       64.705 
ADDOUTID_63_0[25]         NA            NA             0.000       65.022       65.022 
ADDOUTID_63_0[26]         NA            NA             0.000       64.895       64.895 
ADDOUTID_63_0[27]         NA            NA             0.000       63.498       63.498 
ADDOUTID_63_0[28]         NA            NA             0.000       64.796       64.796 
ADDOUTID_63_0[29]         NA            NA             0.000       63.001       63.001 
ADDOUTID_63_0[30]         NA            NA             0.000       62.836       62.836 
ADDOUTID_63_0[31]         NA            NA             0.000       63.766       63.766 
ADDOUTID_63_0[32]         NA            NA             0.000       63.375       63.375 
ADDOUTID_63_0[33]         NA            NA             0.000       64.305       64.305 
ADDOUTID_63_0[34]         NA            NA             0.000       64.109       64.109 
ADDOUTID_63_0[35]         NA            NA             0.000       62.599       62.599 
ADDOUTID_63_0[36]         NA            NA             0.000       64.398       64.398 
ADDOUTID_63_0[37]         NA            NA             0.000       62.852       62.852 
ADDOUTID_63_0[38]         NA            NA             0.000       62.798       62.798 
ADDOUTID_63_0[39]         NA            NA             0.000       64.095       64.095 
ADDOUTID_63_0[40]         NA            NA             0.000       62.299       62.299 
ADDOUTID_63_0[41]         NA            NA             0.000       62.092       62.092 
ADDOUTID_63_0[42]         NA            NA             0.000       61.998       61.998 
ADDOUTID_63_0[43]         NA            NA             0.000       62.383       62.383 
ADDOUTID_63_0[44]         NA            NA             0.000       63.242       63.242 
ADDOUTID_63_0[45]         NA            NA             0.000       61.935       61.935 
ADDOUTID_63_0[46]         NA            NA             0.000       61.865       61.865 
ADDOUTID_63_0[47]         NA            NA             0.000       61.914       61.914 
ADDOUTID_63_0[48]         NA            NA             0.000       61.114       61.114 
ADDOUTID_63_0[49]         NA            NA             0.000       60.142       60.142 
ADDOUTID_63_0[50]         NA            NA             0.000       60.938       60.938 
ADDOUTID_63_0[51]         NA            NA             0.000       60.956       60.956 
ADDOUTID_63_0[52]         NA            NA             0.000       61.193       61.193 
ADDOUTID_63_0[53]         NA            NA             0.000       59.853       59.853 
ADDOUTID_63_0[54]         NA            NA             0.000       60.292       60.292 
ADDOUTID_63_0[55]         NA            NA             0.000       61.421       61.421 
ADDOUTID_63_0[56]         NA            NA             0.000       60.789       60.789 
ADDOUTID_63_0[57]         NA            NA             0.000       60.802       60.802 
ADDOUTID_63_0[58]         NA            NA             0.000       60.901       60.901 
ADDOUTID_63_0[59]         NA            NA             0.000       60.401       60.401 
ADDOUTID_63_0[60]         NA            NA             0.000       64.325       64.325 
ADDOUTID_63_0[61]         NA            NA             0.000       60.625       60.625 
ADDOUTID_63_0[62]         NA            NA             0.000       60.434       60.434 
ADDOUTID_63_0[63]         NA            NA             0.000       61.417       61.417 
ALUOUTMEM_aptn_ft[0]      NA            NA             0.000       76.450       76.450 
ALUOUTMEM_aptn_ft[1]      NA            NA             0.000       76.450       76.450 
ALUOUTMEM_aptn_ft[2]      NA            NA             0.000       76.650       76.650 
ALUOUTMEM_aptn_ft[3]      NA            NA             0.000       76.650       76.650 
ALUOUTMEM_aptn_ft[4]      NA            NA             0.000       76.749       76.749 
ALUOUTMEM_aptn_ft[5]      NA            NA             0.000       76.749       76.749 
ALUOUTMEM_aptn_ft[6]      NA            NA             0.000       76.749       76.749 
ALUOUTMEM_aptn_ft[7]      NA            NA             0.000       76.749       76.749 
ALUOUTMEM_aptn_ft[8]      NA            NA             0.000       76.749       76.749 
ALUOUTMEM_aptn_ft[9]      NA            NA             0.000       76.749       76.749 
ALUOUTMEM_aptn_ft[10]     NA            NA             0.000       76.749       76.749 
DMOUTWB[0]                NA            NA             0.000       106.349      106.349
DMOUTWB[1]                NA            NA             0.000       106.349      106.349
DMOUTWB[2]                NA            NA             0.000       106.349      106.349
DMOUTWB[3]                NA            NA             0.000       106.449      106.449
DMOUTWB[4]                NA            NA             0.000       106.763      106.763
DMOUTWB[5]                NA            NA             0.000       106.563      106.563
DMOUTWB[6]                NA            NA             0.000       106.863      106.863
DMOUTWB[7]                NA            NA             0.000       106.863      106.863
DMOUTWB[8]                NA            NA             0.000       106.863      106.863
DMOUTWB[9]                NA            NA             0.000       106.863      106.863
DMOUTWB[10]               NA            NA             0.000       106.863      106.863
DMOUTWB[11]               NA            NA             0.000       107.163      107.163
DMOUTWB[12]               NA            NA             0.000       107.163      107.163
DMOUTWB[13]               NA            NA             0.000       107.163      107.163
DMOUTWB[14]               NA            NA             0.000       107.921      107.921
DMOUTWB[15]               NA            NA             0.000       107.794      107.794
DMOUTWB[16]               NA            NA             0.000       107.794      107.794
DMOUTWB[17]               NA            NA             0.000       107.794      107.794
DMOUTWB[18]               NA            NA             0.000       108.194      108.194
DMOUTWB[19]               NA            NA             0.000       108.194      108.194
DMOUTWB[20]               NA            NA             0.000       108.321      108.321
DMOUTWB[21]               NA            NA             0.000       108.321      108.321
DMOUTWB[22]               NA            NA             0.000       108.321      108.321
DMOUTWB[23]               NA            NA             0.000       108.321      108.321
DMOUTWB[24]               NA            NA             0.000       107.994      107.994
DMOUTWB[25]               NA            NA             0.000       107.994      107.994
DMOUTWB[26]               NA            NA             0.000       107.994      107.994
DMOUTWB[27]               NA            NA             0.000       107.762      107.762
DMOUTWB[28]               NA            NA             0.000       107.762      107.762
DMOUTWB[29]               NA            NA             0.000       107.885      107.885
DMOUTWB[30]               NA            NA             0.000       108.185      108.185
DMOUTWB[31]               NA            NA             0.000       108.185      108.185
DMOUTWB[32]               NA            NA             0.000       108.185      108.185
DMOUTWB[33]               NA            NA             0.000       109.888      109.888
DMOUTWB[34]               NA            NA             0.000       109.888      109.888
DMOUTWB[35]               NA            NA             0.000       109.888      109.888
DMOUTWB[36]               NA            NA             0.000       109.988      109.988
DMOUTWB[37]               NA            NA             0.000       109.861      109.861
DMOUTWB[38]               NA            NA             0.000       109.861      109.861
DMOUTWB[39]               NA            NA             0.000       109.761      109.761
DMOUTWB[40]               NA            NA             0.000       109.761      109.761
DMOUTWB[41]               NA            NA             0.000       109.888      109.888
DMOUTWB[42]               NA            NA             0.000       110.388      110.388
DMOUTWB[43]               NA            NA             0.000       110.388      110.388
DMOUTWB[44]               NA            NA             0.000       110.388      110.388
DMOUTWB[45]               NA            NA             0.000       110.388      110.388
DMOUTWB[46]               NA            NA             0.000       110.388      110.388
DMOUTWB[47]               NA            NA             0.000       110.388      110.388
DMOUTWB[48]               NA            NA             0.000       110.788      110.788
DMOUTWB[49]               NA            NA             0.000       110.788      110.788
DMOUTWB[50]               NA            NA             0.000       110.788      110.788
DMOUTWB[51]               NA            NA             0.000       110.788      110.788
DMOUTWB[52]               NA            NA             0.000       110.788      110.788
DMOUTWB[53]               NA            NA             0.000       110.788      110.788
DMOUTWB[54]               NA            NA             0.000       111.188      111.188
DMOUTWB[55]               NA            NA             0.000       111.188      111.188
DMOUTWB[56]               NA            NA             0.000       111.188      111.188
DMOUTWB[57]               NA            NA             0.000       111.388      111.388
DMOUTWB[58]               NA            NA             0.000       111.388      111.388
DMOUTWB[59]               NA            NA             0.000       111.388      111.388
DMOUTWB[60]               NA            NA             0.000       111.688      111.688
DMOUTWB[61]               NA            NA             0.000       111.688      111.688
DMOUTWB[62]               NA            NA             0.000       111.352      111.352
DMOUTWB[63]               NA            NA             0.000       112.752      112.752
MEMREADEX                 NA            NA             0.000       136.319      136.319
MEMREADMEM_aptn_ft        NA            NA             0.000       83.761       83.761 
N_1                       NA            NA             0.000       203.696      203.696
PCSRCID                   NA            NA             0.000       51.742       51.742 
REGWRITEWB_0              NA            NA             0.000       192.852      192.852
WREX[0]                   NA            NA             0.000       137.416      137.416
WREX[1]                   NA            NA             0.000       137.416      137.416
WREX[2]                   NA            NA             0.000       137.652      137.652
WREX[3]                   NA            NA             0.000       137.861      137.861
WRITEDATAWB[0]            NA            NA             0.000       89.844       89.844 
WRITEDATAWB[1]            NA            NA             0.000       89.844       89.844 
WRITEDATAWB[2]            NA            NA             0.000       89.844       89.844 
WRITEDATAWB[3]            NA            NA             0.000       87.766       87.766 
WRITEDATAWB[4]            NA            NA             0.000       87.766       87.766 
WRITEDATAWB[5]            NA            NA             0.000       87.766       87.766 
WRITEDATAWB[6]            NA            NA             0.000       87.966       87.966 
WRITEDATAWB[7]            NA            NA             0.000       87.966       87.966 
WRITEDATAWB[8]            NA            NA             0.000       87.966       87.966 
WRITEDATAWB[9]            NA            NA             0.000       87.966       87.966 
WRITEDATAWB[10]           NA            NA             0.000       87.840       87.840 
WRITEDATAWB[11]           NA            NA             0.000       88.040       88.040 
WRITEDATAWB[12]           NA            NA             0.000       88.166       88.166 
WRITEDATAWB[13]           NA            NA             0.000       88.166       88.166 
WRITEDATAWB[14]           NA            NA             0.000       88.166       88.166 
WRITEDATAWB[15]           NA            NA             0.000       88.166       88.166 
WRITEDATAWB[16]           NA            NA             0.000       88.166       88.166 
WRITEDATAWB[17]           NA            NA             0.000       88.166       88.166 
WRITEDATAWB[18]           NA            NA             0.000       88.466       88.466 
WRITEDATAWB[19]           NA            NA             0.000       88.466       88.466 
WRITEDATAWB[20]           NA            NA             0.000       88.466       88.466 
WRITEDATAWB[21]           NA            NA             0.000       88.466       88.466 
WRITEDATAWB[22]           NA            NA             0.000       89.914       89.914 
WRITEDATAWB[23]           NA            NA             0.000       89.914       89.914 
WRITEDATAWB[24]           NA            NA             0.000       89.714       89.714 
WRITEDATAWB[25]           NA            NA             0.000       89.714       89.714 
WRITEDATAWB[26]           NA            NA             0.000       89.714       89.714 
WRITEDATAWB[27]           NA            NA             0.000       89.814       89.814 
WRITEDATAWB[28]           NA            NA             0.000       89.814       89.814 
WRITEDATAWB[29]           NA            NA             0.000       89.814       89.814 
WRITEDATAWB[30]           NA            NA             0.000       89.888       89.888 
WRITEDATAWB[31]           NA            NA             0.000       89.888       89.888 
WRITEDATAWB[32]           NA            NA             0.000       89.888       89.888 
WRITEDATAWB[33]           NA            NA             0.000       89.888       89.888 
WRITEDATAWB[34]           NA            NA             0.000       89.888       89.888 
WRITEDATAWB[35]           NA            NA             0.000       89.888       89.888 
WRITEDATAWB[36]           NA            NA             0.000       89.578       89.578 
WRITEDATAWB[37]           NA            NA             0.000       92.752       92.752 
WRITEDATAWB[38]           NA            NA             0.000       93.088       93.088 
WRITEDATAWB[39]           NA            NA             0.000       93.088       93.088 
WRITEDATAWB[40]           NA            NA             0.000       93.088       93.088 
WRITEDATAWB[41]           NA            NA             0.000       93.088       93.088 
WRITEDATAWB[42]           NA            NA             0.000       93.388       93.388 
WRITEDATAWB[43]           NA            NA             0.000       93.388       93.388 
WRITEDATAWB[44]           NA            NA             0.000       93.261       93.261 
WRITEDATAWB[45]           NA            NA             0.000       93.261       93.261 
WRITEDATAWB[46]           NA            NA             0.000       93.261       93.261 
WRITEDATAWB[47]           NA            NA             0.000       93.261       93.261 
WRITEDATAWB[48]           NA            NA             0.000       93.561       93.561 
WRITEDATAWB[49]           NA            NA             0.000       93.561       93.561 
WRITEDATAWB[50]           NA            NA             0.000       93.688       93.688 
WRITEDATAWB[51]           NA            NA             0.000       93.688       93.688 
WRITEDATAWB[52]           NA            NA             0.000       93.688       93.688 
WRITEDATAWB[53]           NA            NA             0.000       93.688       93.688 
WRITEDATAWB[54]           NA            NA             0.000       93.988       93.988 
WRITEDATAWB[55]           NA            NA             0.000       93.988       93.988 
WRITEDATAWB[56]           NA            NA             0.000       93.988       93.988 
WRITEDATAWB[57]           NA            NA             0.000       94.188       94.188 
WRITEDATAWB[58]           NA            NA             0.000       94.188       94.188 
WRITEDATAWB[59]           NA            NA             0.000       94.188       94.188 
WRITEDATAWB[60]           NA            NA             0.000       94.488       94.488 
WRITEDATAWB[61]           NA            NA             0.000       94.488       94.488 
WRITEDATAWB[62]           NA            NA             0.000       94.488       94.488 
WRITEDATAWB[63]           NA            NA             0.000       95.588       95.588 
WRMEM_aptn_ft[0]          NA            NA             0.000       83.488       83.488 
WRMEM_aptn_ft[1]          NA            NA             0.000       83.488       83.488 
WRMEM_aptn_ft[2]          NA            NA             0.000       82.088       82.088 
WRMEM_aptn_ft[3]          NA            NA             0.000       82.088       82.088 
WRMEM_aptn_ft[4]          NA            NA             0.000       85.788       85.788 
WRWB[0]                   NA            NA             0.000       88.769       88.769 
WRWB[1]                   NA            NA             0.000       88.769       88.769 
WRWB[2]                   NA            NA             0.000       88.769       88.769 
WRWB[3]                   NA            NA             0.000       88.769       88.769 
WRWB[4]                   NA            NA             0.000       94.169       94.169 
stall_0                   NA            NA             0.000       72.626       72.626 
=======================================================================================


Output Ports: 

Port                        Starting                User                            Arrival     Required            
Name                        Reference               Constraint                      Time        Time         Slack  
                            Clock                                                                                   
--------------------------------------------------------------------------------------------------------------------
ALUOUTMEM_aptn_ft_0[0]      NA                      NA                              17.550      94.000       76.450 
ALUOUTMEM_aptn_ft_0[1]      NA                      NA                              17.550      94.000       76.450 
ALUOUTMEM_aptn_ft_0[2]      NA                      NA                              17.550      94.200       76.650 
ALUOUTMEM_aptn_ft_0[3]      NA                      NA                              17.550      94.200       76.650 
ALUOUTMEM_aptn_ft_0[4]      NA                      NA                              17.451      94.200       76.749 
ALUOUTMEM_aptn_ft_0[5]      NA                      NA                              17.451      94.200       76.749 
ALUOUTMEM_aptn_ft_0[6]      NA                      NA                              17.451      94.200       76.749 
ALUOUTMEM_aptn_ft_0[7]      NA                      NA                              17.451      94.200       76.749 
ALUOUTMEM_aptn_ft_0[8]      NA                      NA                              17.451      94.200       76.749 
ALUOUTMEM_aptn_ft_0[9]      NA                      NA                              17.451      94.200       76.749 
ALUOUTMEM_aptn_ft_0[10]     NA                      NA                              17.451      94.200       76.749 
DMOUTWB_aptn_ft[0]          NA                      NA                              17.451      123.800      106.349
DMOUTWB_aptn_ft[1]          NA                      NA                              17.451      123.800      106.349
DMOUTWB_aptn_ft[2]          NA                      NA                              17.451      123.800      106.349
DMOUTWB_aptn_ft[3]          NA                      NA                              17.451      123.900      106.449
DMOUTWB_aptn_ft[4]          NA                      NA                              17.337      124.100      106.763
DMOUTWB_aptn_ft[5]          NA                      NA                              17.337      123.900      106.563
DMOUTWB_aptn_ft[6]          NA                      NA                              17.337      124.200      106.863
DMOUTWB_aptn_ft[7]          NA                      NA                              17.337      124.200      106.863
DMOUTWB_aptn_ft[8]          NA                      NA                              17.337      124.200      106.863
DMOUTWB_aptn_ft[9]          NA                      NA                              17.337      124.200      106.863
DMOUTWB_aptn_ft[10]         NA                      NA                              17.337      124.200      106.863
DMOUTWB_aptn_ft[11]         NA                      NA                              17.337      124.500      107.163
DMOUTWB_aptn_ft[12]         NA                      NA                              17.337      124.500      107.163
DMOUTWB_aptn_ft[13]         NA                      NA                              17.337      124.500      107.163
DMOUTWB_aptn_ft[14]         NA                      NA                              16.879      124.800      107.921
DMOUTWB_aptn_ft[15]         NA                      NA                              17.006      124.800      107.794
DMOUTWB_aptn_ft[16]         NA                      NA                              17.006      124.800      107.794
DMOUTWB_aptn_ft[17]         NA                      NA                              17.006      124.800      107.794
DMOUTWB_aptn_ft[18]         NA                      NA                              17.006      125.200      108.194
DMOUTWB_aptn_ft[19]         NA                      NA                              17.006      125.200      108.194
DMOUTWB_aptn_ft[20]         NA                      NA                              16.879      125.200      108.321
DMOUTWB_aptn_ft[21]         NA                      NA                              16.879      125.200      108.321
DMOUTWB_aptn_ft[22]         NA                      NA                              16.879      125.200      108.321
DMOUTWB_aptn_ft[23]         NA                      NA                              16.879      125.200      108.321
DMOUTWB_aptn_ft[24]         NA                      NA                              17.006      125.000      107.994
DMOUTWB_aptn_ft[25]         NA                      NA                              17.006      125.000      107.994
DMOUTWB_aptn_ft[26]         NA                      NA                              17.006      125.000      107.994
DMOUTWB_aptn_ft[27]         NA                      NA                              17.338      125.100      107.762
DMOUTWB_aptn_ft[28]         NA                      NA                              17.338      125.100      107.762
DMOUTWB_aptn_ft[29]         NA                      NA                              17.215      125.100      107.885
DMOUTWB_aptn_ft[30]         NA                      NA                              17.215      125.400      108.185
DMOUTWB_aptn_ft[31]         NA                      NA                              17.215      125.400      108.185
DMOUTWB_aptn_ft[32]         NA                      NA                              17.215      125.400      108.185
DMOUTWB_aptn_ft[33]         NA                      NA                              15.112      125.000      109.888
DMOUTWB_aptn_ft[34]         NA                      NA                              15.112      125.000      109.888
DMOUTWB_aptn_ft[35]         NA                      NA                              15.112      125.000      109.888
DMOUTWB_aptn_ft[36]         NA                      NA                              15.112      125.100      109.988
DMOUTWB_aptn_ft[37]         NA                      NA                              15.239      125.100      109.861
DMOUTWB_aptn_ft[38]         NA                      NA                              15.239      125.100      109.861
DMOUTWB_aptn_ft[39]         NA                      NA                              15.239      125.000      109.761
DMOUTWB_aptn_ft[40]         NA                      NA                              15.239      125.000      109.761
DMOUTWB_aptn_ft[41]         NA                      NA                              15.112      125.000      109.888
DMOUTWB_aptn_ft[42]         NA                      NA                              15.112      125.500      110.388
DMOUTWB_aptn_ft[43]         NA                      NA                              15.112      125.500      110.388
DMOUTWB_aptn_ft[44]         NA                      NA                              15.112      125.500      110.388
DMOUTWB_aptn_ft[45]         NA                      NA                              15.112      125.500      110.388
DMOUTWB_aptn_ft[46]         NA                      NA                              15.112      125.500      110.388
DMOUTWB_aptn_ft[47]         NA                      NA                              15.112      125.500      110.388
DMOUTWB_aptn_ft[48]         NA                      NA                              15.112      125.900      110.788
DMOUTWB_aptn_ft[49]         NA                      NA                              15.112      125.900      110.788
DMOUTWB_aptn_ft[50]         NA                      NA                              15.112      125.900      110.788
DMOUTWB_aptn_ft[51]         NA                      NA                              15.112      125.900      110.788
DMOUTWB_aptn_ft[52]         NA                      NA                              15.112      125.900      110.788
DMOUTWB_aptn_ft[53]         NA                      NA                              15.112      125.900      110.788
DMOUTWB_aptn_ft[54]         NA                      NA                              15.112      126.300      111.188
DMOUTWB_aptn_ft[55]         NA                      NA                              15.112      126.300      111.188
DMOUTWB_aptn_ft[56]         NA                      NA                              15.112      126.300      111.188
DMOUTWB_aptn_ft[57]         NA                      NA                              15.112      126.500      111.388
DMOUTWB_aptn_ft[58]         NA                      NA                              15.112      126.500      111.388
DMOUTWB_aptn_ft[59]         NA                      NA                              15.112      126.500      111.388
DMOUTWB_aptn_ft[60]         NA                      NA                              15.112      126.800      111.688
DMOUTWB_aptn_ft[61]         NA                      NA                              15.112      126.800      111.688
DMOUTWB_aptn_ft[62]         NA                      NA                              15.448      126.800      111.352
DMOUTWB_aptn_ft[63]         NA                      NA                              15.448      128.200      112.752
IMMID_11_to_20[12]          (no clock) (rising)     0.000(System_FB1_uA rising)     2.304       206.000      203.696
INSTRUCID_0_11[0]           clk (rising)            NA                              4.156       77.400       73.244 
INSTRUCID_0_11[1]           clk (rising)            NA                              4.154       77.400       73.246 
INSTRUCID_0_11[2]           clk (rising)            NA                              4.156       82.800       78.644 
INSTRUCID_0_11[3]           clk (rising)            NA                              4.154       82.800       78.646 
INSTRUCID_0_11[4]           clk (rising)            NA                              3.843       81.200       77.357 
INSTRUCID_0_11[5]           clk (rising)            NA                              3.843       82.800       78.957 
INSTRUCID_0_11[6]           clk (rising)            NA                              3.840       82.400       78.560 
INSTRUCID_0_11[7]           clk (rising)            NA                              3.843       107.900      104.057
INSTRUCID_0_11[8]           clk (rising)            NA                              3.840       103.300      99.460 
INSTRUCID_0_11[9]           clk (rising)            NA                              3.840       103.600      99.760 
INSTRUCID_0_11[10]          clk (rising)            NA                              3.840       103.600      99.760 
INSTRUCID_0_11[11]          clk (rising)            NA                              4.415       103.700      99.285 
INSTRUCID_15_26[15]         clk (rising)            NA                              5.253       87.100       81.847 
INSTRUCID_15_26[16]         clk (rising)            NA                              4.093       87.100       83.007 
INSTRUCID_15_26[17]         clk (rising)            NA                              4.163       87.100       82.936 
INSTRUCID_15_26[18]         clk (rising)            NA                              4.163       87.100       82.936 
INSTRUCID_15_26[19]         clk (rising)            NA                              4.059       93.500       89.441 
INSTRUCID_15_26[20]         clk (rising)            NA                              4.093       87.100       83.007 
INSTRUCID_15_26[21]         clk (rising)            NA                              4.163       87.100       82.936 
INSTRUCID_15_26[22]         clk (rising)            NA                              4.163       87.100       82.936 
INSTRUCID_15_26[23]         clk (rising)            NA                              4.132       87.100       82.968 
INSTRUCID_15_26[24]         clk (rising)            NA                              4.059       93.500       89.441 
INSTRUCID_15_26[25]         clk (rising)            NA                              4.163       109.000      104.837
INSTRUCID_15_26[26]         clk (rising)            NA                              4.163       118.200      114.037
INSTRUCID_28_29[28]         clk (rising)            NA                              5.377       118.300      112.923
INSTRUCID_28_29[29]         clk (rising)            NA                              5.176       118.300      113.124
INSTRUCID_31[31]            clk (rising)            NA                              5.376       93.800       88.424 
MEMREADEX_aptn_ft           NA                      NA                              17.881      154.200      136.319
MEMREADMEM_aptn_ft_0        NA                      NA                              15.239      99.000       83.761 
REGWRITEWB_aptn_ft          NA                      NA                              17.648      210.500      192.852
WREX_aptn_ft[0]             NA                      NA                              15.684      153.100      137.416
WREX_aptn_ft[1]             NA                      NA                              15.684      153.100      137.416
WREX_aptn_ft[2]             NA                      NA                              15.448      153.100      137.652
WREX_aptn_ft[3]             NA                      NA                              15.239      153.100      137.861
WRITEDATAWB_aptn_ft[0]      NA                      NA                              17.656      107.500      89.844 
WRITEDATAWB_aptn_ft[1]      NA                      NA                              17.656      107.500      89.844 
WRITEDATAWB_aptn_ft[2]      NA                      NA                              17.656      107.500      89.844 
WRITEDATAWB_aptn_ft[3]      NA                      NA                              19.534      107.300      87.766 
WRITEDATAWB_aptn_ft[4]      NA                      NA                              19.534      107.300      87.766 
WRITEDATAWB_aptn_ft[5]      NA                      NA                              19.534      107.300      87.766 
WRITEDATAWB_aptn_ft[6]      NA                      NA                              19.534      107.500      87.966 
WRITEDATAWB_aptn_ft[7]      NA                      NA                              19.534      107.500      87.966 
WRITEDATAWB_aptn_ft[8]      NA                      NA                              19.534      107.500      87.966 
WRITEDATAWB_aptn_ft[9]      NA                      NA                              19.534      107.500      87.966 
WRITEDATAWB_aptn_ft[10]     NA                      NA                              19.660      107.500      87.840 
WRITEDATAWB_aptn_ft[11]     NA                      NA                              19.660      107.700      88.040 
WRITEDATAWB_aptn_ft[12]     NA                      NA                              19.534      107.700      88.166 
WRITEDATAWB_aptn_ft[13]     NA                      NA                              19.534      107.700      88.166 
WRITEDATAWB_aptn_ft[14]     NA                      NA                              19.534      107.700      88.166 
WRITEDATAWB_aptn_ft[15]     NA                      NA                              19.534      107.700      88.166 
WRITEDATAWB_aptn_ft[16]     NA                      NA                              19.534      107.700      88.166 
WRITEDATAWB_aptn_ft[17]     NA                      NA                              19.534      107.700      88.166 
WRITEDATAWB_aptn_ft[18]     NA                      NA                              19.534      108.000      88.466 
WRITEDATAWB_aptn_ft[19]     NA                      NA                              19.534      108.000      88.466 
WRITEDATAWB_aptn_ft[20]     NA                      NA                              19.534      108.000      88.466 
WRITEDATAWB_aptn_ft[21]     NA                      NA                              19.534      108.000      88.466 
WRITEDATAWB_aptn_ft[22]     NA                      NA                              18.086      108.000      89.914 
WRITEDATAWB_aptn_ft[23]     NA                      NA                              18.086      108.000      89.914 
WRITEDATAWB_aptn_ft[24]     NA                      NA                              18.086      107.800      89.714 
WRITEDATAWB_aptn_ft[25]     NA                      NA                              18.086      107.800      89.714 
WRITEDATAWB_aptn_ft[26]     NA                      NA                              18.086      107.800      89.714 
WRITEDATAWB_aptn_ft[27]     NA                      NA                              18.086      107.900      89.814 
WRITEDATAWB_aptn_ft[28]     NA                      NA                              18.086      107.900      89.814 
WRITEDATAWB_aptn_ft[29]     NA                      NA                              18.086      107.900      89.814 
WRITEDATAWB_aptn_ft[30]     NA                      NA                              18.212      108.100      89.888 
WRITEDATAWB_aptn_ft[31]     NA                      NA                              18.212      108.100      89.888 
WRITEDATAWB_aptn_ft[32]     NA                      NA                              18.212      108.100      89.888 
WRITEDATAWB_aptn_ft[33]     NA                      NA                              18.212      108.100      89.888 
WRITEDATAWB_aptn_ft[34]     NA                      NA                              18.212      108.100      89.888 
WRITEDATAWB_aptn_ft[35]     NA                      NA                              18.212      108.100      89.888 
WRITEDATAWB_aptn_ft[36]     NA                      NA                              18.522      108.100      89.578 
WRITEDATAWB_aptn_ft[37]     NA                      NA                              15.448      108.200      92.752 
WRITEDATAWB_aptn_ft[38]     NA                      NA                              15.112      108.200      93.088 
WRITEDATAWB_aptn_ft[39]     NA                      NA                              15.112      108.200      93.088 
WRITEDATAWB_aptn_ft[40]     NA                      NA                              15.112      108.200      93.088 
WRITEDATAWB_aptn_ft[41]     NA                      NA                              15.112      108.200      93.088 
WRITEDATAWB_aptn_ft[42]     NA                      NA                              15.112      108.500      93.388 
WRITEDATAWB_aptn_ft[43]     NA                      NA                              15.112      108.500      93.388 
WRITEDATAWB_aptn_ft[44]     NA                      NA                              15.239      108.500      93.261 
WRITEDATAWB_aptn_ft[45]     NA                      NA                              15.239      108.500      93.261 
WRITEDATAWB_aptn_ft[46]     NA                      NA                              15.239      108.500      93.261 
WRITEDATAWB_aptn_ft[47]     NA                      NA                              15.239      108.500      93.261 
WRITEDATAWB_aptn_ft[48]     NA                      NA                              15.239      108.800      93.561 
WRITEDATAWB_aptn_ft[49]     NA                      NA                              15.239      108.800      93.561 
WRITEDATAWB_aptn_ft[50]     NA                      NA                              15.112      108.800      93.688 
WRITEDATAWB_aptn_ft[51]     NA                      NA                              15.112      108.800      93.688 
WRITEDATAWB_aptn_ft[52]     NA                      NA                              15.112      108.800      93.688 
WRITEDATAWB_aptn_ft[53]     NA                      NA                              15.112      108.800      93.688 
WRITEDATAWB_aptn_ft[54]     NA                      NA                              15.112      109.100      93.988 
WRITEDATAWB_aptn_ft[55]     NA                      NA                              15.112      109.100      93.988 
WRITEDATAWB_aptn_ft[56]     NA                      NA                              15.112      109.100      93.988 
WRITEDATAWB_aptn_ft[57]     NA                      NA                              15.112      109.300      94.188 
WRITEDATAWB_aptn_ft[58]     NA                      NA                              15.112      109.300      94.188 
WRITEDATAWB_aptn_ft[59]     NA                      NA                              15.112      109.300      94.188 
WRITEDATAWB_aptn_ft[60]     NA                      NA                              15.112      109.600      94.488 
WRITEDATAWB_aptn_ft[61]     NA                      NA                              15.112      109.600      94.488 
WRITEDATAWB_aptn_ft[62]     NA                      NA                              15.112      109.600      94.488 
WRITEDATAWB_aptn_ft[63]     NA                      NA                              15.112      110.700      95.588 
WRMEM_aptn_ft_0[0]          NA                      NA                              15.112      98.600       83.488 
WRMEM_aptn_ft_0[1]          NA                      NA                              15.112      98.600       83.488 
WRMEM_aptn_ft_0[2]          NA                      NA                              15.112      97.200       82.088 
WRMEM_aptn_ft_0[3]          NA                      NA                              15.112      97.200       82.088 
WRMEM_aptn_ft_0[4]          NA                      NA                              15.112      100.900      85.788 
WRWB_aptn_ft[0]             NA                      NA                              18.431      107.200      88.769 
WRWB_aptn_ft[1]             NA                      NA                              18.431      107.200      88.769 
WRWB_aptn_ft[2]             NA                      NA                              18.431      107.200      88.769 
WRWB_aptn_ft[3]             NA                      NA                              18.431      107.200      88.769 
WRWB_aptn_ft[4]             NA                      NA                              18.431      112.600      94.169 
rst_n                       clk (rising)            NA                              1.026       248.100      247.074
rst_n_aptn_s                clk (rising)            NA                              1.026       247.400      246.374
====================================================================================================================



====================================
</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a name="S1.3">Section 1.3</a> Detailed Report for Clock: clk <a href="#SFrom1.3">Back</a>
</span>
<span>====================================



Starting Points with Worst Slack
********************************

                                   Starting                                         Arrival           
Instance                           Reference     Type     Pin     Net               Time        Slack 
                                   Clock                                                              
------------------------------------------------------------------------------------------------------
dut_inst.ifid1.out_instruc[0]      clk           FDCE     Q       INSTRUCID[0]      0.050       73.244
dut_inst.ifid1.out_instruc[1]      clk           FDCE     Q       INSTRUCID[1]      0.050       73.246
dut_inst.ifid1.out_instruc[4]      clk           FDCE     Q       INSTRUCID[4]      0.050       77.357
dut_inst.ifid1.out_instruc[6]      clk           FDCE     Q       INSTRUCID[6]      0.050       78.560
dut_inst.ifid1.out_instruc[2]      clk           FDCE     Q       INSTRUCID[2]      0.050       78.644
dut_inst.ifid1.out_instruc[3]      clk           FDCE     Q       INSTRUCID[3]      0.050       78.646
dut_inst.ifid1.out_instruc[5]      clk           FDCE     Q       INSTRUCID[5]      0.050       78.957
dut_inst.ifid1.out_instruc[15]     clk           FDCE     Q       INSTRUCID[15]     0.050       81.847
dut_inst.ifid1.out_instruc[17]     clk           FDCE     Q       INSTRUCID[17]     0.050       82.936
dut_inst.ifid1.out_instruc[18]     clk           FDCE     Q       INSTRUCID[18]     0.050       82.936
======================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                               Required           
Instance                   Reference     Type     Pin                     Net                     Time         Slack 
                           Clock                                                                                     
---------------------------------------------------------------------------------------------------------------------
INSTRUCID_0_11[0:11]       clk           Port     INSTRUCID_0_11[0]       INSTRUCID_0_11[0]       77.400       73.244
INSTRUCID_0_11[0:11]       clk           Port     INSTRUCID_0_11[1]       INSTRUCID_0_11[1]       77.400       73.246
INSTRUCID_0_11[0:11]       clk           Port     INSTRUCID_0_11[4]       INSTRUCID_0_11[4]       81.200       77.357
INSTRUCID_0_11[0:11]       clk           Port     INSTRUCID_0_11[6]       INSTRUCID_0_11[6]       82.400       78.560
INSTRUCID_0_11[0:11]       clk           Port     INSTRUCID_0_11[2]       INSTRUCID_0_11[2]       82.800       78.644
INSTRUCID_0_11[0:11]       clk           Port     INSTRUCID_0_11[3]       INSTRUCID_0_11[3]       82.800       78.646
INSTRUCID_0_11[0:11]       clk           Port     INSTRUCID_0_11[5]       INSTRUCID_0_11[5]       82.800       78.957
INSTRUCID_15_26[15:26]     clk           Port     INSTRUCID_15_26[15]     INSTRUCID_15_26[15]     87.100       81.847
INSTRUCID_15_26[15:26]     clk           Port     INSTRUCID_15_26[17]     INSTRUCID_15_26[17]     87.100       82.936
INSTRUCID_15_26[15:26]     clk           Port     INSTRUCID_15_26[18]     INSTRUCID_15_26[18]     87.100       82.936
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      77.400
    = Required time:                         77.400

    - Propagation time:                      4.156
    = Slack (non-critical) :                 73.244

    Number of logic level(s):                1
    Starting point:                          dut_inst.ifid1.out_instruc[0] / Q
    Ending point:                            INSTRUCID_0_11[0:11] / INSTRUCID_0_11[0]
    The start point is clocked by            clk [rising] (rise=0.000 fall=250.000 period=500.000) on pin C
    The end   point is clocked by            NA
    -Timing constraint applied as path with max delay (datapathonly) 77.400002 (rise_from [get_clocks -include_generated_clocks clk] to p:INSTRUCID_0_11[0])

Instance / Net                             Pin                   Pin               Arrival     No. of         Location       
Name                              Type     Name                  Dir     Delay     Time        Fan Out(s)                    
-----------------------------------------------------------------------------------------------------------------------------
dut_inst.ifid1.out_instruc[0]     FDCE     Q                     Out     0.050     0.050 r     -              (TILE_x496y352)
INSTRUCID[0]                      Net      -                     -       3.080     -           1              -              
INSTRUCID_0_11_obuf[0]            OBUF     I                     In      -         3.130 r     -              (TILE_x562y122)
INSTRUCID_0_11_obuf[0]            OBUF     O                     Out     1.026     4.156 r     -              (TILE_x562y122)
INSTRUCID_0_11[0]                 Net      -                     -       0.000     -           1              -              
INSTRUCID_0_11[0:11]              Port     INSTRUCID_0_11[0]     Out     -         4.156 r     -              -              
=============================================================================================================================
Total path delay (propagation time + setup) of 4.156 is 1.076(25.9%) logic and 3.080(74.1%) route.


Start clock path:

Instance / Net                                Pin      Pin               Arrival     No. of         Location       
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------
Start Clock :                     clk                                                                              
------------                                                                                                       
clk                               Port        clk      In      -         0.000 r     -              -              
clk                               Net         -        -       0.000     -           1              -              
clk_ibufgds                       IBUFGDS     I        In      -         0.000 r     -              (TILE_x562y641)
clk_ibufgds                       IBUFGDS     O        Out     0.509     0.509 r     -              (TILE_x562y641)
clk_bufg                          Net         -        -       0.288     -           1              -              
clk_bufg                          BUFG        I        In      -         0.797 r     -              (TILE_x492y463)
clk_bufg                          BUFG        O        Out     0.101     0.898 r     -              (TILE_x492y463)
clkz                              Net         -        -       0.000     -           210            -              
dut_inst.ifid1.out_instruc[0]     FDCE        C        In      -         0.898 r     -              (TILE_x496y352)
===================================================================================================================




====================================
</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a name="S1.4">Section 1.4</a> Detailed Report for Clock: hstdm_refclk_100 <a href="#SFrom1.4">Back</a>
</span>
<span>====================================



Starting Points with Worst Slack
********************************

                                                                       Starting                                                           Arrival          
Instance                                                               Reference            Type     Pin     Net                          Time        Slack
                                                                       Clock                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank69.phy_en_delay.DLY.SRL\.SYNC\.delay_DOUT[0]     hstdm_refclk_100     FD       Q       phy_en_delay.srl_dly_out     3.135       8.303
hstdm_clkgen_1200_bank69.rst_delay.dly[1]                              hstdm_refclk_100     FD       Q       rst_delay.dly[1]             3.135       8.443
hstdm_clkgen_1200_bank60.rst_delay.dly[1]                              hstdm_refclk_100     FD       Q       rst_delay.dly[1]             3.135       8.510
hstdm_clkgen_1200_bank69.rst_delay.DLY.SRL\.SYNC\.delay_DOUT[0]        hstdm_refclk_100     FD       Q       rst_delay.srl_dly_out        3.135       8.532
hstdm_clkgen_1200_bank60.rst_delay.DLY.SRL\.SYNC\.delay_DOUT[0]        hstdm_refclk_100     FD       Q       rst_delay.srl_dly_out        3.135       8.532
hstdm_clkgen_1200_bank71.rst_delay.dly[1]                              hstdm_refclk_100     FD       Q       rst_delay.dly[1]             3.135       8.545
hstdm_clkgen_1200_bank71.rst_delay.DLY.SRL\.SYNC\.delay_DOUT[0]        hstdm_refclk_100     FD       Q       rst_delay.srl_dly_out        3.135       8.559
hstdm_clkgen_1200_bank69.phy_en_delay.dly[1]                           hstdm_refclk_100     FD       Q       phy_en_delay.dly[1]          3.135       8.562
hstdm_clkgen_1200_bank69.rst_delay.out                                 hstdm_refclk_100     FDE      Q       rst_wire                     3.135       8.566
hstdm_clkgen_1200_bank61.rst_delay.dly[1]                              hstdm_refclk_100     FD       Q       rst_delay.dly[1]             3.135       8.600
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                  Starting                                                                                      Required          
Instance                                                                          Reference            Type        Pin     Net                                                  Time         Slack
                                                                                  Clock                                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank69.phy_en_delay.out                                         hstdm_refclk_100     FDE         CE      N_4_mux_i                                            13.056       8.303
hstdm_clkgen_1200_bank69.rst_delay.out                                            hstdm_refclk_100     FDE         CE      N_4_mux_0_i                                          13.056       8.443
hstdm_clkgen_1200_bank60.rst_delay.out                                            hstdm_refclk_100     FDE         CE      N_4_mux_0_i                                          13.056       8.510
hstdm_clkgen_1200_bank71.rst_delay.out                                            hstdm_refclk_100     FDE         CE      N_4_mux_0_i                                          13.056       8.545
hstdm_clkgen_1200_bank61.rst_delay.out                                            hstdm_refclk_100     FDE         CE      N_4_mux_0_i                                          13.056       8.600
hstdm_clkgen_1200_bank62.rst_delay.out                                            hstdm_refclk_100     FDE         CE      N_4_mux_0_i                                          13.056       8.611
hstdm_clkgen_1200_bank61.phy_en_delay.out                                         hstdm_refclk_100     FDE         CE      N_4_mux_i                                            13.056       8.690
hstdm_clkgen_1200_bank61.rst_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_2        hstdm_refclk_100     SRLC32E     D       rst_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]        13.099       8.743
hstdm_clkgen_1200_bank62.phy_en_delay.out                                         hstdm_refclk_100     FDE         CE      N_4_mux_i                                            13.056       8.747
hstdm_clkgen_1200_bank71.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_2     hstdm_refclk_100     SRLC32E     D       phy_en_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]     13.099       8.787
==================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.029
    + Clock delay at ending point:           3.085
    = Required time:                         13.056

    - Propagation time:                      1.667
    - Clock delay at starting point:         3.085
    = Slack (non-critical) :                 8.303

    Number of logic level(s):                2
    Starting point:                          hstdm_clkgen_1200_bank69.phy_en_delay.DLY.SRL\.SYNC\.delay_DOUT[0] / Q
    Ending point:                            hstdm_clkgen_1200_bank69.phy_en_delay.out / CE
    The start point is clocked by            hstdm_refclk_100 [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            hstdm_refclk_100 [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of         Location       
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)                    
-----------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank69.phy_en_delay.DLY.SRL\.SYNC\.delay_DOUT[0]     FD       Q        Out     0.050     3.135 r     -              (TILE_x609y618)
phy_en_delay.srl_dly_out                                               Net      -        -       0.521     -           2              -              
hstdm_clkgen_1200_bank69.phy_en_delay.un1_dly                          LUT2     I1       In      -         3.656 r     -              (TILE_x591y618)
hstdm_clkgen_1200_bank69.phy_en_delay.un1_dly                          LUT2     O        Out     0.029     3.686 f     -              (TILE_x591y618)
un1_dly_0                                                              Net      -        -       0.298     -           1              -              
hstdm_clkgen_1200_bank69.N_4_mux_i                                     LUT2     I1       In      -         3.983 f     -              (TILE_x585y627)
hstdm_clkgen_1200_bank69.N_4_mux_i                                     LUT2     O        Out     0.029     4.012 f     -              (TILE_x585y627)
N_4_mux_i                                                              Net      -        -       0.740     -           1              -              
hstdm_clkgen_1200_bank69.phy_en_delay.out                              FDE      CE       In      -         4.753 f     -              (TILE_x615y627)
=====================================================================================================================================================
Total path delay (propagation time + setup) of 1.697 is 0.137(8.1%) logic and 1.559(91.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                             Pin                  Pin               Arrival     No. of         Location       
Name                                                                   Type                Name                 Dir     Delay     Time        Fan Out(s)                    
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                           bsa19_system_ip     hstdm_refclk_100     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                                          Net                 -                    -       2.984     -           1              -              
sysip_inst.bsa19_system_ip_u_cb                                        BUFG                I                    In      -         2.984 r     -              (TILE_x621y669)
sysip_inst.bsa19_system_ip_u_cb                                        BUFG                O                    Out     0.101     3.085 r     -              (TILE_x621y669)
sysip_inst.hstdm_refclk_100                                            Net                 -                    -       0.000     -           100            -              
hstdm_clkgen_1200_bank69.phy_en_delay.DLY.SRL\.SYNC\.delay_DOUT[0]     FD                  C                    In      -         3.085 r     -              (TILE_x609y618)
============================================================================================================================================================================


End clock path:

Instance / Net                                                    Pin                  Pin               Arrival     No. of         Location       
Name                                          Type                Name                 Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                  bsa19_system_ip     hstdm_refclk_100     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                 Net                 -                    -       2.984     -           1              -              
sysip_inst.bsa19_system_ip_u_cb               BUFG                I                    In      -         2.984 r     -              (TILE_x621y669)
sysip_inst.bsa19_system_ip_u_cb               BUFG                O                    Out     0.101     3.085 r     -              (TILE_x621y669)
sysip_inst.hstdm_refclk_100                   Net                 -                    -       0.000     -           100            -              
hstdm_clkgen_1200_bank69.phy_en_delay.out     FDE                 C                    In      -         3.085 r     -              (TILE_x615y627)
===================================================================================================================================================




====================================
</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a name="S1.5">Section 1.5</a> Detailed Report for Clock: hstdm_txclk_1200_bank60_div2 <a href="#SFrom1.5">Back</a>
</span>
<span>====================================



Starting Points with Worst Slack
********************************

                                                                                  Starting                                                                                                 Arrival          
Instance                                                                          Reference                        Type     Pin     Net                                                    Time        Slack
                                                                                  Clock                                                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_A2_D_3.ar_tx_ctrl1.R1                                         hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]                                         0.797       1.777
cpm_snd_HSTDM_4_FB1_A2_C_0.ar_tx_ctrl1.R1                                         hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]                                         0.797       1.828
cpm_snd_HSTDM_4_FB1_A2_C_1.ar_tx_ctrl1.R1                                         hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]                                         0.797       1.879
cpm_snd_HSTDM_4_FB1_A2_D_2.ar_tx_ctrl1.R1                                         hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]                                         0.797       2.231
cpm_snd_HSTDM_4_FB1_A2_D_2.training_bit_gen_inst.BIT\[3\]\.scrambler.shift[3]     hstdm_txclk_1200_bank60_div2     FD       Q       training_bit_gen_inst.BIT\[3\]\.scrambler.shift[3]     0.797       2.308
cpm_snd_HSTDM_4_FB1_A2_D_3.training_bit_gen_inst.BIT\[3\]\.scrambler.shift[1]     hstdm_txclk_1200_bank60_div2     FD       Q       training_bit_gen_inst.BIT\[3\]\.scrambler.shift[1]     0.797       2.383
cpm_snd_HSTDM_4_FB1_A2_C_0.training_bit_gen_inst.BIT\[3\]\.scrambler.shift[7]     hstdm_txclk_1200_bank60_div2     FD       Q       training_bit_gen_inst.BIT\[3\]\.scrambler.shift[7]     0.797       2.471
cpm_snd_HSTDM_4_FB1_A2_D_3.training_bit_gen_inst.BIT\[3\]\.scrambler.shift[4]     hstdm_txclk_1200_bank60_div2     FD       Q       training_bit_gen_inst.BIT\[3\]\.scrambler.shift[4]     0.797       2.479
cpm_snd_HSTDM_4_FB1_A2_C_0.training_bit_gen_inst.BIT\[3\]\.scrambler.shift[2]     hstdm_txclk_1200_bank60_div2     FD       Q       training_bit_gen_inst.BIT\[3\]\.scrambler.shift[2]     0.797       2.493
cpm_snd_HSTDM_4_FB1_A2_C_0.training_bit_gen_inst.BIT\[3\]\.scrambler.shift[4]     hstdm_txclk_1200_bank60_div2     FD       Q       training_bit_gen_inst.BIT\[3\]\.scrambler.shift[4]     0.797       2.505
============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                                Required          
Instance                                              Reference                        Type     Pin     Net                   Time         Slack
                                                      Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_A2_D_3.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[3]     4.117        1.777
cpm_snd_HSTDM_4_FB1_A2_C_0.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     4.117        1.828
cpm_snd_HSTDM_4_FB1_A2_C_1.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[2]     4.117        1.879
cpm_snd_HSTDM_4_FB1_A2_C_0.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[3]     4.117        1.881
cpm_snd_HSTDM_4_FB1_A2_C_1.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[1]     4.117        2.017
cpm_snd_HSTDM_4_FB1_A2_D_3.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     4.117        2.206
cpm_snd_HSTDM_4_FB1_A2_D_2.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[1]     4.117        2.231
cpm_snd_HSTDM_4_FB1_A2_D_2.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[3]     4.117        2.236
cpm_snd_HSTDM_4_FB1_A2_D_2.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     4.117        2.275
cpm_snd_HSTDM_4_FB1_A2_C_1.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[3]     4.117        2.276
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.748
    = Required time:                         4.117

    - Propagation time:                      1.592
    - Clock delay at starting point:         0.748
    = Slack (non-critical) :                 1.777

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_A2_D_3.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_A2_D_3.tx_core.FF\.data_in[3] / D
    The start point is clocked by            hstdm_txclk_1200_bank60_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank60_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of         Location       
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)                    
-----------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_A2_D_3.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     0.797 r     -              (TILE_x601y95) 
txctrl_sync[1]                                                         Net      -        -       0.658     -           4              -              
cpm_snd_HSTDM_4_FB1_A2_D_3.un3_data_in_mux[3]                          LUT2     I1       In      -         1.455 r     -              (TILE_x586y120)
cpm_snd_HSTDM_4_FB1_A2_D_3.un3_data_in_mux[3]                          LUT2     O        Out     0.047     1.502 f     -              (TILE_x586y120)
un3_data_in_mux[3]                                                     Net      -        -       0.790     -           1              -              
cpm_snd_HSTDM_4_FB1_A2_D_3.training_bit_gen_inst.data_to_serdes[3]     LUT4     I3       In      -         2.292 f     -              (TILE_x612y80) 
cpm_snd_HSTDM_4_FB1_A2_D_3.training_bit_gen_inst.data_to_serdes[3]     LUT4     O        Out     0.047     2.339 f     -              (TILE_x612y80) 
data_to_serdes[3]                                                      Net      -        -       0.000     -           1              -              
cpm_snd_HSTDM_4_FB1_A2_D_3.tx_core.FF\.data_in[3]                      FD       D        In      -         2.339 f     -              (TILE_x608y89) 
=====================================================================================================================================================
Total path delay (propagation time + setup) of 1.556 is 0.108(6.9%) logic and 1.448(93.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                          Pin                  Pin                Arrival     No. of         Location       
Name                                                   Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                          Net                              -                    -       2.984      -           1              -              
sysip_inst.bsa19_system_ip_u_cb                        BUFG                             I                    In      -          2.984 r     -              (TILE_x621y669)
sysip_inst.bsa19_system_ip_u_cb                        BUFG                             O                    Out     0.101      3.085 r     -              (TILE_x621y669)
sysip_inst.hstdm_refclk_100                            Net                              -                    -       0.000      -           100            -              
hstdm_clkgen_1200_bank60.hstdm_plle3                   PLLE3_ADV                        CLKIN                In      -          3.085 r     -              (TILE_x610y101)
---------------                                                                                                                                                           
Derived Clock :                                        hstdm_txclk_1200_bank60_div2                                                                                       
---------------                                                                                                                                                           
hstdm_clkgen_1200_bank60.hstdm_plle3                   PLLE3_ADV                        CLKOUT1              Out     -3.085     0.000 r     -              (TILE_x610y101)
hstdm_clkgen_1200_bank60.hstdm_txclkdiv2_local         Net                              -                    -       0.646      -           1              -              
hstdm_clkgen_1200_bank60.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           I                    In      -          0.646 r     -              (TILE_x599y84) 
hstdm_clkgen_1200_bank60.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           O                    Out     0.101      0.748 r     -              (TILE_x599y84) 
hstdm_clkgen_1200_bank60.txclkdiv2                     Net                              -                    -       0.000      -           272            -              
cpm_snd_HSTDM_4_FB1_A2_D_3.ar_tx_ctrl1.R1              FDC                              C                    In      -          0.748 r     -              (TILE_x601y95) 
==========================================================================================================================================================================


End clock path:

Instance / Net                                                                          Pin                  Pin                Arrival     No. of         Location       
Name                                                   Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                          Net                              -                    -       2.984      -           1              -              
sysip_inst.bsa19_system_ip_u_cb                        BUFG                             I                    In      -          2.984 r     -              (TILE_x621y669)
sysip_inst.bsa19_system_ip_u_cb                        BUFG                             O                    Out     0.101      3.085 r     -              (TILE_x621y669)
sysip_inst.hstdm_refclk_100                            Net                              -                    -       0.000      -           100            -              
hstdm_clkgen_1200_bank60.hstdm_plle3                   PLLE3_ADV                        CLKIN                In      -          3.085 r     -              (TILE_x610y101)
---------------                                                                                                                                                           
Derived Clock :                                        hstdm_txclk_1200_bank60_div2                                                                                       
---------------                                                                                                                                                           
hstdm_clkgen_1200_bank60.hstdm_plle3                   PLLE3_ADV                        CLKOUT1              Out     -3.085     0.000 r     -              (TILE_x610y101)
hstdm_clkgen_1200_bank60.hstdm_txclkdiv2_local         Net                              -                    -       0.646      -           1              -              
hstdm_clkgen_1200_bank60.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           I                    In      -          0.646 r     -              (TILE_x599y84) 
hstdm_clkgen_1200_bank60.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           O                    Out     0.101      0.748 r     -              (TILE_x599y84) 
hstdm_clkgen_1200_bank60.txclkdiv2                     Net                              -                    -       0.000      -           272            -              
cpm_snd_HSTDM_4_FB1_A2_D_3.tx_core.FF\.data_in[3]      FD                               C                    In      -          0.748 r     -              (TILE_x608y89) 
==========================================================================================================================================================================




====================================
</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a name="S1.6">Section 1.6</a> Detailed Report for Clock: hstdm_txclk_1200_bank61_div2 <a href="#SFrom1.6">Back</a>
</span>
<span>====================================



Starting Points with Worst Slack
********************************

                                                                                   Starting                                                                                                  Arrival          
Instance                                                                           Reference                        Type     Pin     Net                                                     Time        Slack
                                                                                   Clock                                                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_A3_C_0.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank61_div2     FDC      Q       txctrl_sync[1]                                          0.828       1.264
cpm_snd_HSTDM_4_FB1_A3_D_3.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank61_div2     FDC      Q       txctrl_sync[1]                                          0.828       1.619
cpm_snd_HSTDM_4_FB1_A3_D_2.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank61_div2     FDC      Q       txctrl_sync[1]                                          0.828       1.817
cpm_snd_HSTDM_4_FB1_A3_C_1.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank61_div2     FDC      Q       txctrl_sync[1]                                          0.828       1.926
cpm_snd_HSTDM_4_FB1_A3_C_0.training_bit_gen_inst.BIT\[1\]\.scrambler.shift[11]     hstdm_txclk_1200_bank61_div2     FD       Q       training_bit_gen_inst.BIT\[1\]\.scrambler.shift[11]     0.828       2.421
cpm_snd_HSTDM_4_FB1_A3_C_0.training_bit_gen_inst.BIT\[1\]\.scrambler.shift[14]     hstdm_txclk_1200_bank61_div2     FD       Q       training_bit_gen_inst.scrambler_out[1]                  0.828       2.487
cpm_snd_HSTDM_4_FB1_A3_C_1.training_bit_gen_inst.BIT\[3\]\.scrambler.shift[0]      hstdm_txclk_1200_bank61_div2     FD       Q       training_bit_gen_inst.BIT\[3\]\.scrambler.shift[0]      0.828       2.497
cpm_snd_HSTDM_4_FB1_A3_C_1.training_bit_gen_inst.BIT\[1\]\.scrambler.shift[9]      hstdm_txclk_1200_bank61_div2     FD       Q       training_bit_gen_inst.BIT\[1\]\.scrambler.shift[9]      0.828       2.518
cpm_snd_HSTDM_4_FB1_A3_D_2.ar_tx_ctrl0.R0                                          hstdm_txclk_1200_bank61_div2     FDC      Q       ar_tx_ctrl0.R0                                          0.828       2.525
cpm_snd_HSTDM_4_FB1_A3_D_2.training_bit_gen_inst.BIT\[1\]\.scrambler.shift[5]      hstdm_txclk_1200_bank61_div2     FD       Q       training_bit_gen_inst.BIT\[1\]\.scrambler.shift[5]      0.828       2.541
==============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                                Required          
Instance                                              Reference                        Type     Pin     Net                   Time         Slack
                                                      Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_A3_C_0.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[2]     4.147        1.264
cpm_snd_HSTDM_4_FB1_A3_D_3.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[1]     4.147        1.619
cpm_snd_HSTDM_4_FB1_A3_D_3.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[0]     4.147        1.790
cpm_snd_HSTDM_4_FB1_A3_C_0.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[1]     4.147        1.809
cpm_snd_HSTDM_4_FB1_A3_D_3.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[2]     4.147        1.816
cpm_snd_HSTDM_4_FB1_A3_C_0.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[3]     4.147        1.816
cpm_snd_HSTDM_4_FB1_A3_D_2.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[1]     4.147        1.817
cpm_snd_HSTDM_4_FB1_A3_C_1.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[3]     4.147        1.926
cpm_snd_HSTDM_4_FB1_A3_D_2.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[0]     4.147        1.984
cpm_snd_HSTDM_4_FB1_A3_D_3.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[3]     4.147        2.111
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.778
    = Required time:                         4.147

    - Propagation time:                      2.106
    - Clock delay at starting point:         0.778
    = Slack (non-critical) :                 1.264

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_A3_C_0.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_A3_C_0.tx_core.FF\.data_in[2] / D
    The start point is clocked by            hstdm_txclk_1200_bank61_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank61_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of         Location       
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)                    
-----------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_A3_C_0.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     0.828 r     -              (TILE_x602y159)
txctrl_sync[1]                                                         Net      -        -       0.770     -           4              -              
cpm_snd_HSTDM_4_FB1_A3_C_0.un3_data_in_mux[2]                          LUT2     I1       In      -         1.598 r     -              (TILE_x575y175)
cpm_snd_HSTDM_4_FB1_A3_C_0.un3_data_in_mux[2]                          LUT2     O        Out     0.047     1.645 f     -              (TILE_x575y175)
un3_data_in_mux[2]                                                     Net      -        -       1.210     -           1              -              
cpm_snd_HSTDM_4_FB1_A3_C_0.training_bit_gen_inst.data_to_serdes[2]     LUT4     I3       In      -         2.855 f     -              (TILE_x619y135)
cpm_snd_HSTDM_4_FB1_A3_C_0.training_bit_gen_inst.data_to_serdes[2]     LUT4     O        Out     0.029     2.884 f     -              (TILE_x619y135)
data_to_serdes[2]                                                      Net      -        -       0.000     -           1              -              
cpm_snd_HSTDM_4_FB1_A3_C_0.tx_core.FF\.data_in[2]                      FD       D        In      -         2.884 f     -              (TILE_x596y135)
=====================================================================================================================================================
Total path delay (propagation time + setup) of 2.070 is 0.090(4.3%) logic and 1.980(95.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                          Pin                  Pin                Arrival     No. of         Location       
Name                                                   Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                          Net                              -                    -       2.984      -           1              -              
sysip_inst.bsa19_system_ip_u_cb                        BUFG                             I                    In      -          2.984 r     -              (TILE_x621y669)
sysip_inst.bsa19_system_ip_u_cb                        BUFG                             O                    Out     0.101      3.085 r     -              (TILE_x621y669)
sysip_inst.hstdm_refclk_100                            Net                              -                    -       0.000      -           100            -              
hstdm_clkgen_1200_bank61.hstdm_plle3                   PLLE3_ADV                        CLKIN                In      -          3.085 r     -              (TILE_x603y158)
---------------                                                                                                                                                           
Derived Clock :                                        hstdm_txclk_1200_bank61_div2                                                                                       
---------------                                                                                                                                                           
hstdm_clkgen_1200_bank61.hstdm_plle3                   PLLE3_ADV                        CLKOUT1              Out     -3.085     0.000 r     -              (TILE_x603y158)
hstdm_clkgen_1200_bank61.hstdm_txclkdiv2_local         Net                              -                    -       0.677      -           1              -              
hstdm_clkgen_1200_bank61.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           I                    In      -          0.677 r     -              (TILE_x591y145)
hstdm_clkgen_1200_bank61.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           O                    Out     0.101      0.778 r     -              (TILE_x591y145)
hstdm_clkgen_1200_bank61.txclkdiv2                     Net                              -                    -       0.000      -           272            -              
cpm_snd_HSTDM_4_FB1_A3_C_0.ar_tx_ctrl1.R1              FDC                              C                    In      -          0.778 r     -              (TILE_x602y159)
==========================================================================================================================================================================


End clock path:

Instance / Net                                                                          Pin                  Pin                Arrival     No. of         Location       
Name                                                   Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                          Net                              -                    -       2.984      -           1              -              
sysip_inst.bsa19_system_ip_u_cb                        BUFG                             I                    In      -          2.984 r     -              (TILE_x621y669)
sysip_inst.bsa19_system_ip_u_cb                        BUFG                             O                    Out     0.101      3.085 r     -              (TILE_x621y669)
sysip_inst.hstdm_refclk_100                            Net                              -                    -       0.000      -           100            -              
hstdm_clkgen_1200_bank61.hstdm_plle3                   PLLE3_ADV                        CLKIN                In      -          3.085 r     -              (TILE_x603y158)
---------------                                                                                                                                                           
Derived Clock :                                        hstdm_txclk_1200_bank61_div2                                                                                       
---------------                                                                                                                                                           
hstdm_clkgen_1200_bank61.hstdm_plle3                   PLLE3_ADV                        CLKOUT1              Out     -3.085     0.000 r     -              (TILE_x603y158)
hstdm_clkgen_1200_bank61.hstdm_txclkdiv2_local         Net                              -                    -       0.677      -           1              -              
hstdm_clkgen_1200_bank61.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           I                    In      -          0.677 r     -              (TILE_x591y145)
hstdm_clkgen_1200_bank61.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           O                    Out     0.101      0.778 r     -              (TILE_x591y145)
hstdm_clkgen_1200_bank61.txclkdiv2                     Net                              -                    -       0.000      -           272            -              
cpm_snd_HSTDM_4_FB1_A3_C_0.tx_core.FF\.data_in[2]      FD                               C                    In      -          0.778 r     -              (TILE_x596y135)
==========================================================================================================================================================================




====================================
</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a name="S1.7">Section 1.7</a> Detailed Report for Clock: hstdm_txclk_1200_bank62_div2 <a href="#SFrom1.7">Back</a>
</span>
<span>====================================



Starting Points with Worst Slack
********************************

                                                                                   Starting                                                                                                  Arrival          
Instance                                                                           Reference                        Type     Pin     Net                                                     Time        Slack
                                                                                   Clock                                                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_A4_D_3.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank62_div2     FDC      Q       txctrl_sync[1]                                          0.430       1.305
cpm_snd_HSTDM_4_FB1_A4_C_0.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank62_div2     FDC      Q       txctrl_sync[1]                                          0.430       1.433
cpm_snd_HSTDM_4_FB1_A4_C_1.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank62_div2     FDC      Q       txctrl_sync[1]                                          0.430       1.751
cpm_snd_HSTDM_4_FB1_A4_D_2.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank62_div2     FDC      Q       txctrl_sync[1]                                          0.430       1.819
cpm_snd_HSTDM_4_FB1_A4_C_0.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[5]      hstdm_txclk_1200_bank62_div2     FD       Q       training_bit_gen_inst.BIT\[0\]\.scrambler.shift[5]      0.430       2.275
cpm_snd_HSTDM_4_FB1_A4_D_3.training_bit_gen_inst.BIT\[1\]\.scrambler.shift[8]      hstdm_txclk_1200_bank62_div2     FD       Q       training_bit_gen_inst.BIT\[1\]\.scrambler.shift[8]      0.430       2.281
cpm_snd_HSTDM_4_FB1_A4_D_3.training_bit_gen_inst.BIT\[3\]\.scrambler.shift[4]      hstdm_txclk_1200_bank62_div2     FD       Q       training_bit_gen_inst.BIT\[3\]\.scrambler.shift[4]      0.430       2.321
cpm_snd_HSTDM_4_FB1_A4_C_1.training_bit_gen_inst.BIT\[3\]\.scrambler.shift[11]     hstdm_txclk_1200_bank62_div2     FD       Q       training_bit_gen_inst.BIT\[3\]\.scrambler.shift[11]     0.430       2.354
cpm_snd_HSTDM_4_FB1_A4_D_2.training_bit_gen_inst.BIT\[1\]\.scrambler.shift[3]      hstdm_txclk_1200_bank62_div2     FD       Q       training_bit_gen_inst.BIT\[1\]\.scrambler.shift[3]      0.430       2.482
cpm_snd_HSTDM_4_FB1_A4_C_0.training_bit_gen_inst.BIT\[3\]\.scrambler.shift[0]      hstdm_txclk_1200_bank62_div2     FD       Q       training_bit_gen_inst.BIT\[3\]\.scrambler.shift[0]      0.430       2.493
==============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                                Required          
Instance                                              Reference                        Type     Pin     Net                   Time         Slack
                                                      Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_A4_D_3.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[3]     3.749        1.305
cpm_snd_HSTDM_4_FB1_A4_C_0.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[1]     3.749        1.433
cpm_snd_HSTDM_4_FB1_A4_C_0.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[0]     3.749        1.594
cpm_snd_HSTDM_4_FB1_A4_C_1.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[3]     3.749        1.751
cpm_snd_HSTDM_4_FB1_A4_D_3.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[1]     3.749        1.761
cpm_snd_HSTDM_4_FB1_A4_C_0.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[3]     3.749        1.761
cpm_snd_HSTDM_4_FB1_A4_D_3.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[2]     3.749        1.795
cpm_snd_HSTDM_4_FB1_A4_D_2.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[1]     3.749        1.819
cpm_snd_HSTDM_4_FB1_A4_C_1.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[2]     3.749        1.899
cpm_snd_HSTDM_4_FB1_A4_C_0.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[2]     3.749        1.967
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.380
    = Required time:                         3.749

    - Propagation time:                      2.064
    - Clock delay at starting point:         0.380
    = Slack (non-critical) :                 1.305

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_A4_D_3.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_A4_D_3.tx_core.FF\.data_in[3] / D
    The start point is clocked by            hstdm_txclk_1200_bank62_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank62_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of         Location       
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)                    
-----------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_A4_D_3.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     0.430 r     -              (TILE_x613y230)
txctrl_sync[1]                                                         Net      -        -       1.203     -           4              -              
cpm_snd_HSTDM_4_FB1_A4_D_3.un3_data_in_mux[3]                          LUT2     I1       In      -         1.632 r     -              (TILE_x568y238)
cpm_snd_HSTDM_4_FB1_A4_D_3.un3_data_in_mux[3]                          LUT2     O        Out     0.047     1.679 f     -              (TILE_x568y238)
un3_data_in_mux[3]                                                     Net      -        -       0.736     -           1              -              
cpm_snd_HSTDM_4_FB1_A4_D_3.training_bit_gen_inst.data_to_serdes[3]     LUT4     I3       In      -         2.415 f     -              (TILE_x599y214)
cpm_snd_HSTDM_4_FB1_A4_D_3.training_bit_gen_inst.data_to_serdes[3]     LUT4     O        Out     0.029     2.444 f     -              (TILE_x599y214)
data_to_serdes[3]                                                      Net      -        -       0.000     -           1              -              
cpm_snd_HSTDM_4_FB1_A4_D_3.tx_core.FF\.data_in[3]                      FD       D        In      -         2.444 f     -              (TILE_x601y206)
=====================================================================================================================================================
Total path delay (propagation time + setup) of 2.028 is 0.090(4.4%) logic and 1.938(95.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                          Pin                  Pin                Arrival     No. of         Location       
Name                                                   Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                          Net                              -                    -       2.984      -           1              -              
sysip_inst.bsa19_system_ip_u_cb                        BUFG                             I                    In      -          2.984 r     -              (TILE_x621y669)
sysip_inst.bsa19_system_ip_u_cb                        BUFG                             O                    Out     0.101      3.085 r     -              (TILE_x621y669)
sysip_inst.hstdm_refclk_100                            Net                              -                    -       0.000      -           100            -              
hstdm_clkgen_1200_bank62.hstdm_plle3                   PLLE3_ADV                        CLKIN                In      -          3.085 r     -              (TILE_x604y216)
---------------                                                                                                                                                           
Derived Clock :                                        hstdm_txclk_1200_bank62_div2                                                                                       
---------------                                                                                                                                                           
hstdm_clkgen_1200_bank62.hstdm_plle3                   PLLE3_ADV                        CLKOUT1              Out     -3.085     0.000 r     -              (TILE_x604y216)
hstdm_clkgen_1200_bank62.hstdm_txclkdiv2_local         Net                              -                    -       0.279      -           1              -              
hstdm_clkgen_1200_bank62.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           I                    In      -          0.279 r     -              (TILE_x606y220)
hstdm_clkgen_1200_bank62.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           O                    Out     0.101      0.380 r     -              (TILE_x606y220)
hstdm_clkgen_1200_bank62.txclkdiv2                     Net                              -                    -       0.000      -           272            -              
cpm_snd_HSTDM_4_FB1_A4_D_3.ar_tx_ctrl1.R1              FDC                              C                    In      -          0.380 r     -              (TILE_x613y230)
==========================================================================================================================================================================


End clock path:

Instance / Net                                                                          Pin                  Pin                Arrival     No. of         Location       
Name                                                   Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                          Net                              -                    -       2.984      -           1              -              
sysip_inst.bsa19_system_ip_u_cb                        BUFG                             I                    In      -          2.984 r     -              (TILE_x621y669)
sysip_inst.bsa19_system_ip_u_cb                        BUFG                             O                    Out     0.101      3.085 r     -              (TILE_x621y669)
sysip_inst.hstdm_refclk_100                            Net                              -                    -       0.000      -           100            -              
hstdm_clkgen_1200_bank62.hstdm_plle3                   PLLE3_ADV                        CLKIN                In      -          3.085 r     -              (TILE_x604y216)
---------------                                                                                                                                                           
Derived Clock :                                        hstdm_txclk_1200_bank62_div2                                                                                       
---------------                                                                                                                                                           
hstdm_clkgen_1200_bank62.hstdm_plle3                   PLLE3_ADV                        CLKOUT1              Out     -3.085     0.000 r     -              (TILE_x604y216)
hstdm_clkgen_1200_bank62.hstdm_txclkdiv2_local         Net                              -                    -       0.279      -           1              -              
hstdm_clkgen_1200_bank62.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           I                    In      -          0.279 r     -              (TILE_x606y220)
hstdm_clkgen_1200_bank62.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           O                    Out     0.101      0.380 r     -              (TILE_x606y220)
hstdm_clkgen_1200_bank62.txclkdiv2                     Net                              -                    -       0.000      -           272            -              
cpm_snd_HSTDM_4_FB1_A4_D_3.tx_core.FF\.data_in[3]      FD                               C                    In      -          0.380 r     -              (TILE_x601y206)
==========================================================================================================================================================================




====================================
</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a name="S1.8">Section 1.8</a> Detailed Report for Clock: hstdm_txclk_1200_bank69_div2 <a href="#SFrom1.8">Back</a>
</span>
<span>====================================



Starting Points with Worst Slack
********************************

                                                                                     Starting                                                                                                  Arrival          
Instance                                                                             Reference                        Type     Pin     Net                                                     Time        Slack
                                                                                     Clock                                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_AI1_P_18.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank69_div2     FDC      Q       txctrl_sync[1]                                          0.761       1.582
cpm_snd_HSTDM_4_FB1_AI1_N_18.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank69_div2     FDC      Q       txctrl_sync[1]                                          0.761       1.876
cpm_snd_HSTDM_4_FB1_AI1_N_18.ar_tx_ctrl1.R0                                          hstdm_txclk_1200_bank69_div2     FDC      Q       ar_tx_ctrl1.R0                                          0.761       2.488
cpm_snd_HSTDM_4_FB1_AI1_N_18.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank69_div2     FDC      Q       txctrl_sync[0]                                          0.761       2.490
cpm_snd_HSTDM_4_FB1_AI1_N_18.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[9]      hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.BIT\[0\]\.scrambler.shift[9]      0.761       2.512
cpm_snd_HSTDM_4_FB1_AI1_N_18.training_bit_gen_inst.BIT\[1\]\.scrambler.shift[4]      hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.BIT\[1\]\.scrambler.shift[4]      0.761       2.520
cpm_snd_HSTDM_4_FB1_AI1_N_18.training_bit_gen_inst.BIT\[2\]\.scrambler.shift[7]      hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.BIT\[2\]\.scrambler.shift[7]      0.761       2.534
cpm_snd_HSTDM_4_FB1_AI1_N_18.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[13]     hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.BIT\[0\]\.scrambler.shift[13]     0.761       2.556
cpm_snd_HSTDM_4_FB1_AI1_N_18.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[3]      hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.BIT\[0\]\.scrambler.shift[3]      0.761       2.559
cpm_snd_HSTDM_4_FB1_AI1_N_18.training_bit_gen_inst.BIT\[2\]\.scrambler.shift[13]     hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.BIT\[2\]\.scrambler.shift[13]     0.761       2.564
================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                     Starting                                                                                                 Required          
Instance                                                                             Reference                        Type     Pin     Net                                                    Time         Slack
                                                                                     Clock                                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_AI1_P_18.tx_core.FF\.data_in[1]                                  hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[1]                                      4.081        1.582
cpm_snd_HSTDM_4_FB1_AI1_P_18.tx_core.FF\.data_in[2]                                  hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[2]                                      4.081        1.767
cpm_snd_HSTDM_4_FB1_AI1_N_18.tx_core.FF\.data_in[1]                                  hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[1]                                      4.081        1.876
cpm_snd_HSTDM_4_FB1_AI1_N_18.tx_core.FF\.data_in[2]                                  hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[2]                                      4.081        2.253
cpm_snd_HSTDM_4_FB1_AI1_N_18.tx_core.FF\.data_in[3]                                  hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[3]                                      4.081        2.299
cpm_snd_HSTDM_4_FB1_AI1_P_18.tx_core.FF\.data_in[0]                                  hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[0]                                      4.081        2.311
cpm_snd_HSTDM_4_FB1_AI1_N_18.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank69_div2     FDC      D       ar_tx_ctrl1.R0                                         4.063        2.488
cpm_snd_HSTDM_4_FB1_AI1_N_18.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[10]     hstdm_txclk_1200_bank69_div2     FD       D       training_bit_gen_inst.BIT\[0\]\.scrambler.shift[9]     4.063        2.512
cpm_snd_HSTDM_4_FB1_AI1_N_18.training_bit_gen_inst.BIT\[1\]\.scrambler.shift[5]      hstdm_txclk_1200_bank69_div2     FD       D       training_bit_gen_inst.BIT\[1\]\.scrambler.shift[4]     4.063        2.520
cpm_snd_HSTDM_4_FB1_AI1_N_18.training_bit_gen_inst.BIT\[2\]\.scrambler.shift[8]      hstdm_txclk_1200_bank69_div2     FD       D       training_bit_gen_inst.BIT\[2\]\.scrambler.shift[7]     4.063        2.534
================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.712
    = Required time:                         4.081

    - Propagation time:                      1.787
    - Clock delay at starting point:         0.712
    = Slack (non-critical) :                 1.582

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_AI1_P_18.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_AI1_P_18.tx_core.FF\.data_in[1] / D
    The start point is clocked by            hstdm_txclk_1200_bank69_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank69_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of         Location       
Name                                                                     Type     Name     Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_AI1_P_18.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     0.761 r     -              (TILE_x612y623)
txctrl_sync[1]                                                           Net      -        -       0.874     -           4              -              
cpm_snd_HSTDM_4_FB1_AI1_P_18.un3_data_in_mux[1]                          LUT2     I1       In      -         1.636 r     -              (TILE_x577y624)
cpm_snd_HSTDM_4_FB1_AI1_P_18.un3_data_in_mux[1]                          LUT2     O        Out     0.047     1.683 r     -              (TILE_x577y624)
un3_data_in_mux[1]                                                       Net      -        -       0.787     -           1              -              
cpm_snd_HSTDM_4_FB1_AI1_P_18.training_bit_gen_inst.data_to_serdes[1]     LUT4     I3       In      -         2.470 r     -              (TILE_x614y626)
cpm_snd_HSTDM_4_FB1_AI1_P_18.training_bit_gen_inst.data_to_serdes[1]     LUT4     O        Out     0.029     2.499 r     -              (TILE_x614y626)
data_to_serdes[1]                                                        Net      -        -       0.000     -           1              -              
cpm_snd_HSTDM_4_FB1_AI1_P_18.tx_core.FF\.data_in[1]                      FD       D        In      -         2.499 r     -              (TILE_x618y632)
=======================================================================================================================================================
Total path delay (propagation time + setup) of 1.751 is 0.090(5.1%) logic and 1.661(94.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                          Pin                  Pin                Arrival     No. of         Location       
Name                                                   Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                          Net                              -                    -       2.984      -           1              -              
sysip_inst.bsa19_system_ip_u_cb                        BUFG                             I                    In      -          2.984 r     -              (TILE_x621y669)
sysip_inst.bsa19_system_ip_u_cb                        BUFG                             O                    Out     0.101      3.085 r     -              (TILE_x621y669)
sysip_inst.hstdm_refclk_100                            Net                              -                    -       0.000      -           100            -              
hstdm_clkgen_1200_bank69.hstdm_plle3                   PLLE3_ADV                        CLKIN                In      -          3.085 r     -              (TILE_x586y630)
---------------                                                                                                                                                           
Derived Clock :                                        hstdm_txclk_1200_bank69_div2                                                                                       
---------------                                                                                                                                                           
hstdm_clkgen_1200_bank69.hstdm_plle3                   PLLE3_ADV                        CLKOUT1              Out     -3.085     0.000 r     -              (TILE_x586y630)
hstdm_clkgen_1200_bank69.hstdm_txclkdiv2_local         Net                              -                    -       0.611      -           1              -              
hstdm_clkgen_1200_bank69.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           I                    In      -          0.611 r     -              (TILE_x604y629)
hstdm_clkgen_1200_bank69.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           O                    Out     0.101      0.712 r     -              (TILE_x604y629)
hstdm_clkgen_1200_bank69.txclkdiv2                     Net                              -                    -       0.000      -           136            -              
cpm_snd_HSTDM_4_FB1_AI1_P_18.ar_tx_ctrl1.R1            FDC                              C                    In      -          0.712 r     -              (TILE_x612y623)
==========================================================================================================================================================================


End clock path:

Instance / Net                                                                           Pin                  Pin                Arrival     No. of         Location       
Name                                                    Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                            bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                           Net                              -                    -       2.984      -           1              -              
sysip_inst.bsa19_system_ip_u_cb                         BUFG                             I                    In      -          2.984 r     -              (TILE_x621y669)
sysip_inst.bsa19_system_ip_u_cb                         BUFG                             O                    Out     0.101      3.085 r     -              (TILE_x621y669)
sysip_inst.hstdm_refclk_100                             Net                              -                    -       0.000      -           100            -              
hstdm_clkgen_1200_bank69.hstdm_plle3                    PLLE3_ADV                        CLKIN                In      -          3.085 r     -              (TILE_x586y630)
---------------                                                                                                                                                            
Derived Clock :                                         hstdm_txclk_1200_bank69_div2                                                                                       
---------------                                                                                                                                                            
hstdm_clkgen_1200_bank69.hstdm_plle3                    PLLE3_ADV                        CLKOUT1              Out     -3.085     0.000 r     -              (TILE_x586y630)
hstdm_clkgen_1200_bank69.hstdm_txclkdiv2_local          Net                              -                    -       0.611      -           1              -              
hstdm_clkgen_1200_bank69.TXCLKDIV2\.txclkdiv2_bufg      BUFGCE                           I                    In      -          0.611 r     -              (TILE_x604y629)
hstdm_clkgen_1200_bank69.TXCLKDIV2\.txclkdiv2_bufg      BUFGCE                           O                    Out     0.101      0.712 r     -              (TILE_x604y629)
hstdm_clkgen_1200_bank69.txclkdiv2                      Net                              -                    -       0.000      -           136            -              
cpm_snd_HSTDM_4_FB1_AI1_P_18.tx_core.FF\.data_in[1]     FD                               C                    In      -          0.712 r     -              (TILE_x618y632)
===========================================================================================================================================================================




====================================
</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a name="S1.9">Section 1.9</a> Detailed Report for Clock: hstdm_txclk_1200_bank71_div2 <a href="#SFrom1.9">Back</a>
</span>
<span>====================================



Starting Points with Worst Slack
********************************

                                                                                    Starting                                                                                                  Arrival          
Instance                                                                            Reference                        Type     Pin     Net                                                     Time        Slack
                                                                                    Clock                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_BI3_P_8.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[1]                                          0.576       1.766
cpm_snd_HSTDM_4_FB1_BI3_N_7.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[1]                                          0.576       1.940
cpm_snd_HSTDM_4_FB1_BI3_P_7.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[1]                                          0.576       2.150
cpm_snd_HSTDM_4_FB1_BI3_N_8.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[1]                                          0.576       2.175
cpm_snd_HSTDM_4_FB1_BI3_P_7.training_bit_gen_inst.BIT\[2\]\.scrambler.shift[1]      hstdm_txclk_1200_bank71_div2     FD       Q       training_bit_gen_inst.BIT\[2\]\.scrambler.shift[1]      0.576       2.479
cpm_snd_HSTDM_4_FB1_BI3_P_7.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[13]     hstdm_txclk_1200_bank71_div2     FD       Q       training_bit_gen_inst.BIT\[0\]\.scrambler.shift[13]     0.576       2.497
cpm_snd_HSTDM_4_FB1_BI3_P_8.ar_tx_ctrl0.R0                                          hstdm_txclk_1200_bank71_div2     FDC      Q       ar_tx_ctrl0.R0                                          0.576       2.498
cpm_snd_HSTDM_4_FB1_BI3_P_7.training_bit_gen_inst.BIT\[1\]\.scrambler.shift[12]     hstdm_txclk_1200_bank71_div2     FD       Q       training_bit_gen_inst.BIT\[1\]\.scrambler.shift[12]     0.576       2.510
cpm_snd_HSTDM_4_FB1_BI3_P_7.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[0]      hstdm_txclk_1200_bank71_div2     FD       Q       training_bit_gen_inst.BIT\[0\]\.scrambler.shift[0]      0.576       2.527
cpm_snd_HSTDM_4_FB1_BI3_N_7.training_bit_gen_inst.BIT\[2\]\.scrambler.shift[0]      hstdm_txclk_1200_bank71_div2     FD       Q       training_bit_gen_inst.BIT\[2\]\.scrambler.shift[0]      0.576       2.529
===============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                Required          
Instance                                               Reference                        Type     Pin     Net                   Time         Slack
                                                       Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_BI3_P_8.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[3]     3.896        1.766
cpm_snd_HSTDM_4_FB1_BI3_N_7.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[0]     3.896        1.940
cpm_snd_HSTDM_4_FB1_BI3_P_8.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[0]     3.896        2.018
cpm_snd_HSTDM_4_FB1_BI3_P_7.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[2]     3.896        2.150
cpm_snd_HSTDM_4_FB1_BI3_P_8.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[1]     3.896        2.164
cpm_snd_HSTDM_4_FB1_BI3_N_8.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[0]     3.896        2.175
cpm_snd_HSTDM_4_FB1_BI3_N_7.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[1]     3.896        2.193
cpm_snd_HSTDM_4_FB1_BI3_P_7.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[0]     3.896        2.269
cpm_snd_HSTDM_4_FB1_BI3_P_8.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[2]     3.896        2.293
cpm_snd_HSTDM_4_FB1_BI3_P_7.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[1]     3.896        2.336
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.526
    = Required time:                         3.896

    - Propagation time:                      1.604
    - Clock delay at starting point:         0.526
    = Slack (non-critical) :                 1.766

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_BI3_P_8.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_BI3_P_8.tx_core.FF\.data_in[3] / D
    The start point is clocked by            hstdm_txclk_1200_bank71_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank71_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                   Pin      Pin               Arrival     No. of         Location       
Name                                                                    Type     Name     Dir     Delay     Time        Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_BI3_P_8.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     0.576 r     -              (TILE_x588y748)
txctrl_sync[1]                                                          Net      -        -       0.518     -           4              -              
cpm_snd_HSTDM_4_FB1_BI3_P_8.un3_data_in_mux[3]                          LUT2     I1       In      -         1.094 r     -              (TILE_x571y746)
cpm_snd_HSTDM_4_FB1_BI3_P_8.un3_data_in_mux[3]                          LUT2     O        Out     0.047     1.141 f     -              (TILE_x571y746)
un3_data_in_mux[3]                                                      Net      -        -       0.942     -           1              -              
cpm_snd_HSTDM_4_FB1_BI3_P_8.training_bit_gen_inst.data_to_serdes[3]     LUT4     I3       In      -         2.083 f     -              (TILE_x605y770)
cpm_snd_HSTDM_4_FB1_BI3_P_8.training_bit_gen_inst.data_to_serdes[3]     LUT4     O        Out     0.047     2.130 f     -              (TILE_x605y770)
data_to_serdes[3]                                                       Net      -        -       0.000     -           1              -              
cpm_snd_HSTDM_4_FB1_BI3_P_8.tx_core.FF\.data_in[3]                      FD       D        In      -         2.130 f     -              (TILE_x611y763)
======================================================================================================================================================
Total path delay (propagation time + setup) of 1.568 is 0.108(6.9%) logic and 1.460(93.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                          Pin                  Pin                Arrival     No. of         Location       
Name                                                   Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                          Net                              -                    -       2.984      -           1              -              
sysip_inst.bsa19_system_ip_u_cb                        BUFG                             I                    In      -          2.984 r     -              (TILE_x621y669)
sysip_inst.bsa19_system_ip_u_cb                        BUFG                             O                    Out     0.101      3.085 r     -              (TILE_x621y669)
sysip_inst.hstdm_refclk_100                            Net                              -                    -       0.000      -           100            -              
hstdm_clkgen_1200_bank71.hstdm_plle3                   PLLE3_ADV                        CLKIN                In      -          3.085 r     -              (TILE_x591y756)
---------------                                                                                                                                                           
Derived Clock :                                        hstdm_txclk_1200_bank71_div2                                                                                       
---------------                                                                                                                                                           
hstdm_clkgen_1200_bank71.hstdm_plle3                   PLLE3_ADV                        CLKOUT1              Out     -3.085     0.000 r     -              (TILE_x591y756)
hstdm_clkgen_1200_bank71.hstdm_txclkdiv2_local         Net                              -                    -       0.425      -           1              -              
hstdm_clkgen_1200_bank71.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           I                    In      -          0.425 r     -              (TILE_x600y770)
hstdm_clkgen_1200_bank71.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           O                    Out     0.101      0.526 r     -              (TILE_x600y770)
hstdm_clkgen_1200_bank71.txclkdiv2                     Net                              -                    -       0.000      -           272            -              
cpm_snd_HSTDM_4_FB1_BI3_P_8.ar_tx_ctrl1.R1             FDC                              C                    In      -          0.526 r     -              (TILE_x588y748)
==========================================================================================================================================================================


End clock path:

Instance / Net                                                                          Pin                  Pin                Arrival     No. of         Location       
Name                                                   Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                          Net                              -                    -       2.984      -           1              -              
sysip_inst.bsa19_system_ip_u_cb                        BUFG                             I                    In      -          2.984 r     -              (TILE_x621y669)
sysip_inst.bsa19_system_ip_u_cb                        BUFG                             O                    Out     0.101      3.085 r     -              (TILE_x621y669)
sysip_inst.hstdm_refclk_100                            Net                              -                    -       0.000      -           100            -              
hstdm_clkgen_1200_bank71.hstdm_plle3                   PLLE3_ADV                        CLKIN                In      -          3.085 r     -              (TILE_x591y756)
---------------                                                                                                                                                           
Derived Clock :                                        hstdm_txclk_1200_bank71_div2                                                                                       
---------------                                                                                                                                                           
hstdm_clkgen_1200_bank71.hstdm_plle3                   PLLE3_ADV                        CLKOUT1              Out     -3.085     0.000 r     -              (TILE_x591y756)
hstdm_clkgen_1200_bank71.hstdm_txclkdiv2_local         Net                              -                    -       0.425      -           1              -              
hstdm_clkgen_1200_bank71.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           I                    In      -          0.425 r     -              (TILE_x600y770)
hstdm_clkgen_1200_bank71.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           O                    Out     0.101      0.526 r     -              (TILE_x600y770)
hstdm_clkgen_1200_bank71.txclkdiv2                     Net                              -                    -       0.000      -           272            -              
cpm_snd_HSTDM_4_FB1_BI3_P_8.tx_core.FF\.data_in[3]     FD                               C                    In      -          0.526 r     -              (TILE_x611y763)
==========================================================================================================================================================================




====================================
</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a name="S1.10">Section 1.10</a> Detailed Report for Clock: umr2_clk <a href="#SFrom1.10">Back</a>
</span>
<span>====================================



Starting Points with Worst Slack
********************************

                                                                Starting                                                          Arrival          
Instance                                                        Reference     Type     Pin     Net                                Time        Slack
                                                                Clock                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]         umr2_clk      FDR      Q       infopipe_send_ack_set[0]           2.209       1.066
hstdm_memory.infopipe_rcv_inst.BIT\[1\]\.RCV.data_out[5]        umr2_clk      FDRE     Q       data_received[21]                  2.209       7.265
hstdm_memory.infopipe_rcv_inst.BIT\[3\]\.RCV.data_out[4]        umr2_clk      FDRE     Q       data_received[19]                  2.209       7.288
hstdm_memory.infopipe_rcv_inst.BIT\[2\]\.RCV.data_ready_out     umr2_clk      FDR      Q       infopipe_rcv_inst.ready_bit[2]     2.209       7.390
hstdm_memory.infopipe_rcv_inst.BIT\[2\]\.RCV.data_out[8]        umr2_clk      FDRE     Q       address_received[2]                2.209       7.409
hstdm_memory.infopipe_rcv_inst.BIT\[3\]\.RCV.data_out[5]        umr2_clk      FDRE     Q       data_received[23]                  2.209       7.441
hstdm_memory.infopipe_rcv_inst.BIT\[2\]\.RCV.data_out[5]        umr2_clk      FDRE     Q       data_received[22]                  2.209       7.510
hstdm_memory.infopipe_rcv_inst.BIT\[1\]\.RCV.data_out[8]        umr2_clk      FDRE     Q       mem_waddr_7[1]                     2.209       7.511
hstdm_memory.infopipe_rcv_inst.BIT\[1\]\.RCV.data_ready_out     umr2_clk      FDR      Q       infopipe_rcv_inst.ready_bit[1]     2.209       7.553
hstdm_memory.state[0]                                           umr2_clk      FD       Q       state[0]                           2.209       7.553
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                      Required          
Instance                                      Reference     Type     Pin     Net                            Time         Slack
                                              Clock                                                                           
------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_cmd_script_ack_ff1     umr2_clk      FD       D       infopipe_send_ack_set[0]       3.579        1.066
hstdm_memory.mem_waddr[0]                     umr2_clk      FDE      CE      N_6_mux_i                      12.130       7.265
hstdm_memory.mem_waddr[4]                     umr2_clk      FDE      CE      N_6_mux_i                      12.130       7.395
hstdm_memory.debug_cnt_ack_rt_flag[1]         umr2_clk      FDE      CE      debug_cnt_ack_rt_flage         12.130       7.483
hstdm_memory.mem_wdata[1]                     umr2_clk      FDRE     CE      mem_we_0_sqmuxa                12.130       7.516
hstdm_memory.mem_waddr[5]                     umr2_clk      FDE      CE      N_6_mux_i                      12.130       7.554
hstdm_memory.mem_wdata[7]                     umr2_clk      FDRE     CE      mem_we_0_sqmuxa                12.130       7.597
hstdm_memory.debug_cnt_ack_rt_flag[5]         umr2_clk      FDE      D       debug_cnt_ack_rt_flag_s[5]     12.177       7.602
hstdm_memory.mem_wdata[6]                     umr2_clk      FDRE     CE      mem_we_0_sqmuxa                12.130       7.604
hstdm_memory.mem_waddr[2]                     umr2_clk      FDE      CE      N_6_mux_i                      12.130       7.623
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           1.561
    = Required time:                         3.579

    - Propagation time:                      0.354
    - Clock delay at starting point:         2.159
    = Slack (critical) :                     1.066

    Number of logic level(s):                0
    Starting point:                          hstdm_controller.infopipe_arbiter_inst.data_sent_out[0] / Q
    Ending point:                            hstdm_controller.hstdm_cmd_script_ack_ff1 / D
    The start point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of         Location       
Name                                                        Type     Name     Dir     Delay     Time        Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]     FDR      Q        Out     0.050     2.209 r     -              (TILE_x589y380)
infopipe_send_ack_set[0]                                    Net      -        -       0.304     -           2              -              
hstdm_controller.hstdm_cmd_script_ack_ff1                   FD       D        In      -         2.513 r     -              (TILE_x590y369)
==========================================================================================================================================
Total path delay (propagation time + setup) of 0.336 is 0.032(9.5%) logic and 0.304(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                  Pin          Pin               Arrival     No. of         Location       
Name                                                        Type                Name         Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                       Net                 -            -       2.058     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_1                           BUFG                I            In      -         2.058 r     -              (TILE_x632y421)
sysip_inst.bsa19_system_ip_u_cb_1                           BUFG                O            Out     0.101     2.159 r     -              (TILE_x632y421)
sysip_inst.umr2_clk                                         Net                 -            -       0.000     -           182            -              
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]     FDR                 C            In      -         2.159 r     -              (TILE_x589y380)
=========================================================================================================================================================


End clock path:

Instance / Net                                                    Pin          Pin               Arrival     No. of         Location       
Name                                          Type                Name         Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                  bsa19_system_ip     umr3_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr3_clk_c                         Net                 -            -       1.460     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0             BUFG                I            In      -         1.460 r     -              (TILE_x656y442)
sysip_inst.bsa19_system_ip_u_cb_0             BUFG                O            Out     0.101     1.561 r     -              (TILE_x656y442)
sysip_inst.umr3_clk                           Net                 -            -       0.000     -           436            -              
hstdm_controller.hstdm_cmd_script_ack_ff1     FD                  C            In      -         1.561 r     -              (TILE_x590y369)
===========================================================================================================================================




====================================
</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a name="S1.11">Section 1.11</a> Detailed Report for Clock: umr3_clk <a href="#SFrom1.11">Back</a>
</span>
<span>====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                     Arrival          
Instance                                                    Reference     Type     Pin     Net                           Time        Slack
                                                            Clock                                                                         
------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[2]      umr3_clk      FDRE     Q       hstdm_cmd_script_data[2]      1.611       1.878
hstdm_controller.rxrst                                      umr3_clk      FDS      Q       rxrst                         1.611       1.920
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[16]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[16]     1.611       1.928
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[6]      umr3_clk      FDRE     Q       hstdm_cmd_script_data[6]      1.611       1.933
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[13]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[13]     1.611       1.940
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[12]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[12]     1.611       1.941
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[3]      umr3_clk      FDRE     Q       hstdm_cmd_script_data[3]      1.611       1.966
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[15]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[15]     1.611       1.970
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[5]      umr3_clk      FDRE     Q       hstdm_cmd_script_data[5]      1.611       1.980
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[9]      umr3_clk      FDRE     Q       hstdm_cmd_script_data[9]      1.611       2.006
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                Required          
Instance                                                Reference     Type     Pin     Net                                      Time         Slack
                                                        Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.infopipe_arbiter_inst.data_out[2]      umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[2]      4.195        1.878
hstdm_controller.ar_infopipe_reset.R0                   umr3_clk      FDP      PRE     rxrst                                    4.113        1.920
hstdm_controller.infopipe_arbiter_inst.data_out[16]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[16]     4.195        1.928
hstdm_controller.infopipe_arbiter_inst.data_out[6]      umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[6]      4.195        1.933
hstdm_controller.infopipe_arbiter_inst.data_out[13]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[13]     4.195        1.940
hstdm_controller.infopipe_arbiter_inst.data_out[12]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[12]     4.195        1.941
hstdm_controller.infopipe_arbiter_inst.data_out[3]      umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[3]      4.195        1.966
hstdm_controller.infopipe_arbiter_inst.data_out[15]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[15]     4.195        1.970
hstdm_controller.infopipe_arbiter_inst.data_out[5]      umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[5]      4.195        1.980
hstdm_controller.infopipe_arbiter_inst.data_out[9]      umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[9]      4.195        2.006
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            -0.036
    + Clock delay at ending point:           2.159
    = Required time:                         4.195

    - Propagation time:                      0.756
    - Clock delay at starting point:         1.561
    = Slack (non-critical) :                 1.878

    Number of logic level(s):                1
    Starting point:                          hstdm_controller.hstdm_ctrl_inst.command_data_out_1[2] / Q
    Ending point:                            hstdm_controller.infopipe_arbiter_inst.data_out[2] / D
    The start point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C
    The end   point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                                      Pin      Pin               Arrival     No. of         Location       
Name                                                       Type     Name     Dir     Delay     Time        Fan Out(s)                    
-----------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[2]     FDRE     Q        Out     0.050     1.611 r     -              (TILE_x583y377)
hstdm_cmd_script_data[2]                                   Net      -        -       0.659     -           1              -              
hstdm_controller.infopipe_arbiter_inst.data_out_4[2]       LUT2     I1       In      -         2.270 r     -              (TILE_x607y379)
hstdm_controller.infopipe_arbiter_inst.data_out_4[2]       LUT2     O        Out     0.047     2.317 r     -              (TILE_x607y379)
infopipe_arbiter_inst.data_out_4[2]                        Net      -        -       0.000     -           1              -              
hstdm_controller.infopipe_arbiter_inst.data_out[2]         FDRE     D        In      -         2.317 r     -              (TILE_x585y398)
=========================================================================================================================================
Total path delay (propagation time + setup) of 0.720 is 0.061(8.4%) logic and 0.659(91.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                 Pin          Pin               Arrival     No. of         Location       
Name                                                       Type                Name         Dir     Delay     Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                               bsa19_system_ip     umr3_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr3_clk_c                                      Net                 -            -       1.460     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0                          BUFG                I            In      -         1.460 r     -              (TILE_x656y442)
sysip_inst.bsa19_system_ip_u_cb_0                          BUFG                O            Out     0.101     1.561 r     -              (TILE_x656y442)
sysip_inst.umr3_clk                                        Net                 -            -       0.000     -           436            -              
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[2]     FDRE                C            In      -         1.561 r     -              (TILE_x583y377)
========================================================================================================================================================


End clock path:

Instance / Net                                                             Pin          Pin               Arrival     No. of         Location       
Name                                                   Type                Name         Dir     Delay     Time        Fan Out(s)                    
----------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                  Net                 -            -       2.058     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_1                      BUFG                I            In      -         2.058 r     -              (TILE_x632y421)
sysip_inst.bsa19_system_ip_u_cb_1                      BUFG                O            Out     0.101     2.159 r     -              (TILE_x632y421)
sysip_inst.umr2_clk                                    Net                 -            -       0.000     -           182            -              
hstdm_controller.infopipe_arbiter_inst.data_out[2]     FDRE                C            In      -         2.159 r     -              (TILE_x585y398)
====================================================================================================================================================




====================================
</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a name="S1.12">Section 1.12</a> Detailed Report for Clock: System <a href="#SFrom1.12">Back</a>
</span>
<span>====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                                                       Arrival          
Instance                         Reference     Type                Pin                       Net                                                Time        Slack
                                 Clock                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     umr3_reset                umr3_reset                                         0.000       4.699
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_enable_out_2       hstdm_system_capim_interface_enable_memory_out     0.000       4.706
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_wr_out_2           hstdm_system_capim_interface_mem_wr_out            0.000       4.706
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[6]      hstdm_system_capim_interface_mem_data_out[6]       0.000       5.593
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[19]     hstdm_system_capim_interface_mem_data_out[19]      0.000       5.683
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[15]     hstdm_system_capim_interface_mem_data_out[15]      0.000       5.694
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[0]      hstdm_system_capim_interface_mem_data_out[0]       0.000       5.799
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[1]      hstdm_system_capim_interface_mem_data_out[1]       0.000       5.805
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[2]      hstdm_system_capim_interface_mem_data_out[2]       0.000       5.818
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_rd_out_2           hstdm_system_capim_interface_mem_rd_out            0.000       5.825
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                               Required          
Instance                                           Reference     Type     Pin     Net                                     Time         Slack
                                                   Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------
hstdm_memory.memory_core.rd_addr_to_memory[20]     System        FDE      D       memory_core.rd_addr_to_memory_s[20]     9.579        4.699
hstdm_memory.memory_core.rd_addr_to_memory[15]     System        FDE      D       memory_core.rd_addr_to_memory_s[15]     9.579        4.700
hstdm_memory.memory_core.rd_addr_to_memory[23]     System        FDE      D       memory_core.rd_addr_to_memory_s[23]     9.579        4.714
hstdm_memory.memory_core.rd_addr_to_memory[19]     System        FDE      D       memory_core.rd_addr_to_memory_s[19]     9.579        4.721
hstdm_memory.memory_core.rd_addr_to_memory[18]     System        FDE      D       memory_core.rd_addr_to_memory_s[18]     9.579        4.759
hstdm_memory.memory_core.rd_addr_to_memory[6]      System        FDE      D       memory_core.rd_addr_to_memory_s[6]      9.579        4.769
hstdm_memory.memory_core.rd_addr_to_memory[14]     System        FDE      D       memory_core.rd_addr_to_memory_s[14]     9.579        4.772
hstdm_memory.memory_core.rd_addr_to_memory[25]     System        FDE      D       memory_core.rd_addr_to_memory_s[25]     9.579        4.779
hstdm_memory.memory_core.rd_addr_to_memory[13]     System        FDE      D       memory_core.rd_addr_to_memory_s[13]     9.579        4.811
hstdm_memory.memory_core.rd_addr_to_memory[11]     System        FDE      D       memory_core.rd_addr_to_memory_s[11]     9.579        4.823
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           1.561
    = Required time:                         9.579

    - Propagation time:                      4.880
    = Slack (non-critical) :                 4.699

    Number of logic level(s):                4
    Starting point:                          sysip_inst.bsa19_system_ip_u / umr3_reset
    Ending point:                            hstdm_memory.memory_core.rd_addr_to_memory[20] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C

Instance / Net                                                             Pin            Pin               Arrival     No. of         Location       
Name                                                   Type                Name           Dir     Delay     Time        Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip     umr3_reset     Out     0.000     0.000 r     -              (TILE_x704y488)
umr3_reset                                             Net                 -              -       3.152     -           94             -              
hstdm_memory.memory_core.data_out_1_sqmuxa_0dup        LUT3                I2             In      -         3.152 r     -              (TILE_x581y394)
hstdm_memory.memory_core.data_out_1_sqmuxa_0dup        LUT3                O              Out     0.060     3.211 f     -              (TILE_x581y394)
memory_core.rd_addr_to_memory                          Net                 -              -       0.707     -           1              -              
hstdm_memory.memory_core.rd_addr_to_memory_cry[2]      CARRY8              S[0]           In      -         3.919 f     -              (TILE_x608y400)
hstdm_memory.memory_core.rd_addr_to_memory_cry[2]      CARRY8              CO[7]          Out     0.130     4.049 r     -              (TILE_x608y400)
memory_core.rd_addr_to_memory_cry[6]                   Net                 -              -       0.000     -           1              -              
hstdm_memory.memory_core.rd_addr_to_memory_cry[10]     CARRY8              CI             In      -         4.049 r     -              (TILE_x611y403)
hstdm_memory.memory_core.rd_addr_to_memory_cry[10]     CARRY8              CO[7]          Out     0.037     4.085 r     -              (TILE_x611y403)
memory_core.rd_addr_to_memory_cry[14]                  Net                 -              -       0.000     -           1              -              
hstdm_memory.memory_core.rd_addr_to_memory_cry[18]     CARRY8              CI             In      -         4.085 r     -              (TILE_x607y394)
hstdm_memory.memory_core.rd_addr_to_memory_cry[18]     CARRY8              O[5]           Out     0.104     4.189 r     -              (TILE_x607y394)
memory_core.rd_addr_to_memory_s[20]                    Net                 -              -       0.691     -           1              -              
hstdm_memory.memory_core.rd_addr_to_memory[20]         FDE                 D              In      -         4.880 r     -              (TILE_x587y385)
======================================================================================================================================================
Total path delay (propagation time + setup) of 4.862 is 0.312(6.4%) logic and 4.550(93.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


End clock path:

Instance / Net                                                         Pin          Pin               Arrival     No. of         Location       
Name                                               Type                Name         Dir     Delay     Time        Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                       bsa19_system_ip     umr3_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr3_clk_c                              Net                 -            -       1.460     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0                  BUFG                I            In      -         1.460 r     -              (TILE_x656y442)
sysip_inst.bsa19_system_ip_u_cb_0                  BUFG                O            Out     0.101     1.561 r     -              (TILE_x656y442)
sysip_inst.umr3_clk                                Net                 -            -       0.000     -           436            -              
hstdm_memory.memory_core.rd_addr_to_memory[20]     FDE                 C            In      -         1.561 r     -              (TILE_x587y385)
================================================================================================================================================




====================================
</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a name="S1.13">Section 1.13</a> Detailed Report for Paths without Starting Clock <a href="#SFrom1.13">Back</a>
</span>
<span>====================================



Starting Points with Worst Slack
********************************

                        Starting                                                           Arrival           
Instance                Reference     Type     Pin                   Net                   Time        Slack 
                        Clock                                                                                
-------------------------------------------------------------------------------------------------------------
PCSRCID                 NA            Port     PCSRCID               PCSRCID               0.000       51.742
ADDOUTID_63_0[63:0]     NA            Port     ADDOUTID_63_0[53]     ADDOUTID_63_0[53]     0.000       59.853
ADDOUTID_63_0[63:0]     NA            Port     ADDOUTID_63_0[49]     ADDOUTID_63_0[49]     0.000       60.142
ADDOUTID_63_0[63:0]     NA            Port     ADDOUTID_63_0[54]     ADDOUTID_63_0[54]     0.000       60.292
ADDOUTID_63_0[63:0]     NA            Port     ADDOUTID_63_0[59]     ADDOUTID_63_0[59]     0.000       60.401
ADDOUTID_63_0[63:0]     NA            Port     ADDOUTID_63_0[62]     ADDOUTID_63_0[62]     0.000       60.434
ADDOUTID_63_0[63:0]     NA            Port     ADDOUTID_63_0[61]     ADDOUTID_63_0[61]     0.000       60.625
ADDOUTID_63_0[63:0]     NA            Port     ADDOUTID_63_0[56]     ADDOUTID_63_0[56]     0.000       60.789
ADDOUTID_63_0[63:0]     NA            Port     ADDOUTID_63_0[57]     ADDOUTID_63_0[57]     0.000       60.802
ADDOUTID_63_0[63:0]     NA            Port     ADDOUTID_63_0[58]     ADDOUTID_63_0[58]     0.000       60.901
=============================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                    Required           
Instance                      Reference     Type     Pin     Net          Time         Slack 
                              Clock                                                          
---------------------------------------------------------------------------------------------
dut_inst.pc1.PC_0_mod[53]     NA            FDCE     D       PCIF[53]     59.318       51.742
dut_inst.ifid1.out_pc[6]      NA            FDCE     CE      N_5          59.271       51.982
dut_inst.ifid1.out_pc[3]      NA            FDCE     CE      N_5          59.271       52.204
dut_inst.ifid1.out_pc[2]      NA            FDCE     CE      N_5          59.271       52.216
dut_inst.ifid1.out_pc[5]      NA            FDCE     CE      N_5          59.271       52.247
dut_inst.pc1.PC_0_mod[54]     NA            FDCE     D       PCIF[54]     59.318       52.297
dut_inst.ifid1.out_pc[4]      NA            FDCE     CE      N_5          59.271       52.311
dut_inst.pc1.PC_0_mod[49]     NA            FDCE     D       PCIF[49]     59.318       52.353
dut_inst.pc1.PC_0_mod[60]     NA            FDCE     D       PCIF[60]     59.318       52.409
dut_inst.pc1.PC_0_mod[63]     NA            FDCE     D       PCIF[63]     59.318       52.458
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      59.300
    - Setup time:                            -0.018
    = Required time:                         59.318

    - Propagation time:                      7.576
    = Slack (non-critical) :                 51.742

    Number of logic level(s):                3
    Starting point:                          PCSRCID / PCSRCID
    Ending point:                            dut_inst.pc1.PC_0_mod[53] / D
    The start point is clocked by            NA
    The end   point is clocked by            clk [rising] (rise=0.000 fall=250.000 period=500.000) on pin C
    -Timing constraint applied as path with max delay (datapathonly) 59.299999 (from p:PCSRCID rise_to [get_clocks -include_generated_clocks clk])

Instance / Net                                   Pin         Pin               Arrival     No. of         Location       
Name                                  Type       Name        Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------
PCSRCID                               Port       PCSRCID     In      0.000     0.000 r     -              -              
PCSRCID                               Net        -           -       0.000     -           1              -              
PCSRCID_ibuf                          IBUF       I           In      -         0.000 r     -              (TILE_x562y61) 
PCSRCID_ibuf                          IBUF       O           Out     0.790     0.790 r     -              (TILE_x562y61) 
PCSRCID_c                             Net        -           -       3.940     -           161            -              
dut_inst.mux3.out_axb_1_lut6_2_o6     LUT3       I2          In      -         4.730 r     -              (TILE_x488y394)
dut_inst.mux3.out_axb_1_lut6_2_o6     LUT3       O           Out     0.029     4.759 r     -              (TILE_x488y394)
out_axb_1                             Net        -           -       1.016     -           1              -              
dut_inst.mux3.out_cry_2               CARRY8     S[2]        In      -         5.775 r     -              (TILE_x527y363)
dut_inst.mux3.out_cry_2               CARRY8     O[6]        Out     0.136     5.910 r     -              (TILE_x527y363)
PCIF[53]                              Net        -           -       1.665     -           1              -              
dut_inst.pc1.PC_0_mod[53]             FDCE       D           In      -         7.576 r     -              (TILE_x466y335)
=========================================================================================================================
Total path delay (propagation time + setup) of 7.558 is 0.937(12.4%) logic and 6.621(87.6%) route.


End clock path:

Instance / Net                            Pin      Pin               Arrival     No. of         Location       
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------
Start Clock :                 clk                                                                              
------------                                                                                                   
clk                           Port        clk      In      -         0.000 r     -              -              
clk                           Net         -        -       0.000     -           1              -              
clk_ibufgds                   IBUFGDS     I        In      -         0.000 r     -              (TILE_x562y641)
clk_ibufgds                   IBUFGDS     O        Out     0.509     0.509 r     -              (TILE_x562y641)
clk_bufg                      Net         -        -       0.288     -           1              -              
clk_bufg                      BUFG        I        In      -         0.797 r     -              (TILE_x492y463)
clk_bufg                      BUFG        O        Out     0.101     0.898 r     -              (TILE_x492y463)
clkz                          Net         -        -       0.000     -           210            -              
dut_inst.pc1.PC_0_mod[53]     FDCE        C        In      -         0.898 r     -              (TILE_x466y335)
===============================================================================================================



##### END OF TIMING REPORT #####]

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a name="S1.14">Section 1.14</a> Timing exceptions that could not be applied <a href="#SFrom1.14">Back</a>
</span>
<span>Finished final timing analysis (Real Time elapsed 0h:03m:02s; CPU Time elapsed 0h:03m:00s; Memory used current: 1748MB peak: 1748MB)


Finished timing report (Real Time elapsed 0h:03m:02s; CPU Time elapsed 0h:03m:00s; Memory used current: 1748MB peak: 1748MB)

---------------------------------------
Resource Usage Report for FB1_uA 

Mapping to part: xcvu19p-fsva3824-1-e
Cell usage:
RAM32X1D       4 uses
BITSLICE_CONTROL  10 uses
CARRY8          37 uses
FD              1291 uses
FDC             109 uses
FDCE            200 uses
FDE             239 uses
FDP             36 uses
FDR             78 uses
FDRE            182 uses
FDS             3 uses
GND             44 uses
PLLE3_ADV       5 uses
RAM32M16        2 uses
RAMB18E2        2 uses
RXTX_BITSLICE   23 uses
USR_ACCESSE2    1 use
VCC             25 uses
bsa19_system_ip  1 use
LUT1            102 uses
LUT2            386 uses
LUT3            181 uses
LUT4            179 uses
LUT5            151 uses
LUT6            233 uses
LUT6_2          1 use
CFGLUT5         33 uses

I/O ports: 728
I/O primitives: 662
IBUF           325 uses
IBUFGDS        1 use
OBUF           331 uses
OBUFDS         5 uses

BUFG           4 uses
BUFGCE         5 uses
SRL primitives:
SRLC32E        29 uses

I/O Register bits:                  2
Register bits not including I/Os:   2136 of 8171520 (0%)

RAM/ROM usage summary
Dual Port Rams (RAM32X1D): 4
Occupied Block RAM sites (RAMB36) : 1 of 2160 (0%)


Global Clock Buffers: 9 of 320 (2%)

Total load per clock:
   clk: 1
   ufpga_lock_clk_o: 33
   umr2_clk: 182
   umr3_clk: 436
   hstdm_refclk_100: 100
   hstdm_txclk_1200_bank71_clkoutphy: 1
   hstdm_txclk_1200_bank71_div2: 1
   hstdm_txclk_1200_bank60_clkoutphy: 1
   hstdm_txclk_1200_bank60_div2: 1
   hstdm_txclk_1200_bank61_clkoutphy: 1
   hstdm_txclk_1200_bank61_div2: 1
   hstdm_txclk_1200_bank62_clkoutphy: 1
   hstdm_txclk_1200_bank62_div2: 1
   hstdm_txclk_1200_bank69_clkoutphy: 1
   hstdm_txclk_1200_bank69_div2: 1

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a name="S2">Section 2</a> Mapping Summary: <a href="#SFrom2">Back</a>
</span>
<span>Total  LUTs: 1276 (0%)

Distribution of All Consumed LUTs = SRL + RAM + LUT1 + LUT2 + LUT3 + LUT4 + LUT5 + LUT6 + LUT6_2 + CFGLUT5- SOFT_HLUTNM/2 
Distribution of All Consumed Luts 1276 = 29 + 24 + 102 + 386 + 181 + 179 + 151 + 233 + 1 + 33- 86/2 


 Number of unique control sets:              52


Start HSTDM placement (Real Time elapsed 0h:03m:26s; CPU Time elapsed 0h:03m:24s; Memory used current: 1748MB peak: 1748MB)


Finished HSTDM placement (Real Time elapsed 0h:24m:24s; CPU Time elapsed 0h:38m:02s; Memory used current: 1748MB peak: 1748MB)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:24m:25s; CPU Time elapsed 0h:38m:03s; Memory used current: 1748MB peak: 1748MB)

Process took 0h:24m:25s realtime, 0h:38m:03s cputime
# Sun Apr  9 23:08:54 2023

###########################################################]
</body>
</html>
