// Seed: 2709582594
module module_0 (
    output wand id_0
    , id_7,
    input tri0 id_1,
    output supply1 id_2,
    output wor id_3,
    output tri0 id_4,
    output wire id_5
);
  wire id_8;
  wire id_9;
  assign module_1.id_5 = 0;
  logic id_10;
  ;
  initial assume (!id_9);
endmodule
module module_1 #(
    parameter id_8 = 32'd27
) (
    input supply0 id_0,
    output wire id_1,
    input wand id_2,
    input wor id_3,
    input tri id_4,
    output uwire id_5,
    input uwire id_6,
    input supply1 id_7,
    input wand _id_8,
    output supply1 id_9
);
  assign id_5 = 1'b0;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_1,
      id_9,
      id_5,
      id_5
  );
  wire id_11;
  ;
  or primCall (id_5, id_4, id_6, id_0, id_2, id_7);
  logic [1 : id_8] id_12;
  logic id_13;
  ;
endmodule
