

================================================================
== Vivado HLS Report for 'crc'
================================================================
* Date:           Fri Dec 15 11:17:55 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        decoder_working
* Solution:       crc_unoptimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  8621|  16045|  8622|  16046|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+------+-------+----------+-----------+-----------+------+----------+
        |                       |    Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |  min |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+------+-------+----------+-----------+-----------+------+----------+
        |- Initialize_Register  |    16|     16|         1|          -|          -|    16|    no    |
        |- Read_Codeword        |   432|    432|         2|          -|          -|   216|    no    |
        |- Append_zero          |    16|     16|         1|          -|          -|    16|    no    |
        |- Push_Input           |  8120|  15544|  35 ~ 67 |          -|          -|   232|    no    |
        | + Slide_Register      |    30|     30|         2|          -|          -|    15|    no    |
        | + XOR_Operation       |    32|     32|         2|          -|          -|    16|    no    |
        |- Output_Check         |    32|     32|         2|          -|          -|    16|    no    |
        +-----------------------+------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    201|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|       5|      6|
|Multiplexer      |        -|      -|       -|    232|
|Register         |        -|      -|      99|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     104|    439|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |divisor_array_U     |crc_divisor_array     |        0|  1|   1|    17|    1|     1|           17|
    |input_reader_V_U    |crc_input_reader_V    |        0|  2|   4|   232|    1|     1|          232|
    |register_array_V_U  |crc_register_arrabkb  |        0|  2|   1|    16|    1|     1|           16|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total               |                      |        0|  5|   6|   265|    3|     3|          265|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_5_fu_288_p2        |     +    |      0|  0|  15|           5|           1|
    |i_6_fu_305_p2        |     +    |      0|  0|  15|           8|           1|
    |i_7_fu_331_p2        |     +    |      0|  0|  15|           7|           1|
    |i_8_fu_407_p2        |     +    |      0|  0|  15|           5|           1|
    |i_9_fu_343_p2        |     +    |      0|  0|  15|           8|           1|
    |j_1_fu_355_p2        |     +    |      0|  0|  13|           4|           2|
    |k_1_fu_382_p2        |     +    |      0|  0|  15|           5|           1|
    |tmp_8_fu_413_p2      |     -    |      0|  0|  15|           4|           5|
    |exitcond1_fu_282_p2  |   icmp   |      0|  0|  11|           5|           6|
    |exitcond2_fu_299_p2  |   icmp   |      0|  0|  11|           8|           7|
    |exitcond3_fu_320_p2  |   icmp   |      0|  0|  11|           7|           6|
    |exitcond4_fu_337_p2  |   icmp   |      0|  0|  11|           8|           6|
    |exitcond5_fu_376_p2  |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_401_p2   |   icmp   |      0|  0|  11|           5|           6|
    |tmp_6_fu_349_p2      |   icmp   |      0|  0|   9|           4|           1|
    |tmp_10_fu_394_p2     |    xor   |      0|  0|   8|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 201|          89|          52|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  62|         15|    1|         15|
    |i_1_reg_213                |   9|          2|    8|         16|
    |i_2_reg_224                |   9|          2|    7|         14|
    |i_3_reg_235                |   9|          2|    8|         16|
    |i_4_reg_270                |   9|          2|    5|         10|
    |i_reg_202                  |   9|          2|    5|         10|
    |input_reader_V_address0    |  21|          4|    8|         32|
    |input_reader_V_d0          |  15|          3|    1|          3|
    |j_reg_247                  |   9|          2|    4|          8|
    |k_reg_259                  |   9|          2|    5|         10|
    |register_array_V_address0  |  44|          9|    4|         36|
    |register_array_V_d0        |  27|          5|    1|          5|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 232|         50|   57|        175|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  14|   0|   14|          0|
    |i_1_reg_213                     |   8|   0|    8|          0|
    |i_2_reg_224                     |   7|   0|    7|          0|
    |i_3_reg_235                     |   8|   0|    8|          0|
    |i_4_reg_270                     |   5|   0|    5|          0|
    |i_6_reg_440                     |   8|   0|    8|          0|
    |i_8_reg_524                     |   5|   0|    5|          0|
    |i_9_reg_476                     |   8|   0|    8|          0|
    |i_reg_202                       |   5|   0|    5|          0|
    |j_1_reg_488                     |   4|   0|    4|          0|
    |j_reg_247                       |   4|   0|    4|          0|
    |k_1_reg_506                     |   5|   0|    5|          0|
    |k_reg_259                       |   5|   0|    5|          0|
    |register_array_V_add_5_reg_511  |   4|   0|    4|          0|
    |register_array_V_loa_reg_481    |   1|   0|    1|          0|
    |tmp_2_reg_445                   |   8|   0|   64|         56|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  99|   0|  155|         56|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |        crc       | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |        crc       | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |        crc       | return value |
|ap_done                    | out |    1| ap_ctrl_hs |        crc       | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |        crc       | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |        crc       | return value |
|input_codeword_V_address0  | out |    8|  ap_memory | input_codeword_V |     array    |
|input_codeword_V_ce0       | out |    1|  ap_memory | input_codeword_V |     array    |
|input_codeword_V_q0        |  in |    1|  ap_memory | input_codeword_V |     array    |
|CRC_result_V_address0      | out |    4|  ap_memory |   CRC_result_V   |     array    |
|CRC_result_V_ce0           | out |    1|  ap_memory |   CRC_result_V   |     array    |
|CRC_result_V_we0           | out |    1|  ap_memory |   CRC_result_V   |     array    |
|CRC_result_V_d0            | out |    1|  ap_memory |   CRC_result_V   |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

