// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module mem2stream_readmem4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        pMemPort,
        p_read,
        row,
        p_read1,
        cacheBuff_i_i_din,
        cacheBuff_i_i_num_data_valid,
        cacheBuff_i_i_fifo_cap,
        cacheBuff_i_i_full_n,
        cacheBuff_i_i_write,
        p_read2
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_state5 = 24'd16;
parameter    ap_ST_fsm_state6 = 24'd32;
parameter    ap_ST_fsm_state7 = 24'd64;
parameter    ap_ST_fsm_state8 = 24'd128;
parameter    ap_ST_fsm_state9 = 24'd256;
parameter    ap_ST_fsm_state10 = 24'd512;
parameter    ap_ST_fsm_state11 = 24'd1024;
parameter    ap_ST_fsm_state12 = 24'd2048;
parameter    ap_ST_fsm_state13 = 24'd4096;
parameter    ap_ST_fsm_state14 = 24'd8192;
parameter    ap_ST_fsm_state15 = 24'd16384;
parameter    ap_ST_fsm_state16 = 24'd32768;
parameter    ap_ST_fsm_state17 = 24'd65536;
parameter    ap_ST_fsm_state18 = 24'd131072;
parameter    ap_ST_fsm_state19 = 24'd262144;
parameter    ap_ST_fsm_state20 = 24'd524288;
parameter    ap_ST_fsm_state21 = 24'd1048576;
parameter    ap_ST_fsm_state22 = 24'd2097152;
parameter    ap_ST_fsm_state23 = 24'd4194304;
parameter    ap_ST_fsm_state24 = 24'd8388608;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] pMemPort;
input  [29:0] p_read;
input  [10:0] row;
input  [10:0] p_read1;
output  [31:0] cacheBuff_i_i_din;
input  [12:0] cacheBuff_i_i_num_data_valid;
input  [12:0] cacheBuff_i_i_fifo_cap;
input   cacheBuff_i_i_full_n;
output   cacheBuff_i_i_write;
input  [7:0] p_read2;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_ARVALID;
reg[63:0] m_axi_gmem_ARADDR;
reg[0:0] m_axi_gmem_ARID;
reg[31:0] m_axi_gmem_ARLEN;
reg[2:0] m_axi_gmem_ARSIZE;
reg[1:0] m_axi_gmem_ARBURST;
reg[1:0] m_axi_gmem_ARLOCK;
reg[3:0] m_axi_gmem_ARCACHE;
reg[2:0] m_axi_gmem_ARPROT;
reg[3:0] m_axi_gmem_ARQOS;
reg[3:0] m_axi_gmem_ARREGION;
reg[0:0] m_axi_gmem_ARUSER;
reg m_axi_gmem_RREADY;
reg[31:0] cacheBuff_i_i_din;
reg cacheBuff_i_i_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] cache_len;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state5;
reg   [0:0] tmp_1_reg_429;
reg    ap_block_state1;
reg   [11:0] trunc_ln32_1_reg_434;
reg   [11:0] trunc_ln32_2_reg_439;
wire    ap_CS_fsm_state2;
wire  signed [31:0] line_len_cast_i_fu_248_p1;
reg  signed [31:0] line_len_cast_i_reg_456;
wire   [0:0] icmp_ln7_fu_288_p2;
reg   [0:0] icmp_ln7_reg_462;
wire   [31:0] sub_ln21_fu_294_p2;
wire   [11:0] add_ln9_fu_300_p2;
reg   [11:0] add_ln9_reg_471;
wire   [0:0] icmp_ln9_fu_306_p2;
reg   [0:0] icmp_ln9_reg_476;
wire   [29:0] sub_ln11_fu_312_p2;
reg   [29:0] sub_ln11_reg_480;
wire   [0:0] icmp_ln11_fu_318_p2;
reg   [0:0] icmp_ln11_reg_487;
wire   [33:0] zext_ln11_fu_331_p1;
reg   [33:0] zext_ln11_reg_491;
wire    ap_CS_fsm_state3;
wire   [31:0] zext_ln11_1_fu_335_p1;
reg   [31:0] zext_ln11_1_reg_496;
wire   [31:0] mul_ln15_fu_153_p2;
reg   [31:0] mul_ln15_reg_502;
reg   [61:0] p_cast_i_reg_507;
reg   [61:0] p_cast3_i_reg_513;
wire    ap_CS_fsm_state4;
wire    grp_readmem4_Pipeline_2_fu_133_ap_start;
wire    grp_readmem4_Pipeline_2_fu_133_ap_done;
wire    grp_readmem4_Pipeline_2_fu_133_ap_idle;
wire    grp_readmem4_Pipeline_2_fu_133_ap_ready;
wire    grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWVALID;
wire   [63:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWADDR;
wire   [0:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWID;
wire   [31:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWLEN;
wire   [2:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWSIZE;
wire   [1:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWBURST;
wire   [1:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWLOCK;
wire   [3:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWCACHE;
wire   [2:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWPROT;
wire   [3:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWQOS;
wire   [3:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWREGION;
wire   [0:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWUSER;
wire    grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_WVALID;
wire   [31:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_WDATA;
wire   [3:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_WSTRB;
wire    grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_WLAST;
wire   [0:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_WID;
wire   [0:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_WUSER;
wire    grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARVALID;
wire   [63:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARADDR;
wire   [0:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARID;
wire   [31:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARLEN;
wire   [2:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARSIZE;
wire   [1:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARBURST;
wire   [1:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARLOCK;
wire   [3:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARCACHE;
wire   [2:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARPROT;
wire   [3:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARQOS;
wire   [3:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARREGION;
wire   [0:0] grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARUSER;
wire    grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_RREADY;
wire    grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_BREADY;
wire   [31:0] grp_readmem4_Pipeline_2_fu_133_cacheBuff_i_i_din;
wire    grp_readmem4_Pipeline_2_fu_133_cacheBuff_i_i_write;
wire    grp_readmem4_Pipeline_1_fu_143_ap_start;
wire    grp_readmem4_Pipeline_1_fu_143_ap_done;
wire    grp_readmem4_Pipeline_1_fu_143_ap_idle;
wire    grp_readmem4_Pipeline_1_fu_143_ap_ready;
wire    grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWVALID;
wire   [63:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWADDR;
wire   [0:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWID;
wire   [31:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWLEN;
wire   [2:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWSIZE;
wire   [1:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWBURST;
wire   [1:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWLOCK;
wire   [3:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWCACHE;
wire   [2:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWPROT;
wire   [3:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWQOS;
wire   [3:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWREGION;
wire   [0:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWUSER;
wire    grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_WVALID;
wire   [31:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_WDATA;
wire   [3:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_WSTRB;
wire    grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_WLAST;
wire   [0:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_WID;
wire   [0:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_WUSER;
wire    grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARVALID;
wire   [63:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARADDR;
wire   [0:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARID;
wire   [31:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARLEN;
wire   [2:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARSIZE;
wire   [1:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARBURST;
wire   [1:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARLOCK;
wire   [3:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARCACHE;
wire   [2:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARPROT;
wire   [3:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARQOS;
wire   [3:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARREGION;
wire   [0:0] grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARUSER;
wire    grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_RREADY;
wire    grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_BREADY;
wire   [31:0] grp_readmem4_Pipeline_1_fu_143_cacheBuff_i_i_din;
wire    grp_readmem4_Pipeline_1_fu_143_cacheBuff_i_i_write;
reg   [31:0] ap_phi_mux_storemerge_i_phi_fu_127_p4;
reg   [31:0] storemerge_i_reg_124;
wire    ap_CS_fsm_state14;
reg    ap_predicate_op95_call_state14;
reg    ap_block_state14_on_subcall_done;
reg    grp_readmem4_Pipeline_2_fu_133_ap_start_reg;
wire    ap_CS_fsm_state13;
reg    grp_readmem4_Pipeline_1_fu_143_ap_start_reg;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire  signed [63:0] p_cast3_cast_i_fu_403_p1;
wire  signed [63:0] p_cast_cast_i_fu_419_p1;
wire  signed [30:0] mul_ln15_fu_153_p0;
wire   [11:0] mul_ln15_fu_153_p1;
wire  signed [7:0] tmp_fu_157_p1;
wire   [9:0] tmp_fu_157_p3;
wire  signed [12:0] sext_ln32_fu_165_p1;
wire  signed [7:0] sext_ln31_fu_173_p0;
wire  signed [10:0] sext_ln31_fu_173_p1;
wire   [13:0] zext_ln32_fu_169_p1;
wire   [13:0] zext_ln31_fu_177_p1;
wire   [13:0] sub_ln32_fu_181_p2;
wire   [13:0] sub_ln32_1_fu_195_p2;
wire  signed [29:0] sext_ln32_1_fu_221_p1;
wire   [30:0] zext_ln32_1_fu_224_p1;
wire  signed [29:0] sext_ln32_2_fu_234_p1;
wire   [30:0] sub_ln32_2_fu_228_p2;
wire   [30:0] zext_ln32_2_fu_237_p1;
wire  signed [30:0] line_len_fu_241_p3;
wire   [28:0] trunc_ln7_2_fu_276_p1;
wire   [31:0] shl_ln7_fu_268_p3;
wire   [11:0] row_cast3_i_fu_256_p1;
wire   [11:0] rows_cast4_i_fu_252_p1;
wire   [29:0] trunc_ln7_1_fu_280_p3;
wire   [29:0] trunc_ln7_fu_264_p1;
wire  signed [29:0] sext_ln11_fu_328_p0;
wire  signed [31:0] sext_ln11_fu_328_p1;
wire  signed [29:0] tmp_2_fu_338_p1;
wire   [31:0] tmp_2_fu_338_p3;
wire  signed [33:0] p_cast5_i_cast_fu_345_p1;
wire   [63:0] p_cast5_i_cast_cast_fu_349_p1;
wire   [63:0] empty_fu_353_p2;
wire  signed [33:0] mul_ln15_cast_i_fu_368_p1;
wire   [33:0] empty_37_fu_371_p2;
wire   [35:0] tmp_3_fu_376_p3;
wire  signed [63:0] tmp_3_cast_fu_384_p1;
wire   [63:0] empty_38_fu_388_p2;
reg   [23:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_block_state24_on_subcall_done;
reg    ap_ST_fsm_state24_blk;
wire   [31:0] mul_ln15_fu_153_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 24'd1;
#0 cache_len = 32'd0;
#0 grp_readmem4_Pipeline_2_fu_133_ap_start_reg = 1'b0;
#0 grp_readmem4_Pipeline_1_fu_143_ap_start_reg = 1'b0;
end

mem2stream_readmem4_Pipeline_2 grp_readmem4_Pipeline_2_fu_133(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_readmem4_Pipeline_2_fu_133_ap_start),
    .ap_done(grp_readmem4_Pipeline_2_fu_133_ap_done),
    .ap_idle(grp_readmem4_Pipeline_2_fu_133_ap_idle),
    .ap_ready(grp_readmem4_Pipeline_2_fu_133_ap_ready),
    .m_axi_gmem_AWVALID(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .cacheBuff_i_i_din(grp_readmem4_Pipeline_2_fu_133_cacheBuff_i_i_din),
    .cacheBuff_i_i_num_data_valid(13'd0),
    .cacheBuff_i_i_fifo_cap(13'd0),
    .cacheBuff_i_i_full_n(cacheBuff_i_i_full_n),
    .cacheBuff_i_i_write(grp_readmem4_Pipeline_2_fu_133_cacheBuff_i_i_write),
    .p_cast3_cast_i(p_cast3_i_reg_513),
    .sub_ln11(sub_ln11_reg_480)
);

mem2stream_readmem4_Pipeline_1 grp_readmem4_Pipeline_1_fu_143(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_readmem4_Pipeline_1_fu_143_ap_start),
    .ap_done(grp_readmem4_Pipeline_1_fu_143_ap_done),
    .ap_idle(grp_readmem4_Pipeline_1_fu_143_ap_idle),
    .ap_ready(grp_readmem4_Pipeline_1_fu_143_ap_ready),
    .m_axi_gmem_AWVALID(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .cacheBuff_i_i_din(grp_readmem4_Pipeline_1_fu_143_cacheBuff_i_i_din),
    .cacheBuff_i_i_num_data_valid(13'd0),
    .cacheBuff_i_i_fifo_cap(13'd0),
    .cacheBuff_i_i_full_n(cacheBuff_i_i_full_n),
    .cacheBuff_i_i_write(grp_readmem4_Pipeline_1_fu_143_cacheBuff_i_i_write),
    .p_cast_cast_i(p_cast_i_reg_507),
    .sub_ln11(sub_ln11_reg_480)
);

mem2stream_mul_31s_12ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
mul_31s_12ns_32_1_1_U12(
    .din0(mul_ln15_fu_153_p0),
    .din1(mul_ln15_fu_153_p1),
    .dout(mul_ln15_fu_153_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state14_on_subcall_done) & (1'b1 == ap_CS_fsm_state14))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_readmem4_Pipeline_1_fu_143_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            grp_readmem4_Pipeline_1_fu_143_ap_start_reg <= 1'b1;
        end else if ((grp_readmem4_Pipeline_1_fu_143_ap_ready == 1'b1)) begin
            grp_readmem4_Pipeline_1_fu_143_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_readmem4_Pipeline_2_fu_133_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_readmem4_Pipeline_2_fu_133_ap_start_reg <= 1'b1;
        end else if ((grp_readmem4_Pipeline_2_fu_133_ap_ready == 1'b1)) begin
            grp_readmem4_Pipeline_2_fu_133_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state14_on_subcall_done) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln7_reg_462 == 1'd1))) begin
        storemerge_i_reg_124 <= line_len_cast_i_reg_456;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln7_fu_288_p2 == 1'd0))) begin
        storemerge_i_reg_124 <= sub_ln21_fu_294_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln7_fu_288_p2 == 1'd1))) begin
        add_ln9_reg_471 <= add_ln9_fu_300_p2;
        icmp_ln11_reg_487 <= icmp_ln11_fu_318_p2;
        icmp_ln9_reg_476 <= icmp_ln9_fu_306_p2;
        sub_ln11_reg_480 <= sub_ln11_fu_312_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state14_on_subcall_done) & (1'b1 == ap_CS_fsm_state14))) begin
        cache_len <= ap_phi_mux_storemerge_i_phi_fu_127_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln7_reg_462 <= icmp_ln7_fu_288_p2;
        line_len_cast_i_reg_456 <= line_len_cast_i_fu_248_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln9_reg_476 == 1'd0))) begin
        mul_ln15_reg_502 <= mul_ln15_fu_153_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_cast3_i_reg_513 <= {{empty_38_fu_388_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln11_reg_487 == 1'd1) & (icmp_ln9_reg_476 == 1'd1))) begin
        p_cast_i_reg_507 <= {{empty_fu_353_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_1_reg_429 <= sub_ln32_fu_181_p2[32'd13];
        trunc_ln32_1_reg_434 <= {{sub_ln32_1_fu_195_p2[13:2]}};
        trunc_ln32_2_reg_439 <= {{sub_ln32_fu_181_p2[13:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        zext_ln11_1_reg_496[29 : 0] <= zext_ln11_1_fu_335_p1[29 : 0];
        zext_ln11_reg_491[31 : 0] <= zext_ln11_fu_331_p1[31 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state14_on_subcall_done)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state24_on_subcall_done)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_state14_on_subcall_done) & (1'b1 == ap_CS_fsm_state14))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln7_reg_462 == 1'd1))) begin
        ap_phi_mux_storemerge_i_phi_fu_127_p4 = line_len_cast_i_reg_456;
    end else begin
        ap_phi_mux_storemerge_i_phi_fu_127_p4 = storemerge_i_reg_124;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state14_on_subcall_done) & (1'b1 == ap_CS_fsm_state14))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) & (icmp_ln11_reg_487 == 1'd1))) begin
        cacheBuff_i_i_din = grp_readmem4_Pipeline_1_fu_143_cacheBuff_i_i_din;
    end else if (((ap_predicate_op95_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        cacheBuff_i_i_din = grp_readmem4_Pipeline_2_fu_133_cacheBuff_i_i_din;
    end else begin
        cacheBuff_i_i_din = grp_readmem4_Pipeline_1_fu_143_cacheBuff_i_i_din;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) & (icmp_ln11_reg_487 == 1'd1))) begin
        cacheBuff_i_i_write = grp_readmem4_Pipeline_1_fu_143_cacheBuff_i_i_write;
    end else if (((ap_predicate_op95_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        cacheBuff_i_i_write = grp_readmem4_Pipeline_2_fu_133_cacheBuff_i_i_write;
    end else begin
        cacheBuff_i_i_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_gmem_ARADDR = p_cast_cast_i_fu_419_p1;
    end else if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_ARADDR = p_cast3_cast_i_fu_403_p1;
    end else if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state24) & (icmp_ln11_reg_487 == 1'd1)))) begin
        m_axi_gmem_ARADDR = grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((ap_predicate_op95_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14)))) begin
        m_axi_gmem_ARADDR = grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARADDR;
    end else begin
        m_axi_gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state24) & (icmp_ln11_reg_487 == 1'd1)))) begin
        m_axi_gmem_ARBURST = grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((ap_predicate_op95_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14)))) begin
        m_axi_gmem_ARBURST = grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARBURST;
    end else begin
        m_axi_gmem_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state24) & (icmp_ln11_reg_487 == 1'd1)))) begin
        m_axi_gmem_ARCACHE = grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((ap_predicate_op95_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14)))) begin
        m_axi_gmem_ARCACHE = grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARCACHE;
    end else begin
        m_axi_gmem_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state24) & (icmp_ln11_reg_487 == 1'd1)))) begin
        m_axi_gmem_ARID = grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((ap_predicate_op95_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14)))) begin
        m_axi_gmem_ARID = grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARID;
    end else begin
        m_axi_gmem_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state15)))) begin
        m_axi_gmem_ARLEN = zext_ln11_1_reg_496;
    end else if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state24) & (icmp_ln11_reg_487 == 1'd1)))) begin
        m_axi_gmem_ARLEN = grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((ap_predicate_op95_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14)))) begin
        m_axi_gmem_ARLEN = grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARLEN;
    end else begin
        m_axi_gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state24) & (icmp_ln11_reg_487 == 1'd1)))) begin
        m_axi_gmem_ARLOCK = grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((ap_predicate_op95_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14)))) begin
        m_axi_gmem_ARLOCK = grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARLOCK;
    end else begin
        m_axi_gmem_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state24) & (icmp_ln11_reg_487 == 1'd1)))) begin
        m_axi_gmem_ARPROT = grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((ap_predicate_op95_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14)))) begin
        m_axi_gmem_ARPROT = grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARPROT;
    end else begin
        m_axi_gmem_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state24) & (icmp_ln11_reg_487 == 1'd1)))) begin
        m_axi_gmem_ARQOS = grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((ap_predicate_op95_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14)))) begin
        m_axi_gmem_ARQOS = grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARQOS;
    end else begin
        m_axi_gmem_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state24) & (icmp_ln11_reg_487 == 1'd1)))) begin
        m_axi_gmem_ARREGION = grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((ap_predicate_op95_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14)))) begin
        m_axi_gmem_ARREGION = grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARREGION;
    end else begin
        m_axi_gmem_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state24) & (icmp_ln11_reg_487 == 1'd1)))) begin
        m_axi_gmem_ARSIZE = grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((ap_predicate_op95_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14)))) begin
        m_axi_gmem_ARSIZE = grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARSIZE;
    end else begin
        m_axi_gmem_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state24) & (icmp_ln11_reg_487 == 1'd1)))) begin
        m_axi_gmem_ARUSER = grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((ap_predicate_op95_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14)))) begin
        m_axi_gmem_ARUSER = grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARUSER;
    end else begin
        m_axi_gmem_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state15)))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state24) & (icmp_ln11_reg_487 == 1'd1)))) begin
        m_axi_gmem_ARVALID = grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((ap_predicate_op95_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14)))) begin
        m_axi_gmem_ARVALID = grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_ARVALID;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state24) & (icmp_ln11_reg_487 == 1'd1)))) begin
        m_axi_gmem_RREADY = grp_readmem4_Pipeline_1_fu_143_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((ap_predicate_op95_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14)))) begin
        m_axi_gmem_RREADY = grp_readmem4_Pipeline_2_fu_133_m_axi_gmem_RREADY;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln7_fu_288_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln11_reg_487 == 1'd0) & (icmp_ln9_reg_476 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln11_reg_487 == 1'd1) & (icmp_ln9_reg_476 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln11_reg_487 == 1'd0) & (icmp_ln9_reg_476 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b0 == ap_block_state14_on_subcall_done) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b0 == ap_block_state24_on_subcall_done) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln9_fu_300_p2 = (row_cast3_i_fu_256_p1 + 12'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state14_on_subcall_done = ((ap_predicate_op95_call_state14 == 1'b1) & (grp_readmem4_Pipeline_2_fu_133_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state24_on_subcall_done = ((grp_readmem4_Pipeline_1_fu_143_ap_done == 1'b0) & (icmp_ln11_reg_487 == 1'd1));
end

always @ (*) begin
    ap_predicate_op95_call_state14 = ((icmp_ln11_reg_487 == 1'd1) & (icmp_ln9_reg_476 == 1'd0) & (icmp_ln7_reg_462 == 1'd1));
end

assign empty_37_fu_371_p2 = ($signed(mul_ln15_cast_i_fu_368_p1) + $signed(zext_ln11_reg_491));

assign empty_38_fu_388_p2 = ($signed(tmp_3_cast_fu_384_p1) + $signed(pMemPort));

assign empty_fu_353_p2 = (p_cast5_i_cast_cast_fu_349_p1 + pMemPort);

assign grp_readmem4_Pipeline_1_fu_143_ap_start = grp_readmem4_Pipeline_1_fu_143_ap_start_reg;

assign grp_readmem4_Pipeline_2_fu_133_ap_start = grp_readmem4_Pipeline_2_fu_133_ap_start_reg;

assign icmp_ln11_fu_318_p2 = ((trunc_ln7_1_fu_280_p3 != trunc_ln7_fu_264_p1) ? 1'b1 : 1'b0);

assign icmp_ln7_fu_288_p2 = ((cache_len < shl_ln7_fu_268_p3) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_306_p2 = ((add_ln9_fu_300_p2 == rows_cast4_i_fu_252_p1) ? 1'b1 : 1'b0);

assign line_len_cast_i_fu_248_p1 = line_len_fu_241_p3;

assign line_len_fu_241_p3 = ((tmp_1_reg_429[0:0] == 1'b1) ? sub_ln32_2_fu_228_p2 : zext_ln32_2_fu_237_p1);

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 32'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 4'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign mul_ln15_cast_i_fu_368_p1 = $signed(mul_ln15_reg_502);

assign mul_ln15_fu_153_p0 = line_len_cast_i_reg_456;

assign mul_ln15_fu_153_p1 = mul_ln15_fu_153_p10;

assign mul_ln15_fu_153_p10 = add_ln9_reg_471;

assign p_cast3_cast_i_fu_403_p1 = $signed(p_cast3_i_reg_513);

assign p_cast5_i_cast_cast_fu_349_p1 = $unsigned(p_cast5_i_cast_fu_345_p1);

assign p_cast5_i_cast_fu_345_p1 = $signed(tmp_2_fu_338_p3);

assign p_cast_cast_i_fu_419_p1 = $signed(p_cast_i_reg_507);

assign row_cast3_i_fu_256_p1 = row;

assign rows_cast4_i_fu_252_p1 = p_read1;

assign sext_ln11_fu_328_p0 = p_read;

assign sext_ln11_fu_328_p1 = sext_ln11_fu_328_p0;

assign sext_ln31_fu_173_p0 = p_read2;

assign sext_ln31_fu_173_p1 = sext_ln31_fu_173_p0;

assign sext_ln32_1_fu_221_p1 = $signed(trunc_ln32_1_reg_434);

assign sext_ln32_2_fu_234_p1 = $signed(trunc_ln32_2_reg_439);

assign sext_ln32_fu_165_p1 = $signed(tmp_fu_157_p3);

assign shl_ln7_fu_268_p3 = {{line_len_fu_241_p3}, {1'd0}};

assign sub_ln11_fu_312_p2 = (trunc_ln7_1_fu_280_p3 - trunc_ln7_fu_264_p1);

assign sub_ln21_fu_294_p2 = ($signed(cache_len) - $signed(line_len_cast_i_fu_248_p1));

assign sub_ln32_1_fu_195_p2 = (14'd0 - sub_ln32_fu_181_p2);

assign sub_ln32_2_fu_228_p2 = (31'd0 - zext_ln32_1_fu_224_p1);

assign sub_ln32_fu_181_p2 = (zext_ln32_fu_169_p1 - zext_ln31_fu_177_p1);

assign tmp_2_fu_338_p1 = p_read;

assign tmp_2_fu_338_p3 = {{tmp_2_fu_338_p1}, {2'd0}};

assign tmp_3_cast_fu_384_p1 = $signed(tmp_3_fu_376_p3);

assign tmp_3_fu_376_p3 = {{empty_37_fu_371_p2}, {2'd0}};

assign tmp_fu_157_p1 = p_read2;

assign tmp_fu_157_p3 = {{tmp_fu_157_p1}, {2'd0}};

assign trunc_ln7_1_fu_280_p3 = {{trunc_ln7_2_fu_276_p1}, {1'd0}};

assign trunc_ln7_2_fu_276_p1 = line_len_fu_241_p3[28:0];

assign trunc_ln7_fu_264_p1 = cache_len[29:0];

assign zext_ln11_1_fu_335_p1 = sub_ln11_reg_480;

assign zext_ln11_fu_331_p1 = $unsigned(sext_ln11_fu_328_p1);

assign zext_ln31_fu_177_p1 = $unsigned(sext_ln31_fu_173_p1);

assign zext_ln32_1_fu_224_p1 = $unsigned(sext_ln32_1_fu_221_p1);

assign zext_ln32_2_fu_237_p1 = $unsigned(sext_ln32_2_fu_234_p1);

assign zext_ln32_fu_169_p1 = $unsigned(sext_ln32_fu_165_p1);

always @ (posedge ap_clk) begin
    zext_ln11_reg_491[33:32] <= 2'b00;
    zext_ln11_1_reg_496[31:30] <= 2'b00;
end

endmodule //mem2stream_readmem4
