Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Top_Module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_Module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_Module"
Output Format                      : NGC
Target Device                      : xc3s700an-5-fgg484

---- Source Options
Top Module Name                    : Top_Module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../UART_core/ipcore_dir" "../keyboard_controller/ipcore_dir" "../RAM_32K/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/dylanbrophy/VHDL_computer_parts/keyboard_controller/debounce.vhd" in Library work.
Architecture logic of Entity debounce is up to date.
Compiling vhdl file "C:/Users/dylanbrophy/VHDL_computer_parts/UART_core/uart2BusTop_pkg.vhd" in Library work.
Compiling vhdl file "C:/Users/dylanbrophy/VHDL_computer_parts/UART_core/baudGen.vhd" in Library work.
Architecture behavioral of Entity baudgen is up to date.
Compiling vhdl file "C:/Users/dylanbrophy/VHDL_computer_parts/UART_core/uartTx.vhd" in Library work.
Architecture behavioral of Entity uarttx is up to date.
Compiling vhdl file "C:/Users/dylanbrophy/VHDL_computer_parts/UART_core/uartRx.vhd" in Library work.
Architecture behavioral of Entity uartrx is up to date.
Compiling vhdl file "C:/Users/dylanbrophy/VHDL_computer_parts/keyboard_controller/ps2_keyboard.vhd" in Library work.
Architecture logic of Entity ps2_keyboard is up to date.
Compiling vhdl file "C:/Users/dylanbrophy/VHDL_computer_parts/RAM_32K/ipcore_dir/RAM_CORE.vhd" in Library work.
Architecture ram_core_a of Entity ram_core is up to date.
Compiling vhdl file "C:/Users/dylanbrophy/VHDL_computer_parts/UART_core/ipcore_dir/genaric_fifo.vhd" in Library work.
Architecture genaric_fifo_a of Entity genaric_fifo is up to date.
Compiling vhdl file "C:/Users/dylanbrophy/VHDL_computer_parts/UART_core/uartTop.vhd" in Library work.
Architecture behavioral of Entity uarttop is up to date.
Compiling vhdl file "C:/Users/dylanbrophy/VHDL_computer_parts/N016/timer.vhd" in Library work.
Architecture unit of Entity timer is up to date.
Compiling vhdl file "C:/Users/dylanbrophy/VHDL_computer_parts/N016/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/dylanbrophy/VHDL_computer_parts/Keyboard_controller_2/ps2_keyboard_to_ascii.vhd" in Library work.
Architecture behavior of Entity ps2_keyboard_to_ascii is up to date.
Compiling vhdl file "C:/Users/dylanbrophy/VHDL_computer_parts/keyboard_controller/ipcore_dir/fifo.vhd" in Library work.
Architecture fifo_a of Entity fifo is up to date.
Compiling vhdl file "C:/Users/dylanbrophy/VHDL_computer_parts/Keyboard_controller_2/kbd_main_ctrl.vhd" in Library work.
Architecture behavioral of Entity kbd_main_ctrl is up to date.
Compiling vhdl file "C:/Users/dylanbrophy/VHDL_computer_parts/N016/ngx32.vhd" in Library work.
Architecture behavioral of Entity n016 is up to date.
Compiling vhdl file "C:/Users/dylanbrophy/VHDL_computer_parts/UART_core/uart_top.vhd" in Library work.
Architecture arch_uart8 of Entity uart_top is up to date.
Compiling vhdl file "C:/Users/dylanbrophy/Desktop/asm/nseries/biosram.vhd" in Library work.
Entity <biosram> compiled.
Entity <biosram> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/dylanbrophy/VHDL_computer_parts/RAM_32K/RAM_TOP.vhd" in Library work.
Architecture behavioral of Entity ram_top is up to date.
Compiling vhdl file "C:/Users/dylanbrophy/VHDL_computer_parts/disk_ext_spi/Disk_Controller.vhd" in Library work.
Architecture behavioral of Entity disk_controller is up to date.
Compiling vhdl file "C:/Users/dylanbrophy/VHDL_computer_parts/Computer_N0T/Top_Module.vhd" in Library work.
Architecture system of Entity top_module is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top_Module> in library <work> (architecture <system>).

Analyzing hierarchy for entity <kbd_main_ctrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <n016> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uart_top> in library <work> (architecture <arch_uart8>).

Analyzing hierarchy for entity <biosram> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RAM_TOP> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Disk_Controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ps2_keyboard_to_ascii> in library <work> (architecture <behavior>) with generics.
	clk_freq = 50000000
	ps2_debounce_counter_size = 8

Analyzing hierarchy for entity <timer> in library <work> (architecture <unit>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uartTop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ps2_keyboard> in library <work> (architecture <logic>) with generics.
	clk_freq = 50000000
	debounce_counter_size = 8

Analyzing hierarchy for entity <baudGen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uartTx> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uartRx> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <debounce> in library <work> (architecture <logic>) with generics.
	counter_size = 8


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Top_Module> in library <work> (Architecture <system>).
WARNING:Xst:753 - "C:/Users/dylanbrophy/VHDL_computer_parts/Computer_N0T/Top_Module.vhd" line 205: Unconnected output port 'clk_wait' of component 'Disk_Controller'.
Entity <Top_Module> analyzed. Unit <Top_Module> generated.

Analyzing Entity <kbd_main_ctrl> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/dylanbrophy/VHDL_computer_parts/Keyboard_controller_2/kbd_main_ctrl.vhd" line 77: Unconnected output port 'full' of component 'fifo'.
WARNING:Xst:2211 - "C:/Users/dylanbrophy/VHDL_computer_parts/Keyboard_controller_2/kbd_main_ctrl.vhd" line 77: Instantiating black box module <fifo>.
Entity <kbd_main_ctrl> analyzed. Unit <kbd_main_ctrl> generated.

Analyzing generic Entity <ps2_keyboard_to_ascii> in library <work> (Architecture <behavior>).
	clk_freq = 50000000
	ps2_debounce_counter_size = 8
Entity <ps2_keyboard_to_ascii> analyzed. Unit <ps2_keyboard_to_ascii> generated.

Analyzing generic Entity <ps2_keyboard> in library <work> (Architecture <logic>).
	clk_freq = 50000000
	debounce_counter_size = 8
Entity <ps2_keyboard> analyzed. Unit <ps2_keyboard> generated.

Analyzing generic Entity <debounce> in library <work> (Architecture <logic>).
	counter_size = 8
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing Entity <n016> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/dylanbrophy/VHDL_computer_parts/N016/ngx32.vhd" line 207: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <regs> may be accessed with an index that does not cover the full array size.
INFO:Xst:1433 - Contents of array <regs> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <regs> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <regs> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <regs> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <regs> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <regs> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/dylanbrophy/VHDL_computer_parts/N016/ngx32.vhd" line 288: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <regs> may be accessed with an index that does not cover the full array size.
INFO:Xst:1433 - Contents of array <regs> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <regs> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <regs> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <regs> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <regs> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <regs> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <regs> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <regs> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <regs> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:819 - "C:/Users/dylanbrophy/VHDL_computer_parts/N016/ngx32.vhd" line 139: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <tmp>, <regs>, <cimo>, <waitb>
Entity <n016> analyzed. Unit <n016> generated.

Analyzing Entity <timer> in library <work> (Architecture <unit>).
WARNING:Xst:1610 - "C:/Users/dylanbrophy/VHDL_computer_parts/N016/timer.vhd" line 59: Width mismatch. <skdtme> has a width of 32 bits but assigned expression is 31-bit wide.
Entity <timer> analyzed. Unit <timer> generated.

Analyzing Entity <alu> in library <work> (Architecture <behavioral>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <uart_top> in library <work> (Architecture <arch_uart8>).
WARNING:Xst:2211 - "C:/Users/dylanbrophy/VHDL_computer_parts/UART_core/uart_top.vhd" line 89: Instantiating black box module <genaric_fifo>.
WARNING:Xst:2211 - "C:/Users/dylanbrophy/VHDL_computer_parts/UART_core/uart_top.vhd" line 100: Instantiating black box module <genaric_fifo>.
WARNING:Xst:753 - "C:/Users/dylanbrophy/VHDL_computer_parts/UART_core/uart_top.vhd" line 111: Unconnected output port 'baudClk' of component 'uartTop'.
Entity <uart_top> analyzed. Unit <uart_top> generated.

Analyzing Entity <uartTop> in library <work> (Architecture <behavioral>).
Entity <uartTop> analyzed. Unit <uartTop> generated.

Analyzing Entity <baudGen> in library <work> (Architecture <behavioral>).
Entity <baudGen> analyzed. Unit <baudGen> generated.

Analyzing Entity <uartTx> in library <work> (Architecture <behavioral>).
Entity <uartTx> analyzed. Unit <uartTx> generated.

Analyzing Entity <uartRx> in library <work> (Architecture <behavioral>).
Entity <uartRx> analyzed. Unit <uartRx> generated.

Analyzing Entity <biosram> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/dylanbrophy/Desktop/asm/nseries/biosram.vhd" line 31: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <ram> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/dylanbrophy/Desktop/asm/nseries/biosram.vhd" line 35: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <ram> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <biosram> analyzed. Unit <biosram> generated.

Analyzing Entity <RAM_TOP> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/dylanbrophy/VHDL_computer_parts/RAM_32K/RAM_TOP.vhd" line 54: Instantiating black box module <RAM_CORE>.
Entity <RAM_TOP> analyzed. Unit <RAM_TOP> generated.

Analyzing Entity <Disk_Controller> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/dylanbrophy/VHDL_computer_parts/disk_ext_spi/Disk_Controller.vhd" line 52: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <din>, <count>
Entity <Disk_Controller> analyzed. Unit <Disk_Controller> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
WARNING:Xst:1851 - Detected name conflict between bus <ax> and signal <ax_0> (renamed to <ax_0_ren>).

Synthesizing Unit <biosram>.
    Related source file is "C:/Users/dylanbrophy/Desktop/asm/nseries/biosram.vhd".
WARNING:Xst:647 - Input <addra<13:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <data_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <adr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 298x8-bit single-port RAM <Mram_ram> for signal <ram>.
WARNING:Xst:737 - Found 8-bit latch for signal <douta>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
Unit <biosram> synthesized.


Synthesizing Unit <Disk_Controller>.
    Related source file is "C:/Users/dylanbrophy/VHDL_computer_parts/disk_ext_spi/Disk_Controller.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <count>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <clk_wait>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 8-bit latch for signal <Mtridata_NF_D> created at line 60. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NF_A_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_NF_D> created at line 60. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit tristate buffer for signal <NF_D>.
    Summary:
	inferred   8 Tristate(s).
Unit <Disk_Controller> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "C:/Users/dylanbrophy/VHDL_computer_parts/keyboard_controller/debounce.vhd".
    Found 1-bit register for signal <result>.
    Found 9-bit up counter for signal <counter_out>.
    Found 1-bit xor2 for signal <counter_set>.
    Found 2-bit register for signal <flipflops>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <timer>.
    Related source file is "C:/Users/dylanbrophy/VHDL_computer_parts/N016/timer.vhd".
    Found 16-bit register for signal <location>.
    Found 32-bit down counter for signal <skdtme>.
    Found 32-bit comparator greater for signal <skdtme$cmp_gt0000> created at line 52.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <timer> synthesized.


Synthesizing Unit <alu>.
    Related source file is "C:/Users/dylanbrophy/VHDL_computer_parts/N016/ALU.vhd".
WARNING:Xst:643 - "C:/Users/dylanbrophy/VHDL_computer_parts/N016/ALU.vhd" line 48: The result of a 16x16-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 16-bit register for signal <y>.
    Found 16-bit adder for signal <out_add>.
    Found 16x16-bit multiplier for signal <out_mul$mult0000> created at line 48.
    Found 16-bit subtractor for signal <out_sub>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <alu> synthesized.


Synthesizing Unit <baudGen>.
    Related source file is "C:/Users/dylanbrophy/VHDL_computer_parts/UART_core/baudGen.vhd".
    Found 1-bit register for signal <ce16>.
    Found 16-bit updown accumulator for signal <counter>.
    Found 16-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 40.
    Summary:
	inferred   1 Accumulator(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <baudGen> synthesized.


Synthesizing Unit <uartTx>.
    Related source file is "C:/Users/dylanbrophy/VHDL_computer_parts/UART_core/uartTx.vhd".
    Found 1-bit register for signal <serOut>.
    Found 4-bit up counter for signal <bitCount>.
    Found 4-bit up counter for signal <count16>.
    Found 9-bit register for signal <dataBuf>.
    Found 1-bit register for signal <iTxBusy>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <uartTx> synthesized.


Synthesizing Unit <uartRx>.
    Related source file is "C:/Users/dylanbrophy/VHDL_computer_parts/UART_core/uartRx.vhd".
    Found 8-bit register for signal <rxData>.
    Found 1-bit register for signal <newRxData>.
    Found 4-bit up counter for signal <bitCount>.
    Found 4-bit up counter for signal <count16>.
    Found 8-bit register for signal <dataBuf>.
    Found 2-bit register for signal <inSync>.
    Found 1-bit register for signal <rxBusy>.
    Summary:
	inferred   2 Counter(s).
	inferred  20 D-type flip-flop(s).
Unit <uartRx> synthesized.


Synthesizing Unit <n016>.
    Related source file is "C:/Users/dylanbrophy/VHDL_computer_parts/N016/ngx32.vhd".
WARNING:Xst:646 - Signal <wait_bl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vw> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vidmem_adr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tadr_v> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opcode<255:109>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opcode<105>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opcode<103:79>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opcode<77:68>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opcode<65:64>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opcode<61:59>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opcode<57:55>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opcode<53:51>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opcode<48:44>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opcode<42>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opcode<37:33>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opcode<31:30>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opcode<28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opcode<25:19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opcode<16:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opcode<6:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flags> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <den> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debugop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <comi_v> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <color_tmp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ax<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <state>.
    Found 16-bit register for signal <output>.
    Found 1-bit register for signal <ioe>.
    Found 16-bit 9-to-1 multiplexer for signal <$varindex0000> created at line 521.
    Found 16-bit 9-to-1 multiplexer for signal <$varindex0001> created at line 207.
    Found 16-bit register for signal <alu_a>.
    Found 16-bit register for signal <alu_b>.
    Found 4-bit register for signal <alu_op>.
    Found 8-bit register for signal <comi>.
    Found 8-bit comparator less for signal <creg$cmp_lt0000> created at line 525.
    Found 1-bit register for signal <i_wr>.
    Found 29-bit adder for signal <ix>.
    Found 1-bit register for signal <mem>.
    Found 3-bit register for signal <opcode<108:106>>.
    Found 1-bit register for signal <opcode<104>>.
    Found 1-bit register for signal <opcode<78>>.
    Found 2-bit register for signal <opcode<67:66>>.
    Found 2-bit register for signal <opcode<63:62>>.
    Found 1-bit register for signal <opcode<58>>.
    Found 1-bit register for signal <opcode<54>>.
    Found 2-bit register for signal <opcode<50:49>>.
    Found 1-bit register for signal <opcode<43>>.
    Found 4-bit register for signal <opcode<41:38>>.
    Found 1-bit register for signal <opcode<32>>.
    Found 1-bit register for signal <opcode<29>>.
    Found 2-bit register for signal <opcode<27:26>>.
    Found 2-bit register for signal <opcode<18:17>>.
    Found 2-bit register for signal <opcode<8:7>>.
    Found 1-bit register for signal <opcode<0>>.
    Found 8-bit register for signal <opcodee>.
    Found 16-bit register for signal <pc>.
    Found 16-bit addsub for signal <pc$share0000>.
    Found 144-bit register for signal <regs>.
    Found 16-bit 9-to-1 multiplexer for signal <regs$mux0000> created at line 208.
    Found 16-bit adder for signal <regs_0$add0000> created at line 388.
    Found 16-bit addsub for signal <regs_0$share0000> created at line 251.
    Found 16-bit addsub for signal <regs_1$share0000> created at line 251.
    Found 16-bit addsub for signal <regs_2$share0000> created at line 251.
    Found 16-bit addsub for signal <regs_3$share0000> created at line 251.
    Found 16-bit addsub for signal <regs_4$share0000> created at line 251.
    Found 16-bit addsub for signal <regs_5$share0000> created at line 251.
    Found 16-bit addsub for signal <regs_6$share0000>.
    Found 16-bit addsub for signal <regs_7$share0000>.
    Found 16-bit addsub for signal <regs_8$share0000> created at line 191.
    Found 1-bit register for signal <rstskdtme>.
    Found 16-bit register for signal <skdloc>.
    Found 16-bit adder for signal <skdloc$add0001> created at line 379.
    Found 29-bit register for signal <sskdtme>.
    Found 14-bit register for signal <statet>.
    Found 16-bit register for signal <tadr>.
    Found 16-bit adder for signal <tadr$addsub0000> created at line 193.
    Found 16-bit subtractor for signal <tadr$sub0000> created at line 465.
    Found 9-bit register for signal <tmp>.
    Found 16-bit 9-to-1 multiplexer for signal <tmp$varindex0000> created at line 235.
    Found 8-bit register for signal <tpc>.
    Found 8-bit adder for signal <tpc$add0000> created at line 338.
    Found 9-bit comparator less for signal <treg$cmp_lt0000> created at line 520.
    Summary:
	inferred 351 D-type flip-flop(s).
	inferred  16 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <n016> synthesized.


Synthesizing Unit <RAM_TOP>.
    Related source file is "C:/Users/dylanbrophy/VHDL_computer_parts/RAM_32K/RAM_TOP.vhd".
Unit <RAM_TOP> synthesized.


Synthesizing Unit <ps2_keyboard>.
    Related source file is "C:/Users/dylanbrophy/VHDL_computer_parts/keyboard_controller/ps2_keyboard.vhd".
    Found 1-bit register for signal <ps2_code_new>.
    Found 8-bit register for signal <ps2_code>.
    Found 12-bit up counter for signal <count_idle>.
    Found 1-bit xor9 for signal <error$xor0000> created at line 83.
    Found 11-bit register for signal <ps2_word>.
    Found 2-bit register for signal <sync_ffs>.
    Summary:
	inferred   1 Counter(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <ps2_keyboard> synthesized.


Synthesizing Unit <uartTop>.
    Related source file is "C:/Users/dylanbrophy/VHDL_computer_parts/UART_core/uartTop.vhd".
Unit <uartTop> synthesized.


Synthesizing Unit <uart_top>.
    Related source file is "C:/Users/dylanbrophy/VHDL_computer_parts/UART_core/uart_top.vhd".
WARNING:Xst:1780 - Signal <keepmehereplz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 13-bit up counter for signal <count>.
    Found 1-bit register for signal <send_s>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <uart_top> synthesized.


Synthesizing Unit <ps2_keyboard_to_ascii>.
    Related source file is "C:/Users/dylanbrophy/VHDL_computer_parts/Keyboard_controller_2/ps2_keyboard_to_ascii.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | ready                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit register for signal <ascii_code>.
    Found 1-bit register for signal <ascii_new>.
    Found 8-bit register for signal <ascii>.
    Found 1-bit register for signal <break>.
    Found 1-bit register for signal <caps_lock>.
    Found 1-bit register for signal <control_l>.
    Found 1-bit register for signal <control_r>.
    Found 1-bit register for signal <e0_code>.
    Found 1-bit register for signal <prev_ps2_code_new>.
    Found 1-bit register for signal <shift_l>.
    Found 1-bit register for signal <shift_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  24 D-type flip-flop(s).
Unit <ps2_keyboard_to_ascii> synthesized.


Synthesizing Unit <kbd_main_ctrl>.
    Related source file is "C:/Users/dylanbrophy/VHDL_computer_parts/Keyboard_controller_2/kbd_main_ctrl.vhd".
WARNING:Xst:653 - Signal <data<7>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <kbd_main_ctrl> synthesized.


Synthesizing Unit <Top_Module>.
    Related source file is "C:/Users/dylanbrophy/VHDL_computer_parts/Computer_N0T/Top_Module.vhd".
WARNING:Xst:647 - Input <sw<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <ledt<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rst>.
    Found 1-bit register for signal <started>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Top_Module> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 298x8-bit single-port RAM                             : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 18
 16-bit adder                                          : 4
 16-bit addsub                                         : 10
 16-bit subtractor                                     : 2
 29-bit adder                                          : 1
 8-bit adder                                           : 1
# Counters                                             : 9
 12-bit up counter                                     : 1
 13-bit up counter                                     : 1
 32-bit down counter                                   : 1
 4-bit up counter                                      : 4
 9-bit up counter                                      : 2
# Accumulators                                         : 1
 16-bit updown accumulator                             : 1
# Registers                                            : 96
 1-bit register                                        : 65
 11-bit register                                       : 1
 14-bit register                                       : 1
 16-bit register                                       : 17
 2-bit register                                        : 1
 29-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 6
 9-bit register                                        : 2
# Latches                                              : 29
 1-bit latch                                           : 27
 8-bit latch                                           : 2
# Comparators                                          : 4
 16-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 1
 8-bit comparator less                                 : 1
 9-bit comparator less                                 : 1
# Multiplexers                                         : 4
 16-bit 9-to-1 multiplexer                             : 4
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <a_kbd_main_ctrl/keyboard/state/FSM> on signal <state[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 ready     | 00
 new_code  | 01
 translate | 10
 output    | 11
-----------------------
Reading core <../RAM_32K/ipcore_dir/RAM_CORE.ngc>.
Reading core <../UART_core/ipcore_dir/genaric_fifo.ngc>.
Reading core <../keyboard_controller/ipcore_dir/fifo.ngc>.
Loading core <RAM_CORE> for timing and area information for instance <your_instance_name>.
Loading core <genaric_fifo> for timing and area information for instance <rx_fifo>.
Loading core <genaric_fifo> for timing and area information for instance <tx_fifo>.
Loading core <fifo> for timing and area information for instance <your_instance_name>.
WARNING:Xst:1426 - The value init of the FF/Latch started hinder the constant cleaning in the block Top_Module.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <alu_op_3> (without init value) has a constant value of 0 in block <a_n016>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <output_8> of sequential type is unconnected in block <a_n016>.
WARNING:Xst:2677 - Node <output_9> of sequential type is unconnected in block <a_n016>.
WARNING:Xst:2677 - Node <output_10> of sequential type is unconnected in block <a_n016>.
WARNING:Xst:2677 - Node <output_11> of sequential type is unconnected in block <a_n016>.
WARNING:Xst:2677 - Node <output_12> of sequential type is unconnected in block <a_n016>.
WARNING:Xst:2677 - Node <output_13> of sequential type is unconnected in block <a_n016>.
WARNING:Xst:2677 - Node <output_14> of sequential type is unconnected in block <a_n016>.
WARNING:Xst:2677 - Node <output_15> of sequential type is unconnected in block <a_n016>.
WARNING:Xst:2404 -  FFs/Latches <alu_op<3:3>> (without init value) have a constant value of 0 in block <n016>.

Synthesizing (advanced) Unit <biosram>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 298-word x 8-bit                    |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <dina>          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <biosram> synthesized (advanced).

Synthesizing (advanced) Unit <n016>.
	Found pipelined multiplier on signal <ALU0/out_mul>:
		- 1 pipeline level(s) found in a register on signal <alu_a>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <alu_b>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier ALU0/Mmult_out_mul_mult0000 by adding 1 register level(s).
Unit <n016> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 298x8-bit single-port distributed RAM                 : 1
# Multipliers                                          : 1
 16x16-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 18
 16-bit adder                                          : 4
 16-bit addsub                                         : 10
 16-bit subtractor                                     : 2
 29-bit adder                                          : 1
 8-bit adder                                           : 1
# Counters                                             : 9
 12-bit up counter                                     : 1
 13-bit up counter                                     : 1
 32-bit down counter                                   : 1
 4-bit up counter                                      : 4
 9-bit up counter                                      : 2
# Accumulators                                         : 1
 16-bit updown accumulator                             : 1
# Registers                                            : 471
 Flip-Flops                                            : 471
# Latches                                              : 29
 1-bit latch                                           : 27
 8-bit latch                                           : 2
# Comparators                                          : 4
 16-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 1
 8-bit comparator less                                 : 1
 9-bit comparator less                                 : 1
# Multiplexers                                         : 4
 16-bit 9-to-1 multiplexer                             : 4
# Xors                                                 : 3
 1-bit xor2                                            : 2
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch started hinder the constant cleaning in the block Top_Module.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <Inst_Disk_Controller/count> of sequential type is unconnected in block <Top_Module>.
WARNING:Xst:2677 - Node <Inst_Disk_Controller/clk_wait> of sequential type is unconnected in block <Top_Module>.

Optimizing unit <Top_Module> ...

Optimizing unit <timer> ...

Optimizing unit <uartTx> ...

Optimizing unit <uartRx> ...

Optimizing unit <n016> ...

Optimizing unit <ps2_keyboard> ...

Optimizing unit <uart_top> ...

Optimizing unit <ps2_keyboard_to_ascii> ...
WARNING:Xst:2677 - Node <a_n016/output_15> of sequential type is unconnected in block <Top_Module>.
WARNING:Xst:2677 - Node <a_n016/output_14> of sequential type is unconnected in block <Top_Module>.
WARNING:Xst:2677 - Node <a_n016/output_13> of sequential type is unconnected in block <Top_Module>.
WARNING:Xst:2677 - Node <a_n016/output_12> of sequential type is unconnected in block <Top_Module>.
WARNING:Xst:2677 - Node <a_n016/output_11> of sequential type is unconnected in block <Top_Module>.
WARNING:Xst:2677 - Node <a_n016/output_10> of sequential type is unconnected in block <Top_Module>.
WARNING:Xst:2677 - Node <a_n016/output_9> of sequential type is unconnected in block <Top_Module>.
WARNING:Xst:2677 - Node <a_n016/output_8> of sequential type is unconnected in block <Top_Module>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_Module, actual ratio is 25.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0> in Unit <a_kbd_main_ctrl/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1> in Unit <a_kbd_main_ctrl/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2> in Unit <a_kbd_main_ctrl/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3> in Unit <a_kbd_main_ctrl/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <a_kbd_main_ctrl/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <a_kbd_main_ctrl/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <a_kbd_main_ctrl/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_1> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_1> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0> in Unit <a_kbd_main_ctrl/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1> in Unit <a_kbd_main_ctrl/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2> in Unit <a_kbd_main_ctrl/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3> in Unit <a_kbd_main_ctrl/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <a_kbd_main_ctrl/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <a_kbd_main_ctrl/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <a_kbd_main_ctrl/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_1> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <a_uart_top/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_1> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <a_uart_top/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
FlipFlop a_n016/statet_10 has been replicated 1 time(s)
FlipFlop a_n016/statet_9 has been replicated 1 time(s)
Latch Inst_Disk_Controller/Mtrien_NF_D has been replicated 7 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <Top_Module> :
	Found 2-bit shift register for signal <a_kbd_main_ctrl/keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_0>.
	Found 2-bit shift register for signal <a_kbd_main_ctrl/keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_0>.
Unit <Top_Module> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 568
 Flip-Flops                                            : 568
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top_Module.ngr
Top Level Output File Name         : Top_Module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 60

Cell Usage :
# BELS                             : 3464
#      GND                         : 5
#      INV                         : 39
#      LUT1                        : 65
#      LUT2                        : 268
#      LUT2_D                      : 22
#      LUT2_L                      : 19
#      LUT3                        : 638
#      LUT3_D                      : 39
#      LUT3_L                      : 18
#      LUT4                        : 1115
#      LUT4_D                      : 105
#      LUT4_L                      : 140
#      MUXCY                       : 319
#      MUXF5                       : 281
#      MUXF6                       : 74
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 315
# FlipFlops/Latches                : 780
#      FD                          : 21
#      FD_1                        : 11
#      FDC                         : 21
#      FDCE                        : 179
#      FDE                         : 372
#      FDE_1                       : 16
#      FDP                         : 33
#      FDPE                        : 12
#      FDR                         : 17
#      FDRE                        : 30
#      FDRS                        : 2
#      FDS                         : 2
#      FDS_1                       : 16
#      LD                          : 8
#      LDE                         : 32
#      LDE_1                       : 8
# RAMS                             : 176
#      RAM16X1D                    : 80
#      RAM16X1S                    : 8
#      RAM32X1S                    : 72
#      RAMB16BWE                   : 16
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 52
#      IBUF                        : 4
#      IOBUF                       : 8
#      OBUF                        : 40
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-5 

 Number of Slices:                     1417  out of   5888    24%  
 Number of Slice Flip Flops:            740  out of  11776     6%  
 Number of 4 input LUTs:               2782  out of  11776    23%  
    Number used as logic:              2468
    Number used as Shift registers:       2
    Number used as RAMs:                312
 Number of IOs:                          60
 Number of bonded IOBs:                  53  out of    372    14%  
    IOB Flip Flops:                      40
 Number of BRAMs:                        16  out of     20    80%  
 Number of MULT18X18SIOs:                 1  out of     20     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)                                                                                                                           | Load  |
-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                                                                  | BUFGP                                                                                                                                           | 900   |
Inst_RAM_TOP/your_instance_name/N1                                                   | NONE(Inst_RAM_TOP/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3a_init.ram/dpram.ram)| 16    |
a_n016/i_wr                                                                          | NONE(a_instance_name/douta_0)                                                                                                                   | 8     |
disk_en(disk_en_and00001:O)                                                          | NONE(*)(Inst_Disk_Controller/Mtridata_NF_D_7)                                                                                                   | 8     |
Inst_Disk_Controller/NF_A_0_cmp_eq0000(Inst_Disk_Controller/NF_A_0_cmp_eq00001:O)    | NONE(*)(Inst_Disk_Controller/NF_A_0)                                                                                                            | 8     |
Inst_Disk_Controller/NF_A_10_cmp_eq0000(Inst_Disk_Controller/NF_A_10_cmp_eq00001:O)  | NONE(*)(Inst_Disk_Controller/NF_A_10)                                                                                                           | 8     |
Inst_Disk_Controller/NF_A_20_cmp_eq0000(Inst_Disk_Controller/NF_A_20_cmp_eq00001:O)  | NONE(*)(Inst_Disk_Controller/NF_A_20)                                                                                                           | 8     |
Inst_Disk_Controller/Mtrien_NF_D_not0001(Inst_Disk_Controller/Mtrien_NF_D_not00011:O)| NONE(*)(Inst_Disk_Controller/Mtrien_NF_D)                                                                                                       | 8     |
a_kbd_main_ctrl/keyboard/ps2_keyboard_0/debounce_ps2_clk/result                      | NONE(a_kbd_main_ctrl/keyboard/ps2_keyboard_0/ps2_word_0)                                                                                        | 11    |
-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                       | Buffer(FF name)                                                                                                                     | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------+
rst(rst:Q)                                                                                                                                                                                           | NONE(a_kbd_main_ctrl/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                              | 76    |
a_n016/timer0/reset_inv(a_n016/timer0/reset_inv1:O)                                                                                                                                                  | NONE(a_n016/timer0/skdtme_0)                                                                                                        | 32    |
a_uart_top/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(a_uart_top/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                | NONE(a_uart_top/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i)                | 17    |
a_uart_top/tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(a_uart_top/tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                | NONE(a_uart_top/tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i)                | 17    |
a_uart_top/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(a_uart_top/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                | NONE(a_uart_top/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                           | 16    |
a_uart_top/tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(a_uart_top/tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                | NONE(a_uart_top/tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                           | 16    |
a_kbd_main_ctrl/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(a_kbd_main_ctrl/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(a_kbd_main_ctrl/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)           | 14    |
a_kbd_main_ctrl/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(a_kbd_main_ctrl/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(a_kbd_main_ctrl/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i)| 12    |
a_kbd_main_ctrl/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<0>(a_kbd_main_ctrl/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0:Q)| NONE(a_kbd_main_ctrl/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0)            | 8     |
a_uart_top/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<0>(a_uart_top/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0:Q)                                | NONE(a_uart_top/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0)                            | 8     |
a_uart_top/tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<0>(a_uart_top/tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0:Q)                                | NONE(a_uart_top/tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0)                            | 8     |
NF_BYTE_OBUF(XST_GND:G)                                                                                                                                                                              | NONE(a_uart_top/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                              | 6     |
a_kbd_main_ctrl/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(a_kbd_main_ctrl/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(a_kbd_main_ctrl/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                              | 2     |
a_kbd_main_ctrl/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(a_kbd_main_ctrl/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(a_kbd_main_ctrl/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i) | 2     |
a_uart_top/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(a_uart_top/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(a_uart_top/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                              | 2     |
a_uart_top/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(a_uart_top/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                             | NONE(a_uart_top/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                 | 2     |
a_uart_top/tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(a_uart_top/tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(a_uart_top/tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                              | 2     |
a_uart_top/tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(a_uart_top/tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                             | NONE(a_uart_top/tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                 | 2     |
a_kbd_main_ctrl/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(a_kbd_main_ctrl/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(a_kbd_main_ctrl/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                              | 1     |
a_uart_top/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(a_uart_top/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(a_uart_top/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                              | 1     |
a_uart_top/tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(a_uart_top/tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(a_uart_top/tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                              | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.346ns (Maximum Frequency: 74.931MHz)
   Minimum input arrival time before clock: 9.669ns
   Maximum output required time after clock: 12.243ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.346ns (frequency: 74.931MHz)
  Total number of paths / destination ports: 392857 / 3073
-------------------------------------------------------------------------
Delay:               6.673ns (Levels of Logic = 12)
  Source:            a_n016/timer0/skdtme_8 (FF)
  Destination:       a_n016/pc_15 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: a_n016/timer0/skdtme_8 to a_n016/pc_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.495   0.559  a_n016/timer0/skdtme_8 (a_n016/timer0/skdtme_8)
     LUT4:I0->O            1   0.561   0.000  a_n016/timer0/done_cmp_eq0000_wg_lut<0> (a_n016/timer0/done_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.523   0.000  a_n016/timer0/done_cmp_eq0000_wg_cy<0> (a_n016/timer0/done_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  a_n016/timer0/done_cmp_eq0000_wg_cy<1> (a_n016/timer0/done_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  a_n016/timer0/done_cmp_eq0000_wg_cy<2> (a_n016/timer0/done_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  a_n016/timer0/done_cmp_eq0000_wg_cy<3> (a_n016/timer0/done_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  a_n016/timer0/done_cmp_eq0000_wg_cy<4> (a_n016/timer0/done_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  a_n016/timer0/done_cmp_eq0000_wg_cy<5> (a_n016/timer0/done_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  a_n016/timer0/done_cmp_eq0000_wg_cy<6> (a_n016/timer0/done_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          11   0.179   0.795  a_n016/timer0/done_cmp_eq0000_wg_cy<7> (a_n016/timer0/done_cmp_eq0000_wg_cy<7>)
     LUT4:I3->O            1   0.561   0.359  a_n016/pc_mux0003<10>9284_SW0 (N559)
     LUT4_D:I3->O         15   0.561   0.930  a_n016/pc_mux0003<10>9284 (a_n016/N287)
     LUT4:I1->O            1   0.562   0.000  a_n016/pc_mux0003<7>55 (a_n016/pc_mux0003<7>)
     FDE:D                     0.197          a_n016/pc_8
    ----------------------------------------
    Total                      6.673ns (4.029ns logic, 2.644ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'a_kbd_main_ctrl/keyboard/ps2_keyboard_0/debounce_ps2_clk/result'
  Clock period: 1.191ns (frequency: 839.666MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               1.191ns (Levels of Logic = 0)
  Source:            a_kbd_main_ctrl/keyboard/ps2_keyboard_0/ps2_word_1 (FF)
  Destination:       a_kbd_main_ctrl/keyboard/ps2_keyboard_0/ps2_word_0 (FF)
  Source Clock:      a_kbd_main_ctrl/keyboard/ps2_keyboard_0/debounce_ps2_clk/result falling
  Destination Clock: a_kbd_main_ctrl/keyboard/ps2_keyboard_0/debounce_ps2_clk/result falling

  Data Path: a_kbd_main_ctrl/keyboard/ps2_keyboard_0/ps2_word_1 to a_kbd_main_ctrl/keyboard/ps2_keyboard_0/ps2_word_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             4   0.495   0.499  a_kbd_main_ctrl/keyboard/ps2_keyboard_0/ps2_word_1 (a_kbd_main_ctrl/keyboard/ps2_keyboard_0/ps2_word_1)
     FD_1:D                    0.197          a_kbd_main_ctrl/keyboard/ps2_keyboard_0/ps2_word_0
    ----------------------------------------
    Total                      1.191ns (0.692ns logic, 0.499ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3771 / 440
-------------------------------------------------------------------------
Offset:              9.669ns (Levels of Logic = 22)
  Source:            NF_D<1> (PAD)
  Destination:       a_n016/pc_15 (FF)
  Destination Clock: clk rising

  Data Path: NF_D<1> to a_n016/pc_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.824   0.465  NF_D_1_IOBUF (N240)
     LUT3:I0->O            1   0.561   0.359  piso<1>61 (piso<1>61)
     LUT4:I3->O            5   0.561   0.604  piso<1>85 (piso<1>85)
     LUT3:I1->O           97   0.562   1.092  piso<1>93 (piso<1>)
     LUT4:I3->O            1   0.561   0.380  a_n016/pc_mux0004<1> (a_n016/pc_mux0004<1>)
     LUT3:I2->O            1   0.561   0.000  a_n016/Maddsub_pc_share0000_lut<1> (a_n016/Maddsub_pc_share0000_lut<1>)
     MUXCY:S->O            1   0.523   0.000  a_n016/Maddsub_pc_share0000_cy<1> (a_n016/Maddsub_pc_share0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  a_n016/Maddsub_pc_share0000_cy<2> (a_n016/Maddsub_pc_share0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  a_n016/Maddsub_pc_share0000_cy<3> (a_n016/Maddsub_pc_share0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  a_n016/Maddsub_pc_share0000_cy<4> (a_n016/Maddsub_pc_share0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  a_n016/Maddsub_pc_share0000_cy<5> (a_n016/Maddsub_pc_share0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  a_n016/Maddsub_pc_share0000_cy<6> (a_n016/Maddsub_pc_share0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  a_n016/Maddsub_pc_share0000_cy<7> (a_n016/Maddsub_pc_share0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  a_n016/Maddsub_pc_share0000_cy<8> (a_n016/Maddsub_pc_share0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  a_n016/Maddsub_pc_share0000_cy<9> (a_n016/Maddsub_pc_share0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  a_n016/Maddsub_pc_share0000_cy<10> (a_n016/Maddsub_pc_share0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  a_n016/Maddsub_pc_share0000_cy<11> (a_n016/Maddsub_pc_share0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  a_n016/Maddsub_pc_share0000_cy<12> (a_n016/Maddsub_pc_share0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  a_n016/Maddsub_pc_share0000_cy<13> (a_n016/Maddsub_pc_share0000_cy<13>)
     MUXCY:CI->O           0   0.065   0.000  a_n016/Maddsub_pc_share0000_cy<14> (a_n016/Maddsub_pc_share0000_cy<14>)
     XORCY:CI->O           1   0.654   0.359  a_n016/Maddsub_pc_share0000_xor<15> (a_n016/pc_share0000<15>)
     LUT4:I3->O            1   0.561   0.000  a_n016/pc_mux0003<0>55 (a_n016/pc_mux0003<0>)
     FDE:D                     0.197          a_n016/pc_15
    ----------------------------------------
    Total                      9.669ns (6.410ns logic, 3.259ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              12.243ns (Levels of Logic = 6)
  Source:            a_n016/statet_11 (FF)
  Destination:       NF_WE (PAD)
  Source Clock:      clk rising

  Data Path: a_n016/statet_11 to NF_WE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.495   0.666  a_n016/statet_11 (a_n016/statet_11)
     LUT3_D:I2->O          3   0.561   0.453  a_n016/i_wr_mux0001221 (a_n016/N230)
     LUT4_D:I3->O          7   0.561   0.625  a_n016/A_and00001_1 (a_n016/A_and00001)
     LUT3:I2->O          338   0.561   1.263  a_n016/A<3>1 (adr<3>)
     LUT3:I0->O           36   0.561   1.182  disk_en_and00001 (disk_en)
     LUT3:I0->O            1   0.561   0.357  Inst_Disk_Controller/NF_WE1 (NF_WE_OBUF)
     OBUF:I->O                 4.396          NF_WE_OBUF (NF_WE)
    ----------------------------------------
    Total                     12.243ns (7.696ns logic, 4.547ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'disk_en'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.382ns (Levels of Logic = 1)
  Source:            Inst_Disk_Controller/Mtridata_NF_D_7 (LATCH)
  Destination:       NF_D<7> (PAD)
  Source Clock:      disk_en falling

  Data Path: Inst_Disk_Controller/Mtridata_NF_D_7 to NF_D<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.629   0.357  Inst_Disk_Controller/Mtridata_NF_D_7 (Inst_Disk_Controller/Mtridata_NF_D<7>)
     IOBUF:I->IO               4.396          NF_D_7_IOBUF (NF_D<7>)
    ----------------------------------------
    Total                      5.382ns (5.025ns logic, 0.357ns route)
                                       (93.4% logic, 6.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Disk_Controller/Mtrien_NF_D_not0001'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.130ns (Levels of Logic = 1)
  Source:            Inst_Disk_Controller/Mtrien_NF_D_1 (LATCH)
  Destination:       NF_D<7> (PAD)
  Source Clock:      Inst_Disk_Controller/Mtrien_NF_D_not0001 falling

  Data Path: Inst_Disk_Controller/Mtrien_NF_D_1 to NF_D<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.629   0.357  Inst_Disk_Controller/Mtrien_NF_D_1 (Inst_Disk_Controller/Mtrien_NF_D_1)
     IOBUF:T->IO               4.144          NF_D_7_IOBUF (NF_D<7>)
    ----------------------------------------
    Total                      5.130ns (4.773ns logic, 0.357ns route)
                                       (93.0% logic, 7.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Disk_Controller/NF_A_20_cmp_eq0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.382ns (Levels of Logic = 1)
  Source:            Inst_Disk_Controller/NF_A_23 (LATCH)
  Destination:       NF_A<23> (PAD)
  Source Clock:      Inst_Disk_Controller/NF_A_20_cmp_eq0000 falling

  Data Path: Inst_Disk_Controller/NF_A_23 to NF_A<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.629   0.357  Inst_Disk_Controller/NF_A_23 (Inst_Disk_Controller/NF_A_23)
     OBUF:I->O                 4.396          NF_A_23_OBUF (NF_A<23>)
    ----------------------------------------
    Total                      5.382ns (5.025ns logic, 0.357ns route)
                                       (93.4% logic, 6.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Disk_Controller/NF_A_10_cmp_eq0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.382ns (Levels of Logic = 1)
  Source:            Inst_Disk_Controller/NF_A_15 (LATCH)
  Destination:       NF_A<15> (PAD)
  Source Clock:      Inst_Disk_Controller/NF_A_10_cmp_eq0000 falling

  Data Path: Inst_Disk_Controller/NF_A_15 to NF_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.629   0.357  Inst_Disk_Controller/NF_A_15 (Inst_Disk_Controller/NF_A_15)
     OBUF:I->O                 4.396          NF_A_15_OBUF (NF_A<15>)
    ----------------------------------------
    Total                      5.382ns (5.025ns logic, 0.357ns route)
                                       (93.4% logic, 6.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Disk_Controller/NF_A_0_cmp_eq0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.382ns (Levels of Logic = 1)
  Source:            Inst_Disk_Controller/NF_A_7 (LATCH)
  Destination:       NF_A<7> (PAD)
  Source Clock:      Inst_Disk_Controller/NF_A_0_cmp_eq0000 falling

  Data Path: Inst_Disk_Controller/NF_A_7 to NF_A<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.629   0.357  Inst_Disk_Controller/NF_A_7 (Inst_Disk_Controller/NF_A_7)
     OBUF:I->O                 4.396          NF_A_7_OBUF (NF_A<7>)
    ----------------------------------------
    Total                      5.382ns (5.025ns logic, 0.357ns route)
                                       (93.4% logic, 6.6% route)

=========================================================================


Total REAL time to Xst completion: 53.00 secs
Total CPU time to Xst completion: 53.75 secs
 
--> 

Total memory usage is 372356 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  104 (   0 filtered)
Number of infos    :   78 (   0 filtered)

