--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf logibone_ra3.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.948ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u1/PLL_BASE_inst/PLL_ADV/CLKOUT0
  Logical resource: u1/PLL_BASE_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: u1/gls_clk
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u1/PLL_BASE_inst/PLL_ADV/CLKIN1
  Logical resource: u1/PLL_BASE_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: u1/osc_buff
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u1/PLL_BASE_inst/PLL_ADV/CLKIN1
  Logical resource: u1/PLL_BASE_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: u1/osc_buff
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: W_GPMC_CLK_BUFGP/BUFG/I0
  Logical resource: W_GPMC_CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: W_GPMC_CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: u1/Master_0/iob_readdata<0>/CLK0
  Logical resource: u1/Master_0/iob_readdata_0/CK0
  Location pin: OLOGIC_X12Y46.CLK0
  Clock network: W_GPMC_CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: u1/Master_0/iob_readdata<1>/CLK0
  Logical resource: u1/Master_0/iob_readdata_1/CK0
  Location pin: OLOGIC_X12Y47.CLK0
  Clock network: W_GPMC_CLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u1_gls_clk = PERIOD TIMEGRP "u1_gls_clk" TS_PER_CLK50 / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1124 paths analyzed, 356 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.777ns.
--------------------------------------------------------------------------------

Paths for end point u1/Master_0/readdata_bridge_14 (SLICE_X22Y29.D2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/Master_0/address_12 (FF)
  Destination:          u1/Master_0/readdata_bridge_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.652ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.300 - 0.315)
  Source Clock:         u1/gls_clk rising at 0.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/Master_0/address_12 to u1/Master_0/readdata_bridge_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AMUX    Tshcko                0.535   u1/Master_0/address<7>
                                                       u1/Master_0/address_12
    SLICE_X20Y29.A4      net (fanout=3)        0.978   u1/Master_0/address<12>
    SLICE_X20Y29.A       Tilo                  0.254   u1/Master_0/address<11>
                                                       u1/Intercon_0/cs_vector<15>2_1
    SLICE_X16Y28.A6      net (fanout=1)        0.806   u1/Intercon_0/cs_vector<15>2
    SLICE_X16Y28.A       Tilo                  0.254   u1/Master_0/readdata_bridge<2>
                                                       u1/Intercon_0/cs_vector<15>3
    SLICE_X22Y29.D2      net (fanout=16)       1.476   u1/Intercon_0/cs_vector
    SLICE_X22Y29.CLK     Tas                   0.349   u1/Master_0/readdata_bridge<14>
                                                       u1/Intercon_0/wbs_readdata<14>LogicTrst1
                                                       u1/Master_0/readdata_bridge_14
    -------------------------------------------------  ---------------------------
    Total                                      4.652ns (1.392ns logic, 3.260ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/Master_0/address_10 (FF)
  Destination:          u1/Master_0/readdata_bridge_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.635ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.300 - 0.319)
  Source Clock:         u1/gls_clk rising at 0.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/Master_0/address_10 to u1/Master_0/readdata_bridge_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.CQ      Tcko                  0.525   u1/Master_0/address<11>
                                                       u1/Master_0/address_10
    SLICE_X20Y29.A1      net (fanout=3)        0.971   u1/Master_0/address<10>
    SLICE_X20Y29.A       Tilo                  0.254   u1/Master_0/address<11>
                                                       u1/Intercon_0/cs_vector<15>2_1
    SLICE_X16Y28.A6      net (fanout=1)        0.806   u1/Intercon_0/cs_vector<15>2
    SLICE_X16Y28.A       Tilo                  0.254   u1/Master_0/readdata_bridge<2>
                                                       u1/Intercon_0/cs_vector<15>3
    SLICE_X22Y29.D2      net (fanout=16)       1.476   u1/Intercon_0/cs_vector
    SLICE_X22Y29.CLK     Tas                   0.349   u1/Master_0/readdata_bridge<14>
                                                       u1/Intercon_0/wbs_readdata<14>LogicTrst1
                                                       u1/Master_0/readdata_bridge_14
    -------------------------------------------------  ---------------------------
    Total                                      4.635ns (1.382ns logic, 3.253ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/Master_0/address_7 (FF)
  Destination:          u1/Master_0/readdata_bridge_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.621ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.300 - 0.315)
  Source Clock:         u1/gls_clk rising at 0.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/Master_0/address_7 to u1/Master_0/readdata_bridge_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.DQ      Tcko                  0.476   u1/Master_0/address<7>
                                                       u1/Master_0/address_7
    SLICE_X20Y29.A3      net (fanout=3)        1.006   u1/Master_0/address<7>
    SLICE_X20Y29.A       Tilo                  0.254   u1/Master_0/address<11>
                                                       u1/Intercon_0/cs_vector<15>2_1
    SLICE_X16Y28.A6      net (fanout=1)        0.806   u1/Intercon_0/cs_vector<15>2
    SLICE_X16Y28.A       Tilo                  0.254   u1/Master_0/readdata_bridge<2>
                                                       u1/Intercon_0/cs_vector<15>3
    SLICE_X22Y29.D2      net (fanout=16)       1.476   u1/Intercon_0/cs_vector
    SLICE_X22Y29.CLK     Tas                   0.349   u1/Master_0/readdata_bridge<14>
                                                       u1/Intercon_0/wbs_readdata<14>LogicTrst1
                                                       u1/Master_0/readdata_bridge_14
    -------------------------------------------------  ---------------------------
    Total                                      4.621ns (1.333ns logic, 3.288ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point u1/Master_0/readdata_bridge_13 (SLICE_X22Y29.C2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/Master_0/address_12 (FF)
  Destination:          u1/Master_0/readdata_bridge_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.601ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.300 - 0.315)
  Source Clock:         u1/gls_clk rising at 0.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/Master_0/address_12 to u1/Master_0/readdata_bridge_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AMUX    Tshcko                0.535   u1/Master_0/address<7>
                                                       u1/Master_0/address_12
    SLICE_X20Y29.A4      net (fanout=3)        0.978   u1/Master_0/address<12>
    SLICE_X20Y29.A       Tilo                  0.254   u1/Master_0/address<11>
                                                       u1/Intercon_0/cs_vector<15>2_1
    SLICE_X16Y28.A6      net (fanout=1)        0.806   u1/Intercon_0/cs_vector<15>2
    SLICE_X16Y28.A       Tilo                  0.254   u1/Master_0/readdata_bridge<2>
                                                       u1/Intercon_0/cs_vector<15>3
    SLICE_X22Y29.C2      net (fanout=16)       1.425   u1/Intercon_0/cs_vector
    SLICE_X22Y29.CLK     Tas                   0.349   u1/Master_0/readdata_bridge<14>
                                                       u1/Intercon_0/wbs_readdata<13>LogicTrst1
                                                       u1/Master_0/readdata_bridge_13
    -------------------------------------------------  ---------------------------
    Total                                      4.601ns (1.392ns logic, 3.209ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/Master_0/address_10 (FF)
  Destination:          u1/Master_0/readdata_bridge_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.584ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.300 - 0.319)
  Source Clock:         u1/gls_clk rising at 0.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/Master_0/address_10 to u1/Master_0/readdata_bridge_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.CQ      Tcko                  0.525   u1/Master_0/address<11>
                                                       u1/Master_0/address_10
    SLICE_X20Y29.A1      net (fanout=3)        0.971   u1/Master_0/address<10>
    SLICE_X20Y29.A       Tilo                  0.254   u1/Master_0/address<11>
                                                       u1/Intercon_0/cs_vector<15>2_1
    SLICE_X16Y28.A6      net (fanout=1)        0.806   u1/Intercon_0/cs_vector<15>2
    SLICE_X16Y28.A       Tilo                  0.254   u1/Master_0/readdata_bridge<2>
                                                       u1/Intercon_0/cs_vector<15>3
    SLICE_X22Y29.C2      net (fanout=16)       1.425   u1/Intercon_0/cs_vector
    SLICE_X22Y29.CLK     Tas                   0.349   u1/Master_0/readdata_bridge<14>
                                                       u1/Intercon_0/wbs_readdata<13>LogicTrst1
                                                       u1/Master_0/readdata_bridge_13
    -------------------------------------------------  ---------------------------
    Total                                      4.584ns (1.382ns logic, 3.202ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/Master_0/address_7 (FF)
  Destination:          u1/Master_0/readdata_bridge_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.300 - 0.315)
  Source Clock:         u1/gls_clk rising at 0.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/Master_0/address_7 to u1/Master_0/readdata_bridge_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.DQ      Tcko                  0.476   u1/Master_0/address<7>
                                                       u1/Master_0/address_7
    SLICE_X20Y29.A3      net (fanout=3)        1.006   u1/Master_0/address<7>
    SLICE_X20Y29.A       Tilo                  0.254   u1/Master_0/address<11>
                                                       u1/Intercon_0/cs_vector<15>2_1
    SLICE_X16Y28.A6      net (fanout=1)        0.806   u1/Intercon_0/cs_vector<15>2
    SLICE_X16Y28.A       Tilo                  0.254   u1/Master_0/readdata_bridge<2>
                                                       u1/Intercon_0/cs_vector<15>3
    SLICE_X22Y29.C2      net (fanout=16)       1.425   u1/Intercon_0/cs_vector
    SLICE_X22Y29.CLK     Tas                   0.349   u1/Master_0/readdata_bridge<14>
                                                       u1/Intercon_0/wbs_readdata<13>LogicTrst1
                                                       u1/Master_0/readdata_bridge_13
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (1.333ns logic, 3.237ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point u1/Master_0/readdata_bridge_12 (SLICE_X22Y29.B3), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/Master_0/address_12 (FF)
  Destination:          u1/Master_0/readdata_bridge_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.507ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.300 - 0.315)
  Source Clock:         u1/gls_clk rising at 0.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/Master_0/address_12 to u1/Master_0/readdata_bridge_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AMUX    Tshcko                0.535   u1/Master_0/address<7>
                                                       u1/Master_0/address_12
    SLICE_X20Y29.A4      net (fanout=3)        0.978   u1/Master_0/address<12>
    SLICE_X20Y29.A       Tilo                  0.254   u1/Master_0/address<11>
                                                       u1/Intercon_0/cs_vector<15>2_1
    SLICE_X16Y28.A6      net (fanout=1)        0.806   u1/Intercon_0/cs_vector<15>2
    SLICE_X16Y28.A       Tilo                  0.254   u1/Master_0/readdata_bridge<2>
                                                       u1/Intercon_0/cs_vector<15>3
    SLICE_X22Y29.B3      net (fanout=16)       1.331   u1/Intercon_0/cs_vector
    SLICE_X22Y29.CLK     Tas                   0.349   u1/Master_0/readdata_bridge<14>
                                                       u1/Intercon_0/wbs_readdata<12>LogicTrst1
                                                       u1/Master_0/readdata_bridge_12
    -------------------------------------------------  ---------------------------
    Total                                      4.507ns (1.392ns logic, 3.115ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/Master_0/address_10 (FF)
  Destination:          u1/Master_0/readdata_bridge_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.490ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.300 - 0.319)
  Source Clock:         u1/gls_clk rising at 0.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/Master_0/address_10 to u1/Master_0/readdata_bridge_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.CQ      Tcko                  0.525   u1/Master_0/address<11>
                                                       u1/Master_0/address_10
    SLICE_X20Y29.A1      net (fanout=3)        0.971   u1/Master_0/address<10>
    SLICE_X20Y29.A       Tilo                  0.254   u1/Master_0/address<11>
                                                       u1/Intercon_0/cs_vector<15>2_1
    SLICE_X16Y28.A6      net (fanout=1)        0.806   u1/Intercon_0/cs_vector<15>2
    SLICE_X16Y28.A       Tilo                  0.254   u1/Master_0/readdata_bridge<2>
                                                       u1/Intercon_0/cs_vector<15>3
    SLICE_X22Y29.B3      net (fanout=16)       1.331   u1/Intercon_0/cs_vector
    SLICE_X22Y29.CLK     Tas                   0.349   u1/Master_0/readdata_bridge<14>
                                                       u1/Intercon_0/wbs_readdata<12>LogicTrst1
                                                       u1/Master_0/readdata_bridge_12
    -------------------------------------------------  ---------------------------
    Total                                      4.490ns (1.382ns logic, 3.108ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/Master_0/address_7 (FF)
  Destination:          u1/Master_0/readdata_bridge_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.476ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.300 - 0.315)
  Source Clock:         u1/gls_clk rising at 0.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/Master_0/address_7 to u1/Master_0/readdata_bridge_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.DQ      Tcko                  0.476   u1/Master_0/address<7>
                                                       u1/Master_0/address_7
    SLICE_X20Y29.A3      net (fanout=3)        1.006   u1/Master_0/address<7>
    SLICE_X20Y29.A       Tilo                  0.254   u1/Master_0/address<11>
                                                       u1/Intercon_0/cs_vector<15>2_1
    SLICE_X16Y28.A6      net (fanout=1)        0.806   u1/Intercon_0/cs_vector<15>2
    SLICE_X16Y28.A       Tilo                  0.254   u1/Master_0/readdata_bridge<2>
                                                       u1/Intercon_0/cs_vector<15>3
    SLICE_X22Y29.B3      net (fanout=16)       1.331   u1/Intercon_0/cs_vector
    SLICE_X22Y29.CLK     Tas                   0.349   u1/Master_0/readdata_bridge<14>
                                                       u1/Intercon_0/wbs_readdata<12>LogicTrst1
                                                       u1/Master_0/readdata_bridge_12
    -------------------------------------------------  ---------------------------
    Total                                      4.476ns (1.333ns logic, 3.143ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u1_gls_clk = PERIOD TIMEGRP "u1_gls_clk" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1/Master_0/address_6 (SLICE_X18Y31.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/Master_0/address_sync_0_6 (FF)
  Destination:          u1/Master_0/address_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         u1/gls_clk rising at 10.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/Master_0/address_sync_0_6 to u1/Master_0/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.CQ      Tcko                  0.198   u1/Master_0/address_sync_0<7>
                                                       u1/Master_0/address_sync_0_6
    SLICE_X18Y31.CX      net (fanout=1)        0.137   u1/Master_0/address_sync_0<6>
    SLICE_X18Y31.CLK     Tckdi       (-Th)    -0.048   u1/Master_0/address<7>
                                                       u1/Master_0/address_6
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.246ns logic, 0.137ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point u1/gpio/wbs_readdata_1 (SLICE_X14Y26.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/gpio/input_1 (FF)
  Destination:          u1/gpio/wbs_readdata_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         u1/gls_clk rising at 10.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/gpio/input_1 to u1/gpio/wbs_readdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.BQ      Tcko                  0.198   u1/gpio/input<3>
                                                       u1/gpio/input_1
    SLICE_X14Y26.A5      net (fanout=1)        0.048   u1/gpio/input<1>
    SLICE_X14Y26.CLK     Tah         (-Th)    -0.190   u1/gpio/wbs_readdata<5>
                                                       u1/gpio/mux711
                                                       u1/gpio/wbs_readdata_1
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.388ns logic, 0.048ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point u1/Master_0/address_2 (SLICE_X13Y31.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/Master_0/address_sync_0_2 (FF)
  Destination:          u1/Master_0/address_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         u1/gls_clk rising at 10.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/Master_0/address_sync_0_2 to u1/Master_0/address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.CQ      Tcko                  0.234   u1/Master_0/address_sync_0<3>
                                                       u1/Master_0/address_sync_0_2
    SLICE_X13Y31.CX      net (fanout=1)        0.144   u1/Master_0/address_sync_0<2>
    SLICE_X13Y31.CLK     Tckdi       (-Th)    -0.059   u1/Master_0/address<3>
                                                       u1/Master_0/address_2
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.293ns logic, 0.144ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u1_gls_clk = PERIOD TIMEGRP "u1_gls_clk" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u1/gpio/output<3>/CLK
  Logical resource: u1/gpio/output_0/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: u1/gls_clk
--------------------------------------------------------------------------------
Slack: 9.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: u1/gpio/output<3>/SR
  Logical resource: u1/gpio/output_0/SR
  Location pin: SLICE_X8Y27.SR
  Clock network: u1/gls_reset
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u1/gpio/output<3>/CLK
  Logical resource: u1/gpio/output_1/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: u1/gls_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      5.000ns|      9.554ns|            0|            0|            0|         1124|
| TS_u1_gls_clk                 |     10.000ns|      4.777ns|          N/A|            0|            0|         1124|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock W_OSC_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
W_OSC_FPGA     |    4.777|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1124 paths, 0 nets, and 610 connections

Design statistics:
   Minimum period:   5.000ns{1}   (Maximum frequency: 200.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr  7 14:44:26 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 401 MB



