---
permalink: /
title: ""
excerpt: ""
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---

{% if site.google_scholar_stats_use_cdn %}
{% assign gsDataBaseUrl = "https://cdn.jsdelivr.net/gh/" | append: site.repository | append: "@" %}
{% else %}
{% assign gsDataBaseUrl = "https://raw.githubusercontent.com/" | append: site.repository | append: "/" %}
{% endif %}
{% assign url = gsDataBaseUrl | append: "google-scholar-stats/gs_data_shieldsio.json" %}

<span class='anchor' id='about-me'></span>

I am currently a Master‚Äôs student in Electronic Engineering at Nanyang Technological University. I am also a research assistant at the Institute of Microelectronics (IME), A*STAR, supervised by Prof. Wang Ling Goh and Prof. An Tuan Do. I received the Bachelor degree of Bachelor of Electronic Information Engineering from Wuhan University, Wuhan, China, in Jul. 2020. My research interest is hardware‚Äìsoftware co-design to improve system efficiency. You can find more information through my¬†CV.

# üß≠ Research Tracks

### üöÄ Scheduling Algorithm for Heterogeneous Systems
Designed a flexible task scheduler for a heterogeneous system running PointNet++, dynamically managing storage allocation and execution under task-dependency constraints. 

### ‚ö° CGRA Template Mapping design
I am designing template-mapped CGRA compilers for mainstream AI workloads using static operator templates, reducing configuration complexity, enabling puzzle-like reuse and composition of computational modules.

# üìù Publications 
<div class='paper-box'><div class='paper-box-image'><div><div class="badge">DAC 2026</div><img src='images/500x300.png' alt="sym" width="100%"></div></div>
<div class='paper-box-text' markdown="1">

[A CGRA with SIMD]

**<u>Y. Liu</u>**

*Design Automation Conference (DAC), 2026 (In preparation)*

<details>
<summary>Abstract</summary>
Abstract placeholder...

</details>

</div>
</div>

<div class='paper-box'><div class='paper-box-image'><div><div class="badge">CVPR 2026</div><img src='images/500x300.png' alt="sym" width="100%"></div></div>
<div class='paper-box-text' markdown="1">

[KV Cache for Point Transformer]

**<u>Y. Wu</u>**, Z. Guo, **<u>Y. Liu</u>**, C. Zhou

*CVPR, 2026 (In preparation)*

<details>
<summary>Abstract</summary>
Abstract placeholder...

</details>

</div>
</div>

<div class='paper-box'><div class='paper-box-image'><div><div class="badge">ISCAS 2025</div><img src='images/500x300.png' alt="sym" width="100%"></div></div>
<div class='paper-box-text' markdown="1">

[Qubit-State Discrimination using Neural Networks with Rapid and Energy-Efficient Compute Arrays]

**<u>Y. Liu</u>**, Y. S. Chong, B. Lienhard, M. Fan, W. L. Goh, V. P. Nambiar, and A. T. Do

*IEEE International Symposium on Circuits and Systems (ISCAS), 2025*

<details>
<summary>Abstract</summary>
Abstract placeholder...

</details>

</div>
</div>

# üéñ Honors and Awards
- *2023.08* Second prize, National Undergraduate Electronics Design Contest.
- *2022.08* Second prize, National College Student Integrated Circuit Innovation and Entrepreneurship Competition (Hubei Division).

# üìñ Educations
- *2024.08 - 2026.01 (now)*, Master of Electronics, Nanyang Technological University, Singrapore.
- *2020.09 - 2024.06*, Bachelor of Engineering in Bachelor of Electronic Information Engineering, Wuhan University, Wuhan, China.

# üíª Internships
- *2025.09 - 2026.01*, Institute of Microelectronics (IME), A*STAR, Singapore.