
ProjectMega.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000044  00800200  000004ee  00000562  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000004ee  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  000005a6  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000005d8  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 000000b8  00000000  00000000  00000618  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001660  00000000  00000000  000006d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000edd  00000000  00000000  00001d30  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000009e2  00000000  00000000  00002c0d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000180  00000000  00000000  000035f0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006c5  00000000  00000000  00003770  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000771  00000000  00000000  00003e35  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000098  00000000  00000000  000045a6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	86 c0       	rjmp	.+268    	; 0x112 <__bad_interrupt>
   6:	00 00       	nop
   8:	84 c0       	rjmp	.+264    	; 0x112 <__bad_interrupt>
   a:	00 00       	nop
   c:	82 c0       	rjmp	.+260    	; 0x112 <__bad_interrupt>
   e:	00 00       	nop
  10:	80 c0       	rjmp	.+256    	; 0x112 <__bad_interrupt>
  12:	00 00       	nop
  14:	7e c0       	rjmp	.+252    	; 0x112 <__bad_interrupt>
  16:	00 00       	nop
  18:	7c c0       	rjmp	.+248    	; 0x112 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	7a c0       	rjmp	.+244    	; 0x112 <__bad_interrupt>
  1e:	00 00       	nop
  20:	78 c0       	rjmp	.+240    	; 0x112 <__bad_interrupt>
  22:	00 00       	nop
  24:	76 c0       	rjmp	.+236    	; 0x112 <__bad_interrupt>
  26:	00 00       	nop
  28:	74 c0       	rjmp	.+232    	; 0x112 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	72 c0       	rjmp	.+228    	; 0x112 <__bad_interrupt>
  2e:	00 00       	nop
  30:	70 c0       	rjmp	.+224    	; 0x112 <__bad_interrupt>
  32:	00 00       	nop
  34:	6e c0       	rjmp	.+220    	; 0x112 <__bad_interrupt>
  36:	00 00       	nop
  38:	6c c0       	rjmp	.+216    	; 0x112 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	6a c0       	rjmp	.+212    	; 0x112 <__bad_interrupt>
  3e:	00 00       	nop
  40:	68 c0       	rjmp	.+208    	; 0x112 <__bad_interrupt>
  42:	00 00       	nop
  44:	66 c0       	rjmp	.+204    	; 0x112 <__bad_interrupt>
  46:	00 00       	nop
  48:	64 c0       	rjmp	.+200    	; 0x112 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	62 c0       	rjmp	.+196    	; 0x112 <__bad_interrupt>
  4e:	00 00       	nop
  50:	60 c0       	rjmp	.+192    	; 0x112 <__bad_interrupt>
  52:	00 00       	nop
  54:	5e c0       	rjmp	.+188    	; 0x112 <__bad_interrupt>
  56:	00 00       	nop
  58:	5c c0       	rjmp	.+184    	; 0x112 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	5a c0       	rjmp	.+180    	; 0x112 <__bad_interrupt>
  5e:	00 00       	nop
  60:	58 c0       	rjmp	.+176    	; 0x112 <__bad_interrupt>
  62:	00 00       	nop
  64:	56 c0       	rjmp	.+172    	; 0x112 <__bad_interrupt>
  66:	00 00       	nop
  68:	54 c0       	rjmp	.+168    	; 0x112 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	52 c0       	rjmp	.+164    	; 0x112 <__bad_interrupt>
  6e:	00 00       	nop
  70:	50 c0       	rjmp	.+160    	; 0x112 <__bad_interrupt>
  72:	00 00       	nop
  74:	4e c0       	rjmp	.+156    	; 0x112 <__bad_interrupt>
  76:	00 00       	nop
  78:	4c c0       	rjmp	.+152    	; 0x112 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	4a c0       	rjmp	.+148    	; 0x112 <__bad_interrupt>
  7e:	00 00       	nop
  80:	48 c0       	rjmp	.+144    	; 0x112 <__bad_interrupt>
  82:	00 00       	nop
  84:	46 c0       	rjmp	.+140    	; 0x112 <__bad_interrupt>
  86:	00 00       	nop
  88:	44 c0       	rjmp	.+136    	; 0x112 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	42 c0       	rjmp	.+132    	; 0x112 <__bad_interrupt>
  8e:	00 00       	nop
  90:	40 c0       	rjmp	.+128    	; 0x112 <__bad_interrupt>
  92:	00 00       	nop
  94:	3e c0       	rjmp	.+124    	; 0x112 <__bad_interrupt>
  96:	00 00       	nop
  98:	3c c0       	rjmp	.+120    	; 0x112 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	3a c0       	rjmp	.+116    	; 0x112 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	38 c0       	rjmp	.+112    	; 0x112 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	36 c0       	rjmp	.+108    	; 0x112 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	34 c0       	rjmp	.+104    	; 0x112 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	32 c0       	rjmp	.+100    	; 0x112 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	30 c0       	rjmp	.+96     	; 0x112 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	2e c0       	rjmp	.+92     	; 0x112 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	2c c0       	rjmp	.+88     	; 0x112 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	2a c0       	rjmp	.+84     	; 0x112 <__bad_interrupt>
  be:	00 00       	nop
  c0:	28 c0       	rjmp	.+80     	; 0x112 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	26 c0       	rjmp	.+76     	; 0x112 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	24 c0       	rjmp	.+72     	; 0x112 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	22 c0       	rjmp	.+68     	; 0x112 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	20 c0       	rjmp	.+64     	; 0x112 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	1e c0       	rjmp	.+60     	; 0x112 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	1c c0       	rjmp	.+56     	; 0x112 <__bad_interrupt>
  da:	00 00       	nop
  dc:	1a c0       	rjmp	.+52     	; 0x112 <__bad_interrupt>
  de:	00 00       	nop
  e0:	18 c0       	rjmp	.+48     	; 0x112 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	ee ee       	ldi	r30, 0xEE	; 238
  fc:	f4 e0       	ldi	r31, 0x04	; 4
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	a4 34       	cpi	r26, 0x44	; 68
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>
 10e:	6f d1       	rcall	.+734    	; 0x3ee <main>
 110:	ec c1       	rjmp	.+984    	; 0x4ea <_exit>

00000112 <__bad_interrupt>:
 112:	76 cf       	rjmp	.-276    	; 0x0 <__vectors>

00000114 <toggle_e>:

    while ( (c = pgm_read_byte(progmem_s++)) ) {
        lcd_putc(c);
    }

}/* lcd_puts_p */
 114:	85 b1       	in	r24, 0x05	; 5
 116:	80 68       	ori	r24, 0x80	; 128
 118:	85 b9       	out	0x05, r24	; 5
 11a:	00 00       	nop
 11c:	85 b1       	in	r24, 0x05	; 5
 11e:	8f 77       	andi	r24, 0x7F	; 127
 120:	85 b9       	out	0x05, r24	; 5
 122:	08 95       	ret

00000124 <lcd_write>:
 124:	cf 93       	push	r28
 126:	c8 2f       	mov	r28, r24
 128:	66 23       	and	r22, r22
 12a:	21 f0       	breq	.+8      	; 0x134 <lcd_write+0x10>
 12c:	85 b1       	in	r24, 0x05	; 5
 12e:	80 62       	ori	r24, 0x20	; 32
 130:	85 b9       	out	0x05, r24	; 5
 132:	03 c0       	rjmp	.+6      	; 0x13a <lcd_write+0x16>
 134:	85 b1       	in	r24, 0x05	; 5
 136:	8f 7d       	andi	r24, 0xDF	; 223
 138:	85 b9       	out	0x05, r24	; 5
 13a:	85 b1       	in	r24, 0x05	; 5
 13c:	8f 7b       	andi	r24, 0xBF	; 191
 13e:	85 b9       	out	0x05, r24	; 5
 140:	e1 e0       	ldi	r30, 0x01	; 1
 142:	f1 e0       	ldi	r31, 0x01	; 1
 144:	80 81       	ld	r24, Z
 146:	88 60       	ori	r24, 0x08	; 8
 148:	80 83       	st	Z, r24
 14a:	80 81       	ld	r24, Z
 14c:	80 61       	ori	r24, 0x10	; 16
 14e:	80 83       	st	Z, r24
 150:	80 81       	ld	r24, Z
 152:	80 62       	ori	r24, 0x20	; 32
 154:	80 83       	st	Z, r24
 156:	80 81       	ld	r24, Z
 158:	80 64       	ori	r24, 0x40	; 64
 15a:	80 83       	st	Z, r24
 15c:	e2 e0       	ldi	r30, 0x02	; 2
 15e:	f1 e0       	ldi	r31, 0x01	; 1
 160:	80 81       	ld	r24, Z
 162:	8f 7b       	andi	r24, 0xBF	; 191
 164:	80 83       	st	Z, r24
 166:	80 81       	ld	r24, Z
 168:	8f 7d       	andi	r24, 0xDF	; 223
 16a:	80 83       	st	Z, r24
 16c:	80 81       	ld	r24, Z
 16e:	8f 7e       	andi	r24, 0xEF	; 239
 170:	80 83       	st	Z, r24
 172:	80 81       	ld	r24, Z
 174:	87 7f       	andi	r24, 0xF7	; 247
 176:	80 83       	st	Z, r24
 178:	cc 23       	and	r28, r28
 17a:	1c f4       	brge	.+6      	; 0x182 <lcd_write+0x5e>
 17c:	80 81       	ld	r24, Z
 17e:	80 64       	ori	r24, 0x40	; 64
 180:	80 83       	st	Z, r24
 182:	c6 ff       	sbrs	r28, 6
 184:	05 c0       	rjmp	.+10     	; 0x190 <lcd_write+0x6c>
 186:	e2 e0       	ldi	r30, 0x02	; 2
 188:	f1 e0       	ldi	r31, 0x01	; 1
 18a:	80 81       	ld	r24, Z
 18c:	80 62       	ori	r24, 0x20	; 32
 18e:	80 83       	st	Z, r24
 190:	c5 ff       	sbrs	r28, 5
 192:	05 c0       	rjmp	.+10     	; 0x19e <lcd_write+0x7a>
 194:	e2 e0       	ldi	r30, 0x02	; 2
 196:	f1 e0       	ldi	r31, 0x01	; 1
 198:	80 81       	ld	r24, Z
 19a:	80 61       	ori	r24, 0x10	; 16
 19c:	80 83       	st	Z, r24
 19e:	c4 ff       	sbrs	r28, 4
 1a0:	05 c0       	rjmp	.+10     	; 0x1ac <lcd_write+0x88>
 1a2:	e2 e0       	ldi	r30, 0x02	; 2
 1a4:	f1 e0       	ldi	r31, 0x01	; 1
 1a6:	80 81       	ld	r24, Z
 1a8:	88 60       	ori	r24, 0x08	; 8
 1aa:	80 83       	st	Z, r24
 1ac:	b3 df       	rcall	.-154    	; 0x114 <toggle_e>
 1ae:	e2 e0       	ldi	r30, 0x02	; 2
 1b0:	f1 e0       	ldi	r31, 0x01	; 1
 1b2:	80 81       	ld	r24, Z
 1b4:	8f 7b       	andi	r24, 0xBF	; 191
 1b6:	80 83       	st	Z, r24
 1b8:	80 81       	ld	r24, Z
 1ba:	8f 7d       	andi	r24, 0xDF	; 223
 1bc:	80 83       	st	Z, r24
 1be:	80 81       	ld	r24, Z
 1c0:	8f 7e       	andi	r24, 0xEF	; 239
 1c2:	80 83       	st	Z, r24
 1c4:	80 81       	ld	r24, Z
 1c6:	87 7f       	andi	r24, 0xF7	; 247
 1c8:	80 83       	st	Z, r24
 1ca:	c3 ff       	sbrs	r28, 3
 1cc:	03 c0       	rjmp	.+6      	; 0x1d4 <lcd_write+0xb0>
 1ce:	80 81       	ld	r24, Z
 1d0:	80 64       	ori	r24, 0x40	; 64
 1d2:	80 83       	st	Z, r24
 1d4:	c2 ff       	sbrs	r28, 2
 1d6:	05 c0       	rjmp	.+10     	; 0x1e2 <lcd_write+0xbe>
 1d8:	e2 e0       	ldi	r30, 0x02	; 2
 1da:	f1 e0       	ldi	r31, 0x01	; 1
 1dc:	80 81       	ld	r24, Z
 1de:	80 62       	ori	r24, 0x20	; 32
 1e0:	80 83       	st	Z, r24
 1e2:	c1 ff       	sbrs	r28, 1
 1e4:	05 c0       	rjmp	.+10     	; 0x1f0 <lcd_write+0xcc>
 1e6:	e2 e0       	ldi	r30, 0x02	; 2
 1e8:	f1 e0       	ldi	r31, 0x01	; 1
 1ea:	80 81       	ld	r24, Z
 1ec:	80 61       	ori	r24, 0x10	; 16
 1ee:	80 83       	st	Z, r24
 1f0:	c0 ff       	sbrs	r28, 0
 1f2:	05 c0       	rjmp	.+10     	; 0x1fe <lcd_write+0xda>
 1f4:	e2 e0       	ldi	r30, 0x02	; 2
 1f6:	f1 e0       	ldi	r31, 0x01	; 1
 1f8:	80 81       	ld	r24, Z
 1fa:	88 60       	ori	r24, 0x08	; 8
 1fc:	80 83       	st	Z, r24
 1fe:	8a df       	rcall	.-236    	; 0x114 <toggle_e>
 200:	e2 e0       	ldi	r30, 0x02	; 2
 202:	f1 e0       	ldi	r31, 0x01	; 1
 204:	80 81       	ld	r24, Z
 206:	88 60       	ori	r24, 0x08	; 8
 208:	80 83       	st	Z, r24
 20a:	80 81       	ld	r24, Z
 20c:	80 61       	ori	r24, 0x10	; 16
 20e:	80 83       	st	Z, r24
 210:	80 81       	ld	r24, Z
 212:	80 62       	ori	r24, 0x20	; 32
 214:	80 83       	st	Z, r24
 216:	80 81       	ld	r24, Z
 218:	80 64       	ori	r24, 0x40	; 64
 21a:	80 83       	st	Z, r24
 21c:	cf 91       	pop	r28
 21e:	08 95       	ret

00000220 <lcd_read>:
 220:	88 23       	and	r24, r24
 222:	21 f0       	breq	.+8      	; 0x22c <lcd_read+0xc>
 224:	85 b1       	in	r24, 0x05	; 5
 226:	80 62       	ori	r24, 0x20	; 32
 228:	85 b9       	out	0x05, r24	; 5
 22a:	03 c0       	rjmp	.+6      	; 0x232 <lcd_read+0x12>
 22c:	85 b1       	in	r24, 0x05	; 5
 22e:	8f 7d       	andi	r24, 0xDF	; 223
 230:	85 b9       	out	0x05, r24	; 5
 232:	85 b1       	in	r24, 0x05	; 5
 234:	80 64       	ori	r24, 0x40	; 64
 236:	85 b9       	out	0x05, r24	; 5
 238:	e1 e0       	ldi	r30, 0x01	; 1
 23a:	f1 e0       	ldi	r31, 0x01	; 1
 23c:	80 81       	ld	r24, Z
 23e:	87 7f       	andi	r24, 0xF7	; 247
 240:	80 83       	st	Z, r24
 242:	80 81       	ld	r24, Z
 244:	8f 7e       	andi	r24, 0xEF	; 239
 246:	80 83       	st	Z, r24
 248:	80 81       	ld	r24, Z
 24a:	8f 7d       	andi	r24, 0xDF	; 223
 24c:	80 83       	st	Z, r24
 24e:	80 81       	ld	r24, Z
 250:	8f 7b       	andi	r24, 0xBF	; 191
 252:	80 83       	st	Z, r24
 254:	85 b1       	in	r24, 0x05	; 5
 256:	80 68       	ori	r24, 0x80	; 128
 258:	85 b9       	out	0x05, r24	; 5
 25a:	00 00       	nop
 25c:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7c0100>
 260:	83 fd       	sbrc	r24, 3
 262:	02 c0       	rjmp	.+4      	; 0x268 <lcd_read+0x48>
 264:	80 e0       	ldi	r24, 0x00	; 0
 266:	01 c0       	rjmp	.+2      	; 0x26a <lcd_read+0x4a>
 268:	80 e1       	ldi	r24, 0x10	; 16
 26a:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7c0100>
 26e:	94 fd       	sbrc	r25, 4
 270:	80 62       	ori	r24, 0x20	; 32
 272:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7c0100>
 276:	95 fd       	sbrc	r25, 5
 278:	80 64       	ori	r24, 0x40	; 64
 27a:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7c0100>
 27e:	96 fd       	sbrc	r25, 6
 280:	80 68       	ori	r24, 0x80	; 128
 282:	95 b1       	in	r25, 0x05	; 5
 284:	9f 77       	andi	r25, 0x7F	; 127
 286:	95 b9       	out	0x05, r25	; 5
 288:	00 00       	nop
 28a:	95 b1       	in	r25, 0x05	; 5
 28c:	90 68       	ori	r25, 0x80	; 128
 28e:	95 b9       	out	0x05, r25	; 5
 290:	00 00       	nop
 292:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7c0100>
 296:	93 fd       	sbrc	r25, 3
 298:	81 60       	ori	r24, 0x01	; 1
 29a:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7c0100>
 29e:	94 fd       	sbrc	r25, 4
 2a0:	82 60       	ori	r24, 0x02	; 2
 2a2:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7c0100>
 2a6:	95 fd       	sbrc	r25, 5
 2a8:	84 60       	ori	r24, 0x04	; 4
 2aa:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7c0100>
 2ae:	96 fd       	sbrc	r25, 6
 2b0:	88 60       	ori	r24, 0x08	; 8
 2b2:	95 b1       	in	r25, 0x05	; 5
 2b4:	9f 77       	andi	r25, 0x7F	; 127
 2b6:	95 b9       	out	0x05, r25	; 5
 2b8:	08 95       	ret

000002ba <lcd_waitbusy>:
 2ba:	80 e0       	ldi	r24, 0x00	; 0
 2bc:	b1 df       	rcall	.-158    	; 0x220 <lcd_read>
 2be:	88 23       	and	r24, r24
 2c0:	e4 f3       	brlt	.-8      	; 0x2ba <lcd_waitbusy>
 2c2:	00 c0       	rjmp	.+0      	; 0x2c4 <lcd_waitbusy+0xa>
 2c4:	00 c0       	rjmp	.+0      	; 0x2c6 <lcd_waitbusy+0xc>
 2c6:	80 e0       	ldi	r24, 0x00	; 0
 2c8:	ab cf       	rjmp	.-170    	; 0x220 <lcd_read>
 2ca:	08 95       	ret

000002cc <lcd_command>:
 2cc:	cf 93       	push	r28
 2ce:	c8 2f       	mov	r28, r24
 2d0:	f4 df       	rcall	.-24     	; 0x2ba <lcd_waitbusy>
 2d2:	60 e0       	ldi	r22, 0x00	; 0
 2d4:	8c 2f       	mov	r24, r28
 2d6:	26 df       	rcall	.-436    	; 0x124 <lcd_write>
 2d8:	cf 91       	pop	r28
 2da:	08 95       	ret

000002dc <lcd_clrscr>:
 2dc:	81 e0       	ldi	r24, 0x01	; 1
 2de:	f6 cf       	rjmp	.-20     	; 0x2cc <lcd_command>
 2e0:	08 95       	ret

000002e2 <lcd_putc>:
 2e2:	cf 93       	push	r28
 2e4:	c8 2f       	mov	r28, r24
 2e6:	e9 df       	rcall	.-46     	; 0x2ba <lcd_waitbusy>
 2e8:	ca 30       	cpi	r28, 0x0A	; 10
 2ea:	41 f4       	brne	.+16     	; 0x2fc <lcd_putc+0x1a>
 2ec:	80 34       	cpi	r24, 0x40	; 64
 2ee:	10 f4       	brcc	.+4      	; 0x2f4 <lcd_putc+0x12>
 2f0:	80 e4       	ldi	r24, 0x40	; 64
 2f2:	01 c0       	rjmp	.+2      	; 0x2f6 <lcd_putc+0x14>
 2f4:	80 e0       	ldi	r24, 0x00	; 0
 2f6:	80 58       	subi	r24, 0x80	; 128
 2f8:	e9 df       	rcall	.-46     	; 0x2cc <lcd_command>
 2fa:	03 c0       	rjmp	.+6      	; 0x302 <lcd_putc+0x20>
 2fc:	61 e0       	ldi	r22, 0x01	; 1
 2fe:	8c 2f       	mov	r24, r28
 300:	11 df       	rcall	.-478    	; 0x124 <lcd_write>
 302:	cf 91       	pop	r28
 304:	08 95       	ret

00000306 <lcd_puts>:
 306:	cf 93       	push	r28
 308:	df 93       	push	r29
 30a:	fc 01       	movw	r30, r24
 30c:	02 c0       	rjmp	.+4      	; 0x312 <lcd_puts+0xc>
 30e:	e9 df       	rcall	.-46     	; 0x2e2 <lcd_putc>
 310:	fe 01       	movw	r30, r28
 312:	ef 01       	movw	r28, r30
 314:	21 96       	adiw	r28, 0x01	; 1
 316:	80 81       	ld	r24, Z
 318:	81 11       	cpse	r24, r1
 31a:	f9 cf       	rjmp	.-14     	; 0x30e <lcd_puts+0x8>
 31c:	df 91       	pop	r29
 31e:	cf 91       	pop	r28
 320:	08 95       	ret

00000322 <lcd_init>:
                   LCD_DISP_ON_CURSOR      display on, cursor on
                   LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
 322:	1f 93       	push	r17
 324:	cf 93       	push	r28
 326:	df 93       	push	r29
 328:	18 2f       	mov	r17, r24
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
    }
    else
    {
        /* configure all port bits as output (LCD data and control lines on different ports */
        DDR(LCD_RS_PORT)    |= _BV(LCD_RS_PIN);
 32a:	84 b1       	in	r24, 0x04	; 4
 32c:	80 62       	ori	r24, 0x20	; 32
 32e:	84 b9       	out	0x04, r24	; 4
        DDR(LCD_RW_PORT)    |= _BV(LCD_RW_PIN);
 330:	84 b1       	in	r24, 0x04	; 4
 332:	80 64       	ori	r24, 0x40	; 64
 334:	84 b9       	out	0x04, r24	; 4
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
 336:	84 b1       	in	r24, 0x04	; 4
 338:	80 68       	ori	r24, 0x80	; 128
 33a:	84 b9       	out	0x04, r24	; 4
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
 33c:	e1 e0       	ldi	r30, 0x01	; 1
 33e:	f1 e0       	ldi	r31, 0x01	; 1
 340:	80 81       	ld	r24, Z
 342:	88 60       	ori	r24, 0x08	; 8
 344:	80 83       	st	Z, r24
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
 346:	80 81       	ld	r24, Z
 348:	80 61       	ori	r24, 0x10	; 16
 34a:	80 83       	st	Z, r24
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
 34c:	80 81       	ld	r24, Z
 34e:	80 62       	ori	r24, 0x20	; 32
 350:	80 83       	st	Z, r24
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
 352:	80 81       	ld	r24, Z
 354:	80 64       	ori	r24, 0x40	; 64
 356:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 358:	8f e9       	ldi	r24, 0x9F	; 159
 35a:	9f e0       	ldi	r25, 0x0F	; 15
 35c:	01 97       	sbiw	r24, 0x01	; 1
 35e:	f1 f7       	brne	.-4      	; 0x35c <lcd_init+0x3a>
 360:	00 c0       	rjmp	.+0      	; 0x362 <lcd_init+0x40>
 362:	00 00       	nop
    }
    delay(LCD_DELAY_BOOTUP);             /* wait 16ms or more after power-on       */
    
    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);    // LCD_FUNCTION>>4;
 364:	c2 e0       	ldi	r28, 0x02	; 2
 366:	d1 e0       	ldi	r29, 0x01	; 1
 368:	88 81       	ld	r24, Y
 36a:	80 61       	ori	r24, 0x10	; 16
 36c:	88 83       	st	Y, r24
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);    // LCD_FUNCTION_8BIT>>4;
 36e:	88 81       	ld	r24, Y
 370:	88 60       	ori	r24, 0x08	; 8
 372:	88 83       	st	Y, r24
    lcd_e_toggle();
 374:	cf de       	rcall	.-610    	; 0x114 <toggle_e>
 376:	81 ee       	ldi	r24, 0xE1	; 225
 378:	94 e0       	ldi	r25, 0x04	; 4
 37a:	01 97       	sbiw	r24, 0x01	; 1
 37c:	f1 f7       	brne	.-4      	; 0x37a <lcd_init+0x58>
 37e:	00 c0       	rjmp	.+0      	; 0x380 <lcd_init+0x5e>
    delay(LCD_DELAY_INIT);               /* delay, busy flag can't be checked here */
   
    /* repeat last command */ 
    lcd_e_toggle();      
 380:	00 00       	nop
 382:	c8 de       	rcall	.-624    	; 0x114 <toggle_e>
 384:	95 e1       	ldi	r25, 0x15	; 21
 386:	9a 95       	dec	r25
 388:	f1 f7       	brne	.-4      	; 0x386 <lcd_init+0x64>
    delay(LCD_DELAY_INIT_REP);           /* delay, busy flag can't be checked here */
    
    /* repeat last command a third time */
    lcd_e_toggle();      
 38a:	00 00       	nop
 38c:	c3 de       	rcall	.-634    	; 0x114 <toggle_e>
 38e:	85 e1       	ldi	r24, 0x15	; 21
 390:	8a 95       	dec	r24
 392:	f1 f7       	brne	.-4      	; 0x390 <lcd_init+0x6e>
 394:	00 00       	nop
    delay(LCD_DELAY_INIT_REP);           /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);   // LCD_FUNCTION_4BIT_1LINE>>4
 396:	88 81       	ld	r24, Y
 398:	87 7f       	andi	r24, 0xF7	; 247
    lcd_e_toggle();
 39a:	88 83       	st	Y, r24
 39c:	bb de       	rcall	.-650    	; 0x114 <toggle_e>
 39e:	95 e1       	ldi	r25, 0x15	; 21
 3a0:	9a 95       	dec	r25
 3a2:	f1 f7       	brne	.-4      	; 0x3a0 <lcd_init+0x7e>
    /* Display with KS0073 controller requires special commands for enabling 4 line mode */
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_ON);
	lcd_command(KS0073_4LINES_MODE);
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_OFF);
#else
    lcd_command(LCD_FUNCTION_DEFAULT);      /* function set: display lines  */
 3a4:	00 00       	nop
 3a6:	88 e2       	ldi	r24, 0x28	; 40
#endif
    lcd_command(LCD_DISP_OFF);              /* display off                  */
 3a8:	91 df       	rcall	.-222    	; 0x2cc <lcd_command>
 3aa:	88 e0       	ldi	r24, 0x08	; 8
    lcd_clrscr();                           /* display clear                */ 
 3ac:	8f df       	rcall	.-226    	; 0x2cc <lcd_command>
 3ae:	96 df       	rcall	.-212    	; 0x2dc <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT);          /* set entry mode               */
 3b0:	86 e0       	ldi	r24, 0x06	; 6
 3b2:	8c df       	rcall	.-232    	; 0x2cc <lcd_command>
 3b4:	81 2f       	mov	r24, r17
    lcd_command(dispAttr);                  /* display/cursor control       */
 3b6:	8a df       	rcall	.-236    	; 0x2cc <lcd_command>
 3b8:	df 91       	pop	r29
 3ba:	cf 91       	pop	r28

}/* lcd_init */
 3bc:	1f 91       	pop	r17
 3be:	08 95       	ret

000003c0 <USART_init>:
    }
}

void USART_init(unsigned int ubrr) {
    // Set baud rate
    UBRR0H = (unsigned char) (ubrr>>8);
 3c0:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7c00c5>
    UBRR0L = (unsigned char) ubrr;
 3c4:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7c00c4>
    
    // Enable receiver and transmitter
    UCSR0B = (1<<RXEN0) | (1<<TXEN0);
 3c8:	88 e1       	ldi	r24, 0x18	; 24
 3ca:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7c00c1>
    
    // Set frame format: 8data, 2stop bit
    UCSR0C = (1<<USBS0) | (3<<UCSZ00);
 3ce:	8e e0       	ldi	r24, 0x0E	; 14
 3d0:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7c00c2>
 3d4:	08 95       	ret

000003d6 <alarm_sound>:
}

void alarm_sound() {
    // Make alarm go off
    OCR3A = 15296; //  C5 523 Hz, no prescaler
 3d6:	80 ec       	ldi	r24, 0xC0	; 192
 3d8:	9b e3       	ldi	r25, 0x3B	; 59
 3da:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x7c0099>
 3de:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x7c0098>
    // Enable timer/counter
    TCCR3B |= (1 << 0); // set prescaling to 1 (no prescaling)
 3e2:	e1 e9       	ldi	r30, 0x91	; 145
 3e4:	f0 e0       	ldi	r31, 0x00	; 0
 3e6:	80 81       	ld	r24, Z
 3e8:	81 60       	ori	r24, 0x01	; 1
 3ea:	80 83       	st	Z, r24
 3ec:	08 95       	ret

000003ee <main>:
void alarm_sound(void);

int main(void)
{   
    // Set up passive buzzer ports and pins
    DDRE |= (1 << PE3); // OC3A is located in digital pin 5
 3ee:	8d b1       	in	r24, 0x0d	; 13
 3f0:	88 60       	ori	r24, 0x08	; 8
 3f2:	8d b9       	out	0x0d, r24	; 13
    
    // Initialize USART
    USART_init(UBRR);
 3f4:	87 e6       	ldi	r24, 0x67	; 103
 3f6:	90 e0       	ldi	r25, 0x00	; 0
 3f8:	e3 df       	rcall	.-58     	; 0x3c0 <USART_init>
    
    // Enable interrupts
    sei();
 3fa:	78 94       	sei
    
    // initialize display, cursor off
    lcd_init(LCD_DISP_ON);
 3fc:	8c e0       	ldi	r24, 0x0C	; 12
 3fe:	91 df       	rcall	.-222    	; 0x322 <lcd_init>
     
    // For alarm: set up the 16-bit timer/counter3, mode 9
    TCCR3B = 0;         // Reset timer/counter 3
 400:	a1 e9       	ldi	r26, 0x91	; 145
 402:	b0 e0       	ldi	r27, 0x00	; 0
 404:	1c 92       	st	X, r1
    TCNT3  = 0;
 406:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x7c0095>
 40a:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x7c0094>
    TCCR3A |= (1 << 6); // Set compare output mode to toggle
 40e:	e0 e9       	ldi	r30, 0x90	; 144
 410:	f0 e0       	ldi	r31, 0x00	; 0
 412:	80 81       	ld	r24, Z
 414:	80 64       	ori	r24, 0x40	; 64
 416:	80 83       	st	Z, r24
    // Mode 9 phase correct
    TCCR3A |= (1 << 0); // Set register A WGM[1:0] bits
 418:	80 81       	ld	r24, Z
 41a:	81 60       	ori	r24, 0x01	; 1
 41c:	80 83       	st	Z, r24
    TCCR3B |= (1 << 4); // Set register B WBM[3:2] bits
 41e:	8c 91       	ld	r24, X
 420:	80 61       	ori	r24, 0x10	; 16
 422:	8c 93       	st	X, r24
    TIMSK3 |= (1 << 1); // Enable compare match A interrupt
 424:	e1 e7       	ldi	r30, 0x71	; 113
 426:	f0 e0       	ldi	r31, 0x00	; 0
 428:	80 81       	ld	r24, Z
 42a:	82 60       	ori	r24, 0x02	; 2
 42c:	80 83       	st	Z, r24
    
    while (1) 
    {
        // State machine
        switch(state) {
 42e:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
 432:	82 30       	cpi	r24, 0x02	; 2
 434:	61 f1       	breq	.+88     	; 0x48e <__LOCK_REGION_LENGTH__+0x8e>
 436:	2c f4       	brge	.+10     	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
 438:	88 23       	and	r24, r24
 43a:	49 f0       	breq	.+18     	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
 43c:	81 30       	cpi	r24, 0x01	; 1
 43e:	a1 f0       	breq	.+40     	; 0x468 <__LOCK_REGION_LENGTH__+0x68>
 440:	51 c0       	rjmp	.+162    	; 0x4e4 <__LOCK_REGION_LENGTH__+0xe4>
 442:	83 30       	cpi	r24, 0x03	; 3
 444:	89 f1       	breq	.+98     	; 0x4a8 <__LOCK_REGION_LENGTH__+0xa8>
 446:	84 30       	cpi	r24, 0x04	; 4
 448:	09 f4       	brne	.+2      	; 0x44c <__LOCK_REGION_LENGTH__+0x4c>
 44a:	3d c0       	rjmp	.+122    	; 0x4c6 <__LOCK_REGION_LENGTH__+0xc6>
            case IDLE:
                // Clear display and print string
                lcd_clrscr();
 44c:	4b c0       	rjmp	.+150    	; 0x4e4 <__LOCK_REGION_LENGTH__+0xe4>
                lcd_puts("Alarm system on");
 44e:	46 df       	rcall	.-372    	; 0x2dc <lcd_clrscr>
 450:	81 e0       	ldi	r24, 0x01	; 1
 452:	92 e0       	ldi	r25, 0x02	; 2
 454:	58 df       	rcall	.-336    	; 0x306 <lcd_puts>
            
                // Wait for data to be received
                while (!(UCSR0A & (1<<RXC0)));
 456:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7c00c0>
 45a:	88 23       	and	r24, r24
 45c:	e4 f7       	brge	.-8      	; 0x456 <__LOCK_REGION_LENGTH__+0x56>
                
                // Read the received data into state variable
                state = UDR0;
 45e:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
 462:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__DATA_REGION_ORIGIN__>
                break;
                
            case DISARMED:
                lcd_clrscr();
 466:	e3 cf       	rjmp	.-58     	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
                lcd_puts("Disarmed");
 468:	39 df       	rcall	.-398    	; 0x2dc <lcd_clrscr>
 46a:	81 e1       	ldi	r24, 0x11	; 17
 46c:	92 e0       	ldi	r25, 0x02	; 2
 46e:	4b df       	rcall	.-362    	; 0x306 <lcd_puts>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 470:	8f e3       	ldi	r24, 0x3F	; 63
 472:	9c e9       	ldi	r25, 0x9C	; 156
 474:	01 97       	sbiw	r24, 0x01	; 1
 476:	f1 f7       	brne	.-4      	; 0x474 <__LOCK_REGION_LENGTH__+0x74>
 478:	00 c0       	rjmp	.+0      	; 0x47a <__LOCK_REGION_LENGTH__+0x7a>
 47a:	00 00       	nop
                _delay_ms(10);
                
                // Wait for data to be received and read the received data
                // TODO: should it only be possible to change the state to idle from here? 
                while (!(UCSR0A & (1<<RXC0)));
 47c:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7c00c0>
 480:	88 23       	and	r24, r24
                state = UDR0;
 482:	e4 f7       	brge	.-8      	; 0x47c <__LOCK_REGION_LENGTH__+0x7c>
 484:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
                break;
 488:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__DATA_REGION_ORIGIN__>
                
            case ALARM:
                lcd_clrscr();
 48c:	d0 cf       	rjmp	.-96     	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
                lcd_puts("Give password");
 48e:	26 df       	rcall	.-436    	; 0x2dc <lcd_clrscr>
 490:	8a e1       	ldi	r24, 0x1A	; 26
 492:	92 e0       	ldi	r25, 0x02	; 2
 494:	38 df       	rcall	.-400    	; 0x306 <lcd_puts>
                                
                // Wait for data to be received and read the received data
                while (!(UCSR0A & (1<<RXC0)));
 496:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7c00c0>
 49a:	88 23       	and	r24, r24
                state = UDR0;
 49c:	e4 f7       	brge	.-8      	; 0x496 <__LOCK_REGION_LENGTH__+0x96>
 49e:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
                break;
 4a2:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__DATA_REGION_ORIGIN__>
                
            case TRIGGERED_WRONGPASSWORD:
                lcd_clrscr();
 4a6:	c3 cf       	rjmp	.-122    	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
                lcd_puts("Wrong password");
 4a8:	19 df       	rcall	.-462    	; 0x2dc <lcd_clrscr>
 4aa:	88 e2       	ldi	r24, 0x28	; 40
 4ac:	92 e0       	ldi	r25, 0x02	; 2
 4ae:	2b df       	rcall	.-426    	; 0x306 <lcd_puts>
 4b0:	9f ef       	ldi	r25, 0xFF	; 255
 4b2:	23 ed       	ldi	r18, 0xD3	; 211
 4b4:	80 e3       	ldi	r24, 0x30	; 48
 4b6:	91 50       	subi	r25, 0x01	; 1
 4b8:	20 40       	sbci	r18, 0x00	; 0
 4ba:	80 40       	sbci	r24, 0x00	; 0
                _delay_ms(1000);
                alarm_sound();                              
 4bc:	e1 f7       	brne	.-8      	; 0x4b6 <__LOCK_REGION_LENGTH__+0xb6>
 4be:	00 c0       	rjmp	.+0      	; 0x4c0 <__LOCK_REGION_LENGTH__+0xc0>
                break;
 4c0:	00 00       	nop
                
            case TRIGGERED_TOOSLOW:
                lcd_clrscr();
 4c2:	89 df       	rcall	.-238    	; 0x3d6 <alarm_sound>
 4c4:	b4 cf       	rjmp	.-152    	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
                lcd_puts("Time ran up");
 4c6:	0a df       	rcall	.-492    	; 0x2dc <lcd_clrscr>
 4c8:	87 e3       	ldi	r24, 0x37	; 55
 4ca:	92 e0       	ldi	r25, 0x02	; 2
 4cc:	1c df       	rcall	.-456    	; 0x306 <lcd_puts>
 4ce:	9f ef       	ldi	r25, 0xFF	; 255
 4d0:	23 ed       	ldi	r18, 0xD3	; 211
 4d2:	80 e3       	ldi	r24, 0x30	; 48
 4d4:	91 50       	subi	r25, 0x01	; 1
 4d6:	20 40       	sbci	r18, 0x00	; 0
 4d8:	80 40       	sbci	r24, 0x00	; 0
 4da:	e1 f7       	brne	.-8      	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
 4dc:	00 c0       	rjmp	.+0      	; 0x4de <__LOCK_REGION_LENGTH__+0xde>
                _delay_ms(1000);
                alarm_sound();
 4de:	00 00       	nop
 4e0:	7a df       	rcall	.-268    	; 0x3d6 <alarm_sound>
                break;
 4e2:	a5 cf       	rjmp	.-182    	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
                
            default:
                state = IDLE;
 4e4:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <__DATA_REGION_ORIGIN__>
                break;
 4e8:	a2 cf       	rjmp	.-188    	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>

000004ea <_exit>:
 4ea:	f8 94       	cli

000004ec <__stop_program>:
 4ec:	ff cf       	rjmp	.-2      	; 0x4ec <__stop_program>
