PPA Report for pl_reg_bound
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 8
IO Count: 18
Cell Count: 49

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 366.43 MHz
Reg-to-Reg Critical Path Delay: 2.029 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
