<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h' l='154' type='llvm::Register llvm::AMDGPULegalizerInfo::handleD16VData(llvm::MachineIRBuilder &amp; B, llvm::MachineRegisterInfo &amp; MRI, llvm::Register Reg, bool ImageStore = false) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3557' ll='3611' type='llvm::Register llvm::AMDGPULegalizerInfo::handleD16VData(llvm::MachineIRBuilder &amp; B, llvm::MachineRegisterInfo &amp; MRI, llvm::Register Reg, bool ImageStore = false) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3629' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo18fixStoreSourceTypeERNS_16MachineIRBuilderENS_8RegisterEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4280' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3556'>/// Handle register layout difference for f16 images for some subtargets.</doc>
