<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SSS Orbital: File Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SSS Orbital
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
&#160;

<h3><a id="index_r" name="index_r"></a>- r -</h3><ul>
<li>RCC_AHB1ENR_CRCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b467a2c6329ecb8ca42c1d9e1116035">stm32l476xx.h</a></li>
<li>RCC_AHB1ENR_DMA1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab04b66dc0d69d098db894416722e9871">stm32l476xx.h</a></li>
<li>RCC_AHB1ENR_DMA2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb95b569d5ea1d4c9483fbfd7df37f3a">stm32l476xx.h</a></li>
<li>RCC_AHB1ENR_FLASHEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96e5f87c2477f3529028abd3bd534c60">stm32l476xx.h</a></li>
<li>RCC_AHB1ENR_TSCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab320f620aefd59075ad6a9b95ec47b07">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_CRCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf0f9e76b934af78155abddaacf568e4">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_DMA1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c336fca84fc656b8412d0a0dab8317e">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_DMA2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5e2d5af9f21f5df26e53863392f46ce">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_FLASHRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72e6d96ec7c819a23dd42ce4907e4fb7">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_TSCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03fd558a2647cb1190c1c36075e390bf">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_CRCSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63fa634d0d6db64bf205082d3e5e4cb1">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_DMA1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7169a7acd52e3ce5e49d4988dc4e56a">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_DMA2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed651b012fcff622e029937639280c1">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_FLASHSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05163a7b2434f66f832a78a885a712d7">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_SRAM1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6eb5b54f3dba267bfbb07087662298e8">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_TSCSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeda9455b5f2b86aa11d82b52226aa136">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_ADCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea51d7b390dfe1c9c8b9399c27770d6">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4555512f6767b69cda6eedddc9bc050e">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOBEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bc11f38a9a05e29db1fdebd880d943a">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9e42ed2487f18a13a35b391d38d5f1d">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIODEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f736b54cb8942c349d43e3fc124dca1">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOEEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57a0472aea88cfb025e7992debf385ac">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOFEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4a690d89994da84933ebe902bee11a">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOGEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7dca536d67df03798c4cc614e8e856c">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOHEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4a0bd82d29a4e39bf5ead3bbe26b8e">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_OTGFSEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c92c5e4271a2a493a92fb41fbc7e3fd">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_RNGEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe2170ecd918ffe5d888e76c3dcd5cab">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_ADCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae35292b47aecca607f58a3bf5e2dd178">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOARST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb17f567072d723a77a7778ae57b5481">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOBRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27eedf92cf433c581b7526a8f53c359a">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa335d9251d3a17e6df1ec64da739fe8">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIODRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa53208792b9ac6ac8ea0e8e958a6ed39">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOERST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac69491a2f9d32be1415fe4d39f884947">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOFRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a0273e386bb5e3ea82f80f86e12d9ff">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOGRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36bfb6ccfaf2900a8fb9a56fc64696f3">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOHRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b46261b4159cd6ef1a29ea2845c554d">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_OTGFSRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacba439d5c37535fc904630d55dd8d204">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_RNGRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac557e9b39e599539fb5cc2a100de60">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_ADCSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab03aaec838a23878c773ead679deadfc">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOASMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3039863a420e3704a9e31adc02ade737">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOBSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7900f2d0a8f153923dab6ad5d02f6c8">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOCSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3dde010421ea24731449699ab57a9f78">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIODSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62cf31894c52a48ff39b40e809923bb9">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOESMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4059fb44036b1501db35c62ce1c3184d">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOFSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2a4c8a9903376b4320508c32492a54">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOGSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab51ed60af9cb6c0a2b5231c1062ecf3e">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOHSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f3df86eb67978ce5c6cc4497fa7d0e8">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_OTGFSSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7f22b228bb17866a6bbfa90df954999">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_RNGSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga364048c7483c792b4b7d9381c7285893">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_SRAM2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4bf588c8ac1af9c63398fbc354c5015">stm32l476xx.h</a></li>
<li>RCC_AHB3ENR_FMCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga092fdcfd514ac903cd960c11ee20c2a9">stm32l476xx.h</a></li>
<li>RCC_AHB3ENR_QSPIEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4526ab85b9c1248db40b197e5e25c8ca">stm32l476xx.h</a></li>
<li>RCC_AHB3RSTR_FMCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0968f088792a5ad3f40a5dc428832448">stm32l476xx.h</a></li>
<li>RCC_AHB3RSTR_QSPIRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac98041f2a18e7e7441d43b9c33e609a4">stm32l476xx.h</a></li>
<li>RCC_AHB3SMENR_FMCSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae693d64bdedbea3bb1d60cc48c49d57e">stm32l476xx.h</a></li>
<li>RCC_AHB3SMENR_QSPISMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga974a2a8bddee2130eb9e7cce2c8527f6">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_CAN1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f05ddee4180216e13d723ca051edd83">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_DAC1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94845ec4db6061d85117f0e6bf08819d">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_I2C1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e7b43762ccbf1f28880397a02e06e01">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_I2C2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3af9b25dc4096d7abb1523cdf097d492">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_I2C3EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf402ef0571cfe699900a76584d10cb49">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_LCDEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2caf128234b67610a3e9e3bf2ebe40c">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_LPTIM1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa24e73c9e2a632e0f6742e97e5e2d4d1">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_OPAMPEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3614f66015ad640557859103eb32cc4a">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_PWREN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8867cbab378fe603de09a31b24718595">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_SPI2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf16b0b72048819e7bb16d27d861b2e45">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_SPI3EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8802fede794db20804b92df2ab6ec9b">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae497a8de1be77c7bddc50d24d053f976">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM3EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95965977cbfa7e7fbd28cc9f48d5462f">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM4EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe94578d6ed29e42914082e2f05ccda9">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM5EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae209230dbb65877c25f2bc1441f07e">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM6EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac91f970a678f399abbb2567995b4d5a2">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM7EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59d6b9443b655c4b98073dd57c890825">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_UART4EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00e28582b89e84c02d17e25c65c7b9a3">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_UART5EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf36bd7e875e6c5fe7e07a9596de1b6cd">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_USART2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f0cc00179f2463f8b18c7f6ce54e84d">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_USART3EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga564415c5f8c6b651fd55233c6aa93ce0">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_WWDGEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadcab16c1a9d657a951e90fa8d6c43828">stm32l476xx.h</a></li>
<li>RCC_APB1ENR2_LPTIM2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae90d6be9c34e3f17e211ad719dec8992">stm32l476xx.h</a></li>
<li>RCC_APB1ENR2_LPUART1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6534a027eaf292d920532060d8bb331">stm32l476xx.h</a></li>
<li>RCC_APB1ENR2_SWPMI1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga484abecb86a5fa5eb5a968d2b04e380d">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_CAN1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52738bdddb060c666d3f85d97ba83443">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_DAC1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf491e7781b52dfd387e393fbbb13c881">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_I2C1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07d1af736dd0609a32d4e4e901ff93c9">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_I2C2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab329e61bbba4ee9a36b0cb6a9a168d12">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_I2C3RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga066ecf3af25b719d13e4368775f58160">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_LCDRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbccae314da9c637af8c5ad24e414ae5">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_LPTIM1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2af0a2085a4517992d6663c87809948b">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_OPAMPRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccadf175d1fe226b0f118d22f1bc113c">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_PWRRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4176b98bc3ac2b957226d7a88d9c138d">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_SPI2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8e807b6dd8ad5174bad9f3650dd86f1">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_SPI3RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga346737c0528ea4c24681bd64b888321b">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb00e530a3073c366408a20a172f32ea">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM3RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade041eeb01183aba282dc501b8efe20c">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM4RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49ca1e6b5398307c8400e1a1345061d7">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM5RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1e2260e579fc8c4b2c5d32092c811b">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM6RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8819ca575afd4145aa6f0eb4cba97697">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM7RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d4227ddd1a4373fdc60f59b85073cbc">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_UART4RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2cb687fdefdcc0c3110f6f54e53908f">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_UART5RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38d0e072507fdae64eea915cbf327d97">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_USART2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6564ab1a7ec3faffdb9d4ca1c7a36ec3">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_USART3RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga054f7c9f0e63b4f7db3411cab6855782">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR2_LPTIM2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0bd14050c9b631ea341df4f681d725c">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR2_LPUART1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2143adec508f5e6c9e8ec950183e195">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR2_SWPMI1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae34e313fe06fa5980962a72a4bcd1592">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_CAN1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae64cadf420e194b5d218750e1780ae9f">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_DAC1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cc3a8cde82849dba8514cf033bcc552">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_I2C1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2fda98dc78cf57c35722090e700416e">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_I2C2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c393395f3f540e117ca2586d4cb3155">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_I2C3SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93c12e41f2e8b35e3a65945be2eaf9de">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_LCDSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb392628ff42d7e6b3a37c3535344eb0">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_LPTIM1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6df08ba98e00061a10143a0a360127a6">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_OPAMPSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6b3d7ecb9f40920e3f068347bbca0fe">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_PWRSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab536664d67aa5568e7dcf1d6f194617e">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_SPI2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3d09c9ae801ca7257378237ba3d5d5e">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_SPI3SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6d7d2d43835684daf1866c1839d9e4">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68935395c485fba8fdec3afe05ebe8f8">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM3SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2feac27aed3ef1611a9f08bbb9de8e9">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM4SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae1beb33ba793695efab7329ca407db">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM5SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab14c60377bb3df1128ac1d7d7a170b42">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM6SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3086a9f03386135b2968bc74987da140">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM7SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabb461872be64ce72628264ac3f573a9">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_UART4SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee62d95336987392e114ad5784422ba5">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_UART5SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1564491d59f258eca337bcee433677b3">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_USART2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67691a6ace367bfe8e5c7b6423767c1a">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_USART3SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f78847ae83b30c9190a869d1133c69d">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_WWDGSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3efdaf8d838714816da754c9821d9040">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR2_LPTIM2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef2df5f59330d16dd28f9b60a4618b70">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR2_LPUART1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94d483fb35f102a4053655e82a32b528">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR2_SWPMI1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacada31e51e39dd6f1e28071995b96351">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_DFSDM1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95f97a159e8d159cf7b46e76887e4309">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_FWEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga963dc93238f2e25d70b344908494cea0">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SAI1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83e14d9a33829f5038150d52a8654515">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SAI2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29e215543b29de828cef45d4a280dc17">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SDMMC1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2626485fb8cc6836d78ca2d260b004ac">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SPI1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SYSCFGEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM15EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga932f2230a1983d1fdbe80b1980773ada">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM16EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42f53c33bf4b9222ff46ddea57402bf4">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM17EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga978d11590b2379114a036bc62d642e0d">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM8EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace08df04fccb33baccbda0fa4697dc04">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_USART1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_DFSDM1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b12e73ba48eec13072a5448400bbbda">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SAI1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad09c08b8ccdb047c6864b28af9869854">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SAI2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaca24f222815a04c54aae355be3cc750">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SDMMC1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba5edc70a0b5cf7020f8013eb04a781c">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SPI1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SYSCFGRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM15RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad033dd35fed6a86bd2cb338cd6f4d393">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM16RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb2de81b2d9a2d058ee856301979c283">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM17RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4e95a698b3e22ecd11f48fc97d6be">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM8RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab14242f5f656c5860137bd75f2a0515e">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_USART1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_DFSDM1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d82e579bd5a8b322a8d78a43c5c9a71">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SAI1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8070b0fba416b2852dcab80b7c448846">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SAI2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab33ec6ac002f6862324b456a4ab0e697">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SDMMC1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f23108f05808798aea59784187fabd1">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SPI1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9c3a0d28ba25424e20830078024ec02">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SYSCFGSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7582a7d20adbb7ade623b4a32548de02">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM15SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab74c1439a7a7cd0898f2708586af0606">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM16SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70d56a4298409c5a622f07b8b1109eca">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM17SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9403bc76bdeabe82643eaf3ed545dfe4">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a300d39481d05a858e932955e81a22b">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM8SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19bb027e1fee72f6e7edd61d64761a85">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_USART1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a58d50d3832c8888a70cba643b79921">stm32l476xx.h</a></li>
<li>RCC_BDCR_BDRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSCOEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga180e546bb330c924e12a1d225562720d">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSCOSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12720e5ac2ce93d3b16bce539a519299">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSEBYP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSECSSD_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b86cd62114e3d5e7f1f9baa255e1b6d">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSECSSON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cd642ca3ebb0b8f811bce9eaa066ba6">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSEDRV_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSEDRV_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSEDRV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36967244dfcda4039d640f6d9e1e55c6">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSEON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSERDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c">stm32l476xx.h</a></li>
<li>RCC_BDCR_RTCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2">stm32l476xx.h</a></li>
<li>RCC_BDCR_RTCSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">stm32l476xx.h</a></li>
<li>RCC_BDCR_RTCSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">stm32l476xx.h</a></li>
<li>RCC_BDCR_RTCSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e">stm32l476xx.h</a></li>
<li>RCC_CCIPR_ADCSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad10b1e9c342fc4fd2d4b19df7849db2a">stm32l476xx.h</a></li>
<li>RCC_CCIPR_ADCSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec606efbea74aa3425b7f911f51fe6c">stm32l476xx.h</a></li>
<li>RCC_CCIPR_ADCSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae09eca5ca06c9d3f7e105c19446e700c">stm32l476xx.h</a></li>
<li>RCC_CCIPR_CLK48SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69e1d3d07db2806498c00898bd305537">stm32l476xx.h</a></li>
<li>RCC_CCIPR_CLK48SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1af2495dfbb2dda93bc3b8f8a88ea1a">stm32l476xx.h</a></li>
<li>RCC_CCIPR_CLK48SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7c7fd4d359af4b2e7de67b8d3345bd1">stm32l476xx.h</a></li>
<li>RCC_CCIPR_DFSDM1SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga781d45babeab6b898e4f4126eb012356">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C1SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80f25be5114707e38b2e8acc9dbb6da7">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C1SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93e71b9151729a98fa44ac992f06aeda">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C1SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00ba7eb729c4dab340204694c17030e8">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C2SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4de86cec5bfb22251fc71089f81042a4">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C2SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5a9a7eca644074f5340a85bf1ea3645">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C2SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga887e19597291a6e6eee9ac54f5379b86">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C3SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e8aee6feb929026ce03f0e79bfc004">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C3SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78e9d517a1d55788cd4b9272789106c2">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C3SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f96c2a69970f3e336311b7c9d712d3">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPTIM1SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e0ed727cae5d39d8bc65c94a9ce9d8b">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPTIM1SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc1b11ae30a53195d0a67e7236b573b2">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPTIM1SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68ad40708a0463efa8074707594aa855">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPTIM2SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2046ed52b8ab7758a53e6879451cbc0a">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPTIM2SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3036b5eb8ec5ee22477c4c733164dca3">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPTIM2SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5f35429cdd315141b77a741958a38ee">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPUART1SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc899330ac150c5a6c3c491df3cbcd15">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPUART1SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0b151d2b2b4ccac4bc4e7417d462de">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPUART1SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00f7894041a687c5edac21bee3099914">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SAI1SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f5839e9de9112d61cae5e716a4878e7">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SAI1SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadae00534cd8347338399de234e04279d">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SAI1SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e6066127249cbd00ca50c8e35594a24">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SAI2SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93816248fb0bd9998e487e215e8e5437">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SAI2SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48d3dcb3157fec5173aa395a7cdf0c9d">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SAI2SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfd41c04e6724763bfbb1c18f35511c3">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SWPMI1SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga041eb26af1ea49f0946a1c15c2ce6d69">stm32l476xx.h</a></li>
<li>RCC_CCIPR_UART4SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad87980225c5aca52a7747bf14a641614">stm32l476xx.h</a></li>
<li>RCC_CCIPR_UART4SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7aa551ad8d87771101aebda7a8fbb9bf">stm32l476xx.h</a></li>
<li>RCC_CCIPR_UART4SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddf60a5973564291638dc12f8826c170">stm32l476xx.h</a></li>
<li>RCC_CCIPR_UART5SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccb2a3483335b6fb8bf233564372dc55">stm32l476xx.h</a></li>
<li>RCC_CCIPR_UART5SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga080b2b855f0911398ca3232fbd269506">stm32l476xx.h</a></li>
<li>RCC_CCIPR_UART5SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23d3056f0662dbaee0cd93d12294a7dd">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART1SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd3eb41f18788e0a23e69aa381c70c">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART1SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad47cd43189231fab97390f10ca36708e">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART1SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74b4a5560f21d5d32c154f6b6f178047">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART2SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1490e1fbe2652068968465672856e2a">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART2SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac25b3af6ced5f74059e46853bb0394ad">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART2SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f49cf1fc087d6a93311d498bbc4e1f3">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART3SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f40ee5384baedc9f14ee2f1558286a">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART3SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5d10091587b8184d315def88623e9b6">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART3SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3862d0c53657b287e8f576da2ca497bf">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV128&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV256&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV512&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV64&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOSEL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67461a9427595f48765650366e57574b">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67">stm32l476xx.h</a></li>
<li>RCC_CFGR_STOPWUCK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">stm32l476xx.h</a></li>
<li>RCC_CFGR_STOPWUCK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6143e405db23a48628ba159ca1bae0e5">stm32l476xx.h</a></li>
<li>RCC_CFGR_SW&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">stm32l476xx.h</a></li>
<li>RCC_CFGR_SW_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">stm32l476xx.h</a></li>
<li>RCC_CFGR_SW_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">stm32l476xx.h</a></li>
<li>RCC_CFGR_SW_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">stm32l476xx.h</a></li>
<li>RCC_CFGR_SW_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">stm32l476xx.h</a></li>
<li>RCC_CFGR_SW_MSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf76678c7a8f1366e115dbdd95e3568eb">stm32l476xx.h</a></li>
<li>RCC_CFGR_SW_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">stm32l476xx.h</a></li>
<li>RCC_CFGR_SW_PLL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">stm32l476xx.h</a></li>
<li>RCC_CFGR_SW_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">stm32l476xx.h</a></li>
<li>RCC_CFGR_SWS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">stm32l476xx.h</a></li>
<li>RCC_CFGR_SWS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">stm32l476xx.h</a></li>
<li>RCC_CFGR_SWS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">stm32l476xx.h</a></li>
<li>RCC_CFGR_SWS_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">stm32l476xx.h</a></li>
<li>RCC_CFGR_SWS_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">stm32l476xx.h</a></li>
<li>RCC_CFGR_SWS_MSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab22f5fe5aca788772b1596d5155628c5">stm32l476xx.h</a></li>
<li>RCC_CFGR_SWS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">stm32l476xx.h</a></li>
<li>RCC_CFGR_SWS_PLL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">stm32l476xx.h</a></li>
<li>RCC_CICR_CSSC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46bb299823d9474f17fc1a8f8758a7">stm32l476xx.h</a></li>
<li>RCC_CICR_HSERDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b58e826fdabf870a68dc01e88c3845e">stm32l476xx.h</a></li>
<li>RCC_CICR_HSIRDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb3333a9cd24d04041f5f69ac345b428">stm32l476xx.h</a></li>
<li>RCC_CICR_LSECSSC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77e7944506eb4db0f439911ab33b94ea">stm32l476xx.h</a></li>
<li>RCC_CICR_LSERDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3a48f2067bdfc3ed5b8836dfb8579e5">stm32l476xx.h</a></li>
<li>RCC_CICR_LSIRDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46e655cc34feada1a64b60fbefa4541f">stm32l476xx.h</a></li>
<li>RCC_CICR_MSIRDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3cec1d1765dd7c4f6138c219659243c">stm32l476xx.h</a></li>
<li>RCC_CICR_PLLRDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6459b12ab87a5d3598caf8561c15ab57">stm32l476xx.h</a></li>
<li>RCC_CICR_PLLSAI1RDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdc19fda21a71bce19017bc0a7ae6859">stm32l476xx.h</a></li>
<li>RCC_CICR_PLLSAI2RDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2905279fce15c29b9d1bab8d2bcc332d">stm32l476xx.h</a></li>
<li>RCC_CIER_HSERDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7aed0a9126463d4053397a611b2319d8">stm32l476xx.h</a></li>
<li>RCC_CIER_HSIRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec4b0b4830075a4477e1d13848b4be10">stm32l476xx.h</a></li>
<li>RCC_CIER_LSECSSIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5feaa65daf2f2198ab7dd466bb3ba392">stm32l476xx.h</a></li>
<li>RCC_CIER_LSERDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61aee7f1d942d3c9bb884d911ceced34">stm32l476xx.h</a></li>
<li>RCC_CIER_LSIRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3af1012b1cdd87ec22b6aee5276f6531">stm32l476xx.h</a></li>
<li>RCC_CIER_MSIRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5422b66970132da3343462de20f2597d">stm32l476xx.h</a></li>
<li>RCC_CIER_PLLRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68c76cb4e90ea58001ef71ffebb79b0f">stm32l476xx.h</a></li>
<li>RCC_CIER_PLLSAI1RDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaedc259f5fe50af65a69994d636afa2">stm32l476xx.h</a></li>
<li>RCC_CIER_PLLSAI2RDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae27b29f84005a53ec4b951a2ee96e8f0">stm32l476xx.h</a></li>
<li>RCC_CIFR_CSSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga087d5e54bf2efb5e58f9864c1a25499e">stm32l476xx.h</a></li>
<li>RCC_CIFR_HSERDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2722bfd4effde4066caf3f74477ce72">stm32l476xx.h</a></li>
<li>RCC_CIFR_HSIRDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4de214162b81a435d7cd6f6e2684b7c">stm32l476xx.h</a></li>
<li>RCC_CIFR_LSECSSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bcaa72ae38f4b5735a7b4a0d860603e">stm32l476xx.h</a></li>
<li>RCC_CIFR_LSERDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b0e6acf9d011e906dfa1edf50a750a2">stm32l476xx.h</a></li>
<li>RCC_CIFR_LSIRDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f25634eb3a208e97271f65fc86da047">stm32l476xx.h</a></li>
<li>RCC_CIFR_MSIRDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdf1c00d2272bd0bf2cfca73c4972574">stm32l476xx.h</a></li>
<li>RCC_CIFR_PLLRDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa15095a042dbcb07e91de0e3473c07ee">stm32l476xx.h</a></li>
<li>RCC_CIFR_PLLSAI1RDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b6847c9816ac8f86697135e835649a7">stm32l476xx.h</a></li>
<li>RCC_CIFR_PLLSAI2RDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2adcd3544ae2c6dd3695beb8ac604cd">stm32l476xx.h</a></li>
<li>RCC_CR_CSSON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">stm32l476xx.h</a></li>
<li>RCC_CR_CSSON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">stm32l476xx.h</a></li>
<li>RCC_CR_HSEBYP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">stm32l476xx.h</a></li>
<li>RCC_CR_HSEBYP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">stm32l476xx.h</a></li>
<li>RCC_CR_HSEON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">stm32l476xx.h</a></li>
<li>RCC_CR_HSEON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">stm32l476xx.h</a></li>
<li>RCC_CR_HSERDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">stm32l476xx.h</a></li>
<li>RCC_CR_HSERDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">stm32l476xx.h</a></li>
<li>RCC_CR_HSIASFS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f0aba1e728b2409378cda9d59e6a506">stm32l476xx.h</a></li>
<li>RCC_CR_HSIASFS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb0a2c25fa13d836b8758e4ff5ca4a58">stm32l476xx.h</a></li>
<li>RCC_CR_HSIKERON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">stm32l476xx.h</a></li>
<li>RCC_CR_HSIKERON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga082ffaaa797e5be06892b682090c5366">stm32l476xx.h</a></li>
<li>RCC_CR_HSION&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">stm32l476xx.h</a></li>
<li>RCC_CR_HSION_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">stm32l476xx.h</a></li>
<li>RCC_CR_HSIRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">stm32l476xx.h</a></li>
<li>RCC_CR_HSIRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">stm32l476xx.h</a></li>
<li>RCC_CR_MSION&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">stm32l476xx.h</a></li>
<li>RCC_CR_MSION_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6678f6988653901c00f542758b70b29">stm32l476xx.h</a></li>
<li>RCC_CR_MSIPLLEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga284cff3de5ace8d67ac612240c20421f">stm32l476xx.h</a></li>
<li>RCC_CR_MSIPLLEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga392ff3ea1e8503643a51db52e4d02d5d">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07ad83eab3b62a51d110572d0a78c833">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69cfc8a5af1ebbf3da2e6ec542dbbb61">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54b7707236b2d49d9ffd684b87254659">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ec71a5c7973dca2767574eee342838">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc2574c5e3e2a8d0a3ba0c3ba10892a4">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6db35bd687b9dca2cc29cb93c410341b">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ee2a9068c2cd1a9a14ca53055735fd2">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac68bcd3b8886b4215530f85c82e77ddc">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6bd2007f991cdfc3a407f527dd2a67a">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb5abf051c589f319fa511d657d16a39">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b69dd0b3f60cafa016bcd6b5bf30dbf">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a464ebf18ac4aa5851b2683ae027ff8">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeeabf82994437ed9358094e7bd082702">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad65edff6ae9901530fadc85fc4a473bf">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27836f21843376e52e2cbadcf0afa162">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRGSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49933766dd383651a6757d47f76649de">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRGSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9fe651935b1c8d2ef316e2514bf17e">stm32l476xx.h</a></li>
<li>RCC_CR_PLLON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">stm32l476xx.h</a></li>
<li>RCC_CR_PLLON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">stm32l476xx.h</a></li>
<li>RCC_CR_PLLRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">stm32l476xx.h</a></li>
<li>RCC_CR_PLLRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI1ON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06bc2db1b1f4c7ac0cfe6d20cca83dad">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI1ON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga101af5a14657f6efec9c9ef4b863675d">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI1RDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03f945af02fdacbf4f32c4ee9879c608">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI1RDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb21404ea1aace8cf2f827642c6c88a7">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI2ON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cc3af461cbbcf3a3adc706e13413606">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI2ON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa67e5160c86fd064cfda3fa4ca27e099">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI2RDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18f6984411778c7017c3fee82ecbede3">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI2RDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab123e35795c6a8e2dae3cfe8bcd9f66">stm32l476xx.h</a></li>
<li>RCC_CSR_BORRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55345f6a3e5c36cad82d85c3c7c9114c">stm32l476xx.h</a></li>
<li>RCC_CSR_FWRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f66bbf66df7118a41b3835ce9904fed">stm32l476xx.h</a></li>
<li>RCC_CSR_IWDGRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">stm32l476xx.h</a></li>
<li>RCC_CSR_LPWRRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">stm32l476xx.h</a></li>
<li>RCC_CSR_LSION_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">stm32l476xx.h</a></li>
<li>RCC_CSR_LSIRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">stm32l476xx.h</a></li>
<li>RCC_CSR_MSISRANGE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3baa8c9e82bc503b452df7424d2bec4">stm32l476xx.h</a></li>
<li>RCC_CSR_MSISRANGE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd964f489128d72f66b67a078e2aaf1b">stm32l476xx.h</a></li>
<li>RCC_CSR_MSISRANGE_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fce251b7da2b91fdfaff7c7c6675463">stm32l476xx.h</a></li>
<li>RCC_CSR_MSISRANGE_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0aee679ac0c83d13430dc45d3b9dd78">stm32l476xx.h</a></li>
<li>RCC_CSR_MSISRANGE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga028a2e519dd51f81f858ebd2e82c6cff">stm32l476xx.h</a></li>
<li>RCC_CSR_OBLRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d">stm32l476xx.h</a></li>
<li>RCC_CSR_PINRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">stm32l476xx.h</a></li>
<li>RCC_CSR_RMVF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">stm32l476xx.h</a></li>
<li>RCC_CSR_SFTRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">stm32l476xx.h</a></li>
<li>RCC_CSR_WWDGRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6688742a2bc2e5ea2b702ce3e8ba2141">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d4a13a545aa927c0798a8c9d2e19b9c">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93a51d24a0526539fc1b887e495448ff">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c33c0fd16ffda9c72e5bfcf9fd664a2">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa093104b6fe728a9316d2a91f9d093d2">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadeb5ecf162fa836674dc702b33fd1dfc">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab20b19d7f5baccc4a317b4f7c19d9f62">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga638580a837912f0c0cd133f8131c26f6">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga373a4eb46907791e6cd67dc3414fd0ef">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSITRIM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSITRIM_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga796dd9b257a665ff659f3fd40ad0eb2c">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSITRIM_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fdf632fe37d9899d684fc1a80073102">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSITRIM_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc6417d0cbbbb5895833fdf228bf7a9">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSITRIM_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga545703865fb4ca029ffc560de246032d">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSITRIM_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac34fb8669719bb81fd869780c725f61a">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSITRIM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1b117a700548e3dfb84e8e215e68aa">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae18406d77831ffad4799394913ca472c">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20a8154d0851502948a49b5dad52f2f5">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b1b03017f6219427fa6d413164db39">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa62020fa9147b25d7a766e0693fc0697">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa33ad9a30aac3f21971d532a07c36108">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa2fffb6a7fe8681787aefced2acc4bd">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4342bf359d6dcbdf2e3c63c93e649b41">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a8decf30b08e569aef2bc9f41ed9">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6eeb0f1c3a3c01835563e39ef2eb5dd">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefe30dc896a8551c02e495dddf4a2850">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga815d38932ab8c6f6447e2a880b816660">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58e247a57d9e1a34a88602a394523f4b">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad833ca39281f192201d5c3de65a07cf5">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5dbb8512fadb819d9eef32f35c4bc3ef">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafebdfdd0c20ca65889dc858154a0fde8">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66732208e1c5a51bb87bb6ba0fa53656">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f222eb01b0d5100aa7fa17438dbdc8c">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae87db511c33efd93a257745239d72266">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99927d7a2bb5557d32eff562de6624fa">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdd6049e7fb74d1fb11b66274ba68b60">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLM_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLM_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLM_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04d893187396788d18a3eb1cc7028686">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLN_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade84dfb497ed82c0cbbc40049ef3da2c">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLN_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad54b80f8edb3a1f34d390382580edaf3">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLN_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c165a47d134f31f9dff12d1e6f709f3">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLN_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b19e3e1f2dbe4c2327ebee7e9647365">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLN_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb4707942496f45d3cf85acfdeb37475">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLN_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefb9ac3678faab95ddc7d42b2316b8ab">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLN_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddfba8f0f4b9b772986a0d214dcced39">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc41ec903faa2ebee1356f88451a70be">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga944643170311f50335c87c581ee11eca">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLPEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d796f7b71c3f1b372cc47b51657cef5">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLQ_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLQ_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLQ_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61e97c300a1e833572204b270398158f">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLQEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8da6f0ef1b6c71ca3b961d4182ca3bf">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLR_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga027e178a5cc3e86c8f1994b1a182781e">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLR_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e60c52e5aab5a5edbccac0f55283c7f">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf714d3c7a4109d65005b727a8e1d359">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLREN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17486e6d7892417919d5fa25599c7fb7">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLSRC_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLSRC_HSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga858f2c21bc43e423136f370f6c410909">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLSRC_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf688c4f038f29247cc0280dbdda24a7">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLSRC_HSI_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e0cf8b92e20fe74cc2371ebb8477e04">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLSRC_MSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9ff55348d0249c2f23e7946d9174ac">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLSRC_MSI_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada8979fbee0f58954e5d2eecb4fc12ed">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLSRC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30516f483e85323f76dab980af3be393">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1N_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6f874abd91457f0da6e862d6ee22dd8">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1N_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17814d573a76fe7b00542a3e1c981fd7">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1N_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1d473f28806c3d988f102c77a36c137">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1N_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0ff7d9c812923f839bbb220059bc574">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1N_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaded7c036724ee42bae6b036abe0d8022">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1N_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdc693bba94ff75e2f9ea17805e47a91">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1N_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac93efbf1390f9786dbce586e22fa870b">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1N_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42710e250306a60fd0cfa3e90d90b4ed">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1P_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cfa254ac1d7d97273531d97315cf4bf">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1PEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga145075f25795aa67e4b559333cf45339">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1Q_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabebf2bd775eff514f899e35b5ccddced">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1Q_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93406fa0a3dc5994226965854339ab22">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1Q_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79ccea35dea1b8aaac2e7be8b08c84c0">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1QEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66b62119fdb9b816a59d451b67ffcbaa">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1R_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85f6a3a87f1927b9de65ec6fb36c62a6">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1R_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga036bb02f0be13bbb62a0f0c3b5ad3c0b">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2739a16de1644af31037da2e0f022f6b">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1REN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad04bcf3766f3ec1e0c294824d6197ec5">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2N_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18668eb7e28ecbba27a310968b512283">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2N_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf643a4db2c58201d5fe2ec538f95bfe">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2N_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5dda24c5ef2557602b0fee52759eef9">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2N_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d032f8c569338526d0c45a16bd12253">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2N_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab5dcf293a2d50c8f19759b5b958ed01">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2N_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8df5ff58559db6f1374c914e8144fce7">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2N_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63e684881b1bbd411c251e12e65998ae">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2N_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf49201a20a94309576e0755e0b5b32a0">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2P_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70ca4acb9b993774d6ab394541e2d3fb">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2PEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5203e5bdfa2e42fa58a6c67fbd47683">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2R_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86c469077b6f86038b59960aef9415ca">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2R_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63b7de046093ef1f00dd68782c6c73e6">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab481c0ac9dbae4f5f6e5290aab691cb9">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2REN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8979a7b60ce82f1a934e9937fc674935">stm32l476xx.h</a></li>
<li>RNG_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c">stm32l476xx.h</a></li>
<li>RNG_CR_IE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8253017bd1f0d7652f107266ffb0297b">stm32l476xx.h</a></li>
<li>RNG_CR_RNGEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeee66d4dd5c33fa16a98b001dd63bd73">stm32l476xx.h</a></li>
<li>RNG_SR_CECS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga699d24eb133814c5be46fe6e588cc093">stm32l476xx.h</a></li>
<li>RNG_SR_CEIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3efcca0c0381982a8044d09aaa6b6df9">stm32l476xx.h</a></li>
<li>RNG_SR_DRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd19bcfa8894faf2ac5f57d287f00a8b">stm32l476xx.h</a></li>
<li>RNG_SR_SECS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a312837097b7b3c2528e17a2cfc5f7d">stm32l476xx.h</a></li>
<li>RNG_SR_SEIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d78e80e064c7746b98ed89304aab367">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MSK1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MSK2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MSK3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MSK4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_PM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_ST_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_ST_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_ST_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_ST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_SU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_SU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_SU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_SU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_SU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_WDSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">stm32l476xx.h</a></li>
<li>RTC_ALRMASSR_MASKSS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b">stm32l476xx.h</a></li>
<li>RTC_ALRMASSR_MASKSS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57">stm32l476xx.h</a></li>
<li>RTC_ALRMASSR_MASKSS_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870">stm32l476xx.h</a></li>
<li>RTC_ALRMASSR_MASKSS_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0">stm32l476xx.h</a></li>
<li>RTC_ALRMASSR_MASKSS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">stm32l476xx.h</a></li>
<li>RTC_ALRMASSR_SS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MSK1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MSK2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MSK3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MSK4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_PM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_ST_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_ST_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_ST_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_ST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_SU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_SU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_SU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_SU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_SU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_WDSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0">stm32l476xx.h</a></li>
<li>RTC_ALRMBSSR_MASKSS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f">stm32l476xx.h</a></li>
<li>RTC_ALRMBSSR_MASKSS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df">stm32l476xx.h</a></li>
<li>RTC_ALRMBSSR_MASKSS_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc">stm32l476xx.h</a></li>
<li>RTC_ALRMBSSR_MASKSS_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b">stm32l476xx.h</a></li>
<li>RTC_ALRMBSSR_MASKSS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f">stm32l476xx.h</a></li>
<li>RTC_ALRMBSSR_SS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe">stm32l476xx.h</a></li>
<li>RTC_BKP0R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b">stm32l476xx.h</a></li>
<li>RTC_BKP10R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga425836775a344f3d199760028c01b22f">stm32l476xx.h</a></li>
<li>RTC_BKP11R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga803ec730ae4020d5b80df83b21990b31">stm32l476xx.h</a></li>
<li>RTC_BKP12R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaed050277146eb1c2fa2a8e8eb778888">stm32l476xx.h</a></li>
<li>RTC_BKP13R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1c04da88aaae10d0bcf45816608b8e">stm32l476xx.h</a></li>
<li>RTC_BKP14R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaceeefc705b2bd138b6ec84bd606dbe86">stm32l476xx.h</a></li>
<li>RTC_BKP15R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae55844e319f165ba23ba0b2d5a9ff2ee">stm32l476xx.h</a></li>
<li>RTC_BKP16R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad53cd82e4d08160a2169cf0d6122ba7a">stm32l476xx.h</a></li>
<li>RTC_BKP17R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb00d71ec7bae68636740347f971bb05">stm32l476xx.h</a></li>
<li>RTC_BKP18R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad06553479e94b2bbd23fde19bbcf0667">stm32l476xx.h</a></li>
<li>RTC_BKP19R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd25b421b61fc893df921c7ea4d58f1">stm32l476xx.h</a></li>
<li>RTC_BKP1R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686">stm32l476xx.h</a></li>
<li>RTC_BKP20R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8b5f19073a66dcee2eaca0c90923b50">stm32l476xx.h</a></li>
<li>RTC_BKP21R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeecfa2f5cd0f514b1398e458bb5fc886">stm32l476xx.h</a></li>
<li>RTC_BKP22R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7c7c67e5da8197c53cdafa2ff254160">stm32l476xx.h</a></li>
<li>RTC_BKP23R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf14790c23a043d02c4634985264dfd2f">stm32l476xx.h</a></li>
<li>RTC_BKP24R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2dd76626ef5b916473f3d74b2000c5e">stm32l476xx.h</a></li>
<li>RTC_BKP25R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98a0c53403a0c62c71fec1de162c4c9a">stm32l476xx.h</a></li>
<li>RTC_BKP26R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga859f3b1aa74472f46601499d01f9dcd7">stm32l476xx.h</a></li>
<li>RTC_BKP27R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada28f0d813aa2126009ecb2cb2a609b9">stm32l476xx.h</a></li>
<li>RTC_BKP28R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga333796bde935736450d94b4127801eab">stm32l476xx.h</a></li>
<li>RTC_BKP29R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ab1e15c7f06179a39265ce4ee573c4b">stm32l476xx.h</a></li>
<li>RTC_BKP2R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1">stm32l476xx.h</a></li>
<li>RTC_BKP30R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7968c29d465d088120c8307a66f19e31">stm32l476xx.h</a></li>
<li>RTC_BKP31R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga720a52ec33ec62ce994f2f31d6a91b70">stm32l476xx.h</a></li>
<li>RTC_BKP3R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf">stm32l476xx.h</a></li>
<li>RTC_BKP4R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab">stm32l476xx.h</a></li>
<li>RTC_BKP5R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2335682b85414d8d53d4fffdfc3bf190">stm32l476xx.h</a></li>
<li>RTC_BKP6R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cca326be267e10381f4d4f9d5951c32">stm32l476xx.h</a></li>
<li>RTC_BKP7R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ad5bf67535cba7d3de78d72ae79d79">stm32l476xx.h</a></li>
<li>RTC_BKP8R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61ae366e9c0ad90225479d0d6d4e1544">stm32l476xx.h</a></li>
<li>RTC_BKP9R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf039d5e2bf31dc293bd3b84a186bd8c8">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">stm32l476xx.h</a></li>
<li>RTC_CALR_CALP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">stm32l476xx.h</a></li>
<li>RTC_CALR_CALW16_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">stm32l476xx.h</a></li>
<li>RTC_CALR_CALW8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">stm32l476xx.h</a></li>
<li>RTC_CR_ADD1H_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417">stm32l476xx.h</a></li>
<li>RTC_CR_ALRAE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">stm32l476xx.h</a></li>
<li>RTC_CR_ALRAIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e">stm32l476xx.h</a></li>
<li>RTC_CR_ALRBE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a">stm32l476xx.h</a></li>
<li>RTC_CR_ALRBIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260">stm32l476xx.h</a></li>
<li>RTC_CR_BKP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">stm32l476xx.h</a></li>
<li>RTC_CR_BYPSHAD_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">stm32l476xx.h</a></li>
<li>RTC_CR_COE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b">stm32l476xx.h</a></li>
<li>RTC_CR_COSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc">stm32l476xx.h</a></li>
<li>RTC_CR_FMT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">stm32l476xx.h</a></li>
<li>RTC_CR_ITSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae780c849bc9af9fb23d805fa41d6ec4f">stm32l476xx.h</a></li>
<li>RTC_CR_OSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a">stm32l476xx.h</a></li>
<li>RTC_CR_OSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c">stm32l476xx.h</a></li>
<li>RTC_CR_OSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f">stm32l476xx.h</a></li>
<li>RTC_CR_POL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4">stm32l476xx.h</a></li>
<li>RTC_CR_REFCKON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">stm32l476xx.h</a></li>
<li>RTC_CR_SUB1H_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880">stm32l476xx.h</a></li>
<li>RTC_CR_TSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc">stm32l476xx.h</a></li>
<li>RTC_CR_TSEDGE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">stm32l476xx.h</a></li>
<li>RTC_CR_TSIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31">stm32l476xx.h</a></li>
<li>RTC_CR_WUCKSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79">stm32l476xx.h</a></li>
<li>RTC_CR_WUCKSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215">stm32l476xx.h</a></li>
<li>RTC_CR_WUCKSEL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923">stm32l476xx.h</a></li>
<li>RTC_CR_WUCKSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a">stm32l476xx.h</a></li>
<li>RTC_CR_WUTE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a">stm32l476xx.h</a></li>
<li>RTC_CR_WUTIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b">stm32l476xx.h</a></li>
<li>RTC_DR_DT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6">stm32l476xx.h</a></li>
<li>RTC_DR_DT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d">stm32l476xx.h</a></li>
<li>RTC_DR_DT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09">stm32l476xx.h</a></li>
<li>RTC_DR_DU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f">stm32l476xx.h</a></li>
<li>RTC_DR_DU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4">stm32l476xx.h</a></li>
<li>RTC_DR_DU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b">stm32l476xx.h</a></li>
<li>RTC_DR_DU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66">stm32l476xx.h</a></li>
<li>RTC_DR_DU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158">stm32l476xx.h</a></li>
<li>RTC_DR_MT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483">stm32l476xx.h</a></li>
<li>RTC_DR_MU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0">stm32l476xx.h</a></li>
<li>RTC_DR_MU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1">stm32l476xx.h</a></li>
<li>RTC_DR_MU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe">stm32l476xx.h</a></li>
<li>RTC_DR_MU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1">stm32l476xx.h</a></li>
<li>RTC_DR_MU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb">stm32l476xx.h</a></li>
<li>RTC_DR_WDU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61">stm32l476xx.h</a></li>
<li>RTC_DR_WDU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e">stm32l476xx.h</a></li>
<li>RTC_DR_WDU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6">stm32l476xx.h</a></li>
<li>RTC_DR_WDU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">stm32l476xx.h</a></li>
<li>RTC_DR_YT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937">stm32l476xx.h</a></li>
<li>RTC_DR_YT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9">stm32l476xx.h</a></li>
<li>RTC_DR_YT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435">stm32l476xx.h</a></li>
<li>RTC_DR_YT_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555">stm32l476xx.h</a></li>
<li>RTC_DR_YT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759">stm32l476xx.h</a></li>
<li>RTC_DR_YU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f">stm32l476xx.h</a></li>
<li>RTC_DR_YU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249">stm32l476xx.h</a></li>
<li>RTC_DR_YU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601">stm32l476xx.h</a></li>
<li>RTC_DR_YU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc">stm32l476xx.h</a></li>
<li>RTC_DR_YU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb">stm32l476xx.h</a></li>
<li>RTC_ISR_ALRAF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e">stm32l476xx.h</a></li>
<li>RTC_ISR_ALRAWF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d">stm32l476xx.h</a></li>
<li>RTC_ISR_ALRBF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87">stm32l476xx.h</a></li>
<li>RTC_ISR_ALRBWF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b">stm32l476xx.h</a></li>
<li>RTC_ISR_INIT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74">stm32l476xx.h</a></li>
<li>RTC_ISR_INITF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1">stm32l476xx.h</a></li>
<li>RTC_ISR_INITS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4">stm32l476xx.h</a></li>
<li>RTC_ISR_ITSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada1d8251602e94c317d362ba3e7dee08">stm32l476xx.h</a></li>
<li>RTC_ISR_RECALPF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea">stm32l476xx.h</a></li>
<li>RTC_ISR_RSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32">stm32l476xx.h</a></li>
<li>RTC_ISR_SHPF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d">stm32l476xx.h</a></li>
<li>RTC_ISR_TAMP1F_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d">stm32l476xx.h</a></li>
<li>RTC_ISR_TAMP2F_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914">stm32l476xx.h</a></li>
<li>RTC_ISR_TAMP3F_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4af8934cc02fa8dd3e931bfce66c9a2a">stm32l476xx.h</a></li>
<li>RTC_ISR_TSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f">stm32l476xx.h</a></li>
<li>RTC_ISR_TSOVF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e">stm32l476xx.h</a></li>
<li>RTC_ISR_WUTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372">stm32l476xx.h</a></li>
<li>RTC_ISR_WUTWF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2">stm32l476xx.h</a></li>
<li>RTC_OR_ALARMOUTTYPE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2b2b81aa8e0fcbce6d8d199e31d7724">stm32l476xx.h</a></li>
<li>RTC_OR_OUT_RMP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1e7883e788f17a0fb71f53c65ecc66b">stm32l476xx.h</a></li>
<li>RTC_PRER_PREDIV_A_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">stm32l476xx.h</a></li>
<li>RTC_PRER_PREDIV_S_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">stm32l476xx.h</a></li>
<li>RTC_SHIFTR_ADD1S_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">stm32l476xx.h</a></li>
<li>RTC_SHIFTR_SUBFS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">stm32l476xx.h</a></li>
<li>RTC_SSR_SS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1E_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98e37d74a7531f6a4ee2184f6fc71e45">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1IE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6408b00ac101c2ab28d69cbc7e24cef">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1MF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga392ddda0bb239c1cdc09098d2c3e7c85">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1NOERASE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8c661b45c53ad9a79a9ceb3417b411">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1TRG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1045f3fcfcf33653b8e849630b3d8246">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2E_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55380f23454d9ca6a1c583e87831d86f">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2IE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74d200b5a4d223f5f883e82972d6a954">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2MF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf46e42e3f2105ebbd437767143307e59">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2NOERASE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4cd62373ee6c45984fb0a10f46038a9">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2TRG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26c76825aa7e07daf3adabfeb954a2b1">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3E_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42b414d0129aa9330890b5b9c9629c4b">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3IE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11a71fe7662f4501cd5dcd1e09816850">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3MF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04fc9861710ade347f6319dd2e0557fa">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3NOERASE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b5e3123c535b8419033b6de0e55c1e">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3TRG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac32920dc4eeebf6f7bb6b22bc6e1cbb7">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPFLT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga883ca16d0d05d580b8dc6c82ed1d7305">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPFLT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1abede0bb2ad9d291aad5969994b603a">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPFLT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8f1e38b01a7e076ae5cdb2c3f76cf75">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPFREQ_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd672b571bc4d8c189b1fa7b664d5c74">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPFREQ_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga907933e9d7271be72a1b592b33e14ca2">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPFREQ_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26dc177350926d6a57c613606f3ff0e9">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPFREQ_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga091ed26cee7a39a2e233e6f0f2365d9a">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bce01844bee9283177678304dd07d5a">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPPRCH_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9871e15634e7eb50948fda4de85894fd">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPPRCH_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8806827095c8ed730640a2f63600a357">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPPRCH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8ddaea72771ecfc43a3e229ee8074de">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPPUDIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga387baf51c02f993befac41120b14f953">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPTS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a23829006d1a9f0ba904bee377c5fc4">stm32l476xx.h</a></li>
<li>RTC_TR_HT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866">stm32l476xx.h</a></li>
<li>RTC_TR_HT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121">stm32l476xx.h</a></li>
<li>RTC_TR_HT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94">stm32l476xx.h</a></li>
<li>RTC_TR_HU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be">stm32l476xx.h</a></li>
<li>RTC_TR_HU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63">stm32l476xx.h</a></li>
<li>RTC_TR_HU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d">stm32l476xx.h</a></li>
<li>RTC_TR_HU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca">stm32l476xx.h</a></li>
<li>RTC_TR_HU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63">stm32l476xx.h</a></li>
<li>RTC_TR_MNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc">stm32l476xx.h</a></li>
<li>RTC_TR_MNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7">stm32l476xx.h</a></li>
<li>RTC_TR_MNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a">stm32l476xx.h</a></li>
<li>RTC_TR_MNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f">stm32l476xx.h</a></li>
<li>RTC_TR_MNU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b">stm32l476xx.h</a></li>
<li>RTC_TR_MNU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc">stm32l476xx.h</a></li>
<li>RTC_TR_MNU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126">stm32l476xx.h</a></li>
<li>RTC_TR_MNU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5">stm32l476xx.h</a></li>
<li>RTC_TR_MNU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd">stm32l476xx.h</a></li>
<li>RTC_TR_PM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679">stm32l476xx.h</a></li>
<li>RTC_TR_ST_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0">stm32l476xx.h</a></li>
<li>RTC_TR_ST_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9">stm32l476xx.h</a></li>
<li>RTC_TR_ST_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b">stm32l476xx.h</a></li>
<li>RTC_TR_ST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419">stm32l476xx.h</a></li>
<li>RTC_TR_SU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3">stm32l476xx.h</a></li>
<li>RTC_TR_SU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500">stm32l476xx.h</a></li>
<li>RTC_TR_SU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2">stm32l476xx.h</a></li>
<li>RTC_TR_SU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3">stm32l476xx.h</a></li>
<li>RTC_TR_SU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5">stm32l476xx.h</a></li>
<li>RTC_TSDR_DT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533">stm32l476xx.h</a></li>
<li>RTC_TSDR_DT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f">stm32l476xx.h</a></li>
<li>RTC_TSDR_DT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">stm32l476xx.h</a></li>
<li>RTC_TSDR_DU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad">stm32l476xx.h</a></li>
<li>RTC_TSDR_DU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce">stm32l476xx.h</a></li>
<li>RTC_TSDR_DU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059">stm32l476xx.h</a></li>
<li>RTC_TSDR_DU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8">stm32l476xx.h</a></li>
<li>RTC_TSDR_DU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">stm32l476xx.h</a></li>
<li>RTC_TSDR_MT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">stm32l476xx.h</a></li>
<li>RTC_TSDR_MU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35">stm32l476xx.h</a></li>
<li>RTC_TSDR_MU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692">stm32l476xx.h</a></li>
<li>RTC_TSDR_MU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5">stm32l476xx.h</a></li>
<li>RTC_TSDR_MU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827">stm32l476xx.h</a></li>
<li>RTC_TSDR_MU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">stm32l476xx.h</a></li>
<li>RTC_TSDR_WDU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1">stm32l476xx.h</a></li>
<li>RTC_TSDR_WDU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91">stm32l476xx.h</a></li>
<li>RTC_TSDR_WDU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852">stm32l476xx.h</a></li>
<li>RTC_TSDR_WDU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">stm32l476xx.h</a></li>
<li>RTC_TSSSR_SS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">stm32l476xx.h</a></li>
<li>RTC_TSTR_HT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325">stm32l476xx.h</a></li>
<li>RTC_TSTR_HT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf">stm32l476xx.h</a></li>
<li>RTC_TSTR_HT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">stm32l476xx.h</a></li>
<li>RTC_TSTR_HU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d">stm32l476xx.h</a></li>
<li>RTC_TSTR_HU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7">stm32l476xx.h</a></li>
<li>RTC_TSTR_HU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3">stm32l476xx.h</a></li>
<li>RTC_TSTR_HU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7">stm32l476xx.h</a></li>
<li>RTC_TSTR_HU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">stm32l476xx.h</a></li>
<li>RTC_TSTR_PM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">stm32l476xx.h</a></li>
<li>RTC_TSTR_ST_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32">stm32l476xx.h</a></li>
<li>RTC_TSTR_ST_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a">stm32l476xx.h</a></li>
<li>RTC_TSTR_ST_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13">stm32l476xx.h</a></li>
<li>RTC_TSTR_ST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">stm32l476xx.h</a></li>
<li>RTC_TSTR_SU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e">stm32l476xx.h</a></li>
<li>RTC_TSTR_SU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4">stm32l476xx.h</a></li>
<li>RTC_TSTR_SU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587">stm32l476xx.h</a></li>
<li>RTC_TSTR_SU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb">stm32l476xx.h</a></li>
<li>RTC_TSTR_SU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">stm32l476xx.h</a></li>
<li>RTC_WPR_KEY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">stm32l476xx.h</a></li>
<li>RTC_WUTR_WUT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0">stm32l476xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
