

================================================================
== Vitis HLS Report for 'float_safe_softmax3_Pipeline_exp_and_bucket'
================================================================
* Date:           Mon Oct 20 22:47:05 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.380 us|  0.380 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- exp_and_bucket  |       36|       36|        14|          1|          1|    24|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      89|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   288|   17632|   35808|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|    2154|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   288|   19786|   35965|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    23|       8|      30|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fexp_32ns_32ns_32_8_full_dsp_1_U117  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U118  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U119  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U120  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U121  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U122  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U123  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U124  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U125  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U126  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U127  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U128  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U129  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U130  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U131  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U132  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U133  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U134  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U135  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U136  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U137  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U138  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U139  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U140  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U141  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U142  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U143  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U144  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U145  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U146  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U147  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U148  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U85   |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U86   |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U87   |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U88   |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U89   |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U90   |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U91   |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U92   |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U93   |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U94   |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U95   |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U96   |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U97   |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U98   |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U99   |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U100  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U101  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U102  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U103  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U104  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U105  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U106  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U107  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U108  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U109  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U110  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U111  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U112  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U113  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U114  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U115  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U116  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0| 288|17632|35808|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1167_fu_1412_p2    |         +|   0|  0|  17|          10|           6|
    |add_ln1177_1_fu_1386_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln1177_fu_1340_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln1179_fu_1426_p2    |         +|   0|  0|  15|           8|           8|
    |icmp_ln1167_fu_1320_p2   |      icmp|   0|  0|  11|          10|          10|
    |or_ln1177_fu_1376_p2     |        or|   0|  0|   6|           6|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  89|          59|          51|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   10|         20|
    |idx_fu_154               |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |idx_fu_154                         |  10|   0|   10|          0|
    |lshr_ln2_reg_1524                  |   5|   0|    5|          0|
    |x_0_load_2_reg_1764                |  32|   0|   32|          0|
    |x_0_load_reg_1684                  |  32|   0|   32|          0|
    |x_10_load_2_reg_1814               |  32|   0|   32|          0|
    |x_10_load_reg_1734                 |  32|   0|   32|          0|
    |x_11_load_2_reg_1819               |  32|   0|   32|          0|
    |x_11_load_reg_1739                 |  32|   0|   32|          0|
    |x_12_load_2_reg_1824               |  32|   0|   32|          0|
    |x_12_load_reg_1744                 |  32|   0|   32|          0|
    |x_13_load_2_reg_1829               |  32|   0|   32|          0|
    |x_13_load_reg_1749                 |  32|   0|   32|          0|
    |x_14_load_2_reg_1834               |  32|   0|   32|          0|
    |x_14_load_reg_1754                 |  32|   0|   32|          0|
    |x_15_load_2_reg_1839               |  32|   0|   32|          0|
    |x_15_load_reg_1759                 |  32|   0|   32|          0|
    |x_1_load_2_reg_1769                |  32|   0|   32|          0|
    |x_1_load_reg_1689                  |  32|   0|   32|          0|
    |x_2_load_2_reg_1774                |  32|   0|   32|          0|
    |x_2_load_reg_1694                  |  32|   0|   32|          0|
    |x_3_load_2_reg_1779                |  32|   0|   32|          0|
    |x_3_load_reg_1699                  |  32|   0|   32|          0|
    |x_4_load_2_reg_1784                |  32|   0|   32|          0|
    |x_4_load_reg_1704                  |  32|   0|   32|          0|
    |x_5_load_2_reg_1789                |  32|   0|   32|          0|
    |x_5_load_reg_1709                  |  32|   0|   32|          0|
    |x_6_load_2_reg_1794                |  32|   0|   32|          0|
    |x_6_load_reg_1714                  |  32|   0|   32|          0|
    |x_7_load_2_reg_1799                |  32|   0|   32|          0|
    |x_7_load_reg_1719                  |  32|   0|   32|          0|
    |x_8_load_2_reg_1804                |  32|   0|   32|          0|
    |x_8_load_reg_1724                  |  32|   0|   32|          0|
    |x_9_load_2_reg_1809                |  32|   0|   32|          0|
    |x_9_load_reg_1729                  |  32|   0|   32|          0|
    |x_assign_10_reg_1899               |  32|   0|   32|          0|
    |x_assign_11_reg_1904               |  32|   0|   32|          0|
    |x_assign_12_reg_1909               |  32|   0|   32|          0|
    |x_assign_13_reg_1914               |  32|   0|   32|          0|
    |x_assign_14_reg_1919               |  32|   0|   32|          0|
    |x_assign_15_reg_1924               |  32|   0|   32|          0|
    |x_assign_16_reg_1929               |  32|   0|   32|          0|
    |x_assign_17_reg_1934               |  32|   0|   32|          0|
    |x_assign_18_reg_1939               |  32|   0|   32|          0|
    |x_assign_19_reg_1944               |  32|   0|   32|          0|
    |x_assign_1_reg_1849                |  32|   0|   32|          0|
    |x_assign_20_reg_1949               |  32|   0|   32|          0|
    |x_assign_21_reg_1954               |  32|   0|   32|          0|
    |x_assign_22_reg_1959               |  32|   0|   32|          0|
    |x_assign_23_reg_1964               |  32|   0|   32|          0|
    |x_assign_24_reg_1969               |  32|   0|   32|          0|
    |x_assign_25_reg_1974               |  32|   0|   32|          0|
    |x_assign_26_reg_1979               |  32|   0|   32|          0|
    |x_assign_27_reg_1984               |  32|   0|   32|          0|
    |x_assign_28_reg_1989               |  32|   0|   32|          0|
    |x_assign_29_reg_1994               |  32|   0|   32|          0|
    |x_assign_2_reg_1854                |  32|   0|   32|          0|
    |x_assign_30_reg_1999               |  32|   0|   32|          0|
    |x_assign_3_reg_1859                |  32|   0|   32|          0|
    |x_assign_4_reg_1864                |  32|   0|   32|          0|
    |x_assign_5_reg_1869                |  32|   0|   32|          0|
    |x_assign_6_reg_1874                |  32|   0|   32|          0|
    |x_assign_7_reg_1879                |  32|   0|   32|          0|
    |x_assign_8_reg_1884                |  32|   0|   32|          0|
    |x_assign_9_reg_1889                |  32|   0|   32|          0|
    |x_assign_reg_1844                  |  32|   0|   32|          0|
    |x_assign_s_reg_1894                |  32|   0|   32|          0|
    |lshr_ln2_reg_1524                  |  64|  32|    5|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |2154|  32| 2095|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  float_safe_softmax3_Pipeline_exp_and_bucket|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  float_safe_softmax3_Pipeline_exp_and_bucket|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  float_safe_softmax3_Pipeline_exp_and_bucket|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  float_safe_softmax3_Pipeline_exp_and_bucket|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  float_safe_softmax3_Pipeline_exp_and_bucket|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  float_safe_softmax3_Pipeline_exp_and_bucket|  return value|
|exp_x_31_address0  |  out|    8|   ap_memory|                                     exp_x_31|         array|
|exp_x_31_ce0       |  out|    1|   ap_memory|                                     exp_x_31|         array|
|exp_x_31_we0       |  out|    1|   ap_memory|                                     exp_x_31|         array|
|exp_x_31_d0        |  out|   32|   ap_memory|                                     exp_x_31|         array|
|exp_x_30_address0  |  out|    8|   ap_memory|                                     exp_x_30|         array|
|exp_x_30_ce0       |  out|    1|   ap_memory|                                     exp_x_30|         array|
|exp_x_30_we0       |  out|    1|   ap_memory|                                     exp_x_30|         array|
|exp_x_30_d0        |  out|   32|   ap_memory|                                     exp_x_30|         array|
|exp_x_29_address0  |  out|    8|   ap_memory|                                     exp_x_29|         array|
|exp_x_29_ce0       |  out|    1|   ap_memory|                                     exp_x_29|         array|
|exp_x_29_we0       |  out|    1|   ap_memory|                                     exp_x_29|         array|
|exp_x_29_d0        |  out|   32|   ap_memory|                                     exp_x_29|         array|
|exp_x_28_address0  |  out|    8|   ap_memory|                                     exp_x_28|         array|
|exp_x_28_ce0       |  out|    1|   ap_memory|                                     exp_x_28|         array|
|exp_x_28_we0       |  out|    1|   ap_memory|                                     exp_x_28|         array|
|exp_x_28_d0        |  out|   32|   ap_memory|                                     exp_x_28|         array|
|exp_x_27_address0  |  out|    8|   ap_memory|                                     exp_x_27|         array|
|exp_x_27_ce0       |  out|    1|   ap_memory|                                     exp_x_27|         array|
|exp_x_27_we0       |  out|    1|   ap_memory|                                     exp_x_27|         array|
|exp_x_27_d0        |  out|   32|   ap_memory|                                     exp_x_27|         array|
|exp_x_26_address0  |  out|    8|   ap_memory|                                     exp_x_26|         array|
|exp_x_26_ce0       |  out|    1|   ap_memory|                                     exp_x_26|         array|
|exp_x_26_we0       |  out|    1|   ap_memory|                                     exp_x_26|         array|
|exp_x_26_d0        |  out|   32|   ap_memory|                                     exp_x_26|         array|
|exp_x_25_address0  |  out|    8|   ap_memory|                                     exp_x_25|         array|
|exp_x_25_ce0       |  out|    1|   ap_memory|                                     exp_x_25|         array|
|exp_x_25_we0       |  out|    1|   ap_memory|                                     exp_x_25|         array|
|exp_x_25_d0        |  out|   32|   ap_memory|                                     exp_x_25|         array|
|exp_x_24_address0  |  out|    8|   ap_memory|                                     exp_x_24|         array|
|exp_x_24_ce0       |  out|    1|   ap_memory|                                     exp_x_24|         array|
|exp_x_24_we0       |  out|    1|   ap_memory|                                     exp_x_24|         array|
|exp_x_24_d0        |  out|   32|   ap_memory|                                     exp_x_24|         array|
|exp_x_23_address0  |  out|    8|   ap_memory|                                     exp_x_23|         array|
|exp_x_23_ce0       |  out|    1|   ap_memory|                                     exp_x_23|         array|
|exp_x_23_we0       |  out|    1|   ap_memory|                                     exp_x_23|         array|
|exp_x_23_d0        |  out|   32|   ap_memory|                                     exp_x_23|         array|
|exp_x_22_address0  |  out|    8|   ap_memory|                                     exp_x_22|         array|
|exp_x_22_ce0       |  out|    1|   ap_memory|                                     exp_x_22|         array|
|exp_x_22_we0       |  out|    1|   ap_memory|                                     exp_x_22|         array|
|exp_x_22_d0        |  out|   32|   ap_memory|                                     exp_x_22|         array|
|exp_x_21_address0  |  out|    8|   ap_memory|                                     exp_x_21|         array|
|exp_x_21_ce0       |  out|    1|   ap_memory|                                     exp_x_21|         array|
|exp_x_21_we0       |  out|    1|   ap_memory|                                     exp_x_21|         array|
|exp_x_21_d0        |  out|   32|   ap_memory|                                     exp_x_21|         array|
|exp_x_20_address0  |  out|    8|   ap_memory|                                     exp_x_20|         array|
|exp_x_20_ce0       |  out|    1|   ap_memory|                                     exp_x_20|         array|
|exp_x_20_we0       |  out|    1|   ap_memory|                                     exp_x_20|         array|
|exp_x_20_d0        |  out|   32|   ap_memory|                                     exp_x_20|         array|
|exp_x_19_address0  |  out|    8|   ap_memory|                                     exp_x_19|         array|
|exp_x_19_ce0       |  out|    1|   ap_memory|                                     exp_x_19|         array|
|exp_x_19_we0       |  out|    1|   ap_memory|                                     exp_x_19|         array|
|exp_x_19_d0        |  out|   32|   ap_memory|                                     exp_x_19|         array|
|exp_x_18_address0  |  out|    8|   ap_memory|                                     exp_x_18|         array|
|exp_x_18_ce0       |  out|    1|   ap_memory|                                     exp_x_18|         array|
|exp_x_18_we0       |  out|    1|   ap_memory|                                     exp_x_18|         array|
|exp_x_18_d0        |  out|   32|   ap_memory|                                     exp_x_18|         array|
|exp_x_17_address0  |  out|    8|   ap_memory|                                     exp_x_17|         array|
|exp_x_17_ce0       |  out|    1|   ap_memory|                                     exp_x_17|         array|
|exp_x_17_we0       |  out|    1|   ap_memory|                                     exp_x_17|         array|
|exp_x_17_d0        |  out|   32|   ap_memory|                                     exp_x_17|         array|
|exp_x_16_address0  |  out|    8|   ap_memory|                                     exp_x_16|         array|
|exp_x_16_ce0       |  out|    1|   ap_memory|                                     exp_x_16|         array|
|exp_x_16_we0       |  out|    1|   ap_memory|                                     exp_x_16|         array|
|exp_x_16_d0        |  out|   32|   ap_memory|                                     exp_x_16|         array|
|exp_x_15_address0  |  out|    8|   ap_memory|                                     exp_x_15|         array|
|exp_x_15_ce0       |  out|    1|   ap_memory|                                     exp_x_15|         array|
|exp_x_15_we0       |  out|    1|   ap_memory|                                     exp_x_15|         array|
|exp_x_15_d0        |  out|   32|   ap_memory|                                     exp_x_15|         array|
|exp_x_14_address0  |  out|    8|   ap_memory|                                     exp_x_14|         array|
|exp_x_14_ce0       |  out|    1|   ap_memory|                                     exp_x_14|         array|
|exp_x_14_we0       |  out|    1|   ap_memory|                                     exp_x_14|         array|
|exp_x_14_d0        |  out|   32|   ap_memory|                                     exp_x_14|         array|
|exp_x_13_address0  |  out|    8|   ap_memory|                                     exp_x_13|         array|
|exp_x_13_ce0       |  out|    1|   ap_memory|                                     exp_x_13|         array|
|exp_x_13_we0       |  out|    1|   ap_memory|                                     exp_x_13|         array|
|exp_x_13_d0        |  out|   32|   ap_memory|                                     exp_x_13|         array|
|exp_x_12_address0  |  out|    8|   ap_memory|                                     exp_x_12|         array|
|exp_x_12_ce0       |  out|    1|   ap_memory|                                     exp_x_12|         array|
|exp_x_12_we0       |  out|    1|   ap_memory|                                     exp_x_12|         array|
|exp_x_12_d0        |  out|   32|   ap_memory|                                     exp_x_12|         array|
|exp_x_11_address0  |  out|    8|   ap_memory|                                     exp_x_11|         array|
|exp_x_11_ce0       |  out|    1|   ap_memory|                                     exp_x_11|         array|
|exp_x_11_we0       |  out|    1|   ap_memory|                                     exp_x_11|         array|
|exp_x_11_d0        |  out|   32|   ap_memory|                                     exp_x_11|         array|
|exp_x_10_address0  |  out|    8|   ap_memory|                                     exp_x_10|         array|
|exp_x_10_ce0       |  out|    1|   ap_memory|                                     exp_x_10|         array|
|exp_x_10_we0       |  out|    1|   ap_memory|                                     exp_x_10|         array|
|exp_x_10_d0        |  out|   32|   ap_memory|                                     exp_x_10|         array|
|exp_x_9_address0   |  out|    8|   ap_memory|                                      exp_x_9|         array|
|exp_x_9_ce0        |  out|    1|   ap_memory|                                      exp_x_9|         array|
|exp_x_9_we0        |  out|    1|   ap_memory|                                      exp_x_9|         array|
|exp_x_9_d0         |  out|   32|   ap_memory|                                      exp_x_9|         array|
|exp_x_8_address0   |  out|    8|   ap_memory|                                      exp_x_8|         array|
|exp_x_8_ce0        |  out|    1|   ap_memory|                                      exp_x_8|         array|
|exp_x_8_we0        |  out|    1|   ap_memory|                                      exp_x_8|         array|
|exp_x_8_d0         |  out|   32|   ap_memory|                                      exp_x_8|         array|
|exp_x_7_address0   |  out|    8|   ap_memory|                                      exp_x_7|         array|
|exp_x_7_ce0        |  out|    1|   ap_memory|                                      exp_x_7|         array|
|exp_x_7_we0        |  out|    1|   ap_memory|                                      exp_x_7|         array|
|exp_x_7_d0         |  out|   32|   ap_memory|                                      exp_x_7|         array|
|exp_x_6_address0   |  out|    8|   ap_memory|                                      exp_x_6|         array|
|exp_x_6_ce0        |  out|    1|   ap_memory|                                      exp_x_6|         array|
|exp_x_6_we0        |  out|    1|   ap_memory|                                      exp_x_6|         array|
|exp_x_6_d0         |  out|   32|   ap_memory|                                      exp_x_6|         array|
|exp_x_5_address0   |  out|    8|   ap_memory|                                      exp_x_5|         array|
|exp_x_5_ce0        |  out|    1|   ap_memory|                                      exp_x_5|         array|
|exp_x_5_we0        |  out|    1|   ap_memory|                                      exp_x_5|         array|
|exp_x_5_d0         |  out|   32|   ap_memory|                                      exp_x_5|         array|
|exp_x_4_address0   |  out|    8|   ap_memory|                                      exp_x_4|         array|
|exp_x_4_ce0        |  out|    1|   ap_memory|                                      exp_x_4|         array|
|exp_x_4_we0        |  out|    1|   ap_memory|                                      exp_x_4|         array|
|exp_x_4_d0         |  out|   32|   ap_memory|                                      exp_x_4|         array|
|exp_x_3_address0   |  out|    8|   ap_memory|                                      exp_x_3|         array|
|exp_x_3_ce0        |  out|    1|   ap_memory|                                      exp_x_3|         array|
|exp_x_3_we0        |  out|    1|   ap_memory|                                      exp_x_3|         array|
|exp_x_3_d0         |  out|   32|   ap_memory|                                      exp_x_3|         array|
|exp_x_2_address0   |  out|    8|   ap_memory|                                      exp_x_2|         array|
|exp_x_2_ce0        |  out|    1|   ap_memory|                                      exp_x_2|         array|
|exp_x_2_we0        |  out|    1|   ap_memory|                                      exp_x_2|         array|
|exp_x_2_d0         |  out|   32|   ap_memory|                                      exp_x_2|         array|
|exp_x_1_address0   |  out|    8|   ap_memory|                                      exp_x_1|         array|
|exp_x_1_ce0        |  out|    1|   ap_memory|                                      exp_x_1|         array|
|exp_x_1_we0        |  out|    1|   ap_memory|                                      exp_x_1|         array|
|exp_x_1_d0         |  out|   32|   ap_memory|                                      exp_x_1|         array|
|exp_x_address0     |  out|    8|   ap_memory|                                        exp_x|         array|
|exp_x_ce0          |  out|    1|   ap_memory|                                        exp_x|         array|
|exp_x_we0          |  out|    1|   ap_memory|                                        exp_x|         array|
|exp_x_d0           |  out|   32|   ap_memory|                                        exp_x|         array|
|select_ln1256      |   in|   12|     ap_none|                                select_ln1256|        scalar|
|x_0_address0       |  out|   12|   ap_memory|                                          x_0|         array|
|x_0_ce0            |  out|    1|   ap_memory|                                          x_0|         array|
|x_0_q0             |   in|   32|   ap_memory|                                          x_0|         array|
|x_0_address1       |  out|   12|   ap_memory|                                          x_0|         array|
|x_0_ce1            |  out|    1|   ap_memory|                                          x_0|         array|
|x_0_q1             |   in|   32|   ap_memory|                                          x_0|         array|
|max_val_31         |   in|   32|     ap_none|                                   max_val_31|        scalar|
|sub_ln1179         |   in|    8|     ap_none|                                   sub_ln1179|        scalar|
|x_1_address0       |  out|   12|   ap_memory|                                          x_1|         array|
|x_1_ce0            |  out|    1|   ap_memory|                                          x_1|         array|
|x_1_q0             |   in|   32|   ap_memory|                                          x_1|         array|
|x_1_address1       |  out|   12|   ap_memory|                                          x_1|         array|
|x_1_ce1            |  out|    1|   ap_memory|                                          x_1|         array|
|x_1_q1             |   in|   32|   ap_memory|                                          x_1|         array|
|x_2_address0       |  out|   12|   ap_memory|                                          x_2|         array|
|x_2_ce0            |  out|    1|   ap_memory|                                          x_2|         array|
|x_2_q0             |   in|   32|   ap_memory|                                          x_2|         array|
|x_2_address1       |  out|   12|   ap_memory|                                          x_2|         array|
|x_2_ce1            |  out|    1|   ap_memory|                                          x_2|         array|
|x_2_q1             |   in|   32|   ap_memory|                                          x_2|         array|
|x_3_address0       |  out|   12|   ap_memory|                                          x_3|         array|
|x_3_ce0            |  out|    1|   ap_memory|                                          x_3|         array|
|x_3_q0             |   in|   32|   ap_memory|                                          x_3|         array|
|x_3_address1       |  out|   12|   ap_memory|                                          x_3|         array|
|x_3_ce1            |  out|    1|   ap_memory|                                          x_3|         array|
|x_3_q1             |   in|   32|   ap_memory|                                          x_3|         array|
|x_4_address0       |  out|   12|   ap_memory|                                          x_4|         array|
|x_4_ce0            |  out|    1|   ap_memory|                                          x_4|         array|
|x_4_q0             |   in|   32|   ap_memory|                                          x_4|         array|
|x_4_address1       |  out|   12|   ap_memory|                                          x_4|         array|
|x_4_ce1            |  out|    1|   ap_memory|                                          x_4|         array|
|x_4_q1             |   in|   32|   ap_memory|                                          x_4|         array|
|x_5_address0       |  out|   12|   ap_memory|                                          x_5|         array|
|x_5_ce0            |  out|    1|   ap_memory|                                          x_5|         array|
|x_5_q0             |   in|   32|   ap_memory|                                          x_5|         array|
|x_5_address1       |  out|   12|   ap_memory|                                          x_5|         array|
|x_5_ce1            |  out|    1|   ap_memory|                                          x_5|         array|
|x_5_q1             |   in|   32|   ap_memory|                                          x_5|         array|
|x_6_address0       |  out|   12|   ap_memory|                                          x_6|         array|
|x_6_ce0            |  out|    1|   ap_memory|                                          x_6|         array|
|x_6_q0             |   in|   32|   ap_memory|                                          x_6|         array|
|x_6_address1       |  out|   12|   ap_memory|                                          x_6|         array|
|x_6_ce1            |  out|    1|   ap_memory|                                          x_6|         array|
|x_6_q1             |   in|   32|   ap_memory|                                          x_6|         array|
|x_7_address0       |  out|   12|   ap_memory|                                          x_7|         array|
|x_7_ce0            |  out|    1|   ap_memory|                                          x_7|         array|
|x_7_q0             |   in|   32|   ap_memory|                                          x_7|         array|
|x_7_address1       |  out|   12|   ap_memory|                                          x_7|         array|
|x_7_ce1            |  out|    1|   ap_memory|                                          x_7|         array|
|x_7_q1             |   in|   32|   ap_memory|                                          x_7|         array|
|x_8_address0       |  out|   12|   ap_memory|                                          x_8|         array|
|x_8_ce0            |  out|    1|   ap_memory|                                          x_8|         array|
|x_8_q0             |   in|   32|   ap_memory|                                          x_8|         array|
|x_8_address1       |  out|   12|   ap_memory|                                          x_8|         array|
|x_8_ce1            |  out|    1|   ap_memory|                                          x_8|         array|
|x_8_q1             |   in|   32|   ap_memory|                                          x_8|         array|
|x_9_address0       |  out|   12|   ap_memory|                                          x_9|         array|
|x_9_ce0            |  out|    1|   ap_memory|                                          x_9|         array|
|x_9_q0             |   in|   32|   ap_memory|                                          x_9|         array|
|x_9_address1       |  out|   12|   ap_memory|                                          x_9|         array|
|x_9_ce1            |  out|    1|   ap_memory|                                          x_9|         array|
|x_9_q1             |   in|   32|   ap_memory|                                          x_9|         array|
|x_10_address0      |  out|   12|   ap_memory|                                         x_10|         array|
|x_10_ce0           |  out|    1|   ap_memory|                                         x_10|         array|
|x_10_q0            |   in|   32|   ap_memory|                                         x_10|         array|
|x_10_address1      |  out|   12|   ap_memory|                                         x_10|         array|
|x_10_ce1           |  out|    1|   ap_memory|                                         x_10|         array|
|x_10_q1            |   in|   32|   ap_memory|                                         x_10|         array|
|x_11_address0      |  out|   12|   ap_memory|                                         x_11|         array|
|x_11_ce0           |  out|    1|   ap_memory|                                         x_11|         array|
|x_11_q0            |   in|   32|   ap_memory|                                         x_11|         array|
|x_11_address1      |  out|   12|   ap_memory|                                         x_11|         array|
|x_11_ce1           |  out|    1|   ap_memory|                                         x_11|         array|
|x_11_q1            |   in|   32|   ap_memory|                                         x_11|         array|
|x_12_address0      |  out|   12|   ap_memory|                                         x_12|         array|
|x_12_ce0           |  out|    1|   ap_memory|                                         x_12|         array|
|x_12_q0            |   in|   32|   ap_memory|                                         x_12|         array|
|x_12_address1      |  out|   12|   ap_memory|                                         x_12|         array|
|x_12_ce1           |  out|    1|   ap_memory|                                         x_12|         array|
|x_12_q1            |   in|   32|   ap_memory|                                         x_12|         array|
|x_13_address0      |  out|   12|   ap_memory|                                         x_13|         array|
|x_13_ce0           |  out|    1|   ap_memory|                                         x_13|         array|
|x_13_q0            |   in|   32|   ap_memory|                                         x_13|         array|
|x_13_address1      |  out|   12|   ap_memory|                                         x_13|         array|
|x_13_ce1           |  out|    1|   ap_memory|                                         x_13|         array|
|x_13_q1            |   in|   32|   ap_memory|                                         x_13|         array|
|x_14_address0      |  out|   12|   ap_memory|                                         x_14|         array|
|x_14_ce0           |  out|    1|   ap_memory|                                         x_14|         array|
|x_14_q0            |   in|   32|   ap_memory|                                         x_14|         array|
|x_14_address1      |  out|   12|   ap_memory|                                         x_14|         array|
|x_14_ce1           |  out|    1|   ap_memory|                                         x_14|         array|
|x_14_q1            |   in|   32|   ap_memory|                                         x_14|         array|
|x_15_address0      |  out|   12|   ap_memory|                                         x_15|         array|
|x_15_ce0           |  out|    1|   ap_memory|                                         x_15|         array|
|x_15_q0            |   in|   32|   ap_memory|                                         x_15|         array|
|x_15_address1      |  out|   12|   ap_memory|                                         x_15|         array|
|x_15_ce1           |  out|    1|   ap_memory|                                         x_15|         array|
|x_15_q1            |   in|   32|   ap_memory|                                         x_15|         array|
+-------------------+-----+-----+------------+---------------------------------------------+--------------+

