Analysis & Synthesis report for mmRISC
Sun Mar 20 01:07:48 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|c_state
 12. State Machine - |CHIP_TOP|UART:U_UART|sasc_top:TOP|dpll_state
 13. State Machine - |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_state
 14. State Machine - |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|state_tap_tck
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated
 22. Source assignments for RAM:U_RAMD|altsyncram:s_mem_1_rtl_0|altsyncram_0ed1:auto_generated
 23. Source assignments for RAM:U_RAMD|altsyncram:s_mem_2_rtl_0|altsyncram_0ed1:auto_generated
 24. Source assignments for RAM:U_RAMD|altsyncram:s_mem_3_rtl_0|altsyncram_0ed1:auto_generated
 25. Source assignments for RAM:U_RAMD|altsyncram:s_mem_0_rtl_0|altsyncram_0ed1:auto_generated
 26. Parameter Settings for User Entity Instance: PLL:U_PLL|altpll:altpll_component
 27. Parameter Settings for User Entity Instance: mmRISC:U_MMRISC
 28. Parameter Settings for User Entity Instance: mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP
 29. Parameter Settings for User Entity Instance: mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_WR
 30. Parameter Settings for User Entity Instance: mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD
 31. Parameter Settings for User Entity Instance: mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM
 32. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX
 33. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT
 34. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT
 35. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB
 36. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 37. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 38. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 39. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB
 40. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 41. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 42. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 43. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB
 44. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 45. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 46. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 47. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB
 48. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 49. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 50. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 51. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB
 52. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 53. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 54. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 55. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB
 56. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 57. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 58. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 59. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB
 60. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 61. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 62. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 63. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB
 64. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 65. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 66. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 67. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT
 68. Parameter Settings for User Entity Instance: ahb_lite_sdram:U_AHB_SDRAM
 69. Parameter Settings for User Entity Instance: RAM:U_RAMD
 70. Parameter Settings for User Entity Instance: RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: UART:U_UART|sasc_top:TOP
 72. Parameter Settings for User Entity Instance: I2C:U_I2C|i2c_master_top:U_I2C_CORE
 73. Parameter Settings for User Entity Instance: I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller
 74. Parameter Settings for User Entity Instance: I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 75. Parameter Settings for Inferred Entity Instance: RAM:U_RAMD|altsyncram:s_mem_1_rtl_0
 76. Parameter Settings for Inferred Entity Instance: RAM:U_RAMD|altsyncram:s_mem_2_rtl_0
 77. Parameter Settings for Inferred Entity Instance: RAM:U_RAMD|altsyncram:s_mem_3_rtl_0
 78. Parameter Settings for Inferred Entity Instance: RAM:U_RAMD|altsyncram:s_mem_0_rtl_0
 79. Parameter Settings for Inferred Entity Instance: mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0
 80. altpll Parameter Settings by Entity Instance
 81. altsyncram Parameter Settings by Entity Instance
 82. lpm_mult Parameter Settings by Entity Instance
 83. Port Connectivity Checks: "UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo"
 84. Port Connectivity Checks: "UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo"
 85. Port Connectivity Checks: "UART:U_UART"
 86. Port Connectivity Checks: "RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP"
 87. Port Connectivity Checks: "ahb_lite_sdram:U_AHB_SDRAM"
 88. Port Connectivity Checks: "AHB_MATRIX:U_AHB_MATRIX"
 89. Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP"
 90. Port Connectivity Checks: "mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD"
 91. Port Connectivity Checks: "mmRISC:U_MMRISC"
 92. Port Connectivity Checks: "PLL:U_PLL"
 93. Post-Synthesis Netlist Statistics for Top Partition
 94. Elapsed Time Per Partition
 95. Analysis & Synthesis Messages
 96. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 20 01:07:48 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; mmRISC                                      ;
; Top-level Entity Name              ; CHIP_TOP                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 24,831                                      ;
;     Total combinational functions  ; 23,087                                      ;
;     Dedicated logic registers      ; 6,378                                       ;
; Total registers                    ; 6378                                        ;
; Total pins                         ; 150                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,441,792                                   ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; CHIP_TOP           ; mmRISC             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 2                  ;                    ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+-------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                            ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                         ; Library ;
+-------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; ../verilog/chip/chip_top.v                                  ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v                                    ;         ;
; ../verilog/mmRISC/mmRISC.v                                  ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v                                    ;         ;
; ../verilog/mmRISC/bus_m_ahb.v                               ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/mmRISC/bus_m_ahb.v                                 ;         ;
; ../verilog/mmRISC/csr_mtime.v                               ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/mmRISC/csr_mtime.v                                 ;         ;
; ../verilog/cpu/cpu_top.v                                    ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v                                      ;         ;
; ../verilog/cpu/cpu_fetch.v                                  ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fetch.v                                    ;         ;
; ../verilog/cpu/cpu_pipeline.v                               ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v                                 ;         ;
; ../verilog/cpu/cpu_datapath.v                               ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v                                 ;         ;
; ../verilog/cpu/cpu_fpu32.v                                  ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v                                    ;         ;
; ../verilog/cpu/cpu_debug.v                                  ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_debug.v                                    ;         ;
; ../verilog/cpu/cpu_csr.v                                    ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr.v                                      ;         ;
; ../verilog/cpu/cpu_csr_dbg.v                                ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v                                  ;         ;
; ../verilog/cpu/cpu_csr_int.v                                ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v                                  ;         ;
; ../verilog/ahb_matrix/ahb_top.v                             ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v                               ;         ;
; ../verilog/ahb_matrix/ahb_slave_port.v                      ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v                        ;         ;
; ../verilog/ahb_matrix/ahb_master_port.v                     ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v                       ;         ;
; ../verilog/ahb_matrix/ahb_interconnect.v                    ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_interconnect.v                      ;         ;
; ../verilog/ahb_matrix/ahb_arb.v                             ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v                               ;         ;
; ../verilog/debug/debug_top.v                                ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v                                  ;         ;
; ../verilog/debug/debug_dtm_jtag.v                           ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v                             ;         ;
; ../verilog/debug/debug_dm.v                                 ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dm.v                                   ;         ;
; ../verilog/debug/debug_cdc.v                                ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/debug/debug_cdc.v                                  ;         ;
; ../verilog/int_gen/int_gen.v                                ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/int_gen/int_gen.v                                  ;         ;
; ../verilog/uart/uart.v                                      ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/uart/uart.v                                        ;         ;
; ../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v           ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v             ;         ;
; ../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v         ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v           ;         ;
; ../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v           ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v             ;         ;
; ../verilog/i2c/i2c.v                                        ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c.v                                          ;         ;
; ../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v  ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v    ;         ;
; ../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v   ;         ;
; ../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v       ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v         ;         ;
; ../verilog/ram/ram.v                                        ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/ram/ram.v                                          ;         ;
; ../verilog/ram/ram_fpga.v                                   ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/ram/ram_fpga.v                                     ;         ;
; ../verilog/ahb_sdram/logic/ahb_lite_sdram.v                 ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v                   ;         ;
; ../verilog/port/port.v                                      ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/port/port.v                                        ;         ;
; PLL.v                                                       ; yes             ; User Wizard-Generated File             ; /home/taka/RISCV/mmRISC-1/fpga/PLL.v                                                 ;         ;
; RAM128KB_DP.v                                               ; yes             ; User Wizard-Generated File             ; /home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.v                                         ;         ;
; defines_core.v                                              ; yes             ; Auto-Found Verilog HDL File            ; /home/taka/RISCV/mmRISC-1/verilog/common/defines_core.v                              ;         ;
; timescale.v                                                 ; yes             ; Auto-Found Verilog HDL File            ; /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/timescale.v              ;         ;
; i2c_master_defines.v                                        ; yes             ; Auto-Found Verilog HDL File            ; /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_defines.v     ;         ;
; defines_chip.v                                              ; yes             ; Auto-Found Verilog HDL File            ; /home/taka/RISCV/mmRISC-1/verilog/common/defines_chip.v                              ;         ;
; altpll.tdf                                                  ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal211.inc                                              ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc        ;         ;
; stratix_pll.inc                                             ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                                           ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                                           ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/PLL_altpll.v                                             ; yes             ; Auto-Generated Megafunction            ; /home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v                                       ;         ;
; altsyncram.tdf                                              ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                                       ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                                 ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                              ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                                               ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                                  ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                                  ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                                ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_j7q2.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_j7q2.tdf                                ;         ;
; RAM128KB_DP.mif                                             ; yes             ; Auto-Found Memory Initialization File  ; /home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.mif                                       ;         ;
; db/decode_c7a.tdf                                           ; yes             ; Auto-Generated Megafunction            ; /home/taka/RISCV/mmRISC-1/fpga/db/decode_c7a.tdf                                     ;         ;
; db/mux_93b.tdf                                              ; yes             ; Auto-Generated Megafunction            ; /home/taka/RISCV/mmRISC-1/fpga/db/mux_93b.tdf                                        ;         ;
; db/altsyncram_0ed1.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_0ed1.tdf                                ;         ;
; db/decode_97a.tdf                                           ; yes             ; Auto-Generated Megafunction            ; /home/taka/RISCV/mmRISC-1/fpga/db/decode_97a.tdf                                     ;         ;
; db/mux_p1b.tdf                                              ; yes             ; Auto-Generated Megafunction            ; /home/taka/RISCV/mmRISC-1/fpga/db/mux_p1b.tdf                                        ;         ;
; lpm_mult.tdf                                                ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                                             ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                                                ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                                                ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                                                ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_ugs.tdf                                             ; yes             ; Auto-Generated Megafunction            ; /home/taka/RISCV/mmRISC-1/fpga/db/mult_ugs.tdf                                       ;         ;
+-------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 24,831                                                                       ;
;                                             ;                                                                              ;
; Total combinational functions               ; 23087                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 17538                                                                        ;
;     -- 3 input functions                    ; 3910                                                                         ;
;     -- <=2 input functions                  ; 1639                                                                         ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 21220                                                                        ;
;     -- arithmetic mode                      ; 1867                                                                         ;
;                                             ;                                                                              ;
; Total registers                             ; 6378                                                                         ;
;     -- Dedicated logic registers            ; 6378                                                                         ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 150                                                                          ;
; Total memory bits                           ; 1441792                                                                      ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 8                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 6331                                                                         ;
; Total fan-out                               ; 117176                                                                       ;
; Average fan-out                             ; 3.90                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                              ; Entity Name          ; Library Name ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |CHIP_TOP                                              ; 23087 (29)          ; 6378 (18)                 ; 1441792     ; 0          ; 8            ; 0       ; 4         ; 150  ; 0            ; 0          ; |CHIP_TOP                                                                                                                                        ; CHIP_TOP             ; work         ;
;    |AHB_MATRIX:U_AHB_MATRIX|                           ; 1642 (0)            ; 173 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX                                                                                                                ; AHB_MATRIX           ; work         ;
;       |AHB_INTERCONNECT:U_AHB_INTERCONNECT|            ; 301 (167)           ; 51 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT                                                                            ; AHB_INTERCONNECT     ; work         ;
;          |AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|          ; 18 (6)              ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB                                         ; AHB_ARB              ; work         ;
;             |AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB|  ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ; AHB_ARB_RB           ; work         ;
;          |AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|          ; 18 (7)              ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB                                         ; AHB_ARB              ; work         ;
;             |AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB|  ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ; AHB_ARB_RB           ; work         ;
;          |AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|          ; 16 (7)              ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB                                         ; AHB_ARB              ; work         ;
;             |AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB|  ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ; AHB_ARB_RB           ; work         ;
;          |AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|          ; 17 (8)              ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB                                         ; AHB_ARB              ; work         ;
;             |AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB|  ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ; AHB_ARB_RB           ; work         ;
;          |AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|          ; 15 (6)              ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB                                         ; AHB_ARB              ; work         ;
;             |AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB|  ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ; AHB_ARB_RB           ; work         ;
;          |AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|          ; 15 (6)              ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB                                         ; AHB_ARB              ; work         ;
;             |AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB|  ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ; AHB_ARB_RB           ; work         ;
;          |AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|          ; 13 (5)              ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB                                         ; AHB_ARB              ; work         ;
;             |AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB|  ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ; AHB_ARB_RB           ; work         ;
;          |AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|          ; 22 (12)             ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB                                         ; AHB_ARB              ; work         ;
;             |AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB|  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ; AHB_ARB_RB           ; work         ;
;       |AHB_MASTER_PORT:U_AHB_MASTER_PORT|              ; 522 (522)           ; 114 (114)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT                                                                              ; AHB_MASTER_PORT      ; work         ;
;       |AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|                ; 819 (819)           ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT                                                                                ; AHB_SLAVE_PORT       ; work         ;
;    |CSR_MTIME:U_CSR_MTIME|                             ; 249 (249)           ; 294 (294)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|CSR_MTIME:U_CSR_MTIME                                                                                                                  ; CSR_MTIME            ; work         ;
;    |I2C:U_I2C|                                         ; 301 (14)            ; 158 (5)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|I2C:U_I2C                                                                                                                              ; I2C                  ; work         ;
;       |i2c_master_top:U_I2C_CORE|                      ; 287 (92)            ; 153 (54)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE                                                                                                    ; i2c_master_top       ; work         ;
;          |i2c_master_byte_ctrl:byte_controller|        ; 195 (56)            ; 99 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller                                                               ; i2c_master_byte_ctrl ; work         ;
;             |i2c_master_bit_ctrl:bit_controller|       ; 139 (139)           ; 73 (73)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                            ; i2c_master_bit_ctrl  ; work         ;
;    |INT_GEN:U_INT_GEN|                                 ; 30 (30)             ; 75 (75)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|INT_GEN:U_INT_GEN                                                                                                                      ; INT_GEN              ; work         ;
;    |PLL:U_PLL|                                         ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|PLL:U_PLL                                                                                                                              ; PLL                  ; work         ;
;       |altpll:altpll_component|                        ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|PLL:U_PLL|altpll:altpll_component                                                                                                      ; altpll               ; work         ;
;          |PLL_altpll:auto_generated|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated                                                                            ; PLL_altpll           ; work         ;
;    |PORT:U_PORT|                                       ; 116 (116)           ; 197 (197)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|PORT:U_PORT                                                                                                                            ; PORT                 ; work         ;
;    |RAM:U_RAMD|                                        ; 51 (43)             ; 77 (73)                   ; 393216      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAMD                                                                                                                             ; RAM                  ; work         ;
;       |altsyncram:s_mem_0_rtl_0|                       ; 2 (0)               ; 1 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_0_rtl_0                                                                                                    ; altsyncram           ; work         ;
;          |altsyncram_0ed1:auto_generated|              ; 2 (0)               ; 1 (1)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_0_rtl_0|altsyncram_0ed1:auto_generated                                                                     ; altsyncram_0ed1      ; work         ;
;             |decode_97a:decode2|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_0_rtl_0|altsyncram_0ed1:auto_generated|decode_97a:decode2                                                  ; decode_97a           ; work         ;
;       |altsyncram:s_mem_1_rtl_0|                       ; 2 (0)               ; 1 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_1_rtl_0                                                                                                    ; altsyncram           ; work         ;
;          |altsyncram_0ed1:auto_generated|              ; 2 (0)               ; 1 (1)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_1_rtl_0|altsyncram_0ed1:auto_generated                                                                     ; altsyncram_0ed1      ; work         ;
;             |decode_97a:decode2|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_1_rtl_0|altsyncram_0ed1:auto_generated|decode_97a:decode2                                                  ; decode_97a           ; work         ;
;       |altsyncram:s_mem_2_rtl_0|                       ; 2 (0)               ; 1 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_2_rtl_0                                                                                                    ; altsyncram           ; work         ;
;          |altsyncram_0ed1:auto_generated|              ; 2 (0)               ; 1 (1)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_2_rtl_0|altsyncram_0ed1:auto_generated                                                                     ; altsyncram_0ed1      ; work         ;
;             |decode_97a:decode2|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_2_rtl_0|altsyncram_0ed1:auto_generated|decode_97a:decode2                                                  ; decode_97a           ; work         ;
;       |altsyncram:s_mem_3_rtl_0|                       ; 2 (0)               ; 1 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_3_rtl_0                                                                                                    ; altsyncram           ; work         ;
;          |altsyncram_0ed1:auto_generated|              ; 2 (0)               ; 1 (1)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_3_rtl_0|altsyncram_0ed1:auto_generated                                                                     ; altsyncram_0ed1      ; work         ;
;             |decode_97a:decode2|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_3_rtl_0|altsyncram_0ed1:auto_generated|decode_97a:decode2                                                  ; decode_97a           ; work         ;
;    |RAM_FPGA:U_RAMI|                                   ; 114 (36)            ; 65 (61)                   ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM_FPGA:U_RAMI                                                                                                                        ; RAM_FPGA             ; work         ;
;       |RAM128KB_DP:U_RAM128KB_DP|                      ; 78 (0)              ; 4 (0)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP                                                                                              ; RAM128KB_DP          ; work         ;
;          |altsyncram:altsyncram_component|             ; 78 (0)              ; 4 (0)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component                                                              ; altsyncram           ; work         ;
;             |altsyncram_j7q2:auto_generated|           ; 78 (2)              ; 4 (4)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated                               ; altsyncram_j7q2      ; work         ;
;                |decode_c7a:decode2|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|decode_c7a:decode2            ; decode_c7a           ; work         ;
;                |decode_c7a:rden_decode_a|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|decode_c7a:rden_decode_a      ; decode_c7a           ; work         ;
;                |decode_c7a:rden_decode_b|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|decode_c7a:rden_decode_b      ; decode_c7a           ; work         ;
;                |mux_93b:mux5|                          ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|mux_93b:mux5                  ; mux_93b              ; work         ;
;    |UART:U_UART|                                       ; 150 (17)            ; 173 (24)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|UART:U_UART                                                                                                                            ; UART                 ; work         ;
;       |sasc_brg:BRG|                                   ; 34 (34)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|UART:U_UART|sasc_brg:BRG                                                                                                               ; sasc_brg             ; work         ;
;       |sasc_top:TOP|                                   ; 99 (45)             ; 124 (50)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|UART:U_UART|sasc_top:TOP                                                                                                               ; sasc_top             ; work         ;
;          |sasc_fifo4:rx_fifo|                          ; 26 (26)             ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo                                                                                            ; sasc_fifo4           ; work         ;
;          |sasc_fifo4:tx_fifo|                          ; 28 (28)             ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo                                                                                            ; sasc_fifo4           ; work         ;
;    |ahb_lite_sdram:U_AHB_SDRAM|                        ; 287 (287)           ; 132 (132)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM                                                                                                             ; ahb_lite_sdram       ; work         ;
;    |mmRISC:U_MMRISC|                                   ; 20117 (0)           ; 5015 (0)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC                                                                                                                        ; mmRISC               ; work         ;
;       |BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD| ; 154 (154)           ; 70 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD                                                                         ; BUS_M_AHB            ; work         ;
;       |BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI| ; 169 (169)           ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI                                                                         ; BUS_M_AHB            ; work         ;
;       |BUS_M_AHB:U_BUS_M_AHB_DBGD|                     ; 82 (82)             ; 70 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD                                                                                             ; BUS_M_AHB            ; work         ;
;       |CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|                 ; 18808 (61)          ; 4213 (4)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP                                                                                         ; CPU_TOP              ; work         ;
;          |CPU_CSR:U_CPU_CSR|                           ; 2093 (2093)         ; 777 (777)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR                                                                       ; CPU_CSR              ; work         ;
;          |CPU_CSR_DBG:U_CPU_CSR_DBG|                   ; 873 (873)           ; 539 (539)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG                                                               ; CPU_CSR_DBG          ; work         ;
;          |CPU_CSR_INT:U_CPU_CSR_INT|                   ; 1753 (1753)         ; 535 (535)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT                                                               ; CPU_CSR_INT          ; work         ;
;          |CPU_DATAPATH:U_CPU_DATAPATH|                 ; 8704 (8612)         ; 1354 (1354)               ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH                                                             ; CPU_DATAPATH         ; work         ;
;             |lpm_mult:Mult0|                           ; 92 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0                                              ; lpm_mult             ; work         ;
;                |mult_ugs:auto_generated|               ; 92 (92)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0|mult_ugs:auto_generated                      ; mult_ugs             ; work         ;
;          |CPU_DEBUG:U_CPU_DEBUG|                       ; 2906 (2906)         ; 158 (158)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG                                                                   ; CPU_DEBUG            ; work         ;
;          |CPU_FETCH:U_CPU_FETCH|                       ; 1187 (1187)         ; 672 (672)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH                                                                   ; CPU_FETCH            ; work         ;
;          |CPU_PIPELINE:U_CPU_PIPELINE|                 ; 1231 (1231)         ; 174 (174)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE                                                             ; CPU_PIPELINE         ; work         ;
;       |DEBUG_TOP:U_DEBUG_TOP|                          ; 904 (1)             ; 661 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP                                                                                                  ; DEBUG_TOP            ; work         ;
;          |DEBUG_DM:U_DEBUG_DM|                         ; 512 (512)           ; 309 (309)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM                                                                              ; DEBUG_DM             ; work         ;
;          |DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|             ; 391 (342)           ; 352 (180)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG                                                                  ; DEBUG_DTM_JTAG       ; work         ;
;             |DEBUG_CDC:U_DEBUG_CDC_DMI_RD|             ; 4 (4)               ; 84 (84)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD                                     ; DEBUG_CDC            ; work         ;
;             |DEBUG_CDC:U_DEBUG_CDC_DMI_WR|             ; 45 (45)             ; 88 (88)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_WR                                     ; DEBUG_CDC            ; work         ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------+
; Name                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF             ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------+
; RAM:U_RAMD|altsyncram:s_mem_0_rtl_0|altsyncram_0ed1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 12288        ; 8            ; 12288        ; 8            ; 98304   ; None            ;
; RAM:U_RAMD|altsyncram:s_mem_1_rtl_0|altsyncram_0ed1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 12288        ; 8            ; 12288        ; 8            ; 98304   ; None            ;
; RAM:U_RAMD|altsyncram:s_mem_2_rtl_0|altsyncram_0ed1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 12288        ; 8            ; 12288        ; 8            ; 98304   ; None            ;
; RAM:U_RAMD|altsyncram:s_mem_3_rtl_0|altsyncram_0ed1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 12288        ; 8            ; 12288        ; 8            ; 98304   ; None            ;
; RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 32768        ; 32           ; 32768        ; 32           ; 1048576 ; RAM128KB_DP.mif ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |CHIP_TOP|PLL:U_PLL                                 ; PLL.v           ;
; Altera ; RAM: 2-PORT  ; 21.1    ; N/A          ; N/A          ; |CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP ; RAM128KB_DP.v   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|c_state                    ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |CHIP_TOP|UART:U_UART|sasc_top:TOP|dpll_state                 ;
+---------------+---------------+---------------+---------------+---------------+
; Name          ; dpll_state.11 ; dpll_state.10 ; dpll_state.00 ; dpll_state.01 ;
+---------------+---------------+---------------+---------------+---------------+
; dpll_state.01 ; 0             ; 0             ; 0             ; 0             ;
; dpll_state.00 ; 0             ; 0             ; 1             ; 1             ;
; dpll_state.10 ; 0             ; 1             ; 0             ; 1             ;
; dpll_state.11 ; 1             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_state ;
+--------------+--------------+--------------+--------------------------------------------------------------+
; Name         ; dmi_state.10 ; dmi_state.00 ; dmi_state.11                                                 ;
+--------------+--------------+--------------+--------------------------------------------------------------+
; dmi_state.00 ; 0            ; 0            ; 0                                                            ;
; dmi_state.10 ; 1            ; 1            ; 0                                                            ;
; dmi_state.11 ; 0            ; 1            ; 1                                                            ;
+--------------+--------------+--------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|state_tap_tck                                                                                                                                                                                                                                                      ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; Name               ; state_tap_tck.1111 ; state_tap_tck.1110 ; state_tap_tck.1101 ; state_tap_tck.1100 ; state_tap_tck.1011 ; state_tap_tck.1010 ; state_tap_tck.1001 ; state_tap_tck.1000 ; state_tap_tck.0111 ; state_tap_tck.0110 ; state_tap_tck.0101 ; state_tap_tck.0100 ; state_tap_tck.0011 ; state_tap_tck.0010 ; state_tap_tck.0001 ; state_tap_tck.0000 ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; state_tap_tck.0000 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ;
; state_tap_tck.0001 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 1                  ;
; state_tap_tck.0010 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 1                  ;
; state_tap_tck.0011 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.0100 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.0101 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.0110 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.0111 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.1000 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.1001 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.1010 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.1011 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.1100 ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.1101 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.1110 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.1111 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                           ; Reason for Removal                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; INT_GEN:U_INT_GEN|irq_ext[1..31]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; RAM_FPGA:U_RAMI|wait_cycle[0..3]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|rden_a_store   ; Stuck at GND due to stuck port data_in                                                                                              ;
; RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|wren_b_store   ; Stuck at GND due to stuck port data_in                                                                                              ;
; RAM:U_RAMD|wait_cycle[0..3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                              ;
; CSR_MTIME:U_CSR_MTIME|msoftirq[1..31]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[0][2]                                               ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[1][2]                                               ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[2][2]                                               ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|dbgabs_done_reg[3]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[0][3]                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[0][2]                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[0][1]                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[1][3]                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[1][2]                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[2][3]                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_stsrc[5..11]                              ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][0]                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][31]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][30]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][29]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][28]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][27]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][26]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][25]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][24]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][23]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][22]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][21]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][20]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][19]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][18]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][17]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][16]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][15]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][14]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][13]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][12]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][11]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][10]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][9]                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][8]                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][7]                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][6]                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][5]                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][4]                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][3]                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][2]                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][1]                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD|fifo0[0,1]           ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hwrite_1[1]                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hmastlock_1[1]                                              ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[2][0]                                              ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hmastlock_1[2]                                              ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[0][0]                                              ; Stuck at GND due to stuck port data_in                                                                                              ;
; RAM_FPGA:U_RAMI|s_dphase_hsize[2]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                              ;
; RAM:U_RAMD|s_dphase_hsize[2]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[0][1]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[0][2]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[1][1]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[1][2]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[2][1]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[2][2]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[3][1]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[3][2]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[4][1]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[4][2]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[5][1]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[5][2]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[6][1]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[6][2]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[7][1]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[7][2]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[0][0]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[0][1]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[2][1]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[2][0]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[0][0]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[0][1]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[2][1]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[2][0]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[0][0]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[0][1]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[2][1]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[2][0]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[0][0]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[0][1]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[2][1]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[2][0]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[0][0]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[0][1]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[2][1]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[2][0]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[0][0]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[0][1]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[2][1]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[2][0]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[0][0]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[0][1]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[2][1]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[2][0]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[0][0]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[0][1]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[2][1]         ; Lost fanout                                                                                                                         ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[2][0]         ; Lost fanout                                                                                                                         ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_ope[3]                              ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD|fifo1[0,1]           ; Stuck at GND due to stuck port data_in                                                                                              ;
; I2C:U_I2C|wb_stb_o                                                                                                      ; Merged with I2C:U_I2C|wb_cyc_o                                                                                                      ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[0][1]                                              ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsel_1[0]                                                   ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[1][1]                                              ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsel_1[1]                                                   ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[2][1]                                              ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsel_1[2]                                                   ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|BUS_M_DONE[2]                                                                ; Merged with mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|BUS_M_DONE[3]                                                                ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_DONE[2]                                            ; Merged with mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_DONE[3]                                            ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[0..30]                                          ; Merged with mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[31]                                             ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|m_hwrite_dphase                                          ; Merged with mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[31]                                             ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[4..30]                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[31]                                 ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[4..30]                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[31]                                 ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[0..2,4..6,8..10,15..30]                    ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[31]                                        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[11]                                        ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[12]                                        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[15,16,19,23,27]                                ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[31]                                            ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[0,18,22,28]                                    ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[30]                                            ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[6,21,26]                                       ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[29]                                            ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[1,2,4,8,9,17]                                  ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[25]                                            ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[10]                                            ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[20]                                            ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[5,12,13]                                       ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[14]                                            ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[6,18,24,28]                          ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[31]                                  ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[5,14,22]                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[30]                                  ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[1,9,17,20,25]                        ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[29]                                  ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[15,16,19,23]                         ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[27]                                  ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[3,4,7,10,13]                         ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[26]                                  ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[8,11]                                ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[12]                                  ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[5,7]                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[9]                               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_dst1[5,7,9,11]                        ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[9]                               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[6]                               ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[8]                               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_dst1[6,8,10]                          ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[8]                               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[5,7,9]                           ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[11]                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[8]                               ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[10]                              ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_status_tck[0]                                 ; Merged with mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_status_tck[1]                                 ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[14]                                            ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[29]                                            ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[20]                                            ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[24]                                            ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[12,26,27]                            ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[31]                                  ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[21]                                  ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[29]                                  ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[12]                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[13]                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[9]                               ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[6,11]                            ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[10]                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[8]                               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[24]                                            ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[31]                                            ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[8]                               ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[25]                                            ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[29]                                            ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[29]                                  ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[31]                                  ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ma_stage                                     ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|busm_active_ma                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[13]                                        ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[14]                                        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[30]                                  ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[31]                                  ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[13]                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[12]                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[5..9,11]                         ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[10]                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|busi_m_addr_next[1]                                ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|busi_m_addr_next[0]                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[1][0]                                               ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][1]                                               ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk     ; Merged with I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16] ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[13]                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[12]                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[13]                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[12]                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[5..9,11]                         ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[10]                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_dst1[13]                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_dst1[12]                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_stsrc[13]                                 ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_stsrc[12]                                 ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[30,31]                                         ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[29]                                            ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[17] ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_dphase[2]                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_latched[2]                                                           ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|BUS_M_DONE[3]                                                                ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_dphase[2]                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_latched[2]                                       ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_DONE[3]                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[31]                                             ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[31]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[31]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[14,31]                                     ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[29]                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[31]                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]                              ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[10]                              ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[10]                              ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|dividened[0]                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[0]                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|busi_m_addr_next[0]                                ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|addr_buf0[0]                                       ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|pipe_ex_pc[0]                                ; Stuck at GND due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][0]                                               ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|buserr_req_fault_temp[0,1]                   ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sberror[0,1]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[0][1]                                    ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[1][1]                                    ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[2][1]                                    ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[3][1]                                    ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[4][1]                                    ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[5][1]                                    ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[6][1]                                    ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[7][1]                                    ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|berr_buf0                                          ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[12]                                        ; Stuck at VCC due to stuck port data_in                                                                                              ;
; UART:U_UART|sasc_top:TOP|hold_reg[9]                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[1][0]                                              ; Lost fanout                                                                                                                         ;
; RAM:U_RAMD|s_dphase_haddr[28..30]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                              ;
; ahb_lite_sdram:U_AHB_SDRAM|HSIZE_old[2]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_dphase                                                 ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_phase_d[0]                                                  ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_dphase                                                                     ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_phase_d[2]                                                  ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hwrite_dphase                                          ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hwrite_1[0]                                                 ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hwrite_dphase                                                              ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hwrite_1[2]                                                 ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_haddr_dphase[1]                                        ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][1]                                               ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_haddr_dphase[1]                                                            ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][1]                                               ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_dphase[1]                                        ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[0][1]                                               ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_dphase[1]                                                            ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[2][1]                                               ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_dphase[0]                                        ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[0][0]                                               ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_dphase[0]                                                            ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[2][0]                                               ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_haddr_dphase[0]                                        ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][0]                                               ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_haddr_dphase[0]                                                            ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][0]                                               ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_phase_d[1]                                                  ; Merged with mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|m_dphase                                                 ;
; UART:U_UART|sasc_top:TOP|dpll_state~8                                                                                   ; Lost fanout                                                                                                                         ;
; UART:U_UART|sasc_top:TOP|dpll_state~9                                                                                   ; Lost fanout                                                                                                                         ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|state_tap_tck~4                                   ; Lost fanout                                                                                                                         ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|state_tap_tck~5                                   ; Lost fanout                                                                                                                         ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|state_tap_tck~6                                   ; Lost fanout                                                                                                                         ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|state_tap_tck~7                                   ; Lost fanout                                                                                                                         ;
; Total Number of Removed Registers = 461                                                                                 ;                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+
; Register name                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                              ;
+--------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hmastlock_1[2]                 ; Stuck at GND              ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[0][2],                             ;
;                                                                                            ; due to stuck port data_in ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[1][2],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[2][2],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[3][2],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[4][2],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[5][2],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[6][2],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[7][2],                             ;
;                                                                                            ;                           ; RAM:U_RAMD|s_dphase_haddr[30], RAM:U_RAMD|s_dphase_haddr[29],                                       ;
;                                                                                            ;                           ; RAM:U_RAMD|s_dphase_haddr[28]                                                                       ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hmastlock_1[1]                 ; Stuck at GND              ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[0][1],                             ;
;                                                                                            ; due to stuck port data_in ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[1][1],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[2][1],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[3][1],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[4][1],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[5][1],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[6][1],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[7][1]                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[0][2]                  ; Stuck at GND              ; RAM_FPGA:U_RAMI|s_dphase_hsize[2], RAM:U_RAMD|s_dphase_hsize[2],                                    ;
;                                                                                            ; due to stuck port data_in ; ahb_lite_sdram:U_AHB_SDRAM|HSIZE_old[2]                                                             ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_ope[3] ; Stuck at GND              ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|dividened[0],            ;
;                                                                                            ; due to stuck port data_in ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[0],             ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|pipe_ex_pc[0]            ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10] ; Stuck at GND              ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[10],         ;
;                                                                                            ; due to stuck port data_in ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[10],         ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|berr_buf0                      ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|BUS_M_DONE[3]                                   ; Stuck at GND              ; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sberror[1],                               ;
;                                                                                            ; due to stuck port data_in ; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sberror[0]                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[2][0]                 ; Stuck at GND              ; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[1][0]                          ;
;                                                                                            ; due to stuck port data_in ;                                                                                                     ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_dphase[2]                               ; Stuck at GND              ; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_latched[2]                                       ;
;                                                                                            ; due to stuck port data_in ;                                                                                                     ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_dphase[2]           ; Stuck at GND              ; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_latched[2]                   ;
;                                                                                            ; due to stuck port data_in ;                                                                                                     ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_DONE[3]               ; Stuck at GND              ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|buserr_req_fault_temp[1] ;
;                                                                                            ; due to stuck port data_in ;                                                                                                     ;
+--------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6378  ;
; Number of registers using Synchronous Clear  ; 151   ;
; Number of registers using Synchronous Load   ; 422   ;
; Number of registers using Asynchronous Clear ; 6073  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5416  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                   ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------+---------+
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|TDO_D                                         ; 1       ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hreadyout_0[0]                                          ; 1       ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hreadyout_0[1]                                          ; 1       ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hreadyout_0[2]                                          ; 1       ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|ir_tap_tck[0]                                 ; 10      ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[1]                              ; 2       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[1]                              ; 4       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[0]                              ; 2       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[0]                              ; 4       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[2]                              ; 2       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[2]                              ; 4       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[3]                              ; 2       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[3]                              ; 4       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; 5       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; 3       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|prer[9]                                                                         ; 3       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|prer[1]                                                                         ; 2       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|prer[15]                                                                        ; 3       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|prer[7]                                                                         ; 3       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|prer[8]                                                                         ; 3       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|prer[0]                                                                         ; 2       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|prer[10]                                                                        ; 3       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|prer[2]                                                                         ; 3       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|prer[11]                                                                        ; 3       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|prer[3]                                                                         ; 3       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|prer[12]                                                                        ; 3       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|prer[4]                                                                         ; 3       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|prer[14]                                                                        ; 3       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|prer[6]                                                                         ; 3       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|prer[13]                                                                        ; 3       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|prer[5]                                                                         ; 3       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en  ; 3       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA    ; 5       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL    ; 6       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL    ; 2       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA    ; 2       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1] ; 2       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0] ; 2       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2] ; 1       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1] ; 2       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0] ; 2       ;
; I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2] ; 1       ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|havereset[0]                                              ; 3       ;
; Total number of inverted registers = 43                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                     ;
+--------------------------------+--------------------------+------+
; Register Name                  ; Megafunction             ; Type ;
+--------------------------------+--------------------------+------+
; RAM:U_RAMD|s_mem_rdata_1[0..7] ; RAM:U_RAMD|s_mem_1_rtl_0 ; RAM  ;
; RAM:U_RAMD|s_mem_rdata_2[0..7] ; RAM:U_RAMD|s_mem_2_rtl_0 ; RAM  ;
; RAM:U_RAMD|s_mem_rdata_3[0..7] ; RAM:U_RAMD|s_mem_3_rtl_0 ; RAM  ;
; RAM:U_RAMD|s_mem_rdata_0[0..7] ; RAM:U_RAMD|s_mem_0_rtl_0 ; RAM  ;
+--------------------------------+--------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|ir_sft_tck[0]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|UART:U_UART|sasc_top:TOP|txf_empty_r                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[0][0]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[1][0]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[2][0]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[3][1]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[4][1]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[5][1]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[6][0]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[7][0]                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_dphase[0]                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_haddr_dphase[1]                                                               ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|delay_u[18]                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|UART:U_UART|sasc_top:TOP|hold_reg[6]                                                                                       ;
; 3:1                ; 43 bits   ; 86 LEs        ; 43 LEs               ; 43 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|busm_addr_ma[27]                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder_out[19]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|quotient_out[16]                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP|RAM:U_RAMD|ready_count[0]                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP|RAM_FPGA:U_RAMI|ready_count[2]                                                                                             ;
; 3:1                ; 35 bits   ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|DBGABS_WDATA_internal[22]                                        ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|addr_buf0[15]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sbaddr[18]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|ctr[1]                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|txr[3]                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|UART:U_UART|sasc_brg:BRG|br_cnt[3]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|UART:U_UART|sasc_brg:BRG|cnt[1]                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|if_busy                                               ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[0][17]                                      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[1][1]                                       ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[2][20]                                      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[3][6]                                       ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[4][14]                                      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[5][24]                                      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[6][9]                                       ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[7][7]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_rp_body[0]                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_seq[0]                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_icount_reload[0]                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_dcsr_stepie                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[7]                                                ;
; 3:1                ; 33 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[8]                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|dividened[7]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mtvec[1]                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mscratch[31]                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_tselect[0]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgenable[0][11]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgenable[1][17]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgsense[0][23]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgsense[1][15]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[0][2]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[1][10]                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[2][27]                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[3][12]                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[4][27]                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[5][0]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[6][11]                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[7][12]                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_mcontrol[0][3]                                ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_mcontrol[1][18]                               ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_mcontrol[2][14]                               ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_mcontrol[3][13]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[2]                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|dm_data[1][3]                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|UART:U_UART|sasc_brg:BRG|ps[0]                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sbdata[22]                                                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[10] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|dm_data[0][13]                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[1]                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[5]                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|cr[4]                                                                                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|wb_dat_o[2]                                                                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|wb_dat_o[0]                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|cr[1]                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|sr[2]                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP|UART:U_UART|sasc_top:TOP|tx_bit_cnt[3]                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|busm_wdata_ma[15]                                     ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lrsvd_addr[26]                                  ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|DBGABS_ADDR_internal[17]                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|DBGABS_ADDR_internal[0]                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_count_issue[1]                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_wp_body[2]                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|CSR_MTIME:U_CSR_MTIME|mtime[1]                                                                                             ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_dpc[12]                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|divisor_sign                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_minstret[22]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|CSR_MTIME:U_CSR_MTIME|mtimeh[16]                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP|UART:U_UART|sasc_top:TOP|rx_bit_cnt[2]                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcycleh[30]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_minstreth[8]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|idcode_sft_tck[12]                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_sft_tck[1]                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcycle[21]                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|DATA[29]                                                                                        ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |CHIP_TOP|UART:U_UART|div0[7]                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[12]                                                ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[15]                                                                    ;
; 4:1                ; 39 bits   ; 78 LEs        ; 78 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_sft_tck[22]                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP|RAM:U_RAMD|s_dphase_hsize[0]                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP|RAM_FPGA:U_RAMI|s_dphase_haddr[1]                                                                                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|busm_wdata_ma[30]                                     ;
; 4:1                ; 42 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_dst2[3]                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[1][17]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[2][1]                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[3][28]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[4][2]                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[5][0]                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[6][21]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[7][0]                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[8][23]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[9][18]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[10][22]                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[11][29]                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[12][7]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[13][17]                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[14][30]                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[15][28]                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[16][0]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[17][6]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[18][7]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[19][14]                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[20][22]                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[21][28]                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[22][20]                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[23][16]                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[24][9]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[25][30]                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[26][14]                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[27][29]                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[28][2]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[29][24]                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[30][19]                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[31][12]                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_count_body[3]                                    ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcause[25]                                            ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_icount_count[1]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sbdata[15]                                                       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|PORT:U_PORT|dphase_addr[3]                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP|INT_GEN:U_INT_GEN|dphase_write                                                                                             ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |CHIP_TOP|INT_GEN:U_INT_GEN|dphase_addr[5]                                                                                           ;
; 64:1               ; 4 bits    ; 168 LEs       ; 4 LEs                ; 164 LEs                ; Yes        ; |CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|repeat_cnt[2]                                                                                   ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[31]                                                ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|DBGABS_GPR_RDATA[31]                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|I2C:U_I2C|wb_adr_o[2]                                                                                                      ;
; 64:1               ; 4 bits    ; 168 LEs       ; 4 LEs                ; 164 LEs                ; Yes        ; |CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|HADDR_old[23]                                                                                   ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|delay_n[0]                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|delay_u[1]                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sbdata[6]                                                        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|cmderr[2]                                                        ;
; 19:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|HADDR_old[21]                                                                                   ;
; 19:1               ; 16 bits   ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|HADDR_old[13]                                                                                   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcause[4]                                             ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[12]                                        ;
; 11:1               ; 20 bits   ; 140 LEs       ; 140 LEs              ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[19]                                        ;
; 11:1               ; 8 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[5]                                         ;
; 68:1               ; 16 bits   ; 720 LEs       ; 32 LEs               ; 688 LEs                ; Yes        ; |CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|DATA[9]                                                                                         ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[11]                                                            ;
; 11:1               ; 20 bits   ; 140 LEs       ; 140 LEs              ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[8]                                                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[7]                                                             ;
; 68:1               ; 3 bits    ; 135 LEs       ; 9 LEs                ; 126 LEs                ; Yes        ; |CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|HADDR_old[1]                                                                                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_amo_lrsvd                                    ;
; 14:1               ; 2 bits    ; 18 LEs        ; 2 LEs                ; 16 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_amo_1stld                                    ;
; 14:1               ; 2 bits    ; 18 LEs        ; 2 LEs                ; 16 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_macmd[2]                                     ;
; 16:1               ; 31 bits   ; 310 LEs       ; 124 LEs              ; 186 LEs                ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mtval[16]                                             ;
; 16:1               ; 30 bits   ; 300 LEs       ; 180 LEs              ; 120 LEs                ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mepc[20]                                              ;
; 16:1               ; 11 bits   ; 110 LEs       ; 11 LEs               ; 99 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_shamt[4]                                 ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_mul_func[1]                                  ;
; 19:1               ; 2 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_dpc[28]                                       ;
; 20:1               ; 30 bits   ; 390 LEs       ; 330 LEs              ; 60 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[20]                                    ;
; 19:1               ; 3 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[2]                                  ;
; 19:1               ; 14 bits   ; 168 LEs       ; 28 LEs               ; 140 LEs                ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_imm[26]                                  ;
; 20:1               ; 4 bits    ; 52 LEs        ; 12 LEs               ; 40 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_imm[13]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[1][0]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|prer[2]                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|prer[10]                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[1][0]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[1][1]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[1][1]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[1][1]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[1][1]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[1][1]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[1][1]            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[3]                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[0]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmird_wr_data[5]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|Selector81                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|core_cmd                                          ;
; 3:1                ; 37 bits   ; 74 LEs        ; 74 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr[0][15]                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|BUSM_M_ADDR[12]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[7][3]                                                     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HADDR[15]                                                 ;
; 3:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr[1][5]                                                    ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize[2][0]                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|dbgabs_arg1_incr[0]                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|rdata_dm_data[1]                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|div_count                                       ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[5][1]                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_rdata_tdata1[22]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|rdata_dm_status[19]                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Selector19                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_RDATA[11]                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|WB_FPU_LD_DATA[11]                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|BUSD_M_WDATA[3]                                                             ;
; 8:1                ; 64 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Mux34                                                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_CSR_ADDR[11]                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[2][8]                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[3][11]                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[2][22]                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[3][18]                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[2][26]                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[3][26]                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[2][6]                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[3][5]                                                     ;
; 5:1                ; 33 bits   ; 99 LEs        ; 99 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_rdata_tdata2[31]                              ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Add2                                            ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ex_busX[23]                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|BUSD_M_SIZE[1]                                                              ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HADDR[7]                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[0][12]                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[2][18]                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[3][1]                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[4][20]                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[5][2]                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[6][4]                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[7][6]                                                     ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HADDR[1][25]                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HADDR[0][0]                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HSEL[0]                                                          ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HADDR[2][25]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HADDR[3][3]                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HSIZE[5][1]                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Decoder2                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Decoder2                                              ;
; 16:1               ; 5 bits    ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|Mux0                                                  ;
; 16:1               ; 5 bits    ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|Mux17                                                 ;
; 16:1               ; 5 bits    ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|Mux14                                                 ;
; 16:1               ; 5 bits    ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|Mux19                                                 ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[6][9]                                                     ;
; 6:1                ; 19 bits   ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_rdata_tdata1[14]                              ;
; 5:1                ; 33 bits   ; 99 LEs        ; 66 LEs               ; 33 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder_temp                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Add2                                            ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Mux97                                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HADDR[18]                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_RDATA[0]                                              ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Selector32                                      ;
; 19:1               ; 31 bits   ; 372 LEs       ; 93 LEs               ; 279 LEs                ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_CSR_WDATA[5]                                 ;
; 8:1                ; 22 bits   ; 110 LEs       ; 66 LEs               ; 44 LEs                 ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[0][13]                                                    ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[0][7]                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[0][1]                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_CPU_RDATA[30]                             ;
; 8:1                ; 18 bits   ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_CPU_RDATA[5]                              ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_CPU_RDATA[15]                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_DBG_RDATA[31]                             ;
; 8:1                ; 18 bits   ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_DBG_RDATA[23]                             ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_DBG_RDATA[7]                              ;
; 19:1               ; 8 bits    ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; No         ; |CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|Selector80                                                                                      ;
; 256:1              ; 30 bits   ; 5100 LEs      ; 60 LEs               ; 5040 LEs               ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Selector42                                            ;
; 16:1               ; 15 bits   ; 150 LEs       ; 45 LEs               ; 105 LEs                ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Selector11                                            ;
; 36:1               ; 32 bits   ; 768 LEs       ; 704 LEs              ; 64 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ID_BUSB[7]                                      ;
; 36:1               ; 32 bits   ; 768 LEs       ; 704 LEs              ; 64 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ID_BUSA[29]                                     ;
; 36:1               ; 32 bits   ; 768 LEs       ; 736 LEs              ; 32 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|BUSM_M_WDATA[5]                                 ;
; 37:1               ; 31 bits   ; 744 LEs       ; 713 LEs              ; 31 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ex_busY[19]                                     ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|BUS_M_RDATA_RAW[11]                                         ;
; 12:1               ; 20 bits   ; 160 LEs       ; 140 LEs              ; 20 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|BUS_M_RDATA_RAW[22]                                         ;
; 12:1               ; 8 bits    ; 64 LEs        ; 56 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|BUS_M_RDATA_RAW[2]                                          ;
; 13:1               ; 5 bits    ; 40 LEs        ; 5 LEs                ; 35 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_alu_dst2[12]                                 ;
; 13:1               ; 16 bits   ; 128 LEs       ; 16 LEs               ; 112 LEs                ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|jump_target_cbcc                                ;
; 14:1               ; 29 bits   ; 261 LEs       ; 29 LEs               ; 232 LEs                ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|DBG_DPC_SAVE                                    ;
; 15:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ID_CMP_FUNC[2]                                  ;
; 17:1               ; 5 bits    ; 55 LEs        ; 10 LEs               ; 45 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_dec_src1[4]                                  ;
; 17:1               ; 3 bits    ; 33 LEs        ; 6 LEs                ; 27 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_dec_src2[1]                                  ;
; 18:1               ; 28 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|CSR_INT_DBG_RDATA[21]                             ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|CSR_INT_DBG_RDATA[1]                              ;
; 24:1               ; 15 bits   ; 240 LEs       ; 75 LEs               ; 165 LEs                ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Selector31                                            ;
; 18:1               ; 28 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|CSR_INT_CPU_RDATA[13]                             ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|CSR_INT_CPU_RDATA[1]                              ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_alu_src2[9]                                  ;
; 18:1               ; 7 bits    ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_alu_dst2[6]                                  ;
; 19:1               ; 5 bits    ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_alu_dst2[3]                                  ;
; 26:1               ; 26 bits   ; 442 LEs       ; 416 LEs              ; 26 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_cpu_rdata[31]                                    ;
; 26:1               ; 2 bits    ; 34 LEs        ; 32 LEs               ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_cpu_rdata[0]                                     ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_cpu_rdata[7]                                     ;
; 26:1               ; 26 bits   ; 442 LEs       ; 416 LEs              ; 26 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_dbg_rdata[6]                                     ;
; 26:1               ; 2 bits    ; 34 LEs        ; 32 LEs               ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_dbg_rdata[0]                                     ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_dbg_rdata[7]                                     ;
; 25:1               ; 3 bits    ; 48 LEs        ; 9 LEs                ; 39 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_alu_src2[0]                                  ;
; 49:1               ; 8 bits    ; 256 LEs       ; 96 LEs               ; 160 LEs                ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_FPU_DSTDATA[11]                              ;
; 50:1               ; 7 bits    ; 231 LEs       ; 77 LEs               ; 154 LEs                ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_FPU_DSTDATA[19]                              ;
; 50:1               ; 3 bits    ; 99 LEs        ; 36 LEs               ; 63 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_FPU_DSTDATA[7]                               ;
; 51:1               ; 4 bits    ; 136 LEs       ; 48 LEs               ; 88 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_FPU_DSTDATA[26]                              ;
; 52:1               ; 2 bits    ; 68 LEs        ; 26 LEs               ; 42 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_FPU_DSTDATA[29]                              ;
; 48:1               ; 2 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_FPU_DSTDATA[3]                               ;
; 65:1               ; 4 bits    ; 172 LEs       ; 168 LEs              ; 4 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|intctrl_lvl[0]                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for RAM:U_RAMD|altsyncram:s_mem_1_rtl_0|altsyncram_0ed1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for RAM:U_RAMD|altsyncram:s_mem_2_rtl_0|altsyncram_0ed1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for RAM:U_RAMD|altsyncram:s_mem_3_rtl_0|altsyncram_0ed1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for RAM:U_RAMD|altsyncram:s_mem_0_rtl_0|altsyncram_0ed1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:U_PLL|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 8333333               ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 25000000              ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmRISC:U_MMRISC ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; HART_COUNT     ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; HART_COUNT     ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_WR ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 41    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 41    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; HART_COUNT     ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                              ;
; SLAVES         ; 8     ; Signed Integer                              ;
; MASTERS_BIT    ; 2     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                  ;
; SLAVES         ; 8     ; Signed Integer                                                                  ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                     ;
; LEVELS         ; 3     ; Signed Integer                                                                                                     ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                     ;
; LEVELS         ; 3     ; Signed Integer                                                                                                     ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                     ;
; LEVELS         ; 3     ; Signed Integer                                                                                                     ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                     ;
; LEVELS         ; 3     ; Signed Integer                                                                                                     ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                     ;
; LEVELS         ; 3     ; Signed Integer                                                                                                     ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                     ;
; LEVELS         ; 3     ; Signed Integer                                                                                                     ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                     ;
; LEVELS         ; 3     ; Signed Integer                                                                                                     ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                     ;
; LEVELS         ; 3     ; Signed Integer                                                                                                     ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; SLAVES         ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ahb_lite_sdram:U_AHB_SDRAM ;
+-------------------+-------+---------------------------------------------+
; Parameter Name    ; Value ; Type                                        ;
+-------------------+-------+---------------------------------------------+
; ADDR_BITS         ; 13    ; Signed Integer                              ;
; ROW_BITS          ; 13    ; Signed Integer                              ;
; COL_BITS          ; 10    ; Signed Integer                              ;
; DQ_BITS           ; 16    ; Signed Integer                              ;
; DM_BITS           ; 2     ; Signed Integer                              ;
; BA_BITS           ; 2     ; Signed Integer                              ;
; SADDR_BITS        ; 25    ; Signed Integer                              ;
; DELAY_nCKE        ; 20    ; Signed Integer                              ;
; DELAY_tREF        ; 390   ; Signed Integer                              ;
; DELAY_tRP         ; 0     ; Signed Integer                              ;
; DELAY_tRFC        ; 2     ; Signed Integer                              ;
; DELAY_tMRD        ; 0     ; Signed Integer                              ;
; DELAY_tRCD        ; 0     ; Signed Integer                              ;
; DELAY_tCAS        ; 0     ; Signed Integer                              ;
; DELAY_afterREAD   ; 0     ; Signed Integer                              ;
; DELAY_afterWRITE  ; 2     ; Signed Integer                              ;
; COUNT_initAutoRef ; 2     ; Signed Integer                              ;
+-------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:U_RAMD ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; RAM_SIZE       ; 49152 ; Signed Integer                 ;
; RAM_ADDR       ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                     ;
+------------------------------------+------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                  ;
; WIDTH_A                            ; 32                     ; Signed Integer                                           ;
; WIDTHAD_A                          ; 15                     ; Signed Integer                                           ;
; NUMWORDS_A                         ; 32768                  ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                  ;
; WIDTH_B                            ; 32                     ; Signed Integer                                           ;
; WIDTHAD_B                          ; 15                     ; Signed Integer                                           ;
; NUMWORDS_B                         ; 32768                  ; Signed Integer                                           ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK0                 ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; RAM128KB_DP.mif        ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                  ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_j7q2        ; Untyped                                                  ;
+------------------------------------+------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:U_UART|sasc_top:TOP ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; START_BIT      ; 0     ; Unsigned Binary                              ;
; STOP_BIT       ; 1     ; Unsigned Binary                              ;
; IDLE_BIT       ; 1     ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C:U_I2C|i2c_master_top:U_I2C_CORE ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; ARST_LVL       ; 0     ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                              ;
; ST_START       ; 00001 ; Unsigned Binary                                                                              ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                              ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                              ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                              ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+--------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                               ;
+----------------+--------------------+--------------------------------------------------------------------------------------------------------------------+
; idle           ; 000000000000000000 ; Unsigned Binary                                                                                                    ;
; start_a        ; 000000000000000001 ; Unsigned Binary                                                                                                    ;
; start_b        ; 000000000000000010 ; Unsigned Binary                                                                                                    ;
; start_c        ; 000000000000000100 ; Unsigned Binary                                                                                                    ;
; start_d        ; 000000000000001000 ; Unsigned Binary                                                                                                    ;
; start_e        ; 000000000000010000 ; Unsigned Binary                                                                                                    ;
; stop_a         ; 000000000000100000 ; Unsigned Binary                                                                                                    ;
; stop_b         ; 000000000001000000 ; Unsigned Binary                                                                                                    ;
; stop_c         ; 000000000010000000 ; Unsigned Binary                                                                                                    ;
; stop_d         ; 000000000100000000 ; Unsigned Binary                                                                                                    ;
; rd_a           ; 000000001000000000 ; Unsigned Binary                                                                                                    ;
; rd_b           ; 000000010000000000 ; Unsigned Binary                                                                                                    ;
; rd_c           ; 000000100000000000 ; Unsigned Binary                                                                                                    ;
; rd_d           ; 000001000000000000 ; Unsigned Binary                                                                                                    ;
; wr_a           ; 000010000000000000 ; Unsigned Binary                                                                                                    ;
; wr_b           ; 000100000000000000 ; Unsigned Binary                                                                                                    ;
; wr_c           ; 001000000000000000 ; Unsigned Binary                                                                                                    ;
; wr_d           ; 010000000000000000 ; Unsigned Binary                                                                                                    ;
+----------------+--------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:U_RAMD|altsyncram:s_mem_1_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Untyped                  ;
; WIDTHAD_A                          ; 14                   ; Untyped                  ;
; NUMWORDS_A                         ; 12288                ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 8                    ; Untyped                  ;
; WIDTHAD_B                          ; 14                   ; Untyped                  ;
; NUMWORDS_B                         ; 12288                ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_0ed1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:U_RAMD|altsyncram:s_mem_2_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Untyped                  ;
; WIDTHAD_A                          ; 14                   ; Untyped                  ;
; NUMWORDS_A                         ; 12288                ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 8                    ; Untyped                  ;
; WIDTHAD_B                          ; 14                   ; Untyped                  ;
; NUMWORDS_B                         ; 12288                ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_0ed1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:U_RAMD|altsyncram:s_mem_3_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Untyped                  ;
; WIDTHAD_A                          ; 14                   ; Untyped                  ;
; NUMWORDS_A                         ; 12288                ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 8                    ; Untyped                  ;
; WIDTHAD_B                          ; 14                   ; Untyped                  ;
; NUMWORDS_B                         ; 12288                ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_0ed1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:U_RAMD|altsyncram:s_mem_0_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Untyped                  ;
; WIDTHAD_A                          ; 14                   ; Untyped                  ;
; NUMWORDS_A                         ; 12288                ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 8                    ; Untyped                  ;
; WIDTHAD_B                          ; 14                   ; Untyped                  ;
; NUMWORDS_B                         ; 12288                ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_0ed1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0 ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTHA                                     ; 33       ; Untyped                                                                        ;
; LPM_WIDTHB                                     ; 33       ; Untyped                                                                        ;
; LPM_WIDTHP                                     ; 66       ; Untyped                                                                        ;
; LPM_WIDTHR                                     ; 66       ; Untyped                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                        ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                        ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                        ;
; LATENCY                                        ; 0        ; Untyped                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                        ;
; CBXI_PARAMETER                                 ; mult_ugs ; Untyped                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; PLL:U_PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                         ;
; Entity Instance                           ; RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 32                                                                        ;
;     -- NUMWORDS_A                         ; 32768                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 32                                                                        ;
;     -- NUMWORDS_B                         ; 32768                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; RAM:U_RAMD|altsyncram:s_mem_1_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 12288                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 8                                                                         ;
;     -- NUMWORDS_B                         ; 12288                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; RAM:U_RAMD|altsyncram:s_mem_2_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 12288                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 8                                                                         ;
;     -- NUMWORDS_B                         ; 12288                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; RAM:U_RAMD|altsyncram:s_mem_3_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 12288                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 8                                                                         ;
;     -- NUMWORDS_B                         ; 12288                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; RAM:U_RAMD|altsyncram:s_mem_0_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 12288                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 8                                                                         ;
;     -- NUMWORDS_B                         ; 12288                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                    ;
+---------------------------------------+-------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                     ;
+---------------------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                         ;
; Entity Instance                       ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 33                                                                                        ;
;     -- LPM_WIDTHB                     ; 33                                                                                        ;
;     -- LPM_WIDTHP                     ; 66                                                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                        ;
+---------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:U_UART"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; CTS  ; Input  ; Info     ; Stuck at GND                                                                        ;
; RTS  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP" ;
+--------+--------+----------+------------------------------------------+
; Port   ; Type   ; Severity ; Details                                  ;
+--------+--------+----------+------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                             ;
; rden_a ; Input  ; Info     ; Stuck at GND                             ;
; wren_b ; Input  ; Info     ; Stuck at GND                             ;
; q_a    ; Output ; Info     ; Explicitly unconnected                   ;
+--------+--------+----------+------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ahb_lite_sdram:U_AHB_SDRAM" ;
+-----------+-------+----------+-------------------------+
; Port      ; Type  ; Severity ; Details                 ;
+-----------+-------+----------+-------------------------+
; SI_Endian ; Input ; Info     ; Stuck at GND            ;
+-----------+-------+----------+-------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "AHB_MATRIX:U_AHB_MATRIX"       ;
+-------------------------+-------+----------+--------------+
; Port                    ; Type  ; Severity ; Details      ;
+-------------------------+-------+----------+--------------+
; M_PRIORITY[0][1]        ; Input ; Info     ; Stuck at GND ;
; M_PRIORITY[0][0]        ; Input ; Info     ; Stuck at VCC ;
; M_PRIORITY[1][1]        ; Input ; Info     ; Stuck at GND ;
; M_PRIORITY[1][0]        ; Input ; Info     ; Stuck at VCC ;
; M_PRIORITY[2][1]        ; Input ; Info     ; Stuck at GND ;
; M_PRIORITY[2][0]        ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[0][29..28] ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[0][26..25] ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[0][23..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[0][31]     ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[0][30]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[0][27]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[0][24]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[1][30..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[1][31]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[2][30..28] ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[2][26..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[2][31]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[2][27]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[3][30..29] ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[3][27..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[3][31]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[3][28]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[4][28..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[4][31]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[4][30]     ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[4][29]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[5][29..28] ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[5][27..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[5][31]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[5][30]     ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[6][31..30] ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[6][29..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[7][31..30] ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[7][27..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[7][29]     ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[7][28]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_MASK[0][31..5]  ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_MASK[0][4..0]   ; Input ; Info     ; Stuck at GND ;
; S_HADDR_MASK[1][31..27] ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_MASK[1][26..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_MASK[2][31..27] ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_MASK[2][26..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_MASK[3][31..28] ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_MASK[3][27..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_MASK[4][31..28] ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_MASK[4][27..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_MASK[5][31..28] ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_MASK[5][27..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_MASK[6][31..28] ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_MASK[6][27..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_MASK[7][31..8]  ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_MASK[7][7..0]   ; Input ; Info     ; Stuck at GND ;
+-------------------------+-------+----------+--------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP" ;
+---------+-------+----------+-----------------------------------------------+
; Port    ; Type  ; Severity ; Details                                       ;
+---------+-------+----------+-----------------------------------------------+
; HART_ID ; Input ; Info     ; Stuck at GND                                  ;
+---------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                        ;
+------------+-------+----------+------------------------------------------------------------------------------------------------+
; WR_DATA[0] ; Input ; Info     ; Stuck at GND                                                                                   ;
+------------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmRISC:U_MMRISC"                                                                                         ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; STBY                      ; Input  ; Info     ; Stuck at GND                                                                        ;
; SRSTn_OUT                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RTCK                      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RESET_VECTOR[0][30..29]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; RESET_VECTOR[0][27..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; RESET_VECTOR[0][31]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; RESET_VECTOR[0][28]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE              ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE[21..20] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE[10..9]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE[6..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE[31..29] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE[27..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE[24..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE[17..15] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE[28]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE[19]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE[18]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE[14]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE[13]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE[11]     ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:U_PLL"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 150                         ;
; cycloneiii_ff         ; 6378                        ;
;     CLR               ; 826                         ;
;     CLR SCLR          ; 27                          ;
;     CLR SCLR SLD      ; 14                          ;
;     CLR SLD           ; 27                          ;
;     ENA               ; 205                         ;
;     ENA CLR           ; 4793                        ;
;     ENA CLR SCLR      ; 36                          ;
;     ENA CLR SCLR SLD  ; 24                          ;
;     ENA CLR SLD       ; 326                         ;
;     ENA SCLR          ; 3                           ;
;     ENA SCLR SLD      ; 23                          ;
;     ENA SLD           ; 6                           ;
;     SCLR              ; 24                          ;
;     SLD               ; 2                           ;
;     plain             ; 42                          ;
; cycloneiii_io_obuf    ; 115                         ;
; cycloneiii_lcell_comb ; 23091                       ;
;     arith             ; 1867                        ;
;         2 data inputs ; 689                         ;
;         3 data inputs ; 1178                        ;
;     normal            ; 21224                       ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 81                          ;
;         2 data inputs ; 871                         ;
;         3 data inputs ; 2732                        ;
;         4 data inputs ; 17538                       ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 192                         ;
;                       ;                             ;
; Max LUT depth         ; 67.00                       ;
; Average LUT depth     ; 29.61                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:58     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sun Mar 20 01:04:31 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mmRISC -c mmRISC
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v
    Info (12023): Found entity 1: CHIP_TOP File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 179
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v
    Info (12023): Found entity 1: mmRISC File: /home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/mmRISC/bus_m_ahb.v
    Info (12023): Found entity 1: BUS_M_AHB File: /home/taka/RISCV/mmRISC-1/verilog/mmRISC/bus_m_ahb.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/mmRISC/csr_mtime.v
    Info (12023): Found entity 1: CSR_MTIME File: /home/taka/RISCV/mmRISC-1/verilog/mmRISC/csr_mtime.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v
    Info (12023): Found entity 1: CPU_TOP File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fetch.v
    Info (12023): Found entity 1: CPU_FETCH File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fetch.v Line: 128
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v
    Info (12023): Found entity 1: CPU_PIPELINE File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v
    Info (12023): Found entity 1: CPU_DATAPATH File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v
    Info (12023): Found entity 1: CPU_FPU32 File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_debug.v
    Info (12023): Found entity 1: CPU_DEBUG File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_debug.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr.v
    Info (12023): Found entity 1: CPU_CSR File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr.v Line: 168
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v
    Info (12023): Found entity 1: CPU_CSR_DBG File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v
    Info (12023): Found entity 1: CPU_CSR_INT File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v
    Info (12023): Found entity 1: AHB_MATRIX File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v
    Info (12023): Found entity 1: AHB_SLAVE_PORT File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v
    Info (12023): Found entity 1: AHB_MASTER_PORT File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_interconnect.v
    Info (12023): Found entity 1: AHB_INTERCONNECT File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_interconnect.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v
    Info (12023): Found entity 1: AHB_ARB File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v Line: 16
    Info (12023): Found entity 2: AHB_ARB_RB File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v Line: 184
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v
    Info (12023): Found entity 1: DEBUG_TOP File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v Line: 95
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v
    Info (12023): Found entity 1: DEBUG_DTM_JTAG File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dm.v
    Info (12023): Found entity 1: DEBUG_DM File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dm.v Line: 99
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/debug/debug_cdc.v
    Info (12023): Found entity 1: DEBUG_CDC File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_cdc.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/int_gen/int_gen.v
    Info (12023): Found entity 1: INT_GEN File: /home/taka/RISCV/mmRISC-1/verilog/int_gen/int_gen.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/uart/uart.v
    Info (12023): Found entity 1: UART File: /home/taka/RISCV/mmRISC-1/verilog/uart/uart.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v
    Info (12023): Found entity 1: sasc_top File: /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v
    Info (12023): Found entity 1: sasc_fifo4 File: /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v
    Info (12023): Found entity 1: sasc_brg File: /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c.v
    Info (12023): Found entity 1: I2C File: /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c.v Line: 55
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v(185) File: /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl File: /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 143
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v(199) File: /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v Line: 199
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl File: /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top File: /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ram/ram.v
    Info (12023): Found entity 1: RAM File: /home/taka/RISCV/mmRISC-1/verilog/ram/ram.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ram/ram_fpga.v
    Info (12023): Found entity 1: RAM_FPGA File: /home/taka/RISCV/mmRISC-1/verilog/ram/ram_fpga.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v
    Info (12023): Found entity 1: ahb_lite_sdram File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/port/port.v
    Info (12023): Found entity 1: PORT File: /home/taka/RISCV/mmRISC-1/verilog/port/port.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file PLL.v
    Info (12023): Found entity 1: PLL File: /home/taka/RISCV/mmRISC-1/fpga/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file RAM128KB_DP.v
    Info (12023): Found entity 1: RAM128KB_DP File: /home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.v Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(100): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 100
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(117): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 117
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(120): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 120
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(252): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 252
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(254): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 254
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(255): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 255
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(256): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 256
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(258): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 258
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(259): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 259
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(261): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 261
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(262): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 262
Info (12127): Elaborating entity "CHIP_TOP" for the top level hierarchy
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:U_PLL" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 297
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:U_PLL|altpll:altpll_component" File: /home/taka/RISCV/mmRISC-1/fpga/PLL.v Line: 108
Info (12130): Elaborated megafunction instantiation "PLL:U_PLL|altpll:altpll_component" File: /home/taka/RISCV/mmRISC-1/fpga/PLL.v Line: 108
Info (12133): Instantiated megafunction "PLL:U_PLL|altpll:altpll_component" with the following parameter: File: /home/taka/RISCV/mmRISC-1/fpga/PLL.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25000000"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "8333333"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/PLL_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: /home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v Line: 31
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated" File: /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "mmRISC" for hierarchy "mmRISC:U_MMRISC" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 602
Info (12128): Elaborating entity "DEBUG_TOP" for hierarchy "mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP" File: /home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v Line: 263
Info (12128): Elaborating entity "DEBUG_DTM_JTAG" for hierarchy "mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG" File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v Line: 211
Info (10264): Verilog HDL Case Statement information at debug_dtm_jtag.v(157): all case item expressions in this case statement are onehot File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v Line: 157
Info (10264): Verilog HDL Case Statement information at debug_dtm_jtag.v(179): all case item expressions in this case statement are onehot File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v Line: 179
Info (10264): Verilog HDL Case Statement information at debug_dtm_jtag.v(222): all case item expressions in this case statement are onehot File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v Line: 222
Info (12128): Elaborating entity "DEBUG_CDC" for hierarchy "mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_WR" File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v Line: 262
Info (12128): Elaborating entity "DEBUG_DM" for hierarchy "mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM" File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v Line: 272
Info (12128): Elaborating entity "CPU_TOP" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP" File: /home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v Line: 348
Info (12128): Elaborating entity "CPU_FETCH" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v Line: 391
Info (12128): Elaborating entity "CPU_DATAPATH" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v Line: 491
Info (12128): Elaborating entity "CPU_PIPELINE" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v Line: 609
Warning (10762): Verilog HDL Case Statement warning at cpu_pipeline.v(1252): can't check case statement for completeness because the case expression has too many possible states File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v Line: 1252
Warning (10935): Verilog HDL Casex/Casez warning at cpu_pipeline.v(1742): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v Line: 1742
Warning (10935): Verilog HDL Casex/Casez warning at cpu_pipeline.v(1809): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v Line: 1809
Info (12128): Elaborating entity "CPU_CSR" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v Line: 698
Info (12128): Elaborating entity "CPU_CSR_INT" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v Line: 723
Warning (10230): Verilog HDL assignment warning at cpu_csr_int.v(326): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v Line: 326
Info (12128): Elaborating entity "CPU_CSR_DBG" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v Line: 780
Warning (10762): Verilog HDL Case Statement warning at cpu_csr_dbg.v(892): can't check case statement for completeness because the case expression has too many possible states File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v Line: 892
Info (12128): Elaborating entity "CPU_DEBUG" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v Line: 864
Info (12128): Elaborating entity "CPU_FPU32" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v Line: 1000
Info (12128): Elaborating entity "BUS_M_AHB" for hierarchy "mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI" File: /home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v Line: 402
Info (12128): Elaborating entity "AHB_MATRIX" for hierarchy "AHB_MATRIX:U_AHB_MATRIX" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 689
Info (12128): Elaborating entity "AHB_MASTER_PORT" for hierarchy "AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT" File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v Line: 163
Info (12128): Elaborating entity "AHB_INTERCONNECT" for hierarchy "AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT" File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v Line: 215
Info (12128): Elaborating entity "AHB_ARB" for hierarchy "AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB" File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_interconnect.v Line: 245
Info (12128): Elaborating entity "AHB_ARB_RB" for hierarchy "AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB" File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v Line: 140
Info (12128): Elaborating entity "AHB_SLAVE_PORT" for hierarchy "AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT" File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v Line: 259
Info (12128): Elaborating entity "CSR_MTIME" for hierarchy "CSR_MTIME:U_CSR_MTIME" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 722
Info (12128): Elaborating entity "ahb_lite_sdram" for hierarchy "ahb_lite_sdram:U_AHB_SDRAM" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 758
Warning (10036): Verilog HDL or VHDL warning at ahb_lite_sdram.v(109): object "HWRITE_old" assigned a value but never read File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 109
Warning (10036): Verilog HDL or VHDL warning at ahb_lite_sdram.v(110): object "HTRANS_old" assigned a value but never read File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 110
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(133): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 133
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(142): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 142
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(145): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 145
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(146): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 146
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(147): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 147
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(148): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 148
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(149): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 149
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(150): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 150
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(151): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 151
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(152): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 152
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(153): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 153
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(155): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 155
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(156): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 156
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(160): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 160
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(161): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 161
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(162): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 162
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(163): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 163
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(164): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 164
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(165): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 165
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(167): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 167
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(170): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 170
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(171): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 171
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(172): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 172
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(173): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 173
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(175): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 175
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(178): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 178
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(179): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 179
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(180): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 180
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(188): truncated value with size 32 to match size of target (5) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 188
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(189): truncated value with size 32 to match size of target (4) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 189
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(190): truncated value with size 32 to match size of target (5) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 190
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(190): truncated value with size 32 to match size of target (4) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 190
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(191): truncated value with size 32 to match size of target (5) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 191
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(192): truncated value with size 32 to match size of target (5) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 192
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(193): truncated value with size 32 to match size of target (5) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 193
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(194): truncated value with size 32 to match size of target (5) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 194
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(195): truncated value with size 32 to match size of target (5) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 195
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(196): truncated value with size 32 to match size of target (5) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 196
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(197): truncated value with size 32 to match size of target (5) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 197
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(198): truncated value with size 32 to match size of target (5) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 198
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(203): truncated value with size 32 to match size of target (25) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 203
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(204): truncated value with size 32 to match size of target (25) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 204
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(205): truncated value with size 32 to match size of target (25) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 205
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(206): truncated value with size 32 to match size of target (25) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 206
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(272): truncated value with size 32 to match size of target (13) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 272
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(277): truncated value with size 32 to match size of target (13) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 277
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(280): truncated value with size 32 to match size of target (13) File: /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 280
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:U_RAMD" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 786
Info (12128): Elaborating entity "RAM_FPGA" for hierarchy "RAM_FPGA:U_RAMI" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 811
Info (12128): Elaborating entity "RAM128KB_DP" for hierarchy "RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP" File: /home/taka/RISCV/mmRISC-1/verilog/ram/ram_fpga.v Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component" File: /home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.v Line: 110
Info (12130): Elaborated megafunction instantiation "RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component" File: /home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.v Line: 110
Info (12133): Instantiated megafunction "RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component" with the following parameter: File: /home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.v Line: 110
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RAM128KB_DP.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j7q2.tdf
    Info (12023): Found entity 1: altsyncram_j7q2 File: /home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_j7q2.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_j7q2" for hierarchy "RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated" File: /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf
    Info (12023): Found entity 1: decode_c7a File: /home/taka/RISCV/mmRISC-1/fpga/db/decode_c7a.tdf Line: 23
Info (12128): Elaborating entity "decode_c7a" for hierarchy "RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|decode_c7a:decode2" File: /home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_j7q2.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_93b.tdf
    Info (12023): Found entity 1: mux_93b File: /home/taka/RISCV/mmRISC-1/fpga/db/mux_93b.tdf Line: 23
Info (12128): Elaborating entity "mux_93b" for hierarchy "RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|mux_93b:mux4" File: /home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_j7q2.tdf Line: 59
Info (12128): Elaborating entity "PORT" for hierarchy "PORT:U_PORT" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 865
Info (12128): Elaborating entity "UART" for hierarchy "UART:U_UART" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 896
Info (12128): Elaborating entity "sasc_top" for hierarchy "UART:U_UART|sasc_top:TOP" File: /home/taka/RISCV/mmRISC-1/verilog/uart/uart.v Line: 255
Warning (10036): Verilog HDL or VHDL warning at sasc_top.v(108): object "load_r" assigned a value but never read File: /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at sasc_top.v(126): object "rxd_r2" assigned a value but never read File: /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v Line: 126
Info (12128): Elaborating entity "sasc_fifo4" for hierarchy "UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo" File: /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v Line: 147
Warning (10036): Verilog HDL or VHDL warning at sasc_fifo4.v(80): object "wp_p2" assigned a value but never read File: /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 80
Info (12128): Elaborating entity "sasc_brg" for hierarchy "UART:U_UART|sasc_brg:BRG" File: /home/taka/RISCV/mmRISC-1/verilog/uart/uart.v Line: 265
Info (12128): Elaborating entity "INT_GEN" for hierarchy "INT_GEN:U_INT_GEN" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 923
Info (12128): Elaborating entity "I2C" for hierarchy "I2C:U_I2C" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 956
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "I2C:U_I2C|i2c_master_top:U_I2C_CORE" File: /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c.v Line: 155
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller" File: /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v Line: 257
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller" File: /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v Line: 164
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(257): truncated value with size 16 to match size of target (14) File: /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 257
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(258): truncated value with size 32 to match size of target (14) File: /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 258
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item File: /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 410
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot File: /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 410
Warning (10208): Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 406
Warning (276027): Inferred dual-clock RAM node "RAM:U_RAMD|s_mem_1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RAM:U_RAMD|s_mem_2_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RAM:U_RAMD|s_mem_3_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RAM:U_RAMD|s_mem_0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo|mem" is uninferred due to inappropriate RAM size File: /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 76
    Info (276004): RAM logic "UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo|mem" is uninferred due to inappropriate RAM size File: /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 76
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:U_RAMD|s_mem_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12288
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12288
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:U_RAMD|s_mem_2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12288
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12288
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:U_RAMD|s_mem_3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12288
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12288
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:U_RAMD|s_mem_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12288
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12288
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Mult0" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v Line: 309
Info (12130): Elaborated megafunction instantiation "RAM:U_RAMD|altsyncram:s_mem_1_rtl_0"
Info (12133): Instantiated megafunction "RAM:U_RAMD|altsyncram:s_mem_1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "12288"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "12288"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ed1.tdf
    Info (12023): Found entity 1: altsyncram_0ed1 File: /home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_0ed1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_97a.tdf
    Info (12023): Found entity 1: decode_97a File: /home/taka/RISCV/mmRISC-1/fpga/db/decode_97a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_p1b.tdf
    Info (12023): Found entity 1: mux_p1b File: /home/taka/RISCV/mmRISC-1/fpga/db/mux_p1b.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v Line: 309
Info (12133): Instantiated megafunction "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0" with the following parameter: File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v Line: 309
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "66"
    Info (12134): Parameter "LPM_WIDTHR" = "66"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ugs.tdf
    Info (12023): Found entity 1: mult_ugs File: /home/taka/RISCV/mmRISC-1/fpga/db/mult_ugs.tdf Line: 31
Info (13014): Ignored 250 buffer(s)
    Info (13019): Ignored 250 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v Line: 37
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "I2C_ENA" is stuck at VCC File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 206
    Warning (13410): Pin "I2C_ADR" is stuck at GND File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 207
    Warning (13410): Pin "SDRAM_CSn" is stuck at GND File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 213
Info (286030): Timing-Driven Synthesis is running
Info (17049): 39 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/taka/RISCV/mmRISC-1/fpga/output_files/mmRISC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: /home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v Line: 51
Info (21057): Implemented 25909 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 27 output pins
    Info (21060): Implemented 114 bidirectional pins
    Info (21061): Implemented 25558 logic cells
    Info (21064): Implemented 192 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 843 megabytes
    Info: Processing ended: Sun Mar 20 01:07:49 2022
    Info: Elapsed time: 00:03:18
    Info: Total CPU time (on all processors): 00:03:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/taka/RISCV/mmRISC-1/fpga/output_files/mmRISC.map.smsg.


