$date
	Sun Oct 23 02:07:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#231807
b10110 !
1"
#231810
b10110 &
b10110 %
1$
#231811
0"
#231814
b1011 &
b1011 %
#231818
b100010 &
b100010 %
#231822
b10001 &
b10001 %
#231826
b110100 &
b110100 %
#231830
b11010 &
b11010 %
#231834
b1101 &
b1101 %
#231838
b101000 &
b101000 %
#231842
b10100 &
b10100 %
#231846
b1010 &
b1010 %
#231850
b101 &
b101 %
#231854
b10000 &
b10000 %
#231858
b1000 &
b1000 %
#231862
b100 &
b100 %
#231866
b10 &
b10 %
#231870
b1 &
1#
b1 %
#231874
b0 &
b0 %
0#
0$
#1196425
b101 !
1"
#1196426
b101 &
b101 %
1$
#1196427
0"
#1196430
b10000 &
b10000 %
#1196434
b1000 &
b1000 %
#1196438
b100 &
b100 %
#1196442
b10 &
b10 %
#1196446
b1 &
1#
b1 %
#1196450
b0 &
b0 %
0#
0$
#2219232
b10000 !
1"
#2219234
b10000 &
b10000 %
1$
#2219235
0"
#2219238
b1000 &
b1000 %
#2219242
b100 &
b100 %
#2219246
b10 &
b10 %
#2219250
b1 &
b1 %
1#
#2219254
b0 &
0#
b0 %
0$
#4500012
