A simple one only with icache(tested ok on FPGA)

This is a project called cpu3 in vivado

#### riscv_top.bit

    Output Frequency: 150 MHz
    WNS: -3.362 ns
    cpu0/pc0/pc_o_reg[2]_rep/C -> cpu0/mem_ctrl0/data_reg[2][*]/CE
    cpu0/pc0/pc_o_reg[2]_rep/C -> cpu0/pc0/pc_o_reg[*]/CE


#### 120MHz.bit

    Output Frequency: 120 MHz
    WNS: -1.958 ns
