Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/downloads/Jessie/ucla-cs252a/design_exp1/cla/cla/clg4_isim_beh.exe -prj C:/downloads/Jessie/ucla-cs252a/design_exp1/cla/cla/clg4_beh.prj work.clg4 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/downloads/Jessie/ucla-cs252a/design_exp1/cla/cla/clg4.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clg4
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 2 Verilog Units
Built simulation executable C:/downloads/Jessie/ucla-cs252a/design_exp1/cla/cla/clg4_isim_beh.exe
Fuse Memory Usage: 27356 KB
Fuse CPU Usage: 1513 ms
