// Seed: 871399929
module module_0;
  assign id_1 = -1;
  always id_2 = -1;
  assign module_1.type_0 = 0;
  wire id_3, id_4, id_5;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2,
      id_1,
      id_5,
      id_4,
      id_5,
      id_3,
      id_2,
      id_4,
      id_1,
      id_4,
      id_5,
      id_4,
      id_4,
      id_1,
      id_1,
      id_5,
      id_4
  );
endmodule
module module_1 (
    output uwire id_0,
    output wor   id_1,
    output wire  id_2
);
  parameter id_4 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [7:0] id_23;
  assign id_19 = (id_20) || id_23[~1];
endmodule
