#include "ps2_runtime_macros.h"
#include "ps2_runtime.h"
#include "ps2_recompiled_functions.h"
#include "ps2_recompiled_stubs.h"

#include "ps2_syscalls.h"
#include "ps2_stubs.h"

// Function: sub_001099B0
// Address: 0x1099b0 - 0x109a78
void sub_001099B0_0x1099b0(uint8_t* rdram, R5900Context* ctx, PS2Runtime *runtime) {

    ctx->pc = 0x1099b0u;

    // 0x1099b0: 0x27bdffe0
    ctx->pc = 0x1099b0u;
    SET_GPR_S32(ctx, 29, ADD32(GPR_U32(ctx, 29), 4294967264));
    // 0x1099b4: 0x3c020037
    ctx->pc = 0x1099b4u;
    SET_GPR_U32(ctx, 2, ((uint32_t)55 << 16));
    // 0x1099b8: 0xffb00000
    ctx->pc = 0x1099b8u;
    WRITE64(ADD32(GPR_U32(ctx, 29), 0), GPR_U64(ctx, 16));
    // 0x1099bc: 0x80802d
    ctx->pc = 0x1099bcu;
    SET_GPR_U64(ctx, 16, (uint64_t)GPR_U64(ctx, 4) + (uint64_t)GPR_U64(ctx, 0));
    // 0x1099c0: 0xffb10008
    ctx->pc = 0x1099c0u;
    WRITE64(ADD32(GPR_U32(ctx, 29), 8), GPR_U64(ctx, 17));
    // 0x1099c4: 0x2451f0dc
    ctx->pc = 0x1099c4u;
    SET_GPR_S32(ctx, 17, ADD32(GPR_U32(ctx, 2), 4294963420));
    // 0x1099c8: 0xa0202d
    ctx->pc = 0x1099c8u;
    SET_GPR_U64(ctx, 4, (uint64_t)GPR_U64(ctx, 5) + (uint64_t)GPR_U64(ctx, 0));
    // 0x1099cc: 0xc0282d
    ctx->pc = 0x1099ccu;
    SET_GPR_U64(ctx, 5, (uint64_t)GPR_U64(ctx, 6) + (uint64_t)GPR_U64(ctx, 0));
    // 0x1099d0: 0xe0302d
    ctx->pc = 0x1099d0u;
    SET_GPR_U64(ctx, 6, (uint64_t)GPR_U64(ctx, 7) + (uint64_t)GPR_U64(ctx, 0));
    // 0x1099d4: 0xffbf0010
    ctx->pc = 0x1099d4u;
    WRITE64(ADD32(GPR_U32(ctx, 29), 16), GPR_U64(ctx, 31));
    // 0x1099d8: 0xc04531a
    ctx->pc = 0x1099D8u;
    SET_GPR_U32(ctx, 31, 0x1099E0u);
    ctx->pc = 0x1099DCu;
    WRITE32(ADD32(GPR_U32(ctx, 17), 0), GPR_U32(ctx, 0));
    ctx->pc = 0x114C68u;
    {
        const uint32_t __entryPc = ctx->pc;
        sub_00114C68_0x114c68(rdram, ctx, runtime);
        if (ctx->pc == __entryPc) { ctx->pc = 0x1099E0u; }
    }
    if (ctx->pc != 0x1099E0u) { return; }
    ctx->pc = 0x1099E0u;
    // 0x1099e0: 0x40182d
    ctx->pc = 0x1099e0u;
    SET_GPR_U64(ctx, 3, (uint64_t)GPR_U64(ctx, 2) + (uint64_t)GPR_U64(ctx, 0));
    // 0x1099e4: 0x2404ffff
    ctx->pc = 0x1099e4u;
    SET_GPR_S32(ctx, 4, ADD32(GPR_U32(ctx, 0), 4294967295));
    // 0x1099e8: 0x14640004
    ctx->pc = 0x1099E8u;
    {
        const bool branch_taken_0x1099e8 = (GPR_U32(ctx, 3) != GPR_U32(ctx, 4));
        ctx->pc = 0x1099ECu;
        SET_GPR_U64(ctx, 2, (uint64_t)GPR_U64(ctx, 3) + (uint64_t)GPR_U64(ctx, 0));
        if (branch_taken_0x1099e8) {
            ctx->pc = 0x1099FCu;
            goto label_1099fc;
        }
    }
    ctx->pc = 0x1099F0u;
    // 0x1099f0: 0x8e230000
    ctx->pc = 0x1099f0u;
    SET_GPR_U32(ctx, 3, READ32(ADD32(GPR_U32(ctx, 17), 0)));
    // 0x1099f4: 0x54600001
    ctx->pc = 0x1099F4u;
    {
        const bool branch_taken_0x1099f4 = (GPR_U32(ctx, 3) != GPR_U32(ctx, 0));
        if (branch_taken_0x1099f4) {
            ctx->pc = 0x1099F8u;
            WRITE32(ADD32(GPR_U32(ctx, 16), 0), GPR_U32(ctx, 3));
            ctx->pc = 0x1099FCu;
            goto label_1099fc;
        }
    }
    ctx->pc = 0x1099FCu;
label_1099fc:
    // 0x1099fc: 0xdfb00000
    ctx->pc = 0x1099fcu;
    SET_GPR_U64(ctx, 16, READ64(ADD32(GPR_U32(ctx, 29), 0)));
    // 0x109a00: 0xdfb10008
    ctx->pc = 0x109a00u;
    SET_GPR_U64(ctx, 17, READ64(ADD32(GPR_U32(ctx, 29), 8)));
    // 0x109a04: 0xdfbf0010
    ctx->pc = 0x109a04u;
    SET_GPR_U64(ctx, 31, READ64(ADD32(GPR_U32(ctx, 29), 16)));
    // 0x109a08: 0x3e00008
    ctx->pc = 0x109A08u;
    {
        uint32_t jumpTarget = GPR_U32(ctx, 31);
        ctx->pc = 0x109A0Cu;
        SET_GPR_S32(ctx, 29, ADD32(GPR_U32(ctx, 29), 32));
        ctx->pc = jumpTarget;
        switch (jumpTarget) {
            case 0x1099FCu: goto label_1099fc;
            default: break;
        }
        return;
    }
    ctx->pc = 0x109A10u;
    // 0x109a10: 0x27bdffe0
    ctx->pc = 0x109a10u;
    SET_GPR_S32(ctx, 29, ADD32(GPR_U32(ctx, 29), 4294967264));
    // 0x109a14: 0xffb00000
    ctx->pc = 0x109a14u;
    WRITE64(ADD32(GPR_U32(ctx, 29), 0), GPR_U64(ctx, 16));
    // 0x109a18: 0x3c100021
    ctx->pc = 0x109a18u;
    SET_GPR_U32(ctx, 16, ((uint32_t)33 << 16));
    // 0x109a1c: 0xffb10008
    ctx->pc = 0x109a1cu;
    WRITE64(ADD32(GPR_U32(ctx, 29), 8), GPR_U64(ctx, 17));
    // 0x109a20: 0xa0882d
    ctx->pc = 0x109a20u;
    SET_GPR_U64(ctx, 17, (uint64_t)GPR_U64(ctx, 5) + (uint64_t)GPR_U64(ctx, 0));
    // 0x109a24: 0xffb20010
    ctx->pc = 0x109a24u;
    WRITE64(ADD32(GPR_U32(ctx, 29), 16), GPR_U64(ctx, 18));
    // 0x109a28: 0x80902d
    ctx->pc = 0x109a28u;
    SET_GPR_U64(ctx, 18, (uint64_t)GPR_U64(ctx, 4) + (uint64_t)GPR_U64(ctx, 0));
    // 0x109a2c: 0xffbf0018
    ctx->pc = 0x109a2cu;
    WRITE64(ADD32(GPR_U32(ctx, 29), 24), GPR_U64(ctx, 31));
    // 0x109a30: 0x261097f0
    ctx->pc = 0x109a30u;
    SET_GPR_S32(ctx, 16, ADD32(GPR_U32(ctx, 16), 4294940656));
    // 0x109a34: 0xc041f4a
    ctx->pc = 0x109A34u;
    SET_GPR_U32(ctx, 31, 0x109A3Cu);
    ctx->pc = 0x109A38u;
    SET_GPR_U32(ctx, 4, READ32(ADD32(GPR_U32(ctx, 16), 0)));
    ctx->pc = 0x107D28u;
    {
        const uint32_t __entryPc = ctx->pc;
        sub_00107D28_0x107d28(rdram, ctx, runtime);
        if (ctx->pc == __entryPc) { ctx->pc = 0x109A3Cu; }
    }
    if (ctx->pc != 0x109A3Cu) { return; }
    ctx->pc = 0x109A3Cu;
    // 0x109a3c: 0x8e040000
    ctx->pc = 0x109a3cu;
    SET_GPR_U32(ctx, 4, READ32(ADD32(GPR_U32(ctx, 16), 0)));
    // 0x109a40: 0x240282d
    ctx->pc = 0x109a40u;
    SET_GPR_U64(ctx, 5, (uint64_t)GPR_U64(ctx, 18) + (uint64_t)GPR_U64(ctx, 0));
    // 0x109a44: 0xc04269e
    ctx->pc = 0x109A44u;
    SET_GPR_U32(ctx, 31, 0x109A4Cu);
    ctx->pc = 0x109A48u;
    SET_GPR_U64(ctx, 6, (uint64_t)GPR_U64(ctx, 17) + (uint64_t)GPR_U64(ctx, 0));
    ctx->pc = 0x109A78u;
    {
        const uint32_t __entryPc = ctx->pc;
        sub_00109A78_0x109a78(rdram, ctx, runtime);
        if (ctx->pc == __entryPc) { ctx->pc = 0x109A4Cu; }
    }
    if (ctx->pc != 0x109A4Cu) { return; }
    ctx->pc = 0x109A4Cu;
    // 0x109a4c: 0x8e040000
    ctx->pc = 0x109a4cu;
    SET_GPR_U32(ctx, 4, READ32(ADD32(GPR_U32(ctx, 16), 0)));
    // 0x109a50: 0xc041f6a
    ctx->pc = 0x109A50u;
    SET_GPR_U32(ctx, 31, 0x109A58u);
    ctx->pc = 0x109A54u;
    SET_GPR_U64(ctx, 17, (uint64_t)GPR_U64(ctx, 2) + (uint64_t)GPR_U64(ctx, 0));
    ctx->pc = 0x107DA8u;
    {
        const uint32_t __entryPc = ctx->pc;
        sub_00107DA8_0x107da8(rdram, ctx, runtime);
        if (ctx->pc == __entryPc) { ctx->pc = 0x109A58u; }
    }
    if (ctx->pc != 0x109A58u) { return; }
    ctx->pc = 0x109A58u;
    // 0x109a58: 0x220102d
    ctx->pc = 0x109a58u;
    SET_GPR_U64(ctx, 2, (uint64_t)GPR_U64(ctx, 17) + (uint64_t)GPR_U64(ctx, 0));
    // 0x109a5c: 0xdfb00000
    ctx->pc = 0x109a5cu;
    SET_GPR_U64(ctx, 16, READ64(ADD32(GPR_U32(ctx, 29), 0)));
    // 0x109a60: 0xdfb10008
    ctx->pc = 0x109a60u;
    SET_GPR_U64(ctx, 17, READ64(ADD32(GPR_U32(ctx, 29), 8)));
    // 0x109a64: 0xdfb20010
    ctx->pc = 0x109a64u;
    SET_GPR_U64(ctx, 18, READ64(ADD32(GPR_U32(ctx, 29), 16)));
    // 0x109a68: 0xdfbf0018
    ctx->pc = 0x109a68u;
    SET_GPR_U64(ctx, 31, READ64(ADD32(GPR_U32(ctx, 29), 24)));
    // 0x109a6c: 0x3e00008
    ctx->pc = 0x109A6Cu;
    {
        uint32_t jumpTarget = GPR_U32(ctx, 31);
        ctx->pc = 0x109A70u;
        SET_GPR_S32(ctx, 29, ADD32(GPR_U32(ctx, 29), 32));
        ctx->pc = jumpTarget;
        switch (jumpTarget) {
            case 0x1099FCu: goto label_1099fc;
            default: break;
        }
        return;
    }
    ctx->pc = 0x109A74u;
    // 0x109a74: 0x0
    ctx->pc = 0x109a74u;
    // NOP
}
