Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 12:36:58 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_500_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 Delay1No9_instance/Y_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.879ns (25.891%)  route 2.516ns (74.109%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 6.400 - 4.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.025ns (routing 0.921ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.836ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=20764, routed)       2.025     2.962    Delay1No9_instance/clk_IBUF_BUFG
    SLICE_X124Y365       FDCE                                         r  Delay1No9_instance/Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y365       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.040 r  Delay1No9_instance/Y_reg[23]/Q
                         net (fo=10, routed)          0.854     3.894    Delay1No8_instance/Y_reg[33]_0[23]
    SLICE_X131Y316       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     3.993 r  Delay1No8_instance/geqOp_carry__0_i_13/O
                         net (fo=1, routed)           0.009     4.002    Sum10_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[3]
    SLICE_X131Y316       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.156 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.182    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X131Y317       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.234 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.221     4.455    Delay1No9_instance/CO[0]
    SLICE_X132Y318       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.065     4.520 r  Delay1No9_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.359     4.879    Delay1No8_instance/Y_reg[23]_0[0]
    SLICE_X131Y319       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     5.027 r  Delay1No8_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.185     5.212    Delay1No8_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X132Y318       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.247 r  Delay1No8_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=33, routed)          0.365     5.612    Delay1No9_instance/shiftVal__5[0]
    SLICE_X129Y313       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     5.649 r  Delay1No9_instance/shiftedFracY_d1[17]_i_3/O
                         net (fo=5, routed)           0.184     5.833    Delay1No9_instance/shiftedFracY_d1_reg[38][4]
    SLICE_X133Y314       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.956 r  Delay1No9_instance/shiftedFracY_d1[29]_i_2/O
                         net (fo=2, routed)           0.241     6.197    Delay1No8_instance/Y_reg[26]_0[6]
    SLICE_X129Y313       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     6.285 r  Delay1No8_instance/shiftedFracY_d1[13]_i_1/O
                         net (fo=1, routed)           0.072     6.357    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY[2]
    SLICE_X129Y313       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=20764, routed)       1.753     6.400    Sum10_1_impl_instance/FPAddSubOp_instance/clk
    SLICE_X129Y313       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/C
                         clock pessimism              0.376     6.775    
                         clock uncertainty           -0.035     6.740    
    SLICE_X129Y313       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.765    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]
  -------------------------------------------------------------------
                         required time                          6.765    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                  0.408    




