
test_rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f1dc  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006dc  0800f2a0  0800f2a0  0001f2a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f97c  0800f97c  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800f97c  0800f97c  0001f97c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f984  0800f984  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f984  0800f984  0001f984  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f988  0800f988  0001f988  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800f98c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002854  200001d8  0800fb64  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002a2c  0800fb64  00022a2c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 13 .debug_info   00024711  00000000  00000000  00020243  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000046db  00000000  00000000  00044954  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f28  00000000  00000000  00049030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000183b  00000000  00000000  0004af58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00005d9f  00000000  00000000  0004c793  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000227da  00000000  00000000  00052532  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd04f  00000000  00000000  00074d0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000856c  00000000  00000000  00141d5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0014a2c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d8 	.word	0x200001d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800f284 	.word	0x0800f284

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001dc 	.word	0x200001dc
 8000104:	0800f284 	.word	0x0800f284

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	; 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	; 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	; 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	0010      	movs	r0, r2
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	0019      	movs	r1, r3
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			; (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f001 fdc9 	bl	8001fe8 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f001 fd19 	bl	8001e98 <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fdbb 	bl	8001fe8 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fdb1 	bl	8001fe8 <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fd41 	bl	8001f1c <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f001 fd37 	bl	8001f1c <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			; (mov r8, r8)

080004bc <__aeabi_cfrcmple>:
 80004bc:	4684      	mov	ip, r0
 80004be:	0008      	movs	r0, r1
 80004c0:	4661      	mov	r1, ip
 80004c2:	e7ff      	b.n	80004c4 <__aeabi_cfcmpeq>

080004c4 <__aeabi_cfcmpeq>:
 80004c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c6:	f000 fcb5 	bl	8000e34 <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d401      	bmi.n	80004d2 <__aeabi_cfcmpeq+0xe>
 80004ce:	2100      	movs	r1, #0
 80004d0:	42c8      	cmn	r0, r1
 80004d2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d4 <__aeabi_fcmpeq>:
 80004d4:	b510      	push	{r4, lr}
 80004d6:	f000 fc41 	bl	8000d5c <__eqsf2>
 80004da:	4240      	negs	r0, r0
 80004dc:	3001      	adds	r0, #1
 80004de:	bd10      	pop	{r4, pc}

080004e0 <__aeabi_fcmplt>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fca7 	bl	8000e34 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	db01      	blt.n	80004ee <__aeabi_fcmplt+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmple>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fc9d 	bl	8000e34 <__lesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dd01      	ble.n	8000502 <__aeabi_fcmple+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpgt>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fc4d 	bl	8000da8 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	dc01      	bgt.n	8000516 <__aeabi_fcmpgt+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_fcmpge>:
 800051c:	b510      	push	{r4, lr}
 800051e:	f000 fc43 	bl	8000da8 <__gesf2>
 8000522:	2800      	cmp	r0, #0
 8000524:	da01      	bge.n	800052a <__aeabi_fcmpge+0xe>
 8000526:	2000      	movs	r0, #0
 8000528:	bd10      	pop	{r4, pc}
 800052a:	2001      	movs	r0, #1
 800052c:	bd10      	pop	{r4, pc}
 800052e:	46c0      	nop			; (mov r8, r8)

08000530 <__aeabi_uldivmod>:
 8000530:	2b00      	cmp	r3, #0
 8000532:	d111      	bne.n	8000558 <__aeabi_uldivmod+0x28>
 8000534:	2a00      	cmp	r2, #0
 8000536:	d10f      	bne.n	8000558 <__aeabi_uldivmod+0x28>
 8000538:	2900      	cmp	r1, #0
 800053a:	d100      	bne.n	800053e <__aeabi_uldivmod+0xe>
 800053c:	2800      	cmp	r0, #0
 800053e:	d002      	beq.n	8000546 <__aeabi_uldivmod+0x16>
 8000540:	2100      	movs	r1, #0
 8000542:	43c9      	mvns	r1, r1
 8000544:	0008      	movs	r0, r1
 8000546:	b407      	push	{r0, r1, r2}
 8000548:	4802      	ldr	r0, [pc, #8]	; (8000554 <__aeabi_uldivmod+0x24>)
 800054a:	a102      	add	r1, pc, #8	; (adr r1, 8000554 <__aeabi_uldivmod+0x24>)
 800054c:	1840      	adds	r0, r0, r1
 800054e:	9002      	str	r0, [sp, #8]
 8000550:	bd03      	pop	{r0, r1, pc}
 8000552:	46c0      	nop			; (mov r8, r8)
 8000554:	fffffee9 	.word	0xfffffee9
 8000558:	b403      	push	{r0, r1}
 800055a:	4668      	mov	r0, sp
 800055c:	b501      	push	{r0, lr}
 800055e:	9802      	ldr	r0, [sp, #8]
 8000560:	f000 f876 	bl	8000650 <__udivmoddi4>
 8000564:	9b01      	ldr	r3, [sp, #4]
 8000566:	469e      	mov	lr, r3
 8000568:	b002      	add	sp, #8
 800056a:	bc0c      	pop	{r2, r3}
 800056c:	4770      	bx	lr
 800056e:	46c0      	nop			; (mov r8, r8)

08000570 <__aeabi_d2uiz>:
 8000570:	b570      	push	{r4, r5, r6, lr}
 8000572:	2200      	movs	r2, #0
 8000574:	4b0c      	ldr	r3, [pc, #48]	; (80005a8 <__aeabi_d2uiz+0x38>)
 8000576:	0004      	movs	r4, r0
 8000578:	000d      	movs	r5, r1
 800057a:	f7ff ff95 	bl	80004a8 <__aeabi_dcmpge>
 800057e:	2800      	cmp	r0, #0
 8000580:	d104      	bne.n	800058c <__aeabi_d2uiz+0x1c>
 8000582:	0020      	movs	r0, r4
 8000584:	0029      	movs	r1, r5
 8000586:	f002 fbd7 	bl	8002d38 <__aeabi_d2iz>
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	4b06      	ldr	r3, [pc, #24]	; (80005a8 <__aeabi_d2uiz+0x38>)
 800058e:	2200      	movs	r2, #0
 8000590:	0020      	movs	r0, r4
 8000592:	0029      	movs	r1, r5
 8000594:	f002 f84e 	bl	8002634 <__aeabi_dsub>
 8000598:	f002 fbce 	bl	8002d38 <__aeabi_d2iz>
 800059c:	2380      	movs	r3, #128	; 0x80
 800059e:	061b      	lsls	r3, r3, #24
 80005a0:	469c      	mov	ip, r3
 80005a2:	4460      	add	r0, ip
 80005a4:	e7f1      	b.n	800058a <__aeabi_d2uiz+0x1a>
 80005a6:	46c0      	nop			; (mov r8, r8)
 80005a8:	41e00000 	.word	0x41e00000

080005ac <__aeabi_d2lz>:
 80005ac:	b570      	push	{r4, r5, r6, lr}
 80005ae:	0005      	movs	r5, r0
 80005b0:	000c      	movs	r4, r1
 80005b2:	2200      	movs	r2, #0
 80005b4:	2300      	movs	r3, #0
 80005b6:	0028      	movs	r0, r5
 80005b8:	0021      	movs	r1, r4
 80005ba:	f7ff ff57 	bl	800046c <__aeabi_dcmplt>
 80005be:	2800      	cmp	r0, #0
 80005c0:	d108      	bne.n	80005d4 <__aeabi_d2lz+0x28>
 80005c2:	0028      	movs	r0, r5
 80005c4:	0021      	movs	r1, r4
 80005c6:	f000 f80f 	bl	80005e8 <__aeabi_d2ulz>
 80005ca:	0002      	movs	r2, r0
 80005cc:	000b      	movs	r3, r1
 80005ce:	0010      	movs	r0, r2
 80005d0:	0019      	movs	r1, r3
 80005d2:	bd70      	pop	{r4, r5, r6, pc}
 80005d4:	2380      	movs	r3, #128	; 0x80
 80005d6:	061b      	lsls	r3, r3, #24
 80005d8:	18e1      	adds	r1, r4, r3
 80005da:	0028      	movs	r0, r5
 80005dc:	f000 f804 	bl	80005e8 <__aeabi_d2ulz>
 80005e0:	2300      	movs	r3, #0
 80005e2:	4242      	negs	r2, r0
 80005e4:	418b      	sbcs	r3, r1
 80005e6:	e7f2      	b.n	80005ce <__aeabi_d2lz+0x22>

080005e8 <__aeabi_d2ulz>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	2200      	movs	r2, #0
 80005ec:	4b0b      	ldr	r3, [pc, #44]	; (800061c <__aeabi_d2ulz+0x34>)
 80005ee:	000d      	movs	r5, r1
 80005f0:	0004      	movs	r4, r0
 80005f2:	f001 fd5d 	bl	80020b0 <__aeabi_dmul>
 80005f6:	f7ff ffbb 	bl	8000570 <__aeabi_d2uiz>
 80005fa:	0006      	movs	r6, r0
 80005fc:	f002 fc02 	bl	8002e04 <__aeabi_ui2d>
 8000600:	2200      	movs	r2, #0
 8000602:	4b07      	ldr	r3, [pc, #28]	; (8000620 <__aeabi_d2ulz+0x38>)
 8000604:	f001 fd54 	bl	80020b0 <__aeabi_dmul>
 8000608:	0002      	movs	r2, r0
 800060a:	000b      	movs	r3, r1
 800060c:	0020      	movs	r0, r4
 800060e:	0029      	movs	r1, r5
 8000610:	f002 f810 	bl	8002634 <__aeabi_dsub>
 8000614:	f7ff ffac 	bl	8000570 <__aeabi_d2uiz>
 8000618:	0031      	movs	r1, r6
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	3df00000 	.word	0x3df00000
 8000620:	41f00000 	.word	0x41f00000

08000624 <__aeabi_l2d>:
 8000624:	b570      	push	{r4, r5, r6, lr}
 8000626:	0006      	movs	r6, r0
 8000628:	0008      	movs	r0, r1
 800062a:	f002 fbbb 	bl	8002da4 <__aeabi_i2d>
 800062e:	2200      	movs	r2, #0
 8000630:	4b06      	ldr	r3, [pc, #24]	; (800064c <__aeabi_l2d+0x28>)
 8000632:	f001 fd3d 	bl	80020b0 <__aeabi_dmul>
 8000636:	000d      	movs	r5, r1
 8000638:	0004      	movs	r4, r0
 800063a:	0030      	movs	r0, r6
 800063c:	f002 fbe2 	bl	8002e04 <__aeabi_ui2d>
 8000640:	002b      	movs	r3, r5
 8000642:	0022      	movs	r2, r4
 8000644:	f000 fdda 	bl	80011fc <__aeabi_dadd>
 8000648:	bd70      	pop	{r4, r5, r6, pc}
 800064a:	46c0      	nop			; (mov r8, r8)
 800064c:	41f00000 	.word	0x41f00000

08000650 <__udivmoddi4>:
 8000650:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000652:	4657      	mov	r7, sl
 8000654:	464e      	mov	r6, r9
 8000656:	4645      	mov	r5, r8
 8000658:	46de      	mov	lr, fp
 800065a:	b5e0      	push	{r5, r6, r7, lr}
 800065c:	0004      	movs	r4, r0
 800065e:	000d      	movs	r5, r1
 8000660:	4692      	mov	sl, r2
 8000662:	4699      	mov	r9, r3
 8000664:	b083      	sub	sp, #12
 8000666:	428b      	cmp	r3, r1
 8000668:	d830      	bhi.n	80006cc <__udivmoddi4+0x7c>
 800066a:	d02d      	beq.n	80006c8 <__udivmoddi4+0x78>
 800066c:	4649      	mov	r1, r9
 800066e:	4650      	mov	r0, sl
 8000670:	f002 fc92 	bl	8002f98 <__clzdi2>
 8000674:	0029      	movs	r1, r5
 8000676:	0006      	movs	r6, r0
 8000678:	0020      	movs	r0, r4
 800067a:	f002 fc8d 	bl	8002f98 <__clzdi2>
 800067e:	1a33      	subs	r3, r6, r0
 8000680:	4698      	mov	r8, r3
 8000682:	3b20      	subs	r3, #32
 8000684:	d434      	bmi.n	80006f0 <__udivmoddi4+0xa0>
 8000686:	469b      	mov	fp, r3
 8000688:	4653      	mov	r3, sl
 800068a:	465a      	mov	r2, fp
 800068c:	4093      	lsls	r3, r2
 800068e:	4642      	mov	r2, r8
 8000690:	001f      	movs	r7, r3
 8000692:	4653      	mov	r3, sl
 8000694:	4093      	lsls	r3, r2
 8000696:	001e      	movs	r6, r3
 8000698:	42af      	cmp	r7, r5
 800069a:	d83b      	bhi.n	8000714 <__udivmoddi4+0xc4>
 800069c:	42af      	cmp	r7, r5
 800069e:	d100      	bne.n	80006a2 <__udivmoddi4+0x52>
 80006a0:	e079      	b.n	8000796 <__udivmoddi4+0x146>
 80006a2:	465b      	mov	r3, fp
 80006a4:	1ba4      	subs	r4, r4, r6
 80006a6:	41bd      	sbcs	r5, r7
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	da00      	bge.n	80006ae <__udivmoddi4+0x5e>
 80006ac:	e076      	b.n	800079c <__udivmoddi4+0x14c>
 80006ae:	2200      	movs	r2, #0
 80006b0:	2300      	movs	r3, #0
 80006b2:	9200      	str	r2, [sp, #0]
 80006b4:	9301      	str	r3, [sp, #4]
 80006b6:	2301      	movs	r3, #1
 80006b8:	465a      	mov	r2, fp
 80006ba:	4093      	lsls	r3, r2
 80006bc:	9301      	str	r3, [sp, #4]
 80006be:	2301      	movs	r3, #1
 80006c0:	4642      	mov	r2, r8
 80006c2:	4093      	lsls	r3, r2
 80006c4:	9300      	str	r3, [sp, #0]
 80006c6:	e029      	b.n	800071c <__udivmoddi4+0xcc>
 80006c8:	4282      	cmp	r2, r0
 80006ca:	d9cf      	bls.n	800066c <__udivmoddi4+0x1c>
 80006cc:	2200      	movs	r2, #0
 80006ce:	2300      	movs	r3, #0
 80006d0:	9200      	str	r2, [sp, #0]
 80006d2:	9301      	str	r3, [sp, #4]
 80006d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <__udivmoddi4+0x8e>
 80006da:	601c      	str	r4, [r3, #0]
 80006dc:	605d      	str	r5, [r3, #4]
 80006de:	9800      	ldr	r0, [sp, #0]
 80006e0:	9901      	ldr	r1, [sp, #4]
 80006e2:	b003      	add	sp, #12
 80006e4:	bcf0      	pop	{r4, r5, r6, r7}
 80006e6:	46bb      	mov	fp, r7
 80006e8:	46b2      	mov	sl, r6
 80006ea:	46a9      	mov	r9, r5
 80006ec:	46a0      	mov	r8, r4
 80006ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006f0:	4642      	mov	r2, r8
 80006f2:	469b      	mov	fp, r3
 80006f4:	2320      	movs	r3, #32
 80006f6:	1a9b      	subs	r3, r3, r2
 80006f8:	4652      	mov	r2, sl
 80006fa:	40da      	lsrs	r2, r3
 80006fc:	4641      	mov	r1, r8
 80006fe:	0013      	movs	r3, r2
 8000700:	464a      	mov	r2, r9
 8000702:	408a      	lsls	r2, r1
 8000704:	0017      	movs	r7, r2
 8000706:	4642      	mov	r2, r8
 8000708:	431f      	orrs	r7, r3
 800070a:	4653      	mov	r3, sl
 800070c:	4093      	lsls	r3, r2
 800070e:	001e      	movs	r6, r3
 8000710:	42af      	cmp	r7, r5
 8000712:	d9c3      	bls.n	800069c <__udivmoddi4+0x4c>
 8000714:	2200      	movs	r2, #0
 8000716:	2300      	movs	r3, #0
 8000718:	9200      	str	r2, [sp, #0]
 800071a:	9301      	str	r3, [sp, #4]
 800071c:	4643      	mov	r3, r8
 800071e:	2b00      	cmp	r3, #0
 8000720:	d0d8      	beq.n	80006d4 <__udivmoddi4+0x84>
 8000722:	07fb      	lsls	r3, r7, #31
 8000724:	0872      	lsrs	r2, r6, #1
 8000726:	431a      	orrs	r2, r3
 8000728:	4646      	mov	r6, r8
 800072a:	087b      	lsrs	r3, r7, #1
 800072c:	e00e      	b.n	800074c <__udivmoddi4+0xfc>
 800072e:	42ab      	cmp	r3, r5
 8000730:	d101      	bne.n	8000736 <__udivmoddi4+0xe6>
 8000732:	42a2      	cmp	r2, r4
 8000734:	d80c      	bhi.n	8000750 <__udivmoddi4+0x100>
 8000736:	1aa4      	subs	r4, r4, r2
 8000738:	419d      	sbcs	r5, r3
 800073a:	2001      	movs	r0, #1
 800073c:	1924      	adds	r4, r4, r4
 800073e:	416d      	adcs	r5, r5
 8000740:	2100      	movs	r1, #0
 8000742:	3e01      	subs	r6, #1
 8000744:	1824      	adds	r4, r4, r0
 8000746:	414d      	adcs	r5, r1
 8000748:	2e00      	cmp	r6, #0
 800074a:	d006      	beq.n	800075a <__udivmoddi4+0x10a>
 800074c:	42ab      	cmp	r3, r5
 800074e:	d9ee      	bls.n	800072e <__udivmoddi4+0xde>
 8000750:	3e01      	subs	r6, #1
 8000752:	1924      	adds	r4, r4, r4
 8000754:	416d      	adcs	r5, r5
 8000756:	2e00      	cmp	r6, #0
 8000758:	d1f8      	bne.n	800074c <__udivmoddi4+0xfc>
 800075a:	9800      	ldr	r0, [sp, #0]
 800075c:	9901      	ldr	r1, [sp, #4]
 800075e:	465b      	mov	r3, fp
 8000760:	1900      	adds	r0, r0, r4
 8000762:	4169      	adcs	r1, r5
 8000764:	2b00      	cmp	r3, #0
 8000766:	db24      	blt.n	80007b2 <__udivmoddi4+0x162>
 8000768:	002b      	movs	r3, r5
 800076a:	465a      	mov	r2, fp
 800076c:	4644      	mov	r4, r8
 800076e:	40d3      	lsrs	r3, r2
 8000770:	002a      	movs	r2, r5
 8000772:	40e2      	lsrs	r2, r4
 8000774:	001c      	movs	r4, r3
 8000776:	465b      	mov	r3, fp
 8000778:	0015      	movs	r5, r2
 800077a:	2b00      	cmp	r3, #0
 800077c:	db2a      	blt.n	80007d4 <__udivmoddi4+0x184>
 800077e:	0026      	movs	r6, r4
 8000780:	409e      	lsls	r6, r3
 8000782:	0033      	movs	r3, r6
 8000784:	0026      	movs	r6, r4
 8000786:	4647      	mov	r7, r8
 8000788:	40be      	lsls	r6, r7
 800078a:	0032      	movs	r2, r6
 800078c:	1a80      	subs	r0, r0, r2
 800078e:	4199      	sbcs	r1, r3
 8000790:	9000      	str	r0, [sp, #0]
 8000792:	9101      	str	r1, [sp, #4]
 8000794:	e79e      	b.n	80006d4 <__udivmoddi4+0x84>
 8000796:	42a3      	cmp	r3, r4
 8000798:	d8bc      	bhi.n	8000714 <__udivmoddi4+0xc4>
 800079a:	e782      	b.n	80006a2 <__udivmoddi4+0x52>
 800079c:	4642      	mov	r2, r8
 800079e:	2320      	movs	r3, #32
 80007a0:	2100      	movs	r1, #0
 80007a2:	1a9b      	subs	r3, r3, r2
 80007a4:	2200      	movs	r2, #0
 80007a6:	9100      	str	r1, [sp, #0]
 80007a8:	9201      	str	r2, [sp, #4]
 80007aa:	2201      	movs	r2, #1
 80007ac:	40da      	lsrs	r2, r3
 80007ae:	9201      	str	r2, [sp, #4]
 80007b0:	e785      	b.n	80006be <__udivmoddi4+0x6e>
 80007b2:	4642      	mov	r2, r8
 80007b4:	2320      	movs	r3, #32
 80007b6:	1a9b      	subs	r3, r3, r2
 80007b8:	002a      	movs	r2, r5
 80007ba:	4646      	mov	r6, r8
 80007bc:	409a      	lsls	r2, r3
 80007be:	0023      	movs	r3, r4
 80007c0:	40f3      	lsrs	r3, r6
 80007c2:	4644      	mov	r4, r8
 80007c4:	4313      	orrs	r3, r2
 80007c6:	002a      	movs	r2, r5
 80007c8:	40e2      	lsrs	r2, r4
 80007ca:	001c      	movs	r4, r3
 80007cc:	465b      	mov	r3, fp
 80007ce:	0015      	movs	r5, r2
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	dad4      	bge.n	800077e <__udivmoddi4+0x12e>
 80007d4:	4642      	mov	r2, r8
 80007d6:	002f      	movs	r7, r5
 80007d8:	2320      	movs	r3, #32
 80007da:	0026      	movs	r6, r4
 80007dc:	4097      	lsls	r7, r2
 80007de:	1a9b      	subs	r3, r3, r2
 80007e0:	40de      	lsrs	r6, r3
 80007e2:	003b      	movs	r3, r7
 80007e4:	4333      	orrs	r3, r6
 80007e6:	e7cd      	b.n	8000784 <__udivmoddi4+0x134>

080007e8 <__aeabi_fadd>:
 80007e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007ea:	4647      	mov	r7, r8
 80007ec:	46ce      	mov	lr, r9
 80007ee:	024a      	lsls	r2, r1, #9
 80007f0:	0243      	lsls	r3, r0, #9
 80007f2:	0045      	lsls	r5, r0, #1
 80007f4:	0fc4      	lsrs	r4, r0, #31
 80007f6:	0a50      	lsrs	r0, r2, #9
 80007f8:	4680      	mov	r8, r0
 80007fa:	0048      	lsls	r0, r1, #1
 80007fc:	0a5b      	lsrs	r3, r3, #9
 80007fe:	0e00      	lsrs	r0, r0, #24
 8000800:	0992      	lsrs	r2, r2, #6
 8000802:	4694      	mov	ip, r2
 8000804:	b580      	push	{r7, lr}
 8000806:	001e      	movs	r6, r3
 8000808:	4681      	mov	r9, r0
 800080a:	0002      	movs	r2, r0
 800080c:	0e2d      	lsrs	r5, r5, #24
 800080e:	00df      	lsls	r7, r3, #3
 8000810:	0fc9      	lsrs	r1, r1, #31
 8000812:	428c      	cmp	r4, r1
 8000814:	d024      	beq.n	8000860 <__aeabi_fadd+0x78>
 8000816:	1a28      	subs	r0, r5, r0
 8000818:	2800      	cmp	r0, #0
 800081a:	dd0e      	ble.n	800083a <__aeabi_fadd+0x52>
 800081c:	2a00      	cmp	r2, #0
 800081e:	d13e      	bne.n	800089e <__aeabi_fadd+0xb6>
 8000820:	4662      	mov	r2, ip
 8000822:	2a00      	cmp	r2, #0
 8000824:	d100      	bne.n	8000828 <__aeabi_fadd+0x40>
 8000826:	e0fd      	b.n	8000a24 <__aeabi_fadd+0x23c>
 8000828:	1e42      	subs	r2, r0, #1
 800082a:	2801      	cmp	r0, #1
 800082c:	d100      	bne.n	8000830 <__aeabi_fadd+0x48>
 800082e:	e137      	b.n	8000aa0 <__aeabi_fadd+0x2b8>
 8000830:	28ff      	cmp	r0, #255	; 0xff
 8000832:	d100      	bne.n	8000836 <__aeabi_fadd+0x4e>
 8000834:	e0a9      	b.n	800098a <__aeabi_fadd+0x1a2>
 8000836:	0010      	movs	r0, r2
 8000838:	e039      	b.n	80008ae <__aeabi_fadd+0xc6>
 800083a:	2800      	cmp	r0, #0
 800083c:	d063      	beq.n	8000906 <__aeabi_fadd+0x11e>
 800083e:	464b      	mov	r3, r9
 8000840:	1b52      	subs	r2, r2, r5
 8000842:	2d00      	cmp	r5, #0
 8000844:	d000      	beq.n	8000848 <__aeabi_fadd+0x60>
 8000846:	e0e0      	b.n	8000a0a <__aeabi_fadd+0x222>
 8000848:	2f00      	cmp	r7, #0
 800084a:	d100      	bne.n	800084e <__aeabi_fadd+0x66>
 800084c:	e0ce      	b.n	80009ec <__aeabi_fadd+0x204>
 800084e:	1e53      	subs	r3, r2, #1
 8000850:	2a01      	cmp	r2, #1
 8000852:	d100      	bne.n	8000856 <__aeabi_fadd+0x6e>
 8000854:	e155      	b.n	8000b02 <__aeabi_fadd+0x31a>
 8000856:	2aff      	cmp	r2, #255	; 0xff
 8000858:	d100      	bne.n	800085c <__aeabi_fadd+0x74>
 800085a:	e094      	b.n	8000986 <__aeabi_fadd+0x19e>
 800085c:	001a      	movs	r2, r3
 800085e:	e0d9      	b.n	8000a14 <__aeabi_fadd+0x22c>
 8000860:	1a2a      	subs	r2, r5, r0
 8000862:	2a00      	cmp	r2, #0
 8000864:	dc00      	bgt.n	8000868 <__aeabi_fadd+0x80>
 8000866:	e099      	b.n	800099c <__aeabi_fadd+0x1b4>
 8000868:	2800      	cmp	r0, #0
 800086a:	d062      	beq.n	8000932 <__aeabi_fadd+0x14a>
 800086c:	2dff      	cmp	r5, #255	; 0xff
 800086e:	d100      	bne.n	8000872 <__aeabi_fadd+0x8a>
 8000870:	e08b      	b.n	800098a <__aeabi_fadd+0x1a2>
 8000872:	2380      	movs	r3, #128	; 0x80
 8000874:	4661      	mov	r1, ip
 8000876:	04db      	lsls	r3, r3, #19
 8000878:	4319      	orrs	r1, r3
 800087a:	468c      	mov	ip, r1
 800087c:	2a1b      	cmp	r2, #27
 800087e:	dc00      	bgt.n	8000882 <__aeabi_fadd+0x9a>
 8000880:	e0d2      	b.n	8000a28 <__aeabi_fadd+0x240>
 8000882:	2301      	movs	r3, #1
 8000884:	19db      	adds	r3, r3, r7
 8000886:	015a      	lsls	r2, r3, #5
 8000888:	d56a      	bpl.n	8000960 <__aeabi_fadd+0x178>
 800088a:	3501      	adds	r5, #1
 800088c:	2dff      	cmp	r5, #255	; 0xff
 800088e:	d05b      	beq.n	8000948 <__aeabi_fadd+0x160>
 8000890:	2201      	movs	r2, #1
 8000892:	49a3      	ldr	r1, [pc, #652]	; (8000b20 <__aeabi_fadd+0x338>)
 8000894:	401a      	ands	r2, r3
 8000896:	085b      	lsrs	r3, r3, #1
 8000898:	400b      	ands	r3, r1
 800089a:	4313      	orrs	r3, r2
 800089c:	e01c      	b.n	80008d8 <__aeabi_fadd+0xf0>
 800089e:	2dff      	cmp	r5, #255	; 0xff
 80008a0:	d100      	bne.n	80008a4 <__aeabi_fadd+0xbc>
 80008a2:	e072      	b.n	800098a <__aeabi_fadd+0x1a2>
 80008a4:	2380      	movs	r3, #128	; 0x80
 80008a6:	4662      	mov	r2, ip
 80008a8:	04db      	lsls	r3, r3, #19
 80008aa:	431a      	orrs	r2, r3
 80008ac:	4694      	mov	ip, r2
 80008ae:	281b      	cmp	r0, #27
 80008b0:	dc00      	bgt.n	80008b4 <__aeabi_fadd+0xcc>
 80008b2:	e090      	b.n	80009d6 <__aeabi_fadd+0x1ee>
 80008b4:	2301      	movs	r3, #1
 80008b6:	1afb      	subs	r3, r7, r3
 80008b8:	015a      	lsls	r2, r3, #5
 80008ba:	d551      	bpl.n	8000960 <__aeabi_fadd+0x178>
 80008bc:	019b      	lsls	r3, r3, #6
 80008be:	099e      	lsrs	r6, r3, #6
 80008c0:	0030      	movs	r0, r6
 80008c2:	f002 fb4b 	bl	8002f5c <__clzsi2>
 80008c6:	0033      	movs	r3, r6
 80008c8:	3805      	subs	r0, #5
 80008ca:	4083      	lsls	r3, r0
 80008cc:	4285      	cmp	r5, r0
 80008ce:	dc00      	bgt.n	80008d2 <__aeabi_fadd+0xea>
 80008d0:	e075      	b.n	80009be <__aeabi_fadd+0x1d6>
 80008d2:	4a94      	ldr	r2, [pc, #592]	; (8000b24 <__aeabi_fadd+0x33c>)
 80008d4:	1a2d      	subs	r5, r5, r0
 80008d6:	4013      	ands	r3, r2
 80008d8:	075a      	lsls	r2, r3, #29
 80008da:	d004      	beq.n	80008e6 <__aeabi_fadd+0xfe>
 80008dc:	220f      	movs	r2, #15
 80008de:	401a      	ands	r2, r3
 80008e0:	2a04      	cmp	r2, #4
 80008e2:	d000      	beq.n	80008e6 <__aeabi_fadd+0xfe>
 80008e4:	3304      	adds	r3, #4
 80008e6:	015a      	lsls	r2, r3, #5
 80008e8:	d53c      	bpl.n	8000964 <__aeabi_fadd+0x17c>
 80008ea:	1c68      	adds	r0, r5, #1
 80008ec:	2dfe      	cmp	r5, #254	; 0xfe
 80008ee:	d02b      	beq.n	8000948 <__aeabi_fadd+0x160>
 80008f0:	019b      	lsls	r3, r3, #6
 80008f2:	0a5e      	lsrs	r6, r3, #9
 80008f4:	b2c0      	uxtb	r0, r0
 80008f6:	05c0      	lsls	r0, r0, #23
 80008f8:	4330      	orrs	r0, r6
 80008fa:	07e4      	lsls	r4, r4, #31
 80008fc:	4320      	orrs	r0, r4
 80008fe:	bcc0      	pop	{r6, r7}
 8000900:	46b9      	mov	r9, r7
 8000902:	46b0      	mov	r8, r6
 8000904:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000906:	20fe      	movs	r0, #254	; 0xfe
 8000908:	1c6a      	adds	r2, r5, #1
 800090a:	4210      	tst	r0, r2
 800090c:	d172      	bne.n	80009f4 <__aeabi_fadd+0x20c>
 800090e:	2d00      	cmp	r5, #0
 8000910:	d000      	beq.n	8000914 <__aeabi_fadd+0x12c>
 8000912:	e0ae      	b.n	8000a72 <__aeabi_fadd+0x28a>
 8000914:	2f00      	cmp	r7, #0
 8000916:	d100      	bne.n	800091a <__aeabi_fadd+0x132>
 8000918:	e0ec      	b.n	8000af4 <__aeabi_fadd+0x30c>
 800091a:	4663      	mov	r3, ip
 800091c:	2000      	movs	r0, #0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d0e9      	beq.n	80008f6 <__aeabi_fadd+0x10e>
 8000922:	1afb      	subs	r3, r7, r3
 8000924:	015a      	lsls	r2, r3, #5
 8000926:	d400      	bmi.n	800092a <__aeabi_fadd+0x142>
 8000928:	e0f3      	b.n	8000b12 <__aeabi_fadd+0x32a>
 800092a:	4663      	mov	r3, ip
 800092c:	000c      	movs	r4, r1
 800092e:	1bdb      	subs	r3, r3, r7
 8000930:	e7d2      	b.n	80008d8 <__aeabi_fadd+0xf0>
 8000932:	4661      	mov	r1, ip
 8000934:	2900      	cmp	r1, #0
 8000936:	d05b      	beq.n	80009f0 <__aeabi_fadd+0x208>
 8000938:	1e51      	subs	r1, r2, #1
 800093a:	2a01      	cmp	r2, #1
 800093c:	d100      	bne.n	8000940 <__aeabi_fadd+0x158>
 800093e:	e0a7      	b.n	8000a90 <__aeabi_fadd+0x2a8>
 8000940:	2aff      	cmp	r2, #255	; 0xff
 8000942:	d022      	beq.n	800098a <__aeabi_fadd+0x1a2>
 8000944:	000a      	movs	r2, r1
 8000946:	e799      	b.n	800087c <__aeabi_fadd+0x94>
 8000948:	20ff      	movs	r0, #255	; 0xff
 800094a:	2600      	movs	r6, #0
 800094c:	e7d3      	b.n	80008f6 <__aeabi_fadd+0x10e>
 800094e:	21fe      	movs	r1, #254	; 0xfe
 8000950:	1c6a      	adds	r2, r5, #1
 8000952:	4211      	tst	r1, r2
 8000954:	d073      	beq.n	8000a3e <__aeabi_fadd+0x256>
 8000956:	2aff      	cmp	r2, #255	; 0xff
 8000958:	d0f6      	beq.n	8000948 <__aeabi_fadd+0x160>
 800095a:	0015      	movs	r5, r2
 800095c:	4467      	add	r7, ip
 800095e:	087b      	lsrs	r3, r7, #1
 8000960:	075a      	lsls	r2, r3, #29
 8000962:	d1bb      	bne.n	80008dc <__aeabi_fadd+0xf4>
 8000964:	08db      	lsrs	r3, r3, #3
 8000966:	2dff      	cmp	r5, #255	; 0xff
 8000968:	d00f      	beq.n	800098a <__aeabi_fadd+0x1a2>
 800096a:	025b      	lsls	r3, r3, #9
 800096c:	0a5e      	lsrs	r6, r3, #9
 800096e:	b2e8      	uxtb	r0, r5
 8000970:	e7c1      	b.n	80008f6 <__aeabi_fadd+0x10e>
 8000972:	4662      	mov	r2, ip
 8000974:	2a00      	cmp	r2, #0
 8000976:	d008      	beq.n	800098a <__aeabi_fadd+0x1a2>
 8000978:	2280      	movs	r2, #128	; 0x80
 800097a:	03d2      	lsls	r2, r2, #15
 800097c:	4213      	tst	r3, r2
 800097e:	d004      	beq.n	800098a <__aeabi_fadd+0x1a2>
 8000980:	4640      	mov	r0, r8
 8000982:	4210      	tst	r0, r2
 8000984:	d101      	bne.n	800098a <__aeabi_fadd+0x1a2>
 8000986:	000c      	movs	r4, r1
 8000988:	4643      	mov	r3, r8
 800098a:	2b00      	cmp	r3, #0
 800098c:	d0dc      	beq.n	8000948 <__aeabi_fadd+0x160>
 800098e:	2680      	movs	r6, #128	; 0x80
 8000990:	03f6      	lsls	r6, r6, #15
 8000992:	431e      	orrs	r6, r3
 8000994:	0276      	lsls	r6, r6, #9
 8000996:	20ff      	movs	r0, #255	; 0xff
 8000998:	0a76      	lsrs	r6, r6, #9
 800099a:	e7ac      	b.n	80008f6 <__aeabi_fadd+0x10e>
 800099c:	2a00      	cmp	r2, #0
 800099e:	d0d6      	beq.n	800094e <__aeabi_fadd+0x166>
 80009a0:	1b42      	subs	r2, r0, r5
 80009a2:	2d00      	cmp	r5, #0
 80009a4:	d05c      	beq.n	8000a60 <__aeabi_fadd+0x278>
 80009a6:	28ff      	cmp	r0, #255	; 0xff
 80009a8:	d0ee      	beq.n	8000988 <__aeabi_fadd+0x1a0>
 80009aa:	2380      	movs	r3, #128	; 0x80
 80009ac:	04db      	lsls	r3, r3, #19
 80009ae:	431f      	orrs	r7, r3
 80009b0:	2a1b      	cmp	r2, #27
 80009b2:	dc00      	bgt.n	80009b6 <__aeabi_fadd+0x1ce>
 80009b4:	e082      	b.n	8000abc <__aeabi_fadd+0x2d4>
 80009b6:	2301      	movs	r3, #1
 80009b8:	464d      	mov	r5, r9
 80009ba:	4463      	add	r3, ip
 80009bc:	e763      	b.n	8000886 <__aeabi_fadd+0x9e>
 80009be:	2220      	movs	r2, #32
 80009c0:	1b40      	subs	r0, r0, r5
 80009c2:	3001      	adds	r0, #1
 80009c4:	1a12      	subs	r2, r2, r0
 80009c6:	0019      	movs	r1, r3
 80009c8:	4093      	lsls	r3, r2
 80009ca:	40c1      	lsrs	r1, r0
 80009cc:	1e5a      	subs	r2, r3, #1
 80009ce:	4193      	sbcs	r3, r2
 80009d0:	2500      	movs	r5, #0
 80009d2:	430b      	orrs	r3, r1
 80009d4:	e780      	b.n	80008d8 <__aeabi_fadd+0xf0>
 80009d6:	2320      	movs	r3, #32
 80009d8:	4661      	mov	r1, ip
 80009da:	1a1b      	subs	r3, r3, r0
 80009dc:	4099      	lsls	r1, r3
 80009de:	4662      	mov	r2, ip
 80009e0:	000b      	movs	r3, r1
 80009e2:	40c2      	lsrs	r2, r0
 80009e4:	1e59      	subs	r1, r3, #1
 80009e6:	418b      	sbcs	r3, r1
 80009e8:	4313      	orrs	r3, r2
 80009ea:	e764      	b.n	80008b6 <__aeabi_fadd+0xce>
 80009ec:	000c      	movs	r4, r1
 80009ee:	4643      	mov	r3, r8
 80009f0:	0015      	movs	r5, r2
 80009f2:	e7b8      	b.n	8000966 <__aeabi_fadd+0x17e>
 80009f4:	4663      	mov	r3, ip
 80009f6:	1afe      	subs	r6, r7, r3
 80009f8:	0173      	lsls	r3, r6, #5
 80009fa:	d445      	bmi.n	8000a88 <__aeabi_fadd+0x2a0>
 80009fc:	2e00      	cmp	r6, #0
 80009fe:	d000      	beq.n	8000a02 <__aeabi_fadd+0x21a>
 8000a00:	e75e      	b.n	80008c0 <__aeabi_fadd+0xd8>
 8000a02:	2400      	movs	r4, #0
 8000a04:	2000      	movs	r0, #0
 8000a06:	2600      	movs	r6, #0
 8000a08:	e775      	b.n	80008f6 <__aeabi_fadd+0x10e>
 8000a0a:	2bff      	cmp	r3, #255	; 0xff
 8000a0c:	d0bb      	beq.n	8000986 <__aeabi_fadd+0x19e>
 8000a0e:	2380      	movs	r3, #128	; 0x80
 8000a10:	04db      	lsls	r3, r3, #19
 8000a12:	431f      	orrs	r7, r3
 8000a14:	2a1b      	cmp	r2, #27
 8000a16:	dd47      	ble.n	8000aa8 <__aeabi_fadd+0x2c0>
 8000a18:	2301      	movs	r3, #1
 8000a1a:	4662      	mov	r2, ip
 8000a1c:	000c      	movs	r4, r1
 8000a1e:	464d      	mov	r5, r9
 8000a20:	1ad3      	subs	r3, r2, r3
 8000a22:	e749      	b.n	80008b8 <__aeabi_fadd+0xd0>
 8000a24:	0005      	movs	r5, r0
 8000a26:	e79e      	b.n	8000966 <__aeabi_fadd+0x17e>
 8000a28:	4661      	mov	r1, ip
 8000a2a:	2320      	movs	r3, #32
 8000a2c:	40d1      	lsrs	r1, r2
 8000a2e:	1a9b      	subs	r3, r3, r2
 8000a30:	4662      	mov	r2, ip
 8000a32:	409a      	lsls	r2, r3
 8000a34:	0013      	movs	r3, r2
 8000a36:	1e5a      	subs	r2, r3, #1
 8000a38:	4193      	sbcs	r3, r2
 8000a3a:	430b      	orrs	r3, r1
 8000a3c:	e722      	b.n	8000884 <__aeabi_fadd+0x9c>
 8000a3e:	2d00      	cmp	r5, #0
 8000a40:	d146      	bne.n	8000ad0 <__aeabi_fadd+0x2e8>
 8000a42:	2f00      	cmp	r7, #0
 8000a44:	d062      	beq.n	8000b0c <__aeabi_fadd+0x324>
 8000a46:	4663      	mov	r3, ip
 8000a48:	2000      	movs	r0, #0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d100      	bne.n	8000a50 <__aeabi_fadd+0x268>
 8000a4e:	e752      	b.n	80008f6 <__aeabi_fadd+0x10e>
 8000a50:	003b      	movs	r3, r7
 8000a52:	4463      	add	r3, ip
 8000a54:	015a      	lsls	r2, r3, #5
 8000a56:	d583      	bpl.n	8000960 <__aeabi_fadd+0x178>
 8000a58:	4a32      	ldr	r2, [pc, #200]	; (8000b24 <__aeabi_fadd+0x33c>)
 8000a5a:	3501      	adds	r5, #1
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	e77f      	b.n	8000960 <__aeabi_fadd+0x178>
 8000a60:	2f00      	cmp	r7, #0
 8000a62:	d0c4      	beq.n	80009ee <__aeabi_fadd+0x206>
 8000a64:	1e53      	subs	r3, r2, #1
 8000a66:	2a01      	cmp	r2, #1
 8000a68:	d012      	beq.n	8000a90 <__aeabi_fadd+0x2a8>
 8000a6a:	2aff      	cmp	r2, #255	; 0xff
 8000a6c:	d08c      	beq.n	8000988 <__aeabi_fadd+0x1a0>
 8000a6e:	001a      	movs	r2, r3
 8000a70:	e79e      	b.n	80009b0 <__aeabi_fadd+0x1c8>
 8000a72:	2f00      	cmp	r7, #0
 8000a74:	d000      	beq.n	8000a78 <__aeabi_fadd+0x290>
 8000a76:	e77c      	b.n	8000972 <__aeabi_fadd+0x18a>
 8000a78:	4663      	mov	r3, ip
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d183      	bne.n	8000986 <__aeabi_fadd+0x19e>
 8000a7e:	2680      	movs	r6, #128	; 0x80
 8000a80:	2400      	movs	r4, #0
 8000a82:	20ff      	movs	r0, #255	; 0xff
 8000a84:	03f6      	lsls	r6, r6, #15
 8000a86:	e736      	b.n	80008f6 <__aeabi_fadd+0x10e>
 8000a88:	4663      	mov	r3, ip
 8000a8a:	000c      	movs	r4, r1
 8000a8c:	1bde      	subs	r6, r3, r7
 8000a8e:	e717      	b.n	80008c0 <__aeabi_fadd+0xd8>
 8000a90:	003b      	movs	r3, r7
 8000a92:	4463      	add	r3, ip
 8000a94:	2501      	movs	r5, #1
 8000a96:	015a      	lsls	r2, r3, #5
 8000a98:	d400      	bmi.n	8000a9c <__aeabi_fadd+0x2b4>
 8000a9a:	e761      	b.n	8000960 <__aeabi_fadd+0x178>
 8000a9c:	2502      	movs	r5, #2
 8000a9e:	e6f7      	b.n	8000890 <__aeabi_fadd+0xa8>
 8000aa0:	4663      	mov	r3, ip
 8000aa2:	2501      	movs	r5, #1
 8000aa4:	1afb      	subs	r3, r7, r3
 8000aa6:	e707      	b.n	80008b8 <__aeabi_fadd+0xd0>
 8000aa8:	2320      	movs	r3, #32
 8000aaa:	1a9b      	subs	r3, r3, r2
 8000aac:	0038      	movs	r0, r7
 8000aae:	409f      	lsls	r7, r3
 8000ab0:	003b      	movs	r3, r7
 8000ab2:	40d0      	lsrs	r0, r2
 8000ab4:	1e5a      	subs	r2, r3, #1
 8000ab6:	4193      	sbcs	r3, r2
 8000ab8:	4303      	orrs	r3, r0
 8000aba:	e7ae      	b.n	8000a1a <__aeabi_fadd+0x232>
 8000abc:	2320      	movs	r3, #32
 8000abe:	1a9b      	subs	r3, r3, r2
 8000ac0:	0039      	movs	r1, r7
 8000ac2:	409f      	lsls	r7, r3
 8000ac4:	003b      	movs	r3, r7
 8000ac6:	40d1      	lsrs	r1, r2
 8000ac8:	1e5a      	subs	r2, r3, #1
 8000aca:	4193      	sbcs	r3, r2
 8000acc:	430b      	orrs	r3, r1
 8000ace:	e773      	b.n	80009b8 <__aeabi_fadd+0x1d0>
 8000ad0:	2f00      	cmp	r7, #0
 8000ad2:	d100      	bne.n	8000ad6 <__aeabi_fadd+0x2ee>
 8000ad4:	e758      	b.n	8000988 <__aeabi_fadd+0x1a0>
 8000ad6:	4662      	mov	r2, ip
 8000ad8:	2a00      	cmp	r2, #0
 8000ada:	d100      	bne.n	8000ade <__aeabi_fadd+0x2f6>
 8000adc:	e755      	b.n	800098a <__aeabi_fadd+0x1a2>
 8000ade:	2280      	movs	r2, #128	; 0x80
 8000ae0:	03d2      	lsls	r2, r2, #15
 8000ae2:	4213      	tst	r3, r2
 8000ae4:	d100      	bne.n	8000ae8 <__aeabi_fadd+0x300>
 8000ae6:	e750      	b.n	800098a <__aeabi_fadd+0x1a2>
 8000ae8:	4641      	mov	r1, r8
 8000aea:	4211      	tst	r1, r2
 8000aec:	d000      	beq.n	8000af0 <__aeabi_fadd+0x308>
 8000aee:	e74c      	b.n	800098a <__aeabi_fadd+0x1a2>
 8000af0:	4643      	mov	r3, r8
 8000af2:	e74a      	b.n	800098a <__aeabi_fadd+0x1a2>
 8000af4:	4663      	mov	r3, ip
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d083      	beq.n	8000a02 <__aeabi_fadd+0x21a>
 8000afa:	000c      	movs	r4, r1
 8000afc:	4646      	mov	r6, r8
 8000afe:	2000      	movs	r0, #0
 8000b00:	e6f9      	b.n	80008f6 <__aeabi_fadd+0x10e>
 8000b02:	4663      	mov	r3, ip
 8000b04:	000c      	movs	r4, r1
 8000b06:	1bdb      	subs	r3, r3, r7
 8000b08:	3501      	adds	r5, #1
 8000b0a:	e6d5      	b.n	80008b8 <__aeabi_fadd+0xd0>
 8000b0c:	4646      	mov	r6, r8
 8000b0e:	2000      	movs	r0, #0
 8000b10:	e6f1      	b.n	80008f6 <__aeabi_fadd+0x10e>
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d000      	beq.n	8000b18 <__aeabi_fadd+0x330>
 8000b16:	e723      	b.n	8000960 <__aeabi_fadd+0x178>
 8000b18:	2400      	movs	r4, #0
 8000b1a:	2600      	movs	r6, #0
 8000b1c:	e6eb      	b.n	80008f6 <__aeabi_fadd+0x10e>
 8000b1e:	46c0      	nop			; (mov r8, r8)
 8000b20:	7dffffff 	.word	0x7dffffff
 8000b24:	fbffffff 	.word	0xfbffffff

08000b28 <__aeabi_fdiv>:
 8000b28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b2a:	464f      	mov	r7, r9
 8000b2c:	4646      	mov	r6, r8
 8000b2e:	46d6      	mov	lr, sl
 8000b30:	0245      	lsls	r5, r0, #9
 8000b32:	b5c0      	push	{r6, r7, lr}
 8000b34:	0047      	lsls	r7, r0, #1
 8000b36:	1c0c      	adds	r4, r1, #0
 8000b38:	0a6d      	lsrs	r5, r5, #9
 8000b3a:	0e3f      	lsrs	r7, r7, #24
 8000b3c:	0fc6      	lsrs	r6, r0, #31
 8000b3e:	2f00      	cmp	r7, #0
 8000b40:	d100      	bne.n	8000b44 <__aeabi_fdiv+0x1c>
 8000b42:	e06f      	b.n	8000c24 <__aeabi_fdiv+0xfc>
 8000b44:	2fff      	cmp	r7, #255	; 0xff
 8000b46:	d100      	bne.n	8000b4a <__aeabi_fdiv+0x22>
 8000b48:	e074      	b.n	8000c34 <__aeabi_fdiv+0x10c>
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	2280      	movs	r2, #128	; 0x80
 8000b4e:	4699      	mov	r9, r3
 8000b50:	469a      	mov	sl, r3
 8000b52:	00ed      	lsls	r5, r5, #3
 8000b54:	04d2      	lsls	r2, r2, #19
 8000b56:	4315      	orrs	r5, r2
 8000b58:	3f7f      	subs	r7, #127	; 0x7f
 8000b5a:	0263      	lsls	r3, r4, #9
 8000b5c:	0a5b      	lsrs	r3, r3, #9
 8000b5e:	4698      	mov	r8, r3
 8000b60:	0063      	lsls	r3, r4, #1
 8000b62:	0e1b      	lsrs	r3, r3, #24
 8000b64:	0fe4      	lsrs	r4, r4, #31
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d04d      	beq.n	8000c06 <__aeabi_fdiv+0xde>
 8000b6a:	2bff      	cmp	r3, #255	; 0xff
 8000b6c:	d045      	beq.n	8000bfa <__aeabi_fdiv+0xd2>
 8000b6e:	4642      	mov	r2, r8
 8000b70:	2180      	movs	r1, #128	; 0x80
 8000b72:	00d2      	lsls	r2, r2, #3
 8000b74:	04c9      	lsls	r1, r1, #19
 8000b76:	4311      	orrs	r1, r2
 8000b78:	4688      	mov	r8, r1
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	3b7f      	subs	r3, #127	; 0x7f
 8000b7e:	0031      	movs	r1, r6
 8000b80:	1aff      	subs	r7, r7, r3
 8000b82:	464b      	mov	r3, r9
 8000b84:	4061      	eors	r1, r4
 8000b86:	b2c9      	uxtb	r1, r1
 8000b88:	2b0f      	cmp	r3, #15
 8000b8a:	d900      	bls.n	8000b8e <__aeabi_fdiv+0x66>
 8000b8c:	e0b8      	b.n	8000d00 <__aeabi_fdiv+0x1d8>
 8000b8e:	4870      	ldr	r0, [pc, #448]	; (8000d50 <__aeabi_fdiv+0x228>)
 8000b90:	009b      	lsls	r3, r3, #2
 8000b92:	58c3      	ldr	r3, [r0, r3]
 8000b94:	469f      	mov	pc, r3
 8000b96:	2300      	movs	r3, #0
 8000b98:	4698      	mov	r8, r3
 8000b9a:	0026      	movs	r6, r4
 8000b9c:	4645      	mov	r5, r8
 8000b9e:	4692      	mov	sl, r2
 8000ba0:	4653      	mov	r3, sl
 8000ba2:	2b02      	cmp	r3, #2
 8000ba4:	d100      	bne.n	8000ba8 <__aeabi_fdiv+0x80>
 8000ba6:	e08d      	b.n	8000cc4 <__aeabi_fdiv+0x19c>
 8000ba8:	2b03      	cmp	r3, #3
 8000baa:	d100      	bne.n	8000bae <__aeabi_fdiv+0x86>
 8000bac:	e0a1      	b.n	8000cf2 <__aeabi_fdiv+0x1ca>
 8000bae:	2b01      	cmp	r3, #1
 8000bb0:	d018      	beq.n	8000be4 <__aeabi_fdiv+0xbc>
 8000bb2:	003b      	movs	r3, r7
 8000bb4:	337f      	adds	r3, #127	; 0x7f
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	dd6d      	ble.n	8000c96 <__aeabi_fdiv+0x16e>
 8000bba:	076a      	lsls	r2, r5, #29
 8000bbc:	d004      	beq.n	8000bc8 <__aeabi_fdiv+0xa0>
 8000bbe:	220f      	movs	r2, #15
 8000bc0:	402a      	ands	r2, r5
 8000bc2:	2a04      	cmp	r2, #4
 8000bc4:	d000      	beq.n	8000bc8 <__aeabi_fdiv+0xa0>
 8000bc6:	3504      	adds	r5, #4
 8000bc8:	012a      	lsls	r2, r5, #4
 8000bca:	d503      	bpl.n	8000bd4 <__aeabi_fdiv+0xac>
 8000bcc:	4b61      	ldr	r3, [pc, #388]	; (8000d54 <__aeabi_fdiv+0x22c>)
 8000bce:	401d      	ands	r5, r3
 8000bd0:	003b      	movs	r3, r7
 8000bd2:	3380      	adds	r3, #128	; 0x80
 8000bd4:	2bfe      	cmp	r3, #254	; 0xfe
 8000bd6:	dd00      	ble.n	8000bda <__aeabi_fdiv+0xb2>
 8000bd8:	e074      	b.n	8000cc4 <__aeabi_fdiv+0x19c>
 8000bda:	01aa      	lsls	r2, r5, #6
 8000bdc:	0a52      	lsrs	r2, r2, #9
 8000bde:	b2d8      	uxtb	r0, r3
 8000be0:	e002      	b.n	8000be8 <__aeabi_fdiv+0xc0>
 8000be2:	000e      	movs	r6, r1
 8000be4:	2000      	movs	r0, #0
 8000be6:	2200      	movs	r2, #0
 8000be8:	05c0      	lsls	r0, r0, #23
 8000bea:	07f6      	lsls	r6, r6, #31
 8000bec:	4310      	orrs	r0, r2
 8000bee:	4330      	orrs	r0, r6
 8000bf0:	bce0      	pop	{r5, r6, r7}
 8000bf2:	46ba      	mov	sl, r7
 8000bf4:	46b1      	mov	r9, r6
 8000bf6:	46a8      	mov	r8, r5
 8000bf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bfa:	4643      	mov	r3, r8
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d13f      	bne.n	8000c80 <__aeabi_fdiv+0x158>
 8000c00:	2202      	movs	r2, #2
 8000c02:	3fff      	subs	r7, #255	; 0xff
 8000c04:	e003      	b.n	8000c0e <__aeabi_fdiv+0xe6>
 8000c06:	4643      	mov	r3, r8
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d12d      	bne.n	8000c68 <__aeabi_fdiv+0x140>
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	0031      	movs	r1, r6
 8000c10:	464b      	mov	r3, r9
 8000c12:	4061      	eors	r1, r4
 8000c14:	b2c9      	uxtb	r1, r1
 8000c16:	4313      	orrs	r3, r2
 8000c18:	2b0f      	cmp	r3, #15
 8000c1a:	d838      	bhi.n	8000c8e <__aeabi_fdiv+0x166>
 8000c1c:	484e      	ldr	r0, [pc, #312]	; (8000d58 <__aeabi_fdiv+0x230>)
 8000c1e:	009b      	lsls	r3, r3, #2
 8000c20:	58c3      	ldr	r3, [r0, r3]
 8000c22:	469f      	mov	pc, r3
 8000c24:	2d00      	cmp	r5, #0
 8000c26:	d113      	bne.n	8000c50 <__aeabi_fdiv+0x128>
 8000c28:	2304      	movs	r3, #4
 8000c2a:	4699      	mov	r9, r3
 8000c2c:	3b03      	subs	r3, #3
 8000c2e:	2700      	movs	r7, #0
 8000c30:	469a      	mov	sl, r3
 8000c32:	e792      	b.n	8000b5a <__aeabi_fdiv+0x32>
 8000c34:	2d00      	cmp	r5, #0
 8000c36:	d105      	bne.n	8000c44 <__aeabi_fdiv+0x11c>
 8000c38:	2308      	movs	r3, #8
 8000c3a:	4699      	mov	r9, r3
 8000c3c:	3b06      	subs	r3, #6
 8000c3e:	27ff      	movs	r7, #255	; 0xff
 8000c40:	469a      	mov	sl, r3
 8000c42:	e78a      	b.n	8000b5a <__aeabi_fdiv+0x32>
 8000c44:	230c      	movs	r3, #12
 8000c46:	4699      	mov	r9, r3
 8000c48:	3b09      	subs	r3, #9
 8000c4a:	27ff      	movs	r7, #255	; 0xff
 8000c4c:	469a      	mov	sl, r3
 8000c4e:	e784      	b.n	8000b5a <__aeabi_fdiv+0x32>
 8000c50:	0028      	movs	r0, r5
 8000c52:	f002 f983 	bl	8002f5c <__clzsi2>
 8000c56:	2776      	movs	r7, #118	; 0x76
 8000c58:	1f43      	subs	r3, r0, #5
 8000c5a:	409d      	lsls	r5, r3
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	427f      	negs	r7, r7
 8000c60:	4699      	mov	r9, r3
 8000c62:	469a      	mov	sl, r3
 8000c64:	1a3f      	subs	r7, r7, r0
 8000c66:	e778      	b.n	8000b5a <__aeabi_fdiv+0x32>
 8000c68:	4640      	mov	r0, r8
 8000c6a:	f002 f977 	bl	8002f5c <__clzsi2>
 8000c6e:	4642      	mov	r2, r8
 8000c70:	1f43      	subs	r3, r0, #5
 8000c72:	409a      	lsls	r2, r3
 8000c74:	2376      	movs	r3, #118	; 0x76
 8000c76:	425b      	negs	r3, r3
 8000c78:	4690      	mov	r8, r2
 8000c7a:	1a1b      	subs	r3, r3, r0
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	e77e      	b.n	8000b7e <__aeabi_fdiv+0x56>
 8000c80:	2303      	movs	r3, #3
 8000c82:	464a      	mov	r2, r9
 8000c84:	431a      	orrs	r2, r3
 8000c86:	4691      	mov	r9, r2
 8000c88:	33fc      	adds	r3, #252	; 0xfc
 8000c8a:	2203      	movs	r2, #3
 8000c8c:	e777      	b.n	8000b7e <__aeabi_fdiv+0x56>
 8000c8e:	000e      	movs	r6, r1
 8000c90:	20ff      	movs	r0, #255	; 0xff
 8000c92:	2200      	movs	r2, #0
 8000c94:	e7a8      	b.n	8000be8 <__aeabi_fdiv+0xc0>
 8000c96:	2201      	movs	r2, #1
 8000c98:	1ad3      	subs	r3, r2, r3
 8000c9a:	2b1b      	cmp	r3, #27
 8000c9c:	dca2      	bgt.n	8000be4 <__aeabi_fdiv+0xbc>
 8000c9e:	379e      	adds	r7, #158	; 0x9e
 8000ca0:	002a      	movs	r2, r5
 8000ca2:	40bd      	lsls	r5, r7
 8000ca4:	40da      	lsrs	r2, r3
 8000ca6:	1e6b      	subs	r3, r5, #1
 8000ca8:	419d      	sbcs	r5, r3
 8000caa:	4315      	orrs	r5, r2
 8000cac:	076a      	lsls	r2, r5, #29
 8000cae:	d004      	beq.n	8000cba <__aeabi_fdiv+0x192>
 8000cb0:	220f      	movs	r2, #15
 8000cb2:	402a      	ands	r2, r5
 8000cb4:	2a04      	cmp	r2, #4
 8000cb6:	d000      	beq.n	8000cba <__aeabi_fdiv+0x192>
 8000cb8:	3504      	adds	r5, #4
 8000cba:	016a      	lsls	r2, r5, #5
 8000cbc:	d544      	bpl.n	8000d48 <__aeabi_fdiv+0x220>
 8000cbe:	2001      	movs	r0, #1
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	e791      	b.n	8000be8 <__aeabi_fdiv+0xc0>
 8000cc4:	20ff      	movs	r0, #255	; 0xff
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	e78e      	b.n	8000be8 <__aeabi_fdiv+0xc0>
 8000cca:	2280      	movs	r2, #128	; 0x80
 8000ccc:	2600      	movs	r6, #0
 8000cce:	20ff      	movs	r0, #255	; 0xff
 8000cd0:	03d2      	lsls	r2, r2, #15
 8000cd2:	e789      	b.n	8000be8 <__aeabi_fdiv+0xc0>
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	4698      	mov	r8, r3
 8000cd8:	2280      	movs	r2, #128	; 0x80
 8000cda:	03d2      	lsls	r2, r2, #15
 8000cdc:	4215      	tst	r5, r2
 8000cde:	d008      	beq.n	8000cf2 <__aeabi_fdiv+0x1ca>
 8000ce0:	4643      	mov	r3, r8
 8000ce2:	4213      	tst	r3, r2
 8000ce4:	d105      	bne.n	8000cf2 <__aeabi_fdiv+0x1ca>
 8000ce6:	431a      	orrs	r2, r3
 8000ce8:	0252      	lsls	r2, r2, #9
 8000cea:	0026      	movs	r6, r4
 8000cec:	20ff      	movs	r0, #255	; 0xff
 8000cee:	0a52      	lsrs	r2, r2, #9
 8000cf0:	e77a      	b.n	8000be8 <__aeabi_fdiv+0xc0>
 8000cf2:	2280      	movs	r2, #128	; 0x80
 8000cf4:	03d2      	lsls	r2, r2, #15
 8000cf6:	432a      	orrs	r2, r5
 8000cf8:	0252      	lsls	r2, r2, #9
 8000cfa:	20ff      	movs	r0, #255	; 0xff
 8000cfc:	0a52      	lsrs	r2, r2, #9
 8000cfe:	e773      	b.n	8000be8 <__aeabi_fdiv+0xc0>
 8000d00:	4642      	mov	r2, r8
 8000d02:	016b      	lsls	r3, r5, #5
 8000d04:	0155      	lsls	r5, r2, #5
 8000d06:	42ab      	cmp	r3, r5
 8000d08:	d21a      	bcs.n	8000d40 <__aeabi_fdiv+0x218>
 8000d0a:	201b      	movs	r0, #27
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	3f01      	subs	r7, #1
 8000d10:	2601      	movs	r6, #1
 8000d12:	001c      	movs	r4, r3
 8000d14:	0052      	lsls	r2, r2, #1
 8000d16:	005b      	lsls	r3, r3, #1
 8000d18:	2c00      	cmp	r4, #0
 8000d1a:	db01      	blt.n	8000d20 <__aeabi_fdiv+0x1f8>
 8000d1c:	429d      	cmp	r5, r3
 8000d1e:	d801      	bhi.n	8000d24 <__aeabi_fdiv+0x1fc>
 8000d20:	1b5b      	subs	r3, r3, r5
 8000d22:	4332      	orrs	r2, r6
 8000d24:	3801      	subs	r0, #1
 8000d26:	2800      	cmp	r0, #0
 8000d28:	d1f3      	bne.n	8000d12 <__aeabi_fdiv+0x1ea>
 8000d2a:	1e58      	subs	r0, r3, #1
 8000d2c:	4183      	sbcs	r3, r0
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	001d      	movs	r5, r3
 8000d32:	003b      	movs	r3, r7
 8000d34:	337f      	adds	r3, #127	; 0x7f
 8000d36:	000e      	movs	r6, r1
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	dd00      	ble.n	8000d3e <__aeabi_fdiv+0x216>
 8000d3c:	e73d      	b.n	8000bba <__aeabi_fdiv+0x92>
 8000d3e:	e7aa      	b.n	8000c96 <__aeabi_fdiv+0x16e>
 8000d40:	201a      	movs	r0, #26
 8000d42:	2201      	movs	r2, #1
 8000d44:	1b5b      	subs	r3, r3, r5
 8000d46:	e7e3      	b.n	8000d10 <__aeabi_fdiv+0x1e8>
 8000d48:	01aa      	lsls	r2, r5, #6
 8000d4a:	2000      	movs	r0, #0
 8000d4c:	0a52      	lsrs	r2, r2, #9
 8000d4e:	e74b      	b.n	8000be8 <__aeabi_fdiv+0xc0>
 8000d50:	0800f38c 	.word	0x0800f38c
 8000d54:	f7ffffff 	.word	0xf7ffffff
 8000d58:	0800f3cc 	.word	0x0800f3cc

08000d5c <__eqsf2>:
 8000d5c:	b570      	push	{r4, r5, r6, lr}
 8000d5e:	0042      	lsls	r2, r0, #1
 8000d60:	0245      	lsls	r5, r0, #9
 8000d62:	024e      	lsls	r6, r1, #9
 8000d64:	004c      	lsls	r4, r1, #1
 8000d66:	0fc3      	lsrs	r3, r0, #31
 8000d68:	0a6d      	lsrs	r5, r5, #9
 8000d6a:	2001      	movs	r0, #1
 8000d6c:	0e12      	lsrs	r2, r2, #24
 8000d6e:	0a76      	lsrs	r6, r6, #9
 8000d70:	0e24      	lsrs	r4, r4, #24
 8000d72:	0fc9      	lsrs	r1, r1, #31
 8000d74:	2aff      	cmp	r2, #255	; 0xff
 8000d76:	d006      	beq.n	8000d86 <__eqsf2+0x2a>
 8000d78:	2cff      	cmp	r4, #255	; 0xff
 8000d7a:	d003      	beq.n	8000d84 <__eqsf2+0x28>
 8000d7c:	42a2      	cmp	r2, r4
 8000d7e:	d101      	bne.n	8000d84 <__eqsf2+0x28>
 8000d80:	42b5      	cmp	r5, r6
 8000d82:	d006      	beq.n	8000d92 <__eqsf2+0x36>
 8000d84:	bd70      	pop	{r4, r5, r6, pc}
 8000d86:	2d00      	cmp	r5, #0
 8000d88:	d1fc      	bne.n	8000d84 <__eqsf2+0x28>
 8000d8a:	2cff      	cmp	r4, #255	; 0xff
 8000d8c:	d1fa      	bne.n	8000d84 <__eqsf2+0x28>
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d1f8      	bne.n	8000d84 <__eqsf2+0x28>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d006      	beq.n	8000da4 <__eqsf2+0x48>
 8000d96:	2001      	movs	r0, #1
 8000d98:	2a00      	cmp	r2, #0
 8000d9a:	d1f3      	bne.n	8000d84 <__eqsf2+0x28>
 8000d9c:	0028      	movs	r0, r5
 8000d9e:	1e43      	subs	r3, r0, #1
 8000da0:	4198      	sbcs	r0, r3
 8000da2:	e7ef      	b.n	8000d84 <__eqsf2+0x28>
 8000da4:	2000      	movs	r0, #0
 8000da6:	e7ed      	b.n	8000d84 <__eqsf2+0x28>

08000da8 <__gesf2>:
 8000da8:	b570      	push	{r4, r5, r6, lr}
 8000daa:	0042      	lsls	r2, r0, #1
 8000dac:	0245      	lsls	r5, r0, #9
 8000dae:	024e      	lsls	r6, r1, #9
 8000db0:	004c      	lsls	r4, r1, #1
 8000db2:	0fc3      	lsrs	r3, r0, #31
 8000db4:	0a6d      	lsrs	r5, r5, #9
 8000db6:	0e12      	lsrs	r2, r2, #24
 8000db8:	0a76      	lsrs	r6, r6, #9
 8000dba:	0e24      	lsrs	r4, r4, #24
 8000dbc:	0fc8      	lsrs	r0, r1, #31
 8000dbe:	2aff      	cmp	r2, #255	; 0xff
 8000dc0:	d01b      	beq.n	8000dfa <__gesf2+0x52>
 8000dc2:	2cff      	cmp	r4, #255	; 0xff
 8000dc4:	d00e      	beq.n	8000de4 <__gesf2+0x3c>
 8000dc6:	2a00      	cmp	r2, #0
 8000dc8:	d11b      	bne.n	8000e02 <__gesf2+0x5a>
 8000dca:	2c00      	cmp	r4, #0
 8000dcc:	d101      	bne.n	8000dd2 <__gesf2+0x2a>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	d01c      	beq.n	8000e0c <__gesf2+0x64>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	d00c      	beq.n	8000df0 <__gesf2+0x48>
 8000dd6:	4283      	cmp	r3, r0
 8000dd8:	d01c      	beq.n	8000e14 <__gesf2+0x6c>
 8000dda:	2102      	movs	r1, #2
 8000ddc:	1e58      	subs	r0, r3, #1
 8000dde:	4008      	ands	r0, r1
 8000de0:	3801      	subs	r0, #1
 8000de2:	bd70      	pop	{r4, r5, r6, pc}
 8000de4:	2e00      	cmp	r6, #0
 8000de6:	d122      	bne.n	8000e2e <__gesf2+0x86>
 8000de8:	2a00      	cmp	r2, #0
 8000dea:	d1f4      	bne.n	8000dd6 <__gesf2+0x2e>
 8000dec:	2d00      	cmp	r5, #0
 8000dee:	d1f2      	bne.n	8000dd6 <__gesf2+0x2e>
 8000df0:	2800      	cmp	r0, #0
 8000df2:	d1f6      	bne.n	8000de2 <__gesf2+0x3a>
 8000df4:	2001      	movs	r0, #1
 8000df6:	4240      	negs	r0, r0
 8000df8:	e7f3      	b.n	8000de2 <__gesf2+0x3a>
 8000dfa:	2d00      	cmp	r5, #0
 8000dfc:	d117      	bne.n	8000e2e <__gesf2+0x86>
 8000dfe:	2cff      	cmp	r4, #255	; 0xff
 8000e00:	d0f0      	beq.n	8000de4 <__gesf2+0x3c>
 8000e02:	2c00      	cmp	r4, #0
 8000e04:	d1e7      	bne.n	8000dd6 <__gesf2+0x2e>
 8000e06:	2e00      	cmp	r6, #0
 8000e08:	d1e5      	bne.n	8000dd6 <__gesf2+0x2e>
 8000e0a:	e7e6      	b.n	8000dda <__gesf2+0x32>
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	2d00      	cmp	r5, #0
 8000e10:	d0e7      	beq.n	8000de2 <__gesf2+0x3a>
 8000e12:	e7e2      	b.n	8000dda <__gesf2+0x32>
 8000e14:	42a2      	cmp	r2, r4
 8000e16:	dc05      	bgt.n	8000e24 <__gesf2+0x7c>
 8000e18:	dbea      	blt.n	8000df0 <__gesf2+0x48>
 8000e1a:	42b5      	cmp	r5, r6
 8000e1c:	d802      	bhi.n	8000e24 <__gesf2+0x7c>
 8000e1e:	d3e7      	bcc.n	8000df0 <__gesf2+0x48>
 8000e20:	2000      	movs	r0, #0
 8000e22:	e7de      	b.n	8000de2 <__gesf2+0x3a>
 8000e24:	4243      	negs	r3, r0
 8000e26:	4158      	adcs	r0, r3
 8000e28:	0040      	lsls	r0, r0, #1
 8000e2a:	3801      	subs	r0, #1
 8000e2c:	e7d9      	b.n	8000de2 <__gesf2+0x3a>
 8000e2e:	2002      	movs	r0, #2
 8000e30:	4240      	negs	r0, r0
 8000e32:	e7d6      	b.n	8000de2 <__gesf2+0x3a>

08000e34 <__lesf2>:
 8000e34:	b570      	push	{r4, r5, r6, lr}
 8000e36:	0042      	lsls	r2, r0, #1
 8000e38:	0245      	lsls	r5, r0, #9
 8000e3a:	024e      	lsls	r6, r1, #9
 8000e3c:	004c      	lsls	r4, r1, #1
 8000e3e:	0fc3      	lsrs	r3, r0, #31
 8000e40:	0a6d      	lsrs	r5, r5, #9
 8000e42:	0e12      	lsrs	r2, r2, #24
 8000e44:	0a76      	lsrs	r6, r6, #9
 8000e46:	0e24      	lsrs	r4, r4, #24
 8000e48:	0fc8      	lsrs	r0, r1, #31
 8000e4a:	2aff      	cmp	r2, #255	; 0xff
 8000e4c:	d00b      	beq.n	8000e66 <__lesf2+0x32>
 8000e4e:	2cff      	cmp	r4, #255	; 0xff
 8000e50:	d00d      	beq.n	8000e6e <__lesf2+0x3a>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	d11f      	bne.n	8000e96 <__lesf2+0x62>
 8000e56:	2c00      	cmp	r4, #0
 8000e58:	d116      	bne.n	8000e88 <__lesf2+0x54>
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	d114      	bne.n	8000e88 <__lesf2+0x54>
 8000e5e:	2000      	movs	r0, #0
 8000e60:	2d00      	cmp	r5, #0
 8000e62:	d010      	beq.n	8000e86 <__lesf2+0x52>
 8000e64:	e009      	b.n	8000e7a <__lesf2+0x46>
 8000e66:	2d00      	cmp	r5, #0
 8000e68:	d10c      	bne.n	8000e84 <__lesf2+0x50>
 8000e6a:	2cff      	cmp	r4, #255	; 0xff
 8000e6c:	d113      	bne.n	8000e96 <__lesf2+0x62>
 8000e6e:	2e00      	cmp	r6, #0
 8000e70:	d108      	bne.n	8000e84 <__lesf2+0x50>
 8000e72:	2a00      	cmp	r2, #0
 8000e74:	d008      	beq.n	8000e88 <__lesf2+0x54>
 8000e76:	4283      	cmp	r3, r0
 8000e78:	d012      	beq.n	8000ea0 <__lesf2+0x6c>
 8000e7a:	2102      	movs	r1, #2
 8000e7c:	1e58      	subs	r0, r3, #1
 8000e7e:	4008      	ands	r0, r1
 8000e80:	3801      	subs	r0, #1
 8000e82:	e000      	b.n	8000e86 <__lesf2+0x52>
 8000e84:	2002      	movs	r0, #2
 8000e86:	bd70      	pop	{r4, r5, r6, pc}
 8000e88:	2d00      	cmp	r5, #0
 8000e8a:	d1f4      	bne.n	8000e76 <__lesf2+0x42>
 8000e8c:	2800      	cmp	r0, #0
 8000e8e:	d1fa      	bne.n	8000e86 <__lesf2+0x52>
 8000e90:	2001      	movs	r0, #1
 8000e92:	4240      	negs	r0, r0
 8000e94:	e7f7      	b.n	8000e86 <__lesf2+0x52>
 8000e96:	2c00      	cmp	r4, #0
 8000e98:	d1ed      	bne.n	8000e76 <__lesf2+0x42>
 8000e9a:	2e00      	cmp	r6, #0
 8000e9c:	d1eb      	bne.n	8000e76 <__lesf2+0x42>
 8000e9e:	e7ec      	b.n	8000e7a <__lesf2+0x46>
 8000ea0:	42a2      	cmp	r2, r4
 8000ea2:	dc05      	bgt.n	8000eb0 <__lesf2+0x7c>
 8000ea4:	dbf2      	blt.n	8000e8c <__lesf2+0x58>
 8000ea6:	42b5      	cmp	r5, r6
 8000ea8:	d802      	bhi.n	8000eb0 <__lesf2+0x7c>
 8000eaa:	d3ef      	bcc.n	8000e8c <__lesf2+0x58>
 8000eac:	2000      	movs	r0, #0
 8000eae:	e7ea      	b.n	8000e86 <__lesf2+0x52>
 8000eb0:	4243      	negs	r3, r0
 8000eb2:	4158      	adcs	r0, r3
 8000eb4:	0040      	lsls	r0, r0, #1
 8000eb6:	3801      	subs	r0, #1
 8000eb8:	e7e5      	b.n	8000e86 <__lesf2+0x52>
 8000eba:	46c0      	nop			; (mov r8, r8)

08000ebc <__aeabi_fmul>:
 8000ebc:	0243      	lsls	r3, r0, #9
 8000ebe:	0a5b      	lsrs	r3, r3, #9
 8000ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ec2:	464f      	mov	r7, r9
 8000ec4:	4646      	mov	r6, r8
 8000ec6:	4699      	mov	r9, r3
 8000ec8:	46d6      	mov	lr, sl
 8000eca:	0fc3      	lsrs	r3, r0, #31
 8000ecc:	0045      	lsls	r5, r0, #1
 8000ece:	4698      	mov	r8, r3
 8000ed0:	b5c0      	push	{r6, r7, lr}
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	1c0f      	adds	r7, r1, #0
 8000ed6:	0e2d      	lsrs	r5, r5, #24
 8000ed8:	d100      	bne.n	8000edc <__aeabi_fmul+0x20>
 8000eda:	e0cb      	b.n	8001074 <__aeabi_fmul+0x1b8>
 8000edc:	2dff      	cmp	r5, #255	; 0xff
 8000ede:	d100      	bne.n	8000ee2 <__aeabi_fmul+0x26>
 8000ee0:	e0cf      	b.n	8001082 <__aeabi_fmul+0x1c6>
 8000ee2:	2280      	movs	r2, #128	; 0x80
 8000ee4:	00db      	lsls	r3, r3, #3
 8000ee6:	04d2      	lsls	r2, r2, #19
 8000ee8:	431a      	orrs	r2, r3
 8000eea:	2300      	movs	r3, #0
 8000eec:	4691      	mov	r9, r2
 8000eee:	2600      	movs	r6, #0
 8000ef0:	469a      	mov	sl, r3
 8000ef2:	3d7f      	subs	r5, #127	; 0x7f
 8000ef4:	027c      	lsls	r4, r7, #9
 8000ef6:	007b      	lsls	r3, r7, #1
 8000ef8:	0a64      	lsrs	r4, r4, #9
 8000efa:	0e1b      	lsrs	r3, r3, #24
 8000efc:	0fff      	lsrs	r7, r7, #31
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d100      	bne.n	8000f04 <__aeabi_fmul+0x48>
 8000f02:	e0a9      	b.n	8001058 <__aeabi_fmul+0x19c>
 8000f04:	2bff      	cmp	r3, #255	; 0xff
 8000f06:	d011      	beq.n	8000f2c <__aeabi_fmul+0x70>
 8000f08:	2280      	movs	r2, #128	; 0x80
 8000f0a:	00e4      	lsls	r4, r4, #3
 8000f0c:	04d2      	lsls	r2, r2, #19
 8000f0e:	4314      	orrs	r4, r2
 8000f10:	4642      	mov	r2, r8
 8000f12:	3b7f      	subs	r3, #127	; 0x7f
 8000f14:	195b      	adds	r3, r3, r5
 8000f16:	407a      	eors	r2, r7
 8000f18:	2000      	movs	r0, #0
 8000f1a:	b2d2      	uxtb	r2, r2
 8000f1c:	1c5d      	adds	r5, r3, #1
 8000f1e:	2e0a      	cmp	r6, #10
 8000f20:	dd13      	ble.n	8000f4a <__aeabi_fmul+0x8e>
 8000f22:	003a      	movs	r2, r7
 8000f24:	2e0b      	cmp	r6, #11
 8000f26:	d047      	beq.n	8000fb8 <__aeabi_fmul+0xfc>
 8000f28:	4647      	mov	r7, r8
 8000f2a:	e03f      	b.n	8000fac <__aeabi_fmul+0xf0>
 8000f2c:	002b      	movs	r3, r5
 8000f2e:	33ff      	adds	r3, #255	; 0xff
 8000f30:	2c00      	cmp	r4, #0
 8000f32:	d11e      	bne.n	8000f72 <__aeabi_fmul+0xb6>
 8000f34:	2202      	movs	r2, #2
 8000f36:	4316      	orrs	r6, r2
 8000f38:	4642      	mov	r2, r8
 8000f3a:	3501      	adds	r5, #1
 8000f3c:	407a      	eors	r2, r7
 8000f3e:	b2d2      	uxtb	r2, r2
 8000f40:	35ff      	adds	r5, #255	; 0xff
 8000f42:	2e0a      	cmp	r6, #10
 8000f44:	dd00      	ble.n	8000f48 <__aeabi_fmul+0x8c>
 8000f46:	e0e4      	b.n	8001112 <__aeabi_fmul+0x256>
 8000f48:	2002      	movs	r0, #2
 8000f4a:	2e02      	cmp	r6, #2
 8000f4c:	dc1c      	bgt.n	8000f88 <__aeabi_fmul+0xcc>
 8000f4e:	3e01      	subs	r6, #1
 8000f50:	2e01      	cmp	r6, #1
 8000f52:	d842      	bhi.n	8000fda <__aeabi_fmul+0x11e>
 8000f54:	2802      	cmp	r0, #2
 8000f56:	d03d      	beq.n	8000fd4 <__aeabi_fmul+0x118>
 8000f58:	2801      	cmp	r0, #1
 8000f5a:	d166      	bne.n	800102a <__aeabi_fmul+0x16e>
 8000f5c:	2000      	movs	r0, #0
 8000f5e:	2100      	movs	r1, #0
 8000f60:	05c0      	lsls	r0, r0, #23
 8000f62:	4308      	orrs	r0, r1
 8000f64:	07d2      	lsls	r2, r2, #31
 8000f66:	4310      	orrs	r0, r2
 8000f68:	bce0      	pop	{r5, r6, r7}
 8000f6a:	46ba      	mov	sl, r7
 8000f6c:	46b1      	mov	r9, r6
 8000f6e:	46a8      	mov	r8, r5
 8000f70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f72:	2203      	movs	r2, #3
 8000f74:	4316      	orrs	r6, r2
 8000f76:	4642      	mov	r2, r8
 8000f78:	3501      	adds	r5, #1
 8000f7a:	407a      	eors	r2, r7
 8000f7c:	b2d2      	uxtb	r2, r2
 8000f7e:	35ff      	adds	r5, #255	; 0xff
 8000f80:	2e0a      	cmp	r6, #10
 8000f82:	dd00      	ble.n	8000f86 <__aeabi_fmul+0xca>
 8000f84:	e0e4      	b.n	8001150 <__aeabi_fmul+0x294>
 8000f86:	2003      	movs	r0, #3
 8000f88:	2101      	movs	r1, #1
 8000f8a:	40b1      	lsls	r1, r6
 8000f8c:	26a6      	movs	r6, #166	; 0xa6
 8000f8e:	00f6      	lsls	r6, r6, #3
 8000f90:	4231      	tst	r1, r6
 8000f92:	d10a      	bne.n	8000faa <__aeabi_fmul+0xee>
 8000f94:	2690      	movs	r6, #144	; 0x90
 8000f96:	00b6      	lsls	r6, r6, #2
 8000f98:	4231      	tst	r1, r6
 8000f9a:	d116      	bne.n	8000fca <__aeabi_fmul+0x10e>
 8000f9c:	3eb9      	subs	r6, #185	; 0xb9
 8000f9e:	3eff      	subs	r6, #255	; 0xff
 8000fa0:	420e      	tst	r6, r1
 8000fa2:	d01a      	beq.n	8000fda <__aeabi_fmul+0x11e>
 8000fa4:	46a1      	mov	r9, r4
 8000fa6:	4682      	mov	sl, r0
 8000fa8:	e000      	b.n	8000fac <__aeabi_fmul+0xf0>
 8000faa:	0017      	movs	r7, r2
 8000fac:	4653      	mov	r3, sl
 8000fae:	003a      	movs	r2, r7
 8000fb0:	2b02      	cmp	r3, #2
 8000fb2:	d00f      	beq.n	8000fd4 <__aeabi_fmul+0x118>
 8000fb4:	464c      	mov	r4, r9
 8000fb6:	4650      	mov	r0, sl
 8000fb8:	2803      	cmp	r0, #3
 8000fba:	d1cd      	bne.n	8000f58 <__aeabi_fmul+0x9c>
 8000fbc:	2180      	movs	r1, #128	; 0x80
 8000fbe:	03c9      	lsls	r1, r1, #15
 8000fc0:	4321      	orrs	r1, r4
 8000fc2:	0249      	lsls	r1, r1, #9
 8000fc4:	20ff      	movs	r0, #255	; 0xff
 8000fc6:	0a49      	lsrs	r1, r1, #9
 8000fc8:	e7ca      	b.n	8000f60 <__aeabi_fmul+0xa4>
 8000fca:	2180      	movs	r1, #128	; 0x80
 8000fcc:	2200      	movs	r2, #0
 8000fce:	20ff      	movs	r0, #255	; 0xff
 8000fd0:	03c9      	lsls	r1, r1, #15
 8000fd2:	e7c5      	b.n	8000f60 <__aeabi_fmul+0xa4>
 8000fd4:	20ff      	movs	r0, #255	; 0xff
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	e7c2      	b.n	8000f60 <__aeabi_fmul+0xa4>
 8000fda:	0c20      	lsrs	r0, r4, #16
 8000fdc:	4649      	mov	r1, r9
 8000fde:	0424      	lsls	r4, r4, #16
 8000fe0:	0c24      	lsrs	r4, r4, #16
 8000fe2:	0027      	movs	r7, r4
 8000fe4:	0c0e      	lsrs	r6, r1, #16
 8000fe6:	0409      	lsls	r1, r1, #16
 8000fe8:	0c09      	lsrs	r1, r1, #16
 8000fea:	4374      	muls	r4, r6
 8000fec:	434f      	muls	r7, r1
 8000fee:	4346      	muls	r6, r0
 8000ff0:	4348      	muls	r0, r1
 8000ff2:	0c39      	lsrs	r1, r7, #16
 8000ff4:	1900      	adds	r0, r0, r4
 8000ff6:	1809      	adds	r1, r1, r0
 8000ff8:	428c      	cmp	r4, r1
 8000ffa:	d903      	bls.n	8001004 <__aeabi_fmul+0x148>
 8000ffc:	2080      	movs	r0, #128	; 0x80
 8000ffe:	0240      	lsls	r0, r0, #9
 8001000:	4684      	mov	ip, r0
 8001002:	4466      	add	r6, ip
 8001004:	043f      	lsls	r7, r7, #16
 8001006:	0408      	lsls	r0, r1, #16
 8001008:	0c3f      	lsrs	r7, r7, #16
 800100a:	19c0      	adds	r0, r0, r7
 800100c:	0184      	lsls	r4, r0, #6
 800100e:	1e67      	subs	r7, r4, #1
 8001010:	41bc      	sbcs	r4, r7
 8001012:	0c09      	lsrs	r1, r1, #16
 8001014:	0e80      	lsrs	r0, r0, #26
 8001016:	1989      	adds	r1, r1, r6
 8001018:	4304      	orrs	r4, r0
 800101a:	0189      	lsls	r1, r1, #6
 800101c:	430c      	orrs	r4, r1
 800101e:	0109      	lsls	r1, r1, #4
 8001020:	d571      	bpl.n	8001106 <__aeabi_fmul+0x24a>
 8001022:	2301      	movs	r3, #1
 8001024:	0861      	lsrs	r1, r4, #1
 8001026:	401c      	ands	r4, r3
 8001028:	430c      	orrs	r4, r1
 800102a:	002b      	movs	r3, r5
 800102c:	337f      	adds	r3, #127	; 0x7f
 800102e:	2b00      	cmp	r3, #0
 8001030:	dd51      	ble.n	80010d6 <__aeabi_fmul+0x21a>
 8001032:	0761      	lsls	r1, r4, #29
 8001034:	d004      	beq.n	8001040 <__aeabi_fmul+0x184>
 8001036:	210f      	movs	r1, #15
 8001038:	4021      	ands	r1, r4
 800103a:	2904      	cmp	r1, #4
 800103c:	d000      	beq.n	8001040 <__aeabi_fmul+0x184>
 800103e:	3404      	adds	r4, #4
 8001040:	0121      	lsls	r1, r4, #4
 8001042:	d503      	bpl.n	800104c <__aeabi_fmul+0x190>
 8001044:	4b43      	ldr	r3, [pc, #268]	; (8001154 <__aeabi_fmul+0x298>)
 8001046:	401c      	ands	r4, r3
 8001048:	002b      	movs	r3, r5
 800104a:	3380      	adds	r3, #128	; 0x80
 800104c:	2bfe      	cmp	r3, #254	; 0xfe
 800104e:	dcc1      	bgt.n	8000fd4 <__aeabi_fmul+0x118>
 8001050:	01a1      	lsls	r1, r4, #6
 8001052:	0a49      	lsrs	r1, r1, #9
 8001054:	b2d8      	uxtb	r0, r3
 8001056:	e783      	b.n	8000f60 <__aeabi_fmul+0xa4>
 8001058:	2c00      	cmp	r4, #0
 800105a:	d12c      	bne.n	80010b6 <__aeabi_fmul+0x1fa>
 800105c:	2301      	movs	r3, #1
 800105e:	4642      	mov	r2, r8
 8001060:	431e      	orrs	r6, r3
 8001062:	002b      	movs	r3, r5
 8001064:	407a      	eors	r2, r7
 8001066:	2001      	movs	r0, #1
 8001068:	b2d2      	uxtb	r2, r2
 800106a:	1c5d      	adds	r5, r3, #1
 800106c:	2e0a      	cmp	r6, #10
 800106e:	dd00      	ble.n	8001072 <__aeabi_fmul+0x1b6>
 8001070:	e757      	b.n	8000f22 <__aeabi_fmul+0x66>
 8001072:	e76a      	b.n	8000f4a <__aeabi_fmul+0x8e>
 8001074:	2b00      	cmp	r3, #0
 8001076:	d110      	bne.n	800109a <__aeabi_fmul+0x1de>
 8001078:	2301      	movs	r3, #1
 800107a:	2604      	movs	r6, #4
 800107c:	2500      	movs	r5, #0
 800107e:	469a      	mov	sl, r3
 8001080:	e738      	b.n	8000ef4 <__aeabi_fmul+0x38>
 8001082:	2b00      	cmp	r3, #0
 8001084:	d104      	bne.n	8001090 <__aeabi_fmul+0x1d4>
 8001086:	2302      	movs	r3, #2
 8001088:	2608      	movs	r6, #8
 800108a:	25ff      	movs	r5, #255	; 0xff
 800108c:	469a      	mov	sl, r3
 800108e:	e731      	b.n	8000ef4 <__aeabi_fmul+0x38>
 8001090:	2303      	movs	r3, #3
 8001092:	260c      	movs	r6, #12
 8001094:	25ff      	movs	r5, #255	; 0xff
 8001096:	469a      	mov	sl, r3
 8001098:	e72c      	b.n	8000ef4 <__aeabi_fmul+0x38>
 800109a:	4648      	mov	r0, r9
 800109c:	f001 ff5e 	bl	8002f5c <__clzsi2>
 80010a0:	464a      	mov	r2, r9
 80010a2:	1f43      	subs	r3, r0, #5
 80010a4:	2576      	movs	r5, #118	; 0x76
 80010a6:	409a      	lsls	r2, r3
 80010a8:	2300      	movs	r3, #0
 80010aa:	426d      	negs	r5, r5
 80010ac:	4691      	mov	r9, r2
 80010ae:	2600      	movs	r6, #0
 80010b0:	469a      	mov	sl, r3
 80010b2:	1a2d      	subs	r5, r5, r0
 80010b4:	e71e      	b.n	8000ef4 <__aeabi_fmul+0x38>
 80010b6:	0020      	movs	r0, r4
 80010b8:	f001 ff50 	bl	8002f5c <__clzsi2>
 80010bc:	4642      	mov	r2, r8
 80010be:	1f43      	subs	r3, r0, #5
 80010c0:	409c      	lsls	r4, r3
 80010c2:	1a2b      	subs	r3, r5, r0
 80010c4:	3b76      	subs	r3, #118	; 0x76
 80010c6:	407a      	eors	r2, r7
 80010c8:	2000      	movs	r0, #0
 80010ca:	b2d2      	uxtb	r2, r2
 80010cc:	1c5d      	adds	r5, r3, #1
 80010ce:	2e0a      	cmp	r6, #10
 80010d0:	dd00      	ble.n	80010d4 <__aeabi_fmul+0x218>
 80010d2:	e726      	b.n	8000f22 <__aeabi_fmul+0x66>
 80010d4:	e739      	b.n	8000f4a <__aeabi_fmul+0x8e>
 80010d6:	2101      	movs	r1, #1
 80010d8:	1acb      	subs	r3, r1, r3
 80010da:	2b1b      	cmp	r3, #27
 80010dc:	dd00      	ble.n	80010e0 <__aeabi_fmul+0x224>
 80010de:	e73d      	b.n	8000f5c <__aeabi_fmul+0xa0>
 80010e0:	359e      	adds	r5, #158	; 0x9e
 80010e2:	0021      	movs	r1, r4
 80010e4:	40ac      	lsls	r4, r5
 80010e6:	40d9      	lsrs	r1, r3
 80010e8:	1e63      	subs	r3, r4, #1
 80010ea:	419c      	sbcs	r4, r3
 80010ec:	4321      	orrs	r1, r4
 80010ee:	074b      	lsls	r3, r1, #29
 80010f0:	d004      	beq.n	80010fc <__aeabi_fmul+0x240>
 80010f2:	230f      	movs	r3, #15
 80010f4:	400b      	ands	r3, r1
 80010f6:	2b04      	cmp	r3, #4
 80010f8:	d000      	beq.n	80010fc <__aeabi_fmul+0x240>
 80010fa:	3104      	adds	r1, #4
 80010fc:	014b      	lsls	r3, r1, #5
 80010fe:	d504      	bpl.n	800110a <__aeabi_fmul+0x24e>
 8001100:	2001      	movs	r0, #1
 8001102:	2100      	movs	r1, #0
 8001104:	e72c      	b.n	8000f60 <__aeabi_fmul+0xa4>
 8001106:	001d      	movs	r5, r3
 8001108:	e78f      	b.n	800102a <__aeabi_fmul+0x16e>
 800110a:	0189      	lsls	r1, r1, #6
 800110c:	2000      	movs	r0, #0
 800110e:	0a49      	lsrs	r1, r1, #9
 8001110:	e726      	b.n	8000f60 <__aeabi_fmul+0xa4>
 8001112:	2302      	movs	r3, #2
 8001114:	2e0f      	cmp	r6, #15
 8001116:	d10c      	bne.n	8001132 <__aeabi_fmul+0x276>
 8001118:	2180      	movs	r1, #128	; 0x80
 800111a:	464b      	mov	r3, r9
 800111c:	03c9      	lsls	r1, r1, #15
 800111e:	420b      	tst	r3, r1
 8001120:	d00d      	beq.n	800113e <__aeabi_fmul+0x282>
 8001122:	420c      	tst	r4, r1
 8001124:	d10b      	bne.n	800113e <__aeabi_fmul+0x282>
 8001126:	4321      	orrs	r1, r4
 8001128:	0249      	lsls	r1, r1, #9
 800112a:	003a      	movs	r2, r7
 800112c:	20ff      	movs	r0, #255	; 0xff
 800112e:	0a49      	lsrs	r1, r1, #9
 8001130:	e716      	b.n	8000f60 <__aeabi_fmul+0xa4>
 8001132:	2e0b      	cmp	r6, #11
 8001134:	d000      	beq.n	8001138 <__aeabi_fmul+0x27c>
 8001136:	e6f7      	b.n	8000f28 <__aeabi_fmul+0x6c>
 8001138:	46a1      	mov	r9, r4
 800113a:	469a      	mov	sl, r3
 800113c:	e736      	b.n	8000fac <__aeabi_fmul+0xf0>
 800113e:	2180      	movs	r1, #128	; 0x80
 8001140:	464b      	mov	r3, r9
 8001142:	03c9      	lsls	r1, r1, #15
 8001144:	4319      	orrs	r1, r3
 8001146:	0249      	lsls	r1, r1, #9
 8001148:	4642      	mov	r2, r8
 800114a:	20ff      	movs	r0, #255	; 0xff
 800114c:	0a49      	lsrs	r1, r1, #9
 800114e:	e707      	b.n	8000f60 <__aeabi_fmul+0xa4>
 8001150:	2303      	movs	r3, #3
 8001152:	e7df      	b.n	8001114 <__aeabi_fmul+0x258>
 8001154:	f7ffffff 	.word	0xf7ffffff

08001158 <__aeabi_i2f>:
 8001158:	b570      	push	{r4, r5, r6, lr}
 800115a:	2800      	cmp	r0, #0
 800115c:	d013      	beq.n	8001186 <__aeabi_i2f+0x2e>
 800115e:	17c3      	asrs	r3, r0, #31
 8001160:	18c5      	adds	r5, r0, r3
 8001162:	405d      	eors	r5, r3
 8001164:	0fc4      	lsrs	r4, r0, #31
 8001166:	0028      	movs	r0, r5
 8001168:	f001 fef8 	bl	8002f5c <__clzsi2>
 800116c:	239e      	movs	r3, #158	; 0x9e
 800116e:	0001      	movs	r1, r0
 8001170:	1a1b      	subs	r3, r3, r0
 8001172:	2b96      	cmp	r3, #150	; 0x96
 8001174:	dc0f      	bgt.n	8001196 <__aeabi_i2f+0x3e>
 8001176:	2808      	cmp	r0, #8
 8001178:	d031      	beq.n	80011de <__aeabi_i2f+0x86>
 800117a:	3908      	subs	r1, #8
 800117c:	408d      	lsls	r5, r1
 800117e:	026d      	lsls	r5, r5, #9
 8001180:	0a6d      	lsrs	r5, r5, #9
 8001182:	b2d8      	uxtb	r0, r3
 8001184:	e002      	b.n	800118c <__aeabi_i2f+0x34>
 8001186:	2400      	movs	r4, #0
 8001188:	2000      	movs	r0, #0
 800118a:	2500      	movs	r5, #0
 800118c:	05c0      	lsls	r0, r0, #23
 800118e:	4328      	orrs	r0, r5
 8001190:	07e4      	lsls	r4, r4, #31
 8001192:	4320      	orrs	r0, r4
 8001194:	bd70      	pop	{r4, r5, r6, pc}
 8001196:	2b99      	cmp	r3, #153	; 0x99
 8001198:	dd0c      	ble.n	80011b4 <__aeabi_i2f+0x5c>
 800119a:	2205      	movs	r2, #5
 800119c:	1a12      	subs	r2, r2, r0
 800119e:	0028      	movs	r0, r5
 80011a0:	40d0      	lsrs	r0, r2
 80011a2:	0002      	movs	r2, r0
 80011a4:	0008      	movs	r0, r1
 80011a6:	301b      	adds	r0, #27
 80011a8:	4085      	lsls	r5, r0
 80011aa:	0028      	movs	r0, r5
 80011ac:	1e45      	subs	r5, r0, #1
 80011ae:	41a8      	sbcs	r0, r5
 80011b0:	4302      	orrs	r2, r0
 80011b2:	0015      	movs	r5, r2
 80011b4:	2905      	cmp	r1, #5
 80011b6:	dc16      	bgt.n	80011e6 <__aeabi_i2f+0x8e>
 80011b8:	002a      	movs	r2, r5
 80011ba:	480f      	ldr	r0, [pc, #60]	; (80011f8 <__aeabi_i2f+0xa0>)
 80011bc:	4002      	ands	r2, r0
 80011be:	076e      	lsls	r6, r5, #29
 80011c0:	d009      	beq.n	80011d6 <__aeabi_i2f+0x7e>
 80011c2:	260f      	movs	r6, #15
 80011c4:	4035      	ands	r5, r6
 80011c6:	2d04      	cmp	r5, #4
 80011c8:	d005      	beq.n	80011d6 <__aeabi_i2f+0x7e>
 80011ca:	3204      	adds	r2, #4
 80011cc:	0155      	lsls	r5, r2, #5
 80011ce:	d502      	bpl.n	80011d6 <__aeabi_i2f+0x7e>
 80011d0:	239f      	movs	r3, #159	; 0x9f
 80011d2:	4002      	ands	r2, r0
 80011d4:	1a5b      	subs	r3, r3, r1
 80011d6:	0192      	lsls	r2, r2, #6
 80011d8:	0a55      	lsrs	r5, r2, #9
 80011da:	b2d8      	uxtb	r0, r3
 80011dc:	e7d6      	b.n	800118c <__aeabi_i2f+0x34>
 80011de:	026d      	lsls	r5, r5, #9
 80011e0:	2096      	movs	r0, #150	; 0x96
 80011e2:	0a6d      	lsrs	r5, r5, #9
 80011e4:	e7d2      	b.n	800118c <__aeabi_i2f+0x34>
 80011e6:	1f4a      	subs	r2, r1, #5
 80011e8:	4095      	lsls	r5, r2
 80011ea:	002a      	movs	r2, r5
 80011ec:	4802      	ldr	r0, [pc, #8]	; (80011f8 <__aeabi_i2f+0xa0>)
 80011ee:	4002      	ands	r2, r0
 80011f0:	076e      	lsls	r6, r5, #29
 80011f2:	d0f0      	beq.n	80011d6 <__aeabi_i2f+0x7e>
 80011f4:	e7e5      	b.n	80011c2 <__aeabi_i2f+0x6a>
 80011f6:	46c0      	nop			; (mov r8, r8)
 80011f8:	fbffffff 	.word	0xfbffffff

080011fc <__aeabi_dadd>:
 80011fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011fe:	464f      	mov	r7, r9
 8001200:	4646      	mov	r6, r8
 8001202:	46d6      	mov	lr, sl
 8001204:	0004      	movs	r4, r0
 8001206:	b5c0      	push	{r6, r7, lr}
 8001208:	001f      	movs	r7, r3
 800120a:	030b      	lsls	r3, r1, #12
 800120c:	0010      	movs	r0, r2
 800120e:	004e      	lsls	r6, r1, #1
 8001210:	0a5b      	lsrs	r3, r3, #9
 8001212:	0fcd      	lsrs	r5, r1, #31
 8001214:	0f61      	lsrs	r1, r4, #29
 8001216:	007a      	lsls	r2, r7, #1
 8001218:	4319      	orrs	r1, r3
 800121a:	00e3      	lsls	r3, r4, #3
 800121c:	033c      	lsls	r4, r7, #12
 800121e:	0fff      	lsrs	r7, r7, #31
 8001220:	46bc      	mov	ip, r7
 8001222:	0a64      	lsrs	r4, r4, #9
 8001224:	0f47      	lsrs	r7, r0, #29
 8001226:	4327      	orrs	r7, r4
 8001228:	0d76      	lsrs	r6, r6, #21
 800122a:	0d52      	lsrs	r2, r2, #21
 800122c:	00c0      	lsls	r0, r0, #3
 800122e:	46b9      	mov	r9, r7
 8001230:	4680      	mov	r8, r0
 8001232:	1ab7      	subs	r7, r6, r2
 8001234:	4565      	cmp	r5, ip
 8001236:	d100      	bne.n	800123a <__aeabi_dadd+0x3e>
 8001238:	e09b      	b.n	8001372 <__aeabi_dadd+0x176>
 800123a:	2f00      	cmp	r7, #0
 800123c:	dc00      	bgt.n	8001240 <__aeabi_dadd+0x44>
 800123e:	e084      	b.n	800134a <__aeabi_dadd+0x14e>
 8001240:	2a00      	cmp	r2, #0
 8001242:	d100      	bne.n	8001246 <__aeabi_dadd+0x4a>
 8001244:	e0be      	b.n	80013c4 <__aeabi_dadd+0x1c8>
 8001246:	4ac8      	ldr	r2, [pc, #800]	; (8001568 <__aeabi_dadd+0x36c>)
 8001248:	4296      	cmp	r6, r2
 800124a:	d100      	bne.n	800124e <__aeabi_dadd+0x52>
 800124c:	e124      	b.n	8001498 <__aeabi_dadd+0x29c>
 800124e:	2280      	movs	r2, #128	; 0x80
 8001250:	464c      	mov	r4, r9
 8001252:	0412      	lsls	r2, r2, #16
 8001254:	4314      	orrs	r4, r2
 8001256:	46a1      	mov	r9, r4
 8001258:	2f38      	cmp	r7, #56	; 0x38
 800125a:	dd00      	ble.n	800125e <__aeabi_dadd+0x62>
 800125c:	e167      	b.n	800152e <__aeabi_dadd+0x332>
 800125e:	2f1f      	cmp	r7, #31
 8001260:	dd00      	ble.n	8001264 <__aeabi_dadd+0x68>
 8001262:	e1d6      	b.n	8001612 <__aeabi_dadd+0x416>
 8001264:	2220      	movs	r2, #32
 8001266:	464c      	mov	r4, r9
 8001268:	1bd2      	subs	r2, r2, r7
 800126a:	4094      	lsls	r4, r2
 800126c:	46a2      	mov	sl, r4
 800126e:	4644      	mov	r4, r8
 8001270:	40fc      	lsrs	r4, r7
 8001272:	0020      	movs	r0, r4
 8001274:	4654      	mov	r4, sl
 8001276:	4304      	orrs	r4, r0
 8001278:	4640      	mov	r0, r8
 800127a:	4090      	lsls	r0, r2
 800127c:	1e42      	subs	r2, r0, #1
 800127e:	4190      	sbcs	r0, r2
 8001280:	464a      	mov	r2, r9
 8001282:	40fa      	lsrs	r2, r7
 8001284:	4304      	orrs	r4, r0
 8001286:	1a89      	subs	r1, r1, r2
 8001288:	1b1c      	subs	r4, r3, r4
 800128a:	42a3      	cmp	r3, r4
 800128c:	4192      	sbcs	r2, r2
 800128e:	4252      	negs	r2, r2
 8001290:	1a8b      	subs	r3, r1, r2
 8001292:	469a      	mov	sl, r3
 8001294:	4653      	mov	r3, sl
 8001296:	021b      	lsls	r3, r3, #8
 8001298:	d400      	bmi.n	800129c <__aeabi_dadd+0xa0>
 800129a:	e0d4      	b.n	8001446 <__aeabi_dadd+0x24a>
 800129c:	4653      	mov	r3, sl
 800129e:	025a      	lsls	r2, r3, #9
 80012a0:	0a53      	lsrs	r3, r2, #9
 80012a2:	469a      	mov	sl, r3
 80012a4:	4653      	mov	r3, sl
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d100      	bne.n	80012ac <__aeabi_dadd+0xb0>
 80012aa:	e104      	b.n	80014b6 <__aeabi_dadd+0x2ba>
 80012ac:	4650      	mov	r0, sl
 80012ae:	f001 fe55 	bl	8002f5c <__clzsi2>
 80012b2:	0003      	movs	r3, r0
 80012b4:	3b08      	subs	r3, #8
 80012b6:	2220      	movs	r2, #32
 80012b8:	0020      	movs	r0, r4
 80012ba:	1ad2      	subs	r2, r2, r3
 80012bc:	4651      	mov	r1, sl
 80012be:	40d0      	lsrs	r0, r2
 80012c0:	4099      	lsls	r1, r3
 80012c2:	0002      	movs	r2, r0
 80012c4:	409c      	lsls	r4, r3
 80012c6:	430a      	orrs	r2, r1
 80012c8:	42b3      	cmp	r3, r6
 80012ca:	da00      	bge.n	80012ce <__aeabi_dadd+0xd2>
 80012cc:	e102      	b.n	80014d4 <__aeabi_dadd+0x2d8>
 80012ce:	1b9b      	subs	r3, r3, r6
 80012d0:	1c59      	adds	r1, r3, #1
 80012d2:	291f      	cmp	r1, #31
 80012d4:	dd00      	ble.n	80012d8 <__aeabi_dadd+0xdc>
 80012d6:	e0a7      	b.n	8001428 <__aeabi_dadd+0x22c>
 80012d8:	2320      	movs	r3, #32
 80012da:	0010      	movs	r0, r2
 80012dc:	0026      	movs	r6, r4
 80012de:	1a5b      	subs	r3, r3, r1
 80012e0:	409c      	lsls	r4, r3
 80012e2:	4098      	lsls	r0, r3
 80012e4:	40ce      	lsrs	r6, r1
 80012e6:	40ca      	lsrs	r2, r1
 80012e8:	1e63      	subs	r3, r4, #1
 80012ea:	419c      	sbcs	r4, r3
 80012ec:	4330      	orrs	r0, r6
 80012ee:	4692      	mov	sl, r2
 80012f0:	2600      	movs	r6, #0
 80012f2:	4304      	orrs	r4, r0
 80012f4:	0763      	lsls	r3, r4, #29
 80012f6:	d009      	beq.n	800130c <__aeabi_dadd+0x110>
 80012f8:	230f      	movs	r3, #15
 80012fa:	4023      	ands	r3, r4
 80012fc:	2b04      	cmp	r3, #4
 80012fe:	d005      	beq.n	800130c <__aeabi_dadd+0x110>
 8001300:	1d23      	adds	r3, r4, #4
 8001302:	42a3      	cmp	r3, r4
 8001304:	41a4      	sbcs	r4, r4
 8001306:	4264      	negs	r4, r4
 8001308:	44a2      	add	sl, r4
 800130a:	001c      	movs	r4, r3
 800130c:	4653      	mov	r3, sl
 800130e:	021b      	lsls	r3, r3, #8
 8001310:	d400      	bmi.n	8001314 <__aeabi_dadd+0x118>
 8001312:	e09b      	b.n	800144c <__aeabi_dadd+0x250>
 8001314:	4b94      	ldr	r3, [pc, #592]	; (8001568 <__aeabi_dadd+0x36c>)
 8001316:	3601      	adds	r6, #1
 8001318:	429e      	cmp	r6, r3
 800131a:	d100      	bne.n	800131e <__aeabi_dadd+0x122>
 800131c:	e0b8      	b.n	8001490 <__aeabi_dadd+0x294>
 800131e:	4653      	mov	r3, sl
 8001320:	4992      	ldr	r1, [pc, #584]	; (800156c <__aeabi_dadd+0x370>)
 8001322:	08e4      	lsrs	r4, r4, #3
 8001324:	400b      	ands	r3, r1
 8001326:	0019      	movs	r1, r3
 8001328:	075b      	lsls	r3, r3, #29
 800132a:	4323      	orrs	r3, r4
 800132c:	0572      	lsls	r2, r6, #21
 800132e:	024c      	lsls	r4, r1, #9
 8001330:	0b24      	lsrs	r4, r4, #12
 8001332:	0d52      	lsrs	r2, r2, #21
 8001334:	0512      	lsls	r2, r2, #20
 8001336:	07ed      	lsls	r5, r5, #31
 8001338:	4322      	orrs	r2, r4
 800133a:	432a      	orrs	r2, r5
 800133c:	0018      	movs	r0, r3
 800133e:	0011      	movs	r1, r2
 8001340:	bce0      	pop	{r5, r6, r7}
 8001342:	46ba      	mov	sl, r7
 8001344:	46b1      	mov	r9, r6
 8001346:	46a8      	mov	r8, r5
 8001348:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800134a:	2f00      	cmp	r7, #0
 800134c:	d048      	beq.n	80013e0 <__aeabi_dadd+0x1e4>
 800134e:	1b97      	subs	r7, r2, r6
 8001350:	2e00      	cmp	r6, #0
 8001352:	d000      	beq.n	8001356 <__aeabi_dadd+0x15a>
 8001354:	e10e      	b.n	8001574 <__aeabi_dadd+0x378>
 8001356:	000c      	movs	r4, r1
 8001358:	431c      	orrs	r4, r3
 800135a:	d100      	bne.n	800135e <__aeabi_dadd+0x162>
 800135c:	e1b7      	b.n	80016ce <__aeabi_dadd+0x4d2>
 800135e:	1e7c      	subs	r4, r7, #1
 8001360:	2f01      	cmp	r7, #1
 8001362:	d100      	bne.n	8001366 <__aeabi_dadd+0x16a>
 8001364:	e226      	b.n	80017b4 <__aeabi_dadd+0x5b8>
 8001366:	4d80      	ldr	r5, [pc, #512]	; (8001568 <__aeabi_dadd+0x36c>)
 8001368:	42af      	cmp	r7, r5
 800136a:	d100      	bne.n	800136e <__aeabi_dadd+0x172>
 800136c:	e1d5      	b.n	800171a <__aeabi_dadd+0x51e>
 800136e:	0027      	movs	r7, r4
 8001370:	e107      	b.n	8001582 <__aeabi_dadd+0x386>
 8001372:	2f00      	cmp	r7, #0
 8001374:	dc00      	bgt.n	8001378 <__aeabi_dadd+0x17c>
 8001376:	e0b2      	b.n	80014de <__aeabi_dadd+0x2e2>
 8001378:	2a00      	cmp	r2, #0
 800137a:	d047      	beq.n	800140c <__aeabi_dadd+0x210>
 800137c:	4a7a      	ldr	r2, [pc, #488]	; (8001568 <__aeabi_dadd+0x36c>)
 800137e:	4296      	cmp	r6, r2
 8001380:	d100      	bne.n	8001384 <__aeabi_dadd+0x188>
 8001382:	e089      	b.n	8001498 <__aeabi_dadd+0x29c>
 8001384:	2280      	movs	r2, #128	; 0x80
 8001386:	464c      	mov	r4, r9
 8001388:	0412      	lsls	r2, r2, #16
 800138a:	4314      	orrs	r4, r2
 800138c:	46a1      	mov	r9, r4
 800138e:	2f38      	cmp	r7, #56	; 0x38
 8001390:	dc6b      	bgt.n	800146a <__aeabi_dadd+0x26e>
 8001392:	2f1f      	cmp	r7, #31
 8001394:	dc00      	bgt.n	8001398 <__aeabi_dadd+0x19c>
 8001396:	e16e      	b.n	8001676 <__aeabi_dadd+0x47a>
 8001398:	003a      	movs	r2, r7
 800139a:	4648      	mov	r0, r9
 800139c:	3a20      	subs	r2, #32
 800139e:	40d0      	lsrs	r0, r2
 80013a0:	4684      	mov	ip, r0
 80013a2:	2f20      	cmp	r7, #32
 80013a4:	d007      	beq.n	80013b6 <__aeabi_dadd+0x1ba>
 80013a6:	2240      	movs	r2, #64	; 0x40
 80013a8:	4648      	mov	r0, r9
 80013aa:	1bd2      	subs	r2, r2, r7
 80013ac:	4090      	lsls	r0, r2
 80013ae:	0002      	movs	r2, r0
 80013b0:	4640      	mov	r0, r8
 80013b2:	4310      	orrs	r0, r2
 80013b4:	4680      	mov	r8, r0
 80013b6:	4640      	mov	r0, r8
 80013b8:	1e42      	subs	r2, r0, #1
 80013ba:	4190      	sbcs	r0, r2
 80013bc:	4662      	mov	r2, ip
 80013be:	0004      	movs	r4, r0
 80013c0:	4314      	orrs	r4, r2
 80013c2:	e057      	b.n	8001474 <__aeabi_dadd+0x278>
 80013c4:	464a      	mov	r2, r9
 80013c6:	4302      	orrs	r2, r0
 80013c8:	d100      	bne.n	80013cc <__aeabi_dadd+0x1d0>
 80013ca:	e103      	b.n	80015d4 <__aeabi_dadd+0x3d8>
 80013cc:	1e7a      	subs	r2, r7, #1
 80013ce:	2f01      	cmp	r7, #1
 80013d0:	d100      	bne.n	80013d4 <__aeabi_dadd+0x1d8>
 80013d2:	e193      	b.n	80016fc <__aeabi_dadd+0x500>
 80013d4:	4c64      	ldr	r4, [pc, #400]	; (8001568 <__aeabi_dadd+0x36c>)
 80013d6:	42a7      	cmp	r7, r4
 80013d8:	d100      	bne.n	80013dc <__aeabi_dadd+0x1e0>
 80013da:	e18a      	b.n	80016f2 <__aeabi_dadd+0x4f6>
 80013dc:	0017      	movs	r7, r2
 80013de:	e73b      	b.n	8001258 <__aeabi_dadd+0x5c>
 80013e0:	4c63      	ldr	r4, [pc, #396]	; (8001570 <__aeabi_dadd+0x374>)
 80013e2:	1c72      	adds	r2, r6, #1
 80013e4:	4222      	tst	r2, r4
 80013e6:	d000      	beq.n	80013ea <__aeabi_dadd+0x1ee>
 80013e8:	e0e0      	b.n	80015ac <__aeabi_dadd+0x3b0>
 80013ea:	000a      	movs	r2, r1
 80013ec:	431a      	orrs	r2, r3
 80013ee:	2e00      	cmp	r6, #0
 80013f0:	d000      	beq.n	80013f4 <__aeabi_dadd+0x1f8>
 80013f2:	e174      	b.n	80016de <__aeabi_dadd+0x4e2>
 80013f4:	2a00      	cmp	r2, #0
 80013f6:	d100      	bne.n	80013fa <__aeabi_dadd+0x1fe>
 80013f8:	e1d0      	b.n	800179c <__aeabi_dadd+0x5a0>
 80013fa:	464a      	mov	r2, r9
 80013fc:	4302      	orrs	r2, r0
 80013fe:	d000      	beq.n	8001402 <__aeabi_dadd+0x206>
 8001400:	e1e3      	b.n	80017ca <__aeabi_dadd+0x5ce>
 8001402:	074a      	lsls	r2, r1, #29
 8001404:	08db      	lsrs	r3, r3, #3
 8001406:	4313      	orrs	r3, r2
 8001408:	08c9      	lsrs	r1, r1, #3
 800140a:	e029      	b.n	8001460 <__aeabi_dadd+0x264>
 800140c:	464a      	mov	r2, r9
 800140e:	4302      	orrs	r2, r0
 8001410:	d100      	bne.n	8001414 <__aeabi_dadd+0x218>
 8001412:	e17d      	b.n	8001710 <__aeabi_dadd+0x514>
 8001414:	1e7a      	subs	r2, r7, #1
 8001416:	2f01      	cmp	r7, #1
 8001418:	d100      	bne.n	800141c <__aeabi_dadd+0x220>
 800141a:	e0e0      	b.n	80015de <__aeabi_dadd+0x3e2>
 800141c:	4c52      	ldr	r4, [pc, #328]	; (8001568 <__aeabi_dadd+0x36c>)
 800141e:	42a7      	cmp	r7, r4
 8001420:	d100      	bne.n	8001424 <__aeabi_dadd+0x228>
 8001422:	e166      	b.n	80016f2 <__aeabi_dadd+0x4f6>
 8001424:	0017      	movs	r7, r2
 8001426:	e7b2      	b.n	800138e <__aeabi_dadd+0x192>
 8001428:	0010      	movs	r0, r2
 800142a:	3b1f      	subs	r3, #31
 800142c:	40d8      	lsrs	r0, r3
 800142e:	2920      	cmp	r1, #32
 8001430:	d003      	beq.n	800143a <__aeabi_dadd+0x23e>
 8001432:	2340      	movs	r3, #64	; 0x40
 8001434:	1a5b      	subs	r3, r3, r1
 8001436:	409a      	lsls	r2, r3
 8001438:	4314      	orrs	r4, r2
 800143a:	1e63      	subs	r3, r4, #1
 800143c:	419c      	sbcs	r4, r3
 800143e:	2300      	movs	r3, #0
 8001440:	2600      	movs	r6, #0
 8001442:	469a      	mov	sl, r3
 8001444:	4304      	orrs	r4, r0
 8001446:	0763      	lsls	r3, r4, #29
 8001448:	d000      	beq.n	800144c <__aeabi_dadd+0x250>
 800144a:	e755      	b.n	80012f8 <__aeabi_dadd+0xfc>
 800144c:	4652      	mov	r2, sl
 800144e:	08e3      	lsrs	r3, r4, #3
 8001450:	0752      	lsls	r2, r2, #29
 8001452:	4313      	orrs	r3, r2
 8001454:	4652      	mov	r2, sl
 8001456:	0037      	movs	r7, r6
 8001458:	08d1      	lsrs	r1, r2, #3
 800145a:	4a43      	ldr	r2, [pc, #268]	; (8001568 <__aeabi_dadd+0x36c>)
 800145c:	4297      	cmp	r7, r2
 800145e:	d01f      	beq.n	80014a0 <__aeabi_dadd+0x2a4>
 8001460:	0309      	lsls	r1, r1, #12
 8001462:	057a      	lsls	r2, r7, #21
 8001464:	0b0c      	lsrs	r4, r1, #12
 8001466:	0d52      	lsrs	r2, r2, #21
 8001468:	e764      	b.n	8001334 <__aeabi_dadd+0x138>
 800146a:	4642      	mov	r2, r8
 800146c:	464c      	mov	r4, r9
 800146e:	4314      	orrs	r4, r2
 8001470:	1e62      	subs	r2, r4, #1
 8001472:	4194      	sbcs	r4, r2
 8001474:	18e4      	adds	r4, r4, r3
 8001476:	429c      	cmp	r4, r3
 8001478:	4192      	sbcs	r2, r2
 800147a:	4252      	negs	r2, r2
 800147c:	4692      	mov	sl, r2
 800147e:	448a      	add	sl, r1
 8001480:	4653      	mov	r3, sl
 8001482:	021b      	lsls	r3, r3, #8
 8001484:	d5df      	bpl.n	8001446 <__aeabi_dadd+0x24a>
 8001486:	4b38      	ldr	r3, [pc, #224]	; (8001568 <__aeabi_dadd+0x36c>)
 8001488:	3601      	adds	r6, #1
 800148a:	429e      	cmp	r6, r3
 800148c:	d000      	beq.n	8001490 <__aeabi_dadd+0x294>
 800148e:	e0b3      	b.n	80015f8 <__aeabi_dadd+0x3fc>
 8001490:	0032      	movs	r2, r6
 8001492:	2400      	movs	r4, #0
 8001494:	2300      	movs	r3, #0
 8001496:	e74d      	b.n	8001334 <__aeabi_dadd+0x138>
 8001498:	074a      	lsls	r2, r1, #29
 800149a:	08db      	lsrs	r3, r3, #3
 800149c:	4313      	orrs	r3, r2
 800149e:	08c9      	lsrs	r1, r1, #3
 80014a0:	001a      	movs	r2, r3
 80014a2:	430a      	orrs	r2, r1
 80014a4:	d100      	bne.n	80014a8 <__aeabi_dadd+0x2ac>
 80014a6:	e200      	b.n	80018aa <__aeabi_dadd+0x6ae>
 80014a8:	2480      	movs	r4, #128	; 0x80
 80014aa:	0324      	lsls	r4, r4, #12
 80014ac:	430c      	orrs	r4, r1
 80014ae:	0324      	lsls	r4, r4, #12
 80014b0:	4a2d      	ldr	r2, [pc, #180]	; (8001568 <__aeabi_dadd+0x36c>)
 80014b2:	0b24      	lsrs	r4, r4, #12
 80014b4:	e73e      	b.n	8001334 <__aeabi_dadd+0x138>
 80014b6:	0020      	movs	r0, r4
 80014b8:	f001 fd50 	bl	8002f5c <__clzsi2>
 80014bc:	0003      	movs	r3, r0
 80014be:	3318      	adds	r3, #24
 80014c0:	2b1f      	cmp	r3, #31
 80014c2:	dc00      	bgt.n	80014c6 <__aeabi_dadd+0x2ca>
 80014c4:	e6f7      	b.n	80012b6 <__aeabi_dadd+0xba>
 80014c6:	0022      	movs	r2, r4
 80014c8:	3808      	subs	r0, #8
 80014ca:	4082      	lsls	r2, r0
 80014cc:	2400      	movs	r4, #0
 80014ce:	42b3      	cmp	r3, r6
 80014d0:	db00      	blt.n	80014d4 <__aeabi_dadd+0x2d8>
 80014d2:	e6fc      	b.n	80012ce <__aeabi_dadd+0xd2>
 80014d4:	1af6      	subs	r6, r6, r3
 80014d6:	4b25      	ldr	r3, [pc, #148]	; (800156c <__aeabi_dadd+0x370>)
 80014d8:	401a      	ands	r2, r3
 80014da:	4692      	mov	sl, r2
 80014dc:	e70a      	b.n	80012f4 <__aeabi_dadd+0xf8>
 80014de:	2f00      	cmp	r7, #0
 80014e0:	d02b      	beq.n	800153a <__aeabi_dadd+0x33e>
 80014e2:	1b97      	subs	r7, r2, r6
 80014e4:	2e00      	cmp	r6, #0
 80014e6:	d100      	bne.n	80014ea <__aeabi_dadd+0x2ee>
 80014e8:	e0b8      	b.n	800165c <__aeabi_dadd+0x460>
 80014ea:	4c1f      	ldr	r4, [pc, #124]	; (8001568 <__aeabi_dadd+0x36c>)
 80014ec:	42a2      	cmp	r2, r4
 80014ee:	d100      	bne.n	80014f2 <__aeabi_dadd+0x2f6>
 80014f0:	e11c      	b.n	800172c <__aeabi_dadd+0x530>
 80014f2:	2480      	movs	r4, #128	; 0x80
 80014f4:	0424      	lsls	r4, r4, #16
 80014f6:	4321      	orrs	r1, r4
 80014f8:	2f38      	cmp	r7, #56	; 0x38
 80014fa:	dd00      	ble.n	80014fe <__aeabi_dadd+0x302>
 80014fc:	e11e      	b.n	800173c <__aeabi_dadd+0x540>
 80014fe:	2f1f      	cmp	r7, #31
 8001500:	dd00      	ble.n	8001504 <__aeabi_dadd+0x308>
 8001502:	e19e      	b.n	8001842 <__aeabi_dadd+0x646>
 8001504:	2620      	movs	r6, #32
 8001506:	000c      	movs	r4, r1
 8001508:	1bf6      	subs	r6, r6, r7
 800150a:	0018      	movs	r0, r3
 800150c:	40b3      	lsls	r3, r6
 800150e:	40b4      	lsls	r4, r6
 8001510:	40f8      	lsrs	r0, r7
 8001512:	1e5e      	subs	r6, r3, #1
 8001514:	41b3      	sbcs	r3, r6
 8001516:	40f9      	lsrs	r1, r7
 8001518:	4304      	orrs	r4, r0
 800151a:	431c      	orrs	r4, r3
 800151c:	4489      	add	r9, r1
 800151e:	4444      	add	r4, r8
 8001520:	4544      	cmp	r4, r8
 8001522:	419b      	sbcs	r3, r3
 8001524:	425b      	negs	r3, r3
 8001526:	444b      	add	r3, r9
 8001528:	469a      	mov	sl, r3
 800152a:	0016      	movs	r6, r2
 800152c:	e7a8      	b.n	8001480 <__aeabi_dadd+0x284>
 800152e:	4642      	mov	r2, r8
 8001530:	464c      	mov	r4, r9
 8001532:	4314      	orrs	r4, r2
 8001534:	1e62      	subs	r2, r4, #1
 8001536:	4194      	sbcs	r4, r2
 8001538:	e6a6      	b.n	8001288 <__aeabi_dadd+0x8c>
 800153a:	4c0d      	ldr	r4, [pc, #52]	; (8001570 <__aeabi_dadd+0x374>)
 800153c:	1c72      	adds	r2, r6, #1
 800153e:	4222      	tst	r2, r4
 8001540:	d000      	beq.n	8001544 <__aeabi_dadd+0x348>
 8001542:	e0a8      	b.n	8001696 <__aeabi_dadd+0x49a>
 8001544:	000a      	movs	r2, r1
 8001546:	431a      	orrs	r2, r3
 8001548:	2e00      	cmp	r6, #0
 800154a:	d000      	beq.n	800154e <__aeabi_dadd+0x352>
 800154c:	e10a      	b.n	8001764 <__aeabi_dadd+0x568>
 800154e:	2a00      	cmp	r2, #0
 8001550:	d100      	bne.n	8001554 <__aeabi_dadd+0x358>
 8001552:	e15e      	b.n	8001812 <__aeabi_dadd+0x616>
 8001554:	464a      	mov	r2, r9
 8001556:	4302      	orrs	r2, r0
 8001558:	d000      	beq.n	800155c <__aeabi_dadd+0x360>
 800155a:	e161      	b.n	8001820 <__aeabi_dadd+0x624>
 800155c:	074a      	lsls	r2, r1, #29
 800155e:	08db      	lsrs	r3, r3, #3
 8001560:	4313      	orrs	r3, r2
 8001562:	08c9      	lsrs	r1, r1, #3
 8001564:	e77c      	b.n	8001460 <__aeabi_dadd+0x264>
 8001566:	46c0      	nop			; (mov r8, r8)
 8001568:	000007ff 	.word	0x000007ff
 800156c:	ff7fffff 	.word	0xff7fffff
 8001570:	000007fe 	.word	0x000007fe
 8001574:	4ccf      	ldr	r4, [pc, #828]	; (80018b4 <__aeabi_dadd+0x6b8>)
 8001576:	42a2      	cmp	r2, r4
 8001578:	d100      	bne.n	800157c <__aeabi_dadd+0x380>
 800157a:	e0ce      	b.n	800171a <__aeabi_dadd+0x51e>
 800157c:	2480      	movs	r4, #128	; 0x80
 800157e:	0424      	lsls	r4, r4, #16
 8001580:	4321      	orrs	r1, r4
 8001582:	2f38      	cmp	r7, #56	; 0x38
 8001584:	dc5b      	bgt.n	800163e <__aeabi_dadd+0x442>
 8001586:	2f1f      	cmp	r7, #31
 8001588:	dd00      	ble.n	800158c <__aeabi_dadd+0x390>
 800158a:	e0dc      	b.n	8001746 <__aeabi_dadd+0x54a>
 800158c:	2520      	movs	r5, #32
 800158e:	000c      	movs	r4, r1
 8001590:	1bed      	subs	r5, r5, r7
 8001592:	001e      	movs	r6, r3
 8001594:	40ab      	lsls	r3, r5
 8001596:	40ac      	lsls	r4, r5
 8001598:	40fe      	lsrs	r6, r7
 800159a:	1e5d      	subs	r5, r3, #1
 800159c:	41ab      	sbcs	r3, r5
 800159e:	4334      	orrs	r4, r6
 80015a0:	40f9      	lsrs	r1, r7
 80015a2:	431c      	orrs	r4, r3
 80015a4:	464b      	mov	r3, r9
 80015a6:	1a5b      	subs	r3, r3, r1
 80015a8:	4699      	mov	r9, r3
 80015aa:	e04c      	b.n	8001646 <__aeabi_dadd+0x44a>
 80015ac:	464a      	mov	r2, r9
 80015ae:	1a1c      	subs	r4, r3, r0
 80015b0:	1a88      	subs	r0, r1, r2
 80015b2:	42a3      	cmp	r3, r4
 80015b4:	4192      	sbcs	r2, r2
 80015b6:	4252      	negs	r2, r2
 80015b8:	4692      	mov	sl, r2
 80015ba:	0002      	movs	r2, r0
 80015bc:	4650      	mov	r0, sl
 80015be:	1a12      	subs	r2, r2, r0
 80015c0:	4692      	mov	sl, r2
 80015c2:	0212      	lsls	r2, r2, #8
 80015c4:	d478      	bmi.n	80016b8 <__aeabi_dadd+0x4bc>
 80015c6:	4653      	mov	r3, sl
 80015c8:	4323      	orrs	r3, r4
 80015ca:	d000      	beq.n	80015ce <__aeabi_dadd+0x3d2>
 80015cc:	e66a      	b.n	80012a4 <__aeabi_dadd+0xa8>
 80015ce:	2100      	movs	r1, #0
 80015d0:	2500      	movs	r5, #0
 80015d2:	e745      	b.n	8001460 <__aeabi_dadd+0x264>
 80015d4:	074a      	lsls	r2, r1, #29
 80015d6:	08db      	lsrs	r3, r3, #3
 80015d8:	4313      	orrs	r3, r2
 80015da:	08c9      	lsrs	r1, r1, #3
 80015dc:	e73d      	b.n	800145a <__aeabi_dadd+0x25e>
 80015de:	181c      	adds	r4, r3, r0
 80015e0:	429c      	cmp	r4, r3
 80015e2:	419b      	sbcs	r3, r3
 80015e4:	4449      	add	r1, r9
 80015e6:	468a      	mov	sl, r1
 80015e8:	425b      	negs	r3, r3
 80015ea:	449a      	add	sl, r3
 80015ec:	4653      	mov	r3, sl
 80015ee:	2601      	movs	r6, #1
 80015f0:	021b      	lsls	r3, r3, #8
 80015f2:	d400      	bmi.n	80015f6 <__aeabi_dadd+0x3fa>
 80015f4:	e727      	b.n	8001446 <__aeabi_dadd+0x24a>
 80015f6:	2602      	movs	r6, #2
 80015f8:	4652      	mov	r2, sl
 80015fa:	4baf      	ldr	r3, [pc, #700]	; (80018b8 <__aeabi_dadd+0x6bc>)
 80015fc:	2101      	movs	r1, #1
 80015fe:	401a      	ands	r2, r3
 8001600:	0013      	movs	r3, r2
 8001602:	4021      	ands	r1, r4
 8001604:	0862      	lsrs	r2, r4, #1
 8001606:	430a      	orrs	r2, r1
 8001608:	07dc      	lsls	r4, r3, #31
 800160a:	085b      	lsrs	r3, r3, #1
 800160c:	469a      	mov	sl, r3
 800160e:	4314      	orrs	r4, r2
 8001610:	e670      	b.n	80012f4 <__aeabi_dadd+0xf8>
 8001612:	003a      	movs	r2, r7
 8001614:	464c      	mov	r4, r9
 8001616:	3a20      	subs	r2, #32
 8001618:	40d4      	lsrs	r4, r2
 800161a:	46a4      	mov	ip, r4
 800161c:	2f20      	cmp	r7, #32
 800161e:	d007      	beq.n	8001630 <__aeabi_dadd+0x434>
 8001620:	2240      	movs	r2, #64	; 0x40
 8001622:	4648      	mov	r0, r9
 8001624:	1bd2      	subs	r2, r2, r7
 8001626:	4090      	lsls	r0, r2
 8001628:	0002      	movs	r2, r0
 800162a:	4640      	mov	r0, r8
 800162c:	4310      	orrs	r0, r2
 800162e:	4680      	mov	r8, r0
 8001630:	4640      	mov	r0, r8
 8001632:	1e42      	subs	r2, r0, #1
 8001634:	4190      	sbcs	r0, r2
 8001636:	4662      	mov	r2, ip
 8001638:	0004      	movs	r4, r0
 800163a:	4314      	orrs	r4, r2
 800163c:	e624      	b.n	8001288 <__aeabi_dadd+0x8c>
 800163e:	4319      	orrs	r1, r3
 8001640:	000c      	movs	r4, r1
 8001642:	1e63      	subs	r3, r4, #1
 8001644:	419c      	sbcs	r4, r3
 8001646:	4643      	mov	r3, r8
 8001648:	1b1c      	subs	r4, r3, r4
 800164a:	45a0      	cmp	r8, r4
 800164c:	419b      	sbcs	r3, r3
 800164e:	4649      	mov	r1, r9
 8001650:	425b      	negs	r3, r3
 8001652:	1acb      	subs	r3, r1, r3
 8001654:	469a      	mov	sl, r3
 8001656:	4665      	mov	r5, ip
 8001658:	0016      	movs	r6, r2
 800165a:	e61b      	b.n	8001294 <__aeabi_dadd+0x98>
 800165c:	000c      	movs	r4, r1
 800165e:	431c      	orrs	r4, r3
 8001660:	d100      	bne.n	8001664 <__aeabi_dadd+0x468>
 8001662:	e0c7      	b.n	80017f4 <__aeabi_dadd+0x5f8>
 8001664:	1e7c      	subs	r4, r7, #1
 8001666:	2f01      	cmp	r7, #1
 8001668:	d100      	bne.n	800166c <__aeabi_dadd+0x470>
 800166a:	e0f9      	b.n	8001860 <__aeabi_dadd+0x664>
 800166c:	4e91      	ldr	r6, [pc, #580]	; (80018b4 <__aeabi_dadd+0x6b8>)
 800166e:	42b7      	cmp	r7, r6
 8001670:	d05c      	beq.n	800172c <__aeabi_dadd+0x530>
 8001672:	0027      	movs	r7, r4
 8001674:	e740      	b.n	80014f8 <__aeabi_dadd+0x2fc>
 8001676:	2220      	movs	r2, #32
 8001678:	464c      	mov	r4, r9
 800167a:	4640      	mov	r0, r8
 800167c:	1bd2      	subs	r2, r2, r7
 800167e:	4094      	lsls	r4, r2
 8001680:	40f8      	lsrs	r0, r7
 8001682:	4304      	orrs	r4, r0
 8001684:	4640      	mov	r0, r8
 8001686:	4090      	lsls	r0, r2
 8001688:	1e42      	subs	r2, r0, #1
 800168a:	4190      	sbcs	r0, r2
 800168c:	464a      	mov	r2, r9
 800168e:	40fa      	lsrs	r2, r7
 8001690:	4304      	orrs	r4, r0
 8001692:	1889      	adds	r1, r1, r2
 8001694:	e6ee      	b.n	8001474 <__aeabi_dadd+0x278>
 8001696:	4c87      	ldr	r4, [pc, #540]	; (80018b4 <__aeabi_dadd+0x6b8>)
 8001698:	42a2      	cmp	r2, r4
 800169a:	d100      	bne.n	800169e <__aeabi_dadd+0x4a2>
 800169c:	e6f9      	b.n	8001492 <__aeabi_dadd+0x296>
 800169e:	1818      	adds	r0, r3, r0
 80016a0:	4298      	cmp	r0, r3
 80016a2:	419b      	sbcs	r3, r3
 80016a4:	4449      	add	r1, r9
 80016a6:	425b      	negs	r3, r3
 80016a8:	18cb      	adds	r3, r1, r3
 80016aa:	07dc      	lsls	r4, r3, #31
 80016ac:	0840      	lsrs	r0, r0, #1
 80016ae:	085b      	lsrs	r3, r3, #1
 80016b0:	469a      	mov	sl, r3
 80016b2:	0016      	movs	r6, r2
 80016b4:	4304      	orrs	r4, r0
 80016b6:	e6c6      	b.n	8001446 <__aeabi_dadd+0x24a>
 80016b8:	4642      	mov	r2, r8
 80016ba:	1ad4      	subs	r4, r2, r3
 80016bc:	45a0      	cmp	r8, r4
 80016be:	4180      	sbcs	r0, r0
 80016c0:	464b      	mov	r3, r9
 80016c2:	4240      	negs	r0, r0
 80016c4:	1a59      	subs	r1, r3, r1
 80016c6:	1a0b      	subs	r3, r1, r0
 80016c8:	469a      	mov	sl, r3
 80016ca:	4665      	mov	r5, ip
 80016cc:	e5ea      	b.n	80012a4 <__aeabi_dadd+0xa8>
 80016ce:	464b      	mov	r3, r9
 80016d0:	464a      	mov	r2, r9
 80016d2:	08c0      	lsrs	r0, r0, #3
 80016d4:	075b      	lsls	r3, r3, #29
 80016d6:	4665      	mov	r5, ip
 80016d8:	4303      	orrs	r3, r0
 80016da:	08d1      	lsrs	r1, r2, #3
 80016dc:	e6bd      	b.n	800145a <__aeabi_dadd+0x25e>
 80016de:	2a00      	cmp	r2, #0
 80016e0:	d000      	beq.n	80016e4 <__aeabi_dadd+0x4e8>
 80016e2:	e08e      	b.n	8001802 <__aeabi_dadd+0x606>
 80016e4:	464b      	mov	r3, r9
 80016e6:	4303      	orrs	r3, r0
 80016e8:	d117      	bne.n	800171a <__aeabi_dadd+0x51e>
 80016ea:	2180      	movs	r1, #128	; 0x80
 80016ec:	2500      	movs	r5, #0
 80016ee:	0309      	lsls	r1, r1, #12
 80016f0:	e6da      	b.n	80014a8 <__aeabi_dadd+0x2ac>
 80016f2:	074a      	lsls	r2, r1, #29
 80016f4:	08db      	lsrs	r3, r3, #3
 80016f6:	4313      	orrs	r3, r2
 80016f8:	08c9      	lsrs	r1, r1, #3
 80016fa:	e6d1      	b.n	80014a0 <__aeabi_dadd+0x2a4>
 80016fc:	1a1c      	subs	r4, r3, r0
 80016fe:	464a      	mov	r2, r9
 8001700:	42a3      	cmp	r3, r4
 8001702:	419b      	sbcs	r3, r3
 8001704:	1a89      	subs	r1, r1, r2
 8001706:	425b      	negs	r3, r3
 8001708:	1acb      	subs	r3, r1, r3
 800170a:	469a      	mov	sl, r3
 800170c:	2601      	movs	r6, #1
 800170e:	e5c1      	b.n	8001294 <__aeabi_dadd+0x98>
 8001710:	074a      	lsls	r2, r1, #29
 8001712:	08db      	lsrs	r3, r3, #3
 8001714:	4313      	orrs	r3, r2
 8001716:	08c9      	lsrs	r1, r1, #3
 8001718:	e69f      	b.n	800145a <__aeabi_dadd+0x25e>
 800171a:	4643      	mov	r3, r8
 800171c:	08d8      	lsrs	r0, r3, #3
 800171e:	464b      	mov	r3, r9
 8001720:	464a      	mov	r2, r9
 8001722:	075b      	lsls	r3, r3, #29
 8001724:	4665      	mov	r5, ip
 8001726:	4303      	orrs	r3, r0
 8001728:	08d1      	lsrs	r1, r2, #3
 800172a:	e6b9      	b.n	80014a0 <__aeabi_dadd+0x2a4>
 800172c:	4643      	mov	r3, r8
 800172e:	08d8      	lsrs	r0, r3, #3
 8001730:	464b      	mov	r3, r9
 8001732:	464a      	mov	r2, r9
 8001734:	075b      	lsls	r3, r3, #29
 8001736:	4303      	orrs	r3, r0
 8001738:	08d1      	lsrs	r1, r2, #3
 800173a:	e6b1      	b.n	80014a0 <__aeabi_dadd+0x2a4>
 800173c:	4319      	orrs	r1, r3
 800173e:	000c      	movs	r4, r1
 8001740:	1e63      	subs	r3, r4, #1
 8001742:	419c      	sbcs	r4, r3
 8001744:	e6eb      	b.n	800151e <__aeabi_dadd+0x322>
 8001746:	003c      	movs	r4, r7
 8001748:	000d      	movs	r5, r1
 800174a:	3c20      	subs	r4, #32
 800174c:	40e5      	lsrs	r5, r4
 800174e:	2f20      	cmp	r7, #32
 8001750:	d003      	beq.n	800175a <__aeabi_dadd+0x55e>
 8001752:	2440      	movs	r4, #64	; 0x40
 8001754:	1be4      	subs	r4, r4, r7
 8001756:	40a1      	lsls	r1, r4
 8001758:	430b      	orrs	r3, r1
 800175a:	001c      	movs	r4, r3
 800175c:	1e63      	subs	r3, r4, #1
 800175e:	419c      	sbcs	r4, r3
 8001760:	432c      	orrs	r4, r5
 8001762:	e770      	b.n	8001646 <__aeabi_dadd+0x44a>
 8001764:	2a00      	cmp	r2, #0
 8001766:	d0e1      	beq.n	800172c <__aeabi_dadd+0x530>
 8001768:	464a      	mov	r2, r9
 800176a:	4302      	orrs	r2, r0
 800176c:	d0c1      	beq.n	80016f2 <__aeabi_dadd+0x4f6>
 800176e:	074a      	lsls	r2, r1, #29
 8001770:	08db      	lsrs	r3, r3, #3
 8001772:	4313      	orrs	r3, r2
 8001774:	2280      	movs	r2, #128	; 0x80
 8001776:	08c9      	lsrs	r1, r1, #3
 8001778:	0312      	lsls	r2, r2, #12
 800177a:	4211      	tst	r1, r2
 800177c:	d008      	beq.n	8001790 <__aeabi_dadd+0x594>
 800177e:	4648      	mov	r0, r9
 8001780:	08c4      	lsrs	r4, r0, #3
 8001782:	4214      	tst	r4, r2
 8001784:	d104      	bne.n	8001790 <__aeabi_dadd+0x594>
 8001786:	4643      	mov	r3, r8
 8001788:	0021      	movs	r1, r4
 800178a:	08db      	lsrs	r3, r3, #3
 800178c:	0742      	lsls	r2, r0, #29
 800178e:	4313      	orrs	r3, r2
 8001790:	0f5a      	lsrs	r2, r3, #29
 8001792:	00db      	lsls	r3, r3, #3
 8001794:	0752      	lsls	r2, r2, #29
 8001796:	08db      	lsrs	r3, r3, #3
 8001798:	4313      	orrs	r3, r2
 800179a:	e681      	b.n	80014a0 <__aeabi_dadd+0x2a4>
 800179c:	464b      	mov	r3, r9
 800179e:	4303      	orrs	r3, r0
 80017a0:	d100      	bne.n	80017a4 <__aeabi_dadd+0x5a8>
 80017a2:	e714      	b.n	80015ce <__aeabi_dadd+0x3d2>
 80017a4:	464b      	mov	r3, r9
 80017a6:	464a      	mov	r2, r9
 80017a8:	08c0      	lsrs	r0, r0, #3
 80017aa:	075b      	lsls	r3, r3, #29
 80017ac:	4665      	mov	r5, ip
 80017ae:	4303      	orrs	r3, r0
 80017b0:	08d1      	lsrs	r1, r2, #3
 80017b2:	e655      	b.n	8001460 <__aeabi_dadd+0x264>
 80017b4:	1ac4      	subs	r4, r0, r3
 80017b6:	45a0      	cmp	r8, r4
 80017b8:	4180      	sbcs	r0, r0
 80017ba:	464b      	mov	r3, r9
 80017bc:	4240      	negs	r0, r0
 80017be:	1a59      	subs	r1, r3, r1
 80017c0:	1a0b      	subs	r3, r1, r0
 80017c2:	469a      	mov	sl, r3
 80017c4:	4665      	mov	r5, ip
 80017c6:	2601      	movs	r6, #1
 80017c8:	e564      	b.n	8001294 <__aeabi_dadd+0x98>
 80017ca:	1a1c      	subs	r4, r3, r0
 80017cc:	464a      	mov	r2, r9
 80017ce:	42a3      	cmp	r3, r4
 80017d0:	4180      	sbcs	r0, r0
 80017d2:	1a8a      	subs	r2, r1, r2
 80017d4:	4240      	negs	r0, r0
 80017d6:	1a12      	subs	r2, r2, r0
 80017d8:	4692      	mov	sl, r2
 80017da:	0212      	lsls	r2, r2, #8
 80017dc:	d549      	bpl.n	8001872 <__aeabi_dadd+0x676>
 80017de:	4642      	mov	r2, r8
 80017e0:	1ad4      	subs	r4, r2, r3
 80017e2:	45a0      	cmp	r8, r4
 80017e4:	4180      	sbcs	r0, r0
 80017e6:	464b      	mov	r3, r9
 80017e8:	4240      	negs	r0, r0
 80017ea:	1a59      	subs	r1, r3, r1
 80017ec:	1a0b      	subs	r3, r1, r0
 80017ee:	469a      	mov	sl, r3
 80017f0:	4665      	mov	r5, ip
 80017f2:	e57f      	b.n	80012f4 <__aeabi_dadd+0xf8>
 80017f4:	464b      	mov	r3, r9
 80017f6:	464a      	mov	r2, r9
 80017f8:	08c0      	lsrs	r0, r0, #3
 80017fa:	075b      	lsls	r3, r3, #29
 80017fc:	4303      	orrs	r3, r0
 80017fe:	08d1      	lsrs	r1, r2, #3
 8001800:	e62b      	b.n	800145a <__aeabi_dadd+0x25e>
 8001802:	464a      	mov	r2, r9
 8001804:	08db      	lsrs	r3, r3, #3
 8001806:	4302      	orrs	r2, r0
 8001808:	d138      	bne.n	800187c <__aeabi_dadd+0x680>
 800180a:	074a      	lsls	r2, r1, #29
 800180c:	4313      	orrs	r3, r2
 800180e:	08c9      	lsrs	r1, r1, #3
 8001810:	e646      	b.n	80014a0 <__aeabi_dadd+0x2a4>
 8001812:	464b      	mov	r3, r9
 8001814:	464a      	mov	r2, r9
 8001816:	08c0      	lsrs	r0, r0, #3
 8001818:	075b      	lsls	r3, r3, #29
 800181a:	4303      	orrs	r3, r0
 800181c:	08d1      	lsrs	r1, r2, #3
 800181e:	e61f      	b.n	8001460 <__aeabi_dadd+0x264>
 8001820:	181c      	adds	r4, r3, r0
 8001822:	429c      	cmp	r4, r3
 8001824:	419b      	sbcs	r3, r3
 8001826:	4449      	add	r1, r9
 8001828:	468a      	mov	sl, r1
 800182a:	425b      	negs	r3, r3
 800182c:	449a      	add	sl, r3
 800182e:	4653      	mov	r3, sl
 8001830:	021b      	lsls	r3, r3, #8
 8001832:	d400      	bmi.n	8001836 <__aeabi_dadd+0x63a>
 8001834:	e607      	b.n	8001446 <__aeabi_dadd+0x24a>
 8001836:	4652      	mov	r2, sl
 8001838:	4b1f      	ldr	r3, [pc, #124]	; (80018b8 <__aeabi_dadd+0x6bc>)
 800183a:	2601      	movs	r6, #1
 800183c:	401a      	ands	r2, r3
 800183e:	4692      	mov	sl, r2
 8001840:	e601      	b.n	8001446 <__aeabi_dadd+0x24a>
 8001842:	003c      	movs	r4, r7
 8001844:	000e      	movs	r6, r1
 8001846:	3c20      	subs	r4, #32
 8001848:	40e6      	lsrs	r6, r4
 800184a:	2f20      	cmp	r7, #32
 800184c:	d003      	beq.n	8001856 <__aeabi_dadd+0x65a>
 800184e:	2440      	movs	r4, #64	; 0x40
 8001850:	1be4      	subs	r4, r4, r7
 8001852:	40a1      	lsls	r1, r4
 8001854:	430b      	orrs	r3, r1
 8001856:	001c      	movs	r4, r3
 8001858:	1e63      	subs	r3, r4, #1
 800185a:	419c      	sbcs	r4, r3
 800185c:	4334      	orrs	r4, r6
 800185e:	e65e      	b.n	800151e <__aeabi_dadd+0x322>
 8001860:	4443      	add	r3, r8
 8001862:	4283      	cmp	r3, r0
 8001864:	4180      	sbcs	r0, r0
 8001866:	4449      	add	r1, r9
 8001868:	468a      	mov	sl, r1
 800186a:	4240      	negs	r0, r0
 800186c:	001c      	movs	r4, r3
 800186e:	4482      	add	sl, r0
 8001870:	e6bc      	b.n	80015ec <__aeabi_dadd+0x3f0>
 8001872:	4653      	mov	r3, sl
 8001874:	4323      	orrs	r3, r4
 8001876:	d100      	bne.n	800187a <__aeabi_dadd+0x67e>
 8001878:	e6a9      	b.n	80015ce <__aeabi_dadd+0x3d2>
 800187a:	e5e4      	b.n	8001446 <__aeabi_dadd+0x24a>
 800187c:	074a      	lsls	r2, r1, #29
 800187e:	4313      	orrs	r3, r2
 8001880:	2280      	movs	r2, #128	; 0x80
 8001882:	08c9      	lsrs	r1, r1, #3
 8001884:	0312      	lsls	r2, r2, #12
 8001886:	4211      	tst	r1, r2
 8001888:	d009      	beq.n	800189e <__aeabi_dadd+0x6a2>
 800188a:	4648      	mov	r0, r9
 800188c:	08c4      	lsrs	r4, r0, #3
 800188e:	4214      	tst	r4, r2
 8001890:	d105      	bne.n	800189e <__aeabi_dadd+0x6a2>
 8001892:	4643      	mov	r3, r8
 8001894:	4665      	mov	r5, ip
 8001896:	0021      	movs	r1, r4
 8001898:	08db      	lsrs	r3, r3, #3
 800189a:	0742      	lsls	r2, r0, #29
 800189c:	4313      	orrs	r3, r2
 800189e:	0f5a      	lsrs	r2, r3, #29
 80018a0:	00db      	lsls	r3, r3, #3
 80018a2:	08db      	lsrs	r3, r3, #3
 80018a4:	0752      	lsls	r2, r2, #29
 80018a6:	4313      	orrs	r3, r2
 80018a8:	e5fa      	b.n	80014a0 <__aeabi_dadd+0x2a4>
 80018aa:	2300      	movs	r3, #0
 80018ac:	4a01      	ldr	r2, [pc, #4]	; (80018b4 <__aeabi_dadd+0x6b8>)
 80018ae:	001c      	movs	r4, r3
 80018b0:	e540      	b.n	8001334 <__aeabi_dadd+0x138>
 80018b2:	46c0      	nop			; (mov r8, r8)
 80018b4:	000007ff 	.word	0x000007ff
 80018b8:	ff7fffff 	.word	0xff7fffff

080018bc <__aeabi_ddiv>:
 80018bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018be:	4657      	mov	r7, sl
 80018c0:	464e      	mov	r6, r9
 80018c2:	4645      	mov	r5, r8
 80018c4:	46de      	mov	lr, fp
 80018c6:	b5e0      	push	{r5, r6, r7, lr}
 80018c8:	030c      	lsls	r4, r1, #12
 80018ca:	001f      	movs	r7, r3
 80018cc:	004b      	lsls	r3, r1, #1
 80018ce:	4681      	mov	r9, r0
 80018d0:	4692      	mov	sl, r2
 80018d2:	0005      	movs	r5, r0
 80018d4:	b085      	sub	sp, #20
 80018d6:	0b24      	lsrs	r4, r4, #12
 80018d8:	0d5b      	lsrs	r3, r3, #21
 80018da:	0fce      	lsrs	r6, r1, #31
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d100      	bne.n	80018e2 <__aeabi_ddiv+0x26>
 80018e0:	e152      	b.n	8001b88 <__aeabi_ddiv+0x2cc>
 80018e2:	4ad2      	ldr	r2, [pc, #840]	; (8001c2c <__aeabi_ddiv+0x370>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d100      	bne.n	80018ea <__aeabi_ddiv+0x2e>
 80018e8:	e16e      	b.n	8001bc8 <__aeabi_ddiv+0x30c>
 80018ea:	0f42      	lsrs	r2, r0, #29
 80018ec:	00e4      	lsls	r4, r4, #3
 80018ee:	4314      	orrs	r4, r2
 80018f0:	2280      	movs	r2, #128	; 0x80
 80018f2:	0412      	lsls	r2, r2, #16
 80018f4:	4322      	orrs	r2, r4
 80018f6:	4690      	mov	r8, r2
 80018f8:	4acd      	ldr	r2, [pc, #820]	; (8001c30 <__aeabi_ddiv+0x374>)
 80018fa:	00c5      	lsls	r5, r0, #3
 80018fc:	4693      	mov	fp, r2
 80018fe:	449b      	add	fp, r3
 8001900:	2300      	movs	r3, #0
 8001902:	4699      	mov	r9, r3
 8001904:	9300      	str	r3, [sp, #0]
 8001906:	033c      	lsls	r4, r7, #12
 8001908:	007b      	lsls	r3, r7, #1
 800190a:	4650      	mov	r0, sl
 800190c:	0b24      	lsrs	r4, r4, #12
 800190e:	0d5b      	lsrs	r3, r3, #21
 8001910:	0fff      	lsrs	r7, r7, #31
 8001912:	2b00      	cmp	r3, #0
 8001914:	d100      	bne.n	8001918 <__aeabi_ddiv+0x5c>
 8001916:	e11a      	b.n	8001b4e <__aeabi_ddiv+0x292>
 8001918:	4ac4      	ldr	r2, [pc, #784]	; (8001c2c <__aeabi_ddiv+0x370>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d100      	bne.n	8001920 <__aeabi_ddiv+0x64>
 800191e:	e15e      	b.n	8001bde <__aeabi_ddiv+0x322>
 8001920:	0f42      	lsrs	r2, r0, #29
 8001922:	00e4      	lsls	r4, r4, #3
 8001924:	4322      	orrs	r2, r4
 8001926:	2480      	movs	r4, #128	; 0x80
 8001928:	0424      	lsls	r4, r4, #16
 800192a:	4314      	orrs	r4, r2
 800192c:	4ac0      	ldr	r2, [pc, #768]	; (8001c30 <__aeabi_ddiv+0x374>)
 800192e:	00c1      	lsls	r1, r0, #3
 8001930:	4694      	mov	ip, r2
 8001932:	465a      	mov	r2, fp
 8001934:	4463      	add	r3, ip
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	469b      	mov	fp, r3
 800193a:	2000      	movs	r0, #0
 800193c:	0033      	movs	r3, r6
 800193e:	407b      	eors	r3, r7
 8001940:	469a      	mov	sl, r3
 8001942:	464b      	mov	r3, r9
 8001944:	2b0f      	cmp	r3, #15
 8001946:	d827      	bhi.n	8001998 <__aeabi_ddiv+0xdc>
 8001948:	4aba      	ldr	r2, [pc, #744]	; (8001c34 <__aeabi_ddiv+0x378>)
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	58d3      	ldr	r3, [r2, r3]
 800194e:	469f      	mov	pc, r3
 8001950:	46b2      	mov	sl, r6
 8001952:	9b00      	ldr	r3, [sp, #0]
 8001954:	2b02      	cmp	r3, #2
 8001956:	d016      	beq.n	8001986 <__aeabi_ddiv+0xca>
 8001958:	2b03      	cmp	r3, #3
 800195a:	d100      	bne.n	800195e <__aeabi_ddiv+0xa2>
 800195c:	e287      	b.n	8001e6e <__aeabi_ddiv+0x5b2>
 800195e:	2b01      	cmp	r3, #1
 8001960:	d000      	beq.n	8001964 <__aeabi_ddiv+0xa8>
 8001962:	e0d5      	b.n	8001b10 <__aeabi_ddiv+0x254>
 8001964:	2300      	movs	r3, #0
 8001966:	2200      	movs	r2, #0
 8001968:	2500      	movs	r5, #0
 800196a:	051b      	lsls	r3, r3, #20
 800196c:	4313      	orrs	r3, r2
 800196e:	4652      	mov	r2, sl
 8001970:	07d2      	lsls	r2, r2, #31
 8001972:	4313      	orrs	r3, r2
 8001974:	0028      	movs	r0, r5
 8001976:	0019      	movs	r1, r3
 8001978:	b005      	add	sp, #20
 800197a:	bcf0      	pop	{r4, r5, r6, r7}
 800197c:	46bb      	mov	fp, r7
 800197e:	46b2      	mov	sl, r6
 8001980:	46a9      	mov	r9, r5
 8001982:	46a0      	mov	r8, r4
 8001984:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001986:	2200      	movs	r2, #0
 8001988:	2500      	movs	r5, #0
 800198a:	4ba8      	ldr	r3, [pc, #672]	; (8001c2c <__aeabi_ddiv+0x370>)
 800198c:	e7ed      	b.n	800196a <__aeabi_ddiv+0xae>
 800198e:	46ba      	mov	sl, r7
 8001990:	46a0      	mov	r8, r4
 8001992:	000d      	movs	r5, r1
 8001994:	9000      	str	r0, [sp, #0]
 8001996:	e7dc      	b.n	8001952 <__aeabi_ddiv+0x96>
 8001998:	4544      	cmp	r4, r8
 800199a:	d200      	bcs.n	800199e <__aeabi_ddiv+0xe2>
 800199c:	e1c4      	b.n	8001d28 <__aeabi_ddiv+0x46c>
 800199e:	d100      	bne.n	80019a2 <__aeabi_ddiv+0xe6>
 80019a0:	e1bf      	b.n	8001d22 <__aeabi_ddiv+0x466>
 80019a2:	2301      	movs	r3, #1
 80019a4:	425b      	negs	r3, r3
 80019a6:	469c      	mov	ip, r3
 80019a8:	002e      	movs	r6, r5
 80019aa:	4640      	mov	r0, r8
 80019ac:	2500      	movs	r5, #0
 80019ae:	44e3      	add	fp, ip
 80019b0:	0223      	lsls	r3, r4, #8
 80019b2:	0e0c      	lsrs	r4, r1, #24
 80019b4:	431c      	orrs	r4, r3
 80019b6:	0c1b      	lsrs	r3, r3, #16
 80019b8:	4699      	mov	r9, r3
 80019ba:	0423      	lsls	r3, r4, #16
 80019bc:	020a      	lsls	r2, r1, #8
 80019be:	0c1f      	lsrs	r7, r3, #16
 80019c0:	4649      	mov	r1, r9
 80019c2:	9200      	str	r2, [sp, #0]
 80019c4:	9701      	str	r7, [sp, #4]
 80019c6:	f7fe fc4b 	bl	8000260 <__aeabi_uidivmod>
 80019ca:	0002      	movs	r2, r0
 80019cc:	437a      	muls	r2, r7
 80019ce:	040b      	lsls	r3, r1, #16
 80019d0:	0c31      	lsrs	r1, r6, #16
 80019d2:	4680      	mov	r8, r0
 80019d4:	4319      	orrs	r1, r3
 80019d6:	428a      	cmp	r2, r1
 80019d8:	d907      	bls.n	80019ea <__aeabi_ddiv+0x12e>
 80019da:	2301      	movs	r3, #1
 80019dc:	425b      	negs	r3, r3
 80019de:	469c      	mov	ip, r3
 80019e0:	1909      	adds	r1, r1, r4
 80019e2:	44e0      	add	r8, ip
 80019e4:	428c      	cmp	r4, r1
 80019e6:	d800      	bhi.n	80019ea <__aeabi_ddiv+0x12e>
 80019e8:	e201      	b.n	8001dee <__aeabi_ddiv+0x532>
 80019ea:	1a88      	subs	r0, r1, r2
 80019ec:	4649      	mov	r1, r9
 80019ee:	f7fe fc37 	bl	8000260 <__aeabi_uidivmod>
 80019f2:	9a01      	ldr	r2, [sp, #4]
 80019f4:	0436      	lsls	r6, r6, #16
 80019f6:	4342      	muls	r2, r0
 80019f8:	0409      	lsls	r1, r1, #16
 80019fa:	0c36      	lsrs	r6, r6, #16
 80019fc:	0003      	movs	r3, r0
 80019fe:	430e      	orrs	r6, r1
 8001a00:	42b2      	cmp	r2, r6
 8001a02:	d904      	bls.n	8001a0e <__aeabi_ddiv+0x152>
 8001a04:	1936      	adds	r6, r6, r4
 8001a06:	3b01      	subs	r3, #1
 8001a08:	42b4      	cmp	r4, r6
 8001a0a:	d800      	bhi.n	8001a0e <__aeabi_ddiv+0x152>
 8001a0c:	e1e9      	b.n	8001de2 <__aeabi_ddiv+0x526>
 8001a0e:	1ab0      	subs	r0, r6, r2
 8001a10:	4642      	mov	r2, r8
 8001a12:	9e00      	ldr	r6, [sp, #0]
 8001a14:	0412      	lsls	r2, r2, #16
 8001a16:	431a      	orrs	r2, r3
 8001a18:	0c33      	lsrs	r3, r6, #16
 8001a1a:	001f      	movs	r7, r3
 8001a1c:	0c11      	lsrs	r1, r2, #16
 8001a1e:	4690      	mov	r8, r2
 8001a20:	9302      	str	r3, [sp, #8]
 8001a22:	0413      	lsls	r3, r2, #16
 8001a24:	0432      	lsls	r2, r6, #16
 8001a26:	0c16      	lsrs	r6, r2, #16
 8001a28:	0032      	movs	r2, r6
 8001a2a:	0c1b      	lsrs	r3, r3, #16
 8001a2c:	435a      	muls	r2, r3
 8001a2e:	9603      	str	r6, [sp, #12]
 8001a30:	437b      	muls	r3, r7
 8001a32:	434e      	muls	r6, r1
 8001a34:	4379      	muls	r1, r7
 8001a36:	0c17      	lsrs	r7, r2, #16
 8001a38:	46bc      	mov	ip, r7
 8001a3a:	199b      	adds	r3, r3, r6
 8001a3c:	4463      	add	r3, ip
 8001a3e:	429e      	cmp	r6, r3
 8001a40:	d903      	bls.n	8001a4a <__aeabi_ddiv+0x18e>
 8001a42:	2680      	movs	r6, #128	; 0x80
 8001a44:	0276      	lsls	r6, r6, #9
 8001a46:	46b4      	mov	ip, r6
 8001a48:	4461      	add	r1, ip
 8001a4a:	0c1e      	lsrs	r6, r3, #16
 8001a4c:	1871      	adds	r1, r6, r1
 8001a4e:	0416      	lsls	r6, r2, #16
 8001a50:	041b      	lsls	r3, r3, #16
 8001a52:	0c36      	lsrs	r6, r6, #16
 8001a54:	199e      	adds	r6, r3, r6
 8001a56:	4288      	cmp	r0, r1
 8001a58:	d302      	bcc.n	8001a60 <__aeabi_ddiv+0x1a4>
 8001a5a:	d112      	bne.n	8001a82 <__aeabi_ddiv+0x1c6>
 8001a5c:	42b5      	cmp	r5, r6
 8001a5e:	d210      	bcs.n	8001a82 <__aeabi_ddiv+0x1c6>
 8001a60:	4643      	mov	r3, r8
 8001a62:	1e5a      	subs	r2, r3, #1
 8001a64:	9b00      	ldr	r3, [sp, #0]
 8001a66:	469c      	mov	ip, r3
 8001a68:	4465      	add	r5, ip
 8001a6a:	001f      	movs	r7, r3
 8001a6c:	429d      	cmp	r5, r3
 8001a6e:	419b      	sbcs	r3, r3
 8001a70:	425b      	negs	r3, r3
 8001a72:	191b      	adds	r3, r3, r4
 8001a74:	18c0      	adds	r0, r0, r3
 8001a76:	4284      	cmp	r4, r0
 8001a78:	d200      	bcs.n	8001a7c <__aeabi_ddiv+0x1c0>
 8001a7a:	e19e      	b.n	8001dba <__aeabi_ddiv+0x4fe>
 8001a7c:	d100      	bne.n	8001a80 <__aeabi_ddiv+0x1c4>
 8001a7e:	e199      	b.n	8001db4 <__aeabi_ddiv+0x4f8>
 8001a80:	4690      	mov	r8, r2
 8001a82:	1bae      	subs	r6, r5, r6
 8001a84:	42b5      	cmp	r5, r6
 8001a86:	41ad      	sbcs	r5, r5
 8001a88:	1a40      	subs	r0, r0, r1
 8001a8a:	426d      	negs	r5, r5
 8001a8c:	1b40      	subs	r0, r0, r5
 8001a8e:	4284      	cmp	r4, r0
 8001a90:	d100      	bne.n	8001a94 <__aeabi_ddiv+0x1d8>
 8001a92:	e1d2      	b.n	8001e3a <__aeabi_ddiv+0x57e>
 8001a94:	4649      	mov	r1, r9
 8001a96:	f7fe fbe3 	bl	8000260 <__aeabi_uidivmod>
 8001a9a:	9a01      	ldr	r2, [sp, #4]
 8001a9c:	040b      	lsls	r3, r1, #16
 8001a9e:	4342      	muls	r2, r0
 8001aa0:	0c31      	lsrs	r1, r6, #16
 8001aa2:	0005      	movs	r5, r0
 8001aa4:	4319      	orrs	r1, r3
 8001aa6:	428a      	cmp	r2, r1
 8001aa8:	d900      	bls.n	8001aac <__aeabi_ddiv+0x1f0>
 8001aaa:	e16c      	b.n	8001d86 <__aeabi_ddiv+0x4ca>
 8001aac:	1a88      	subs	r0, r1, r2
 8001aae:	4649      	mov	r1, r9
 8001ab0:	f7fe fbd6 	bl	8000260 <__aeabi_uidivmod>
 8001ab4:	9a01      	ldr	r2, [sp, #4]
 8001ab6:	0436      	lsls	r6, r6, #16
 8001ab8:	4342      	muls	r2, r0
 8001aba:	0409      	lsls	r1, r1, #16
 8001abc:	0c36      	lsrs	r6, r6, #16
 8001abe:	0003      	movs	r3, r0
 8001ac0:	430e      	orrs	r6, r1
 8001ac2:	42b2      	cmp	r2, r6
 8001ac4:	d900      	bls.n	8001ac8 <__aeabi_ddiv+0x20c>
 8001ac6:	e153      	b.n	8001d70 <__aeabi_ddiv+0x4b4>
 8001ac8:	9803      	ldr	r0, [sp, #12]
 8001aca:	1ab6      	subs	r6, r6, r2
 8001acc:	0002      	movs	r2, r0
 8001ace:	042d      	lsls	r5, r5, #16
 8001ad0:	431d      	orrs	r5, r3
 8001ad2:	9f02      	ldr	r7, [sp, #8]
 8001ad4:	042b      	lsls	r3, r5, #16
 8001ad6:	0c1b      	lsrs	r3, r3, #16
 8001ad8:	435a      	muls	r2, r3
 8001ada:	437b      	muls	r3, r7
 8001adc:	469c      	mov	ip, r3
 8001ade:	0c29      	lsrs	r1, r5, #16
 8001ae0:	4348      	muls	r0, r1
 8001ae2:	0c13      	lsrs	r3, r2, #16
 8001ae4:	4484      	add	ip, r0
 8001ae6:	4463      	add	r3, ip
 8001ae8:	4379      	muls	r1, r7
 8001aea:	4298      	cmp	r0, r3
 8001aec:	d903      	bls.n	8001af6 <__aeabi_ddiv+0x23a>
 8001aee:	2080      	movs	r0, #128	; 0x80
 8001af0:	0240      	lsls	r0, r0, #9
 8001af2:	4684      	mov	ip, r0
 8001af4:	4461      	add	r1, ip
 8001af6:	0c18      	lsrs	r0, r3, #16
 8001af8:	0412      	lsls	r2, r2, #16
 8001afa:	041b      	lsls	r3, r3, #16
 8001afc:	0c12      	lsrs	r2, r2, #16
 8001afe:	1840      	adds	r0, r0, r1
 8001b00:	189b      	adds	r3, r3, r2
 8001b02:	4286      	cmp	r6, r0
 8001b04:	d200      	bcs.n	8001b08 <__aeabi_ddiv+0x24c>
 8001b06:	e100      	b.n	8001d0a <__aeabi_ddiv+0x44e>
 8001b08:	d100      	bne.n	8001b0c <__aeabi_ddiv+0x250>
 8001b0a:	e0fb      	b.n	8001d04 <__aeabi_ddiv+0x448>
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	431d      	orrs	r5, r3
 8001b10:	4b49      	ldr	r3, [pc, #292]	; (8001c38 <__aeabi_ddiv+0x37c>)
 8001b12:	445b      	add	r3, fp
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	dc00      	bgt.n	8001b1a <__aeabi_ddiv+0x25e>
 8001b18:	e0aa      	b.n	8001c70 <__aeabi_ddiv+0x3b4>
 8001b1a:	076a      	lsls	r2, r5, #29
 8001b1c:	d000      	beq.n	8001b20 <__aeabi_ddiv+0x264>
 8001b1e:	e13d      	b.n	8001d9c <__aeabi_ddiv+0x4e0>
 8001b20:	08e9      	lsrs	r1, r5, #3
 8001b22:	4642      	mov	r2, r8
 8001b24:	01d2      	lsls	r2, r2, #7
 8001b26:	d506      	bpl.n	8001b36 <__aeabi_ddiv+0x27a>
 8001b28:	4642      	mov	r2, r8
 8001b2a:	4b44      	ldr	r3, [pc, #272]	; (8001c3c <__aeabi_ddiv+0x380>)
 8001b2c:	401a      	ands	r2, r3
 8001b2e:	2380      	movs	r3, #128	; 0x80
 8001b30:	4690      	mov	r8, r2
 8001b32:	00db      	lsls	r3, r3, #3
 8001b34:	445b      	add	r3, fp
 8001b36:	4a42      	ldr	r2, [pc, #264]	; (8001c40 <__aeabi_ddiv+0x384>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	dd00      	ble.n	8001b3e <__aeabi_ddiv+0x282>
 8001b3c:	e723      	b.n	8001986 <__aeabi_ddiv+0xca>
 8001b3e:	4642      	mov	r2, r8
 8001b40:	055b      	lsls	r3, r3, #21
 8001b42:	0755      	lsls	r5, r2, #29
 8001b44:	0252      	lsls	r2, r2, #9
 8001b46:	430d      	orrs	r5, r1
 8001b48:	0b12      	lsrs	r2, r2, #12
 8001b4a:	0d5b      	lsrs	r3, r3, #21
 8001b4c:	e70d      	b.n	800196a <__aeabi_ddiv+0xae>
 8001b4e:	4651      	mov	r1, sl
 8001b50:	4321      	orrs	r1, r4
 8001b52:	d100      	bne.n	8001b56 <__aeabi_ddiv+0x29a>
 8001b54:	e07c      	b.n	8001c50 <__aeabi_ddiv+0x394>
 8001b56:	2c00      	cmp	r4, #0
 8001b58:	d100      	bne.n	8001b5c <__aeabi_ddiv+0x2a0>
 8001b5a:	e0fb      	b.n	8001d54 <__aeabi_ddiv+0x498>
 8001b5c:	0020      	movs	r0, r4
 8001b5e:	f001 f9fd 	bl	8002f5c <__clzsi2>
 8001b62:	0002      	movs	r2, r0
 8001b64:	3a0b      	subs	r2, #11
 8001b66:	231d      	movs	r3, #29
 8001b68:	1a9b      	subs	r3, r3, r2
 8001b6a:	4652      	mov	r2, sl
 8001b6c:	0001      	movs	r1, r0
 8001b6e:	40da      	lsrs	r2, r3
 8001b70:	4653      	mov	r3, sl
 8001b72:	3908      	subs	r1, #8
 8001b74:	408b      	lsls	r3, r1
 8001b76:	408c      	lsls	r4, r1
 8001b78:	0019      	movs	r1, r3
 8001b7a:	4314      	orrs	r4, r2
 8001b7c:	4b31      	ldr	r3, [pc, #196]	; (8001c44 <__aeabi_ddiv+0x388>)
 8001b7e:	4458      	add	r0, fp
 8001b80:	469b      	mov	fp, r3
 8001b82:	4483      	add	fp, r0
 8001b84:	2000      	movs	r0, #0
 8001b86:	e6d9      	b.n	800193c <__aeabi_ddiv+0x80>
 8001b88:	0003      	movs	r3, r0
 8001b8a:	4323      	orrs	r3, r4
 8001b8c:	4698      	mov	r8, r3
 8001b8e:	d044      	beq.n	8001c1a <__aeabi_ddiv+0x35e>
 8001b90:	2c00      	cmp	r4, #0
 8001b92:	d100      	bne.n	8001b96 <__aeabi_ddiv+0x2da>
 8001b94:	e0cf      	b.n	8001d36 <__aeabi_ddiv+0x47a>
 8001b96:	0020      	movs	r0, r4
 8001b98:	f001 f9e0 	bl	8002f5c <__clzsi2>
 8001b9c:	0001      	movs	r1, r0
 8001b9e:	0002      	movs	r2, r0
 8001ba0:	390b      	subs	r1, #11
 8001ba2:	231d      	movs	r3, #29
 8001ba4:	1a5b      	subs	r3, r3, r1
 8001ba6:	4649      	mov	r1, r9
 8001ba8:	0010      	movs	r0, r2
 8001baa:	40d9      	lsrs	r1, r3
 8001bac:	3808      	subs	r0, #8
 8001bae:	4084      	lsls	r4, r0
 8001bb0:	000b      	movs	r3, r1
 8001bb2:	464d      	mov	r5, r9
 8001bb4:	4323      	orrs	r3, r4
 8001bb6:	4698      	mov	r8, r3
 8001bb8:	4085      	lsls	r5, r0
 8001bba:	4b23      	ldr	r3, [pc, #140]	; (8001c48 <__aeabi_ddiv+0x38c>)
 8001bbc:	1a9b      	subs	r3, r3, r2
 8001bbe:	469b      	mov	fp, r3
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	4699      	mov	r9, r3
 8001bc4:	9300      	str	r3, [sp, #0]
 8001bc6:	e69e      	b.n	8001906 <__aeabi_ddiv+0x4a>
 8001bc8:	0002      	movs	r2, r0
 8001bca:	4322      	orrs	r2, r4
 8001bcc:	4690      	mov	r8, r2
 8001bce:	d11d      	bne.n	8001c0c <__aeabi_ddiv+0x350>
 8001bd0:	2208      	movs	r2, #8
 8001bd2:	469b      	mov	fp, r3
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	2500      	movs	r5, #0
 8001bd8:	4691      	mov	r9, r2
 8001bda:	9300      	str	r3, [sp, #0]
 8001bdc:	e693      	b.n	8001906 <__aeabi_ddiv+0x4a>
 8001bde:	4651      	mov	r1, sl
 8001be0:	4321      	orrs	r1, r4
 8001be2:	d109      	bne.n	8001bf8 <__aeabi_ddiv+0x33c>
 8001be4:	2302      	movs	r3, #2
 8001be6:	464a      	mov	r2, r9
 8001be8:	431a      	orrs	r2, r3
 8001bea:	4b18      	ldr	r3, [pc, #96]	; (8001c4c <__aeabi_ddiv+0x390>)
 8001bec:	4691      	mov	r9, r2
 8001bee:	469c      	mov	ip, r3
 8001bf0:	2400      	movs	r4, #0
 8001bf2:	2002      	movs	r0, #2
 8001bf4:	44e3      	add	fp, ip
 8001bf6:	e6a1      	b.n	800193c <__aeabi_ddiv+0x80>
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	464a      	mov	r2, r9
 8001bfc:	431a      	orrs	r2, r3
 8001bfe:	4b13      	ldr	r3, [pc, #76]	; (8001c4c <__aeabi_ddiv+0x390>)
 8001c00:	4691      	mov	r9, r2
 8001c02:	469c      	mov	ip, r3
 8001c04:	4651      	mov	r1, sl
 8001c06:	2003      	movs	r0, #3
 8001c08:	44e3      	add	fp, ip
 8001c0a:	e697      	b.n	800193c <__aeabi_ddiv+0x80>
 8001c0c:	220c      	movs	r2, #12
 8001c0e:	469b      	mov	fp, r3
 8001c10:	2303      	movs	r3, #3
 8001c12:	46a0      	mov	r8, r4
 8001c14:	4691      	mov	r9, r2
 8001c16:	9300      	str	r3, [sp, #0]
 8001c18:	e675      	b.n	8001906 <__aeabi_ddiv+0x4a>
 8001c1a:	2304      	movs	r3, #4
 8001c1c:	4699      	mov	r9, r3
 8001c1e:	2300      	movs	r3, #0
 8001c20:	469b      	mov	fp, r3
 8001c22:	3301      	adds	r3, #1
 8001c24:	2500      	movs	r5, #0
 8001c26:	9300      	str	r3, [sp, #0]
 8001c28:	e66d      	b.n	8001906 <__aeabi_ddiv+0x4a>
 8001c2a:	46c0      	nop			; (mov r8, r8)
 8001c2c:	000007ff 	.word	0x000007ff
 8001c30:	fffffc01 	.word	0xfffffc01
 8001c34:	0800f40c 	.word	0x0800f40c
 8001c38:	000003ff 	.word	0x000003ff
 8001c3c:	feffffff 	.word	0xfeffffff
 8001c40:	000007fe 	.word	0x000007fe
 8001c44:	000003f3 	.word	0x000003f3
 8001c48:	fffffc0d 	.word	0xfffffc0d
 8001c4c:	fffff801 	.word	0xfffff801
 8001c50:	464a      	mov	r2, r9
 8001c52:	2301      	movs	r3, #1
 8001c54:	431a      	orrs	r2, r3
 8001c56:	4691      	mov	r9, r2
 8001c58:	2400      	movs	r4, #0
 8001c5a:	2001      	movs	r0, #1
 8001c5c:	e66e      	b.n	800193c <__aeabi_ddiv+0x80>
 8001c5e:	2300      	movs	r3, #0
 8001c60:	2280      	movs	r2, #128	; 0x80
 8001c62:	469a      	mov	sl, r3
 8001c64:	2500      	movs	r5, #0
 8001c66:	4b88      	ldr	r3, [pc, #544]	; (8001e88 <__aeabi_ddiv+0x5cc>)
 8001c68:	0312      	lsls	r2, r2, #12
 8001c6a:	e67e      	b.n	800196a <__aeabi_ddiv+0xae>
 8001c6c:	2501      	movs	r5, #1
 8001c6e:	426d      	negs	r5, r5
 8001c70:	2201      	movs	r2, #1
 8001c72:	1ad2      	subs	r2, r2, r3
 8001c74:	2a38      	cmp	r2, #56	; 0x38
 8001c76:	dd00      	ble.n	8001c7a <__aeabi_ddiv+0x3be>
 8001c78:	e674      	b.n	8001964 <__aeabi_ddiv+0xa8>
 8001c7a:	2a1f      	cmp	r2, #31
 8001c7c:	dc00      	bgt.n	8001c80 <__aeabi_ddiv+0x3c4>
 8001c7e:	e0bd      	b.n	8001dfc <__aeabi_ddiv+0x540>
 8001c80:	211f      	movs	r1, #31
 8001c82:	4249      	negs	r1, r1
 8001c84:	1acb      	subs	r3, r1, r3
 8001c86:	4641      	mov	r1, r8
 8001c88:	40d9      	lsrs	r1, r3
 8001c8a:	000b      	movs	r3, r1
 8001c8c:	2a20      	cmp	r2, #32
 8001c8e:	d004      	beq.n	8001c9a <__aeabi_ddiv+0x3de>
 8001c90:	4641      	mov	r1, r8
 8001c92:	4a7e      	ldr	r2, [pc, #504]	; (8001e8c <__aeabi_ddiv+0x5d0>)
 8001c94:	445a      	add	r2, fp
 8001c96:	4091      	lsls	r1, r2
 8001c98:	430d      	orrs	r5, r1
 8001c9a:	0029      	movs	r1, r5
 8001c9c:	1e4a      	subs	r2, r1, #1
 8001c9e:	4191      	sbcs	r1, r2
 8001ca0:	4319      	orrs	r1, r3
 8001ca2:	2307      	movs	r3, #7
 8001ca4:	001d      	movs	r5, r3
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	400d      	ands	r5, r1
 8001caa:	420b      	tst	r3, r1
 8001cac:	d100      	bne.n	8001cb0 <__aeabi_ddiv+0x3f4>
 8001cae:	e0d0      	b.n	8001e52 <__aeabi_ddiv+0x596>
 8001cb0:	220f      	movs	r2, #15
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	400a      	ands	r2, r1
 8001cb6:	2a04      	cmp	r2, #4
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_ddiv+0x400>
 8001cba:	e0c7      	b.n	8001e4c <__aeabi_ddiv+0x590>
 8001cbc:	1d0a      	adds	r2, r1, #4
 8001cbe:	428a      	cmp	r2, r1
 8001cc0:	4189      	sbcs	r1, r1
 8001cc2:	4249      	negs	r1, r1
 8001cc4:	185b      	adds	r3, r3, r1
 8001cc6:	0011      	movs	r1, r2
 8001cc8:	021a      	lsls	r2, r3, #8
 8001cca:	d400      	bmi.n	8001cce <__aeabi_ddiv+0x412>
 8001ccc:	e0be      	b.n	8001e4c <__aeabi_ddiv+0x590>
 8001cce:	2301      	movs	r3, #1
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	2500      	movs	r5, #0
 8001cd4:	e649      	b.n	800196a <__aeabi_ddiv+0xae>
 8001cd6:	2280      	movs	r2, #128	; 0x80
 8001cd8:	4643      	mov	r3, r8
 8001cda:	0312      	lsls	r2, r2, #12
 8001cdc:	4213      	tst	r3, r2
 8001cde:	d008      	beq.n	8001cf2 <__aeabi_ddiv+0x436>
 8001ce0:	4214      	tst	r4, r2
 8001ce2:	d106      	bne.n	8001cf2 <__aeabi_ddiv+0x436>
 8001ce4:	4322      	orrs	r2, r4
 8001ce6:	0312      	lsls	r2, r2, #12
 8001ce8:	46ba      	mov	sl, r7
 8001cea:	000d      	movs	r5, r1
 8001cec:	4b66      	ldr	r3, [pc, #408]	; (8001e88 <__aeabi_ddiv+0x5cc>)
 8001cee:	0b12      	lsrs	r2, r2, #12
 8001cf0:	e63b      	b.n	800196a <__aeabi_ddiv+0xae>
 8001cf2:	2280      	movs	r2, #128	; 0x80
 8001cf4:	4643      	mov	r3, r8
 8001cf6:	0312      	lsls	r2, r2, #12
 8001cf8:	431a      	orrs	r2, r3
 8001cfa:	0312      	lsls	r2, r2, #12
 8001cfc:	46b2      	mov	sl, r6
 8001cfe:	4b62      	ldr	r3, [pc, #392]	; (8001e88 <__aeabi_ddiv+0x5cc>)
 8001d00:	0b12      	lsrs	r2, r2, #12
 8001d02:	e632      	b.n	800196a <__aeabi_ddiv+0xae>
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d100      	bne.n	8001d0a <__aeabi_ddiv+0x44e>
 8001d08:	e702      	b.n	8001b10 <__aeabi_ddiv+0x254>
 8001d0a:	19a6      	adds	r6, r4, r6
 8001d0c:	1e6a      	subs	r2, r5, #1
 8001d0e:	42a6      	cmp	r6, r4
 8001d10:	d200      	bcs.n	8001d14 <__aeabi_ddiv+0x458>
 8001d12:	e089      	b.n	8001e28 <__aeabi_ddiv+0x56c>
 8001d14:	4286      	cmp	r6, r0
 8001d16:	d200      	bcs.n	8001d1a <__aeabi_ddiv+0x45e>
 8001d18:	e09f      	b.n	8001e5a <__aeabi_ddiv+0x59e>
 8001d1a:	d100      	bne.n	8001d1e <__aeabi_ddiv+0x462>
 8001d1c:	e0af      	b.n	8001e7e <__aeabi_ddiv+0x5c2>
 8001d1e:	0015      	movs	r5, r2
 8001d20:	e6f4      	b.n	8001b0c <__aeabi_ddiv+0x250>
 8001d22:	42a9      	cmp	r1, r5
 8001d24:	d900      	bls.n	8001d28 <__aeabi_ddiv+0x46c>
 8001d26:	e63c      	b.n	80019a2 <__aeabi_ddiv+0xe6>
 8001d28:	4643      	mov	r3, r8
 8001d2a:	07de      	lsls	r6, r3, #31
 8001d2c:	0858      	lsrs	r0, r3, #1
 8001d2e:	086b      	lsrs	r3, r5, #1
 8001d30:	431e      	orrs	r6, r3
 8001d32:	07ed      	lsls	r5, r5, #31
 8001d34:	e63c      	b.n	80019b0 <__aeabi_ddiv+0xf4>
 8001d36:	f001 f911 	bl	8002f5c <__clzsi2>
 8001d3a:	0001      	movs	r1, r0
 8001d3c:	0002      	movs	r2, r0
 8001d3e:	3115      	adds	r1, #21
 8001d40:	3220      	adds	r2, #32
 8001d42:	291c      	cmp	r1, #28
 8001d44:	dc00      	bgt.n	8001d48 <__aeabi_ddiv+0x48c>
 8001d46:	e72c      	b.n	8001ba2 <__aeabi_ddiv+0x2e6>
 8001d48:	464b      	mov	r3, r9
 8001d4a:	3808      	subs	r0, #8
 8001d4c:	4083      	lsls	r3, r0
 8001d4e:	2500      	movs	r5, #0
 8001d50:	4698      	mov	r8, r3
 8001d52:	e732      	b.n	8001bba <__aeabi_ddiv+0x2fe>
 8001d54:	f001 f902 	bl	8002f5c <__clzsi2>
 8001d58:	0003      	movs	r3, r0
 8001d5a:	001a      	movs	r2, r3
 8001d5c:	3215      	adds	r2, #21
 8001d5e:	3020      	adds	r0, #32
 8001d60:	2a1c      	cmp	r2, #28
 8001d62:	dc00      	bgt.n	8001d66 <__aeabi_ddiv+0x4aa>
 8001d64:	e6ff      	b.n	8001b66 <__aeabi_ddiv+0x2aa>
 8001d66:	4654      	mov	r4, sl
 8001d68:	3b08      	subs	r3, #8
 8001d6a:	2100      	movs	r1, #0
 8001d6c:	409c      	lsls	r4, r3
 8001d6e:	e705      	b.n	8001b7c <__aeabi_ddiv+0x2c0>
 8001d70:	1936      	adds	r6, r6, r4
 8001d72:	3b01      	subs	r3, #1
 8001d74:	42b4      	cmp	r4, r6
 8001d76:	d900      	bls.n	8001d7a <__aeabi_ddiv+0x4be>
 8001d78:	e6a6      	b.n	8001ac8 <__aeabi_ddiv+0x20c>
 8001d7a:	42b2      	cmp	r2, r6
 8001d7c:	d800      	bhi.n	8001d80 <__aeabi_ddiv+0x4c4>
 8001d7e:	e6a3      	b.n	8001ac8 <__aeabi_ddiv+0x20c>
 8001d80:	1e83      	subs	r3, r0, #2
 8001d82:	1936      	adds	r6, r6, r4
 8001d84:	e6a0      	b.n	8001ac8 <__aeabi_ddiv+0x20c>
 8001d86:	1909      	adds	r1, r1, r4
 8001d88:	3d01      	subs	r5, #1
 8001d8a:	428c      	cmp	r4, r1
 8001d8c:	d900      	bls.n	8001d90 <__aeabi_ddiv+0x4d4>
 8001d8e:	e68d      	b.n	8001aac <__aeabi_ddiv+0x1f0>
 8001d90:	428a      	cmp	r2, r1
 8001d92:	d800      	bhi.n	8001d96 <__aeabi_ddiv+0x4da>
 8001d94:	e68a      	b.n	8001aac <__aeabi_ddiv+0x1f0>
 8001d96:	1e85      	subs	r5, r0, #2
 8001d98:	1909      	adds	r1, r1, r4
 8001d9a:	e687      	b.n	8001aac <__aeabi_ddiv+0x1f0>
 8001d9c:	220f      	movs	r2, #15
 8001d9e:	402a      	ands	r2, r5
 8001da0:	2a04      	cmp	r2, #4
 8001da2:	d100      	bne.n	8001da6 <__aeabi_ddiv+0x4ea>
 8001da4:	e6bc      	b.n	8001b20 <__aeabi_ddiv+0x264>
 8001da6:	1d29      	adds	r1, r5, #4
 8001da8:	42a9      	cmp	r1, r5
 8001daa:	41ad      	sbcs	r5, r5
 8001dac:	426d      	negs	r5, r5
 8001dae:	08c9      	lsrs	r1, r1, #3
 8001db0:	44a8      	add	r8, r5
 8001db2:	e6b6      	b.n	8001b22 <__aeabi_ddiv+0x266>
 8001db4:	42af      	cmp	r7, r5
 8001db6:	d900      	bls.n	8001dba <__aeabi_ddiv+0x4fe>
 8001db8:	e662      	b.n	8001a80 <__aeabi_ddiv+0x1c4>
 8001dba:	4281      	cmp	r1, r0
 8001dbc:	d804      	bhi.n	8001dc8 <__aeabi_ddiv+0x50c>
 8001dbe:	d000      	beq.n	8001dc2 <__aeabi_ddiv+0x506>
 8001dc0:	e65e      	b.n	8001a80 <__aeabi_ddiv+0x1c4>
 8001dc2:	42ae      	cmp	r6, r5
 8001dc4:	d800      	bhi.n	8001dc8 <__aeabi_ddiv+0x50c>
 8001dc6:	e65b      	b.n	8001a80 <__aeabi_ddiv+0x1c4>
 8001dc8:	2302      	movs	r3, #2
 8001dca:	425b      	negs	r3, r3
 8001dcc:	469c      	mov	ip, r3
 8001dce:	9b00      	ldr	r3, [sp, #0]
 8001dd0:	44e0      	add	r8, ip
 8001dd2:	469c      	mov	ip, r3
 8001dd4:	4465      	add	r5, ip
 8001dd6:	429d      	cmp	r5, r3
 8001dd8:	419b      	sbcs	r3, r3
 8001dda:	425b      	negs	r3, r3
 8001ddc:	191b      	adds	r3, r3, r4
 8001dde:	18c0      	adds	r0, r0, r3
 8001de0:	e64f      	b.n	8001a82 <__aeabi_ddiv+0x1c6>
 8001de2:	42b2      	cmp	r2, r6
 8001de4:	d800      	bhi.n	8001de8 <__aeabi_ddiv+0x52c>
 8001de6:	e612      	b.n	8001a0e <__aeabi_ddiv+0x152>
 8001de8:	1e83      	subs	r3, r0, #2
 8001dea:	1936      	adds	r6, r6, r4
 8001dec:	e60f      	b.n	8001a0e <__aeabi_ddiv+0x152>
 8001dee:	428a      	cmp	r2, r1
 8001df0:	d800      	bhi.n	8001df4 <__aeabi_ddiv+0x538>
 8001df2:	e5fa      	b.n	80019ea <__aeabi_ddiv+0x12e>
 8001df4:	1e83      	subs	r3, r0, #2
 8001df6:	4698      	mov	r8, r3
 8001df8:	1909      	adds	r1, r1, r4
 8001dfa:	e5f6      	b.n	80019ea <__aeabi_ddiv+0x12e>
 8001dfc:	4b24      	ldr	r3, [pc, #144]	; (8001e90 <__aeabi_ddiv+0x5d4>)
 8001dfe:	0028      	movs	r0, r5
 8001e00:	445b      	add	r3, fp
 8001e02:	4641      	mov	r1, r8
 8001e04:	409d      	lsls	r5, r3
 8001e06:	4099      	lsls	r1, r3
 8001e08:	40d0      	lsrs	r0, r2
 8001e0a:	1e6b      	subs	r3, r5, #1
 8001e0c:	419d      	sbcs	r5, r3
 8001e0e:	4643      	mov	r3, r8
 8001e10:	4301      	orrs	r1, r0
 8001e12:	4329      	orrs	r1, r5
 8001e14:	40d3      	lsrs	r3, r2
 8001e16:	074a      	lsls	r2, r1, #29
 8001e18:	d100      	bne.n	8001e1c <__aeabi_ddiv+0x560>
 8001e1a:	e755      	b.n	8001cc8 <__aeabi_ddiv+0x40c>
 8001e1c:	220f      	movs	r2, #15
 8001e1e:	400a      	ands	r2, r1
 8001e20:	2a04      	cmp	r2, #4
 8001e22:	d000      	beq.n	8001e26 <__aeabi_ddiv+0x56a>
 8001e24:	e74a      	b.n	8001cbc <__aeabi_ddiv+0x400>
 8001e26:	e74f      	b.n	8001cc8 <__aeabi_ddiv+0x40c>
 8001e28:	0015      	movs	r5, r2
 8001e2a:	4286      	cmp	r6, r0
 8001e2c:	d000      	beq.n	8001e30 <__aeabi_ddiv+0x574>
 8001e2e:	e66d      	b.n	8001b0c <__aeabi_ddiv+0x250>
 8001e30:	9a00      	ldr	r2, [sp, #0]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d000      	beq.n	8001e38 <__aeabi_ddiv+0x57c>
 8001e36:	e669      	b.n	8001b0c <__aeabi_ddiv+0x250>
 8001e38:	e66a      	b.n	8001b10 <__aeabi_ddiv+0x254>
 8001e3a:	4b16      	ldr	r3, [pc, #88]	; (8001e94 <__aeabi_ddiv+0x5d8>)
 8001e3c:	445b      	add	r3, fp
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	dc00      	bgt.n	8001e44 <__aeabi_ddiv+0x588>
 8001e42:	e713      	b.n	8001c6c <__aeabi_ddiv+0x3b0>
 8001e44:	2501      	movs	r5, #1
 8001e46:	2100      	movs	r1, #0
 8001e48:	44a8      	add	r8, r5
 8001e4a:	e66a      	b.n	8001b22 <__aeabi_ddiv+0x266>
 8001e4c:	075d      	lsls	r5, r3, #29
 8001e4e:	025b      	lsls	r3, r3, #9
 8001e50:	0b1a      	lsrs	r2, r3, #12
 8001e52:	08c9      	lsrs	r1, r1, #3
 8001e54:	2300      	movs	r3, #0
 8001e56:	430d      	orrs	r5, r1
 8001e58:	e587      	b.n	800196a <__aeabi_ddiv+0xae>
 8001e5a:	9900      	ldr	r1, [sp, #0]
 8001e5c:	3d02      	subs	r5, #2
 8001e5e:	004a      	lsls	r2, r1, #1
 8001e60:	428a      	cmp	r2, r1
 8001e62:	41bf      	sbcs	r7, r7
 8001e64:	427f      	negs	r7, r7
 8001e66:	193f      	adds	r7, r7, r4
 8001e68:	19f6      	adds	r6, r6, r7
 8001e6a:	9200      	str	r2, [sp, #0]
 8001e6c:	e7dd      	b.n	8001e2a <__aeabi_ddiv+0x56e>
 8001e6e:	2280      	movs	r2, #128	; 0x80
 8001e70:	4643      	mov	r3, r8
 8001e72:	0312      	lsls	r2, r2, #12
 8001e74:	431a      	orrs	r2, r3
 8001e76:	0312      	lsls	r2, r2, #12
 8001e78:	4b03      	ldr	r3, [pc, #12]	; (8001e88 <__aeabi_ddiv+0x5cc>)
 8001e7a:	0b12      	lsrs	r2, r2, #12
 8001e7c:	e575      	b.n	800196a <__aeabi_ddiv+0xae>
 8001e7e:	9900      	ldr	r1, [sp, #0]
 8001e80:	4299      	cmp	r1, r3
 8001e82:	d3ea      	bcc.n	8001e5a <__aeabi_ddiv+0x59e>
 8001e84:	0015      	movs	r5, r2
 8001e86:	e7d3      	b.n	8001e30 <__aeabi_ddiv+0x574>
 8001e88:	000007ff 	.word	0x000007ff
 8001e8c:	0000043e 	.word	0x0000043e
 8001e90:	0000041e 	.word	0x0000041e
 8001e94:	000003ff 	.word	0x000003ff

08001e98 <__eqdf2>:
 8001e98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e9a:	464e      	mov	r6, r9
 8001e9c:	4645      	mov	r5, r8
 8001e9e:	46de      	mov	lr, fp
 8001ea0:	4657      	mov	r7, sl
 8001ea2:	4690      	mov	r8, r2
 8001ea4:	b5e0      	push	{r5, r6, r7, lr}
 8001ea6:	0017      	movs	r7, r2
 8001ea8:	031a      	lsls	r2, r3, #12
 8001eaa:	0b12      	lsrs	r2, r2, #12
 8001eac:	0005      	movs	r5, r0
 8001eae:	4684      	mov	ip, r0
 8001eb0:	4819      	ldr	r0, [pc, #100]	; (8001f18 <__eqdf2+0x80>)
 8001eb2:	030e      	lsls	r6, r1, #12
 8001eb4:	004c      	lsls	r4, r1, #1
 8001eb6:	4691      	mov	r9, r2
 8001eb8:	005a      	lsls	r2, r3, #1
 8001eba:	0fdb      	lsrs	r3, r3, #31
 8001ebc:	469b      	mov	fp, r3
 8001ebe:	0b36      	lsrs	r6, r6, #12
 8001ec0:	0d64      	lsrs	r4, r4, #21
 8001ec2:	0fc9      	lsrs	r1, r1, #31
 8001ec4:	0d52      	lsrs	r2, r2, #21
 8001ec6:	4284      	cmp	r4, r0
 8001ec8:	d019      	beq.n	8001efe <__eqdf2+0x66>
 8001eca:	4282      	cmp	r2, r0
 8001ecc:	d010      	beq.n	8001ef0 <__eqdf2+0x58>
 8001ece:	2001      	movs	r0, #1
 8001ed0:	4294      	cmp	r4, r2
 8001ed2:	d10e      	bne.n	8001ef2 <__eqdf2+0x5a>
 8001ed4:	454e      	cmp	r6, r9
 8001ed6:	d10c      	bne.n	8001ef2 <__eqdf2+0x5a>
 8001ed8:	2001      	movs	r0, #1
 8001eda:	45c4      	cmp	ip, r8
 8001edc:	d109      	bne.n	8001ef2 <__eqdf2+0x5a>
 8001ede:	4559      	cmp	r1, fp
 8001ee0:	d017      	beq.n	8001f12 <__eqdf2+0x7a>
 8001ee2:	2c00      	cmp	r4, #0
 8001ee4:	d105      	bne.n	8001ef2 <__eqdf2+0x5a>
 8001ee6:	0030      	movs	r0, r6
 8001ee8:	4328      	orrs	r0, r5
 8001eea:	1e43      	subs	r3, r0, #1
 8001eec:	4198      	sbcs	r0, r3
 8001eee:	e000      	b.n	8001ef2 <__eqdf2+0x5a>
 8001ef0:	2001      	movs	r0, #1
 8001ef2:	bcf0      	pop	{r4, r5, r6, r7}
 8001ef4:	46bb      	mov	fp, r7
 8001ef6:	46b2      	mov	sl, r6
 8001ef8:	46a9      	mov	r9, r5
 8001efa:	46a0      	mov	r8, r4
 8001efc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001efe:	0033      	movs	r3, r6
 8001f00:	2001      	movs	r0, #1
 8001f02:	432b      	orrs	r3, r5
 8001f04:	d1f5      	bne.n	8001ef2 <__eqdf2+0x5a>
 8001f06:	42a2      	cmp	r2, r4
 8001f08:	d1f3      	bne.n	8001ef2 <__eqdf2+0x5a>
 8001f0a:	464b      	mov	r3, r9
 8001f0c:	433b      	orrs	r3, r7
 8001f0e:	d1f0      	bne.n	8001ef2 <__eqdf2+0x5a>
 8001f10:	e7e2      	b.n	8001ed8 <__eqdf2+0x40>
 8001f12:	2000      	movs	r0, #0
 8001f14:	e7ed      	b.n	8001ef2 <__eqdf2+0x5a>
 8001f16:	46c0      	nop			; (mov r8, r8)
 8001f18:	000007ff 	.word	0x000007ff

08001f1c <__gedf2>:
 8001f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f1e:	4647      	mov	r7, r8
 8001f20:	46ce      	mov	lr, r9
 8001f22:	0004      	movs	r4, r0
 8001f24:	0018      	movs	r0, r3
 8001f26:	0016      	movs	r6, r2
 8001f28:	031b      	lsls	r3, r3, #12
 8001f2a:	0b1b      	lsrs	r3, r3, #12
 8001f2c:	4d2d      	ldr	r5, [pc, #180]	; (8001fe4 <__gedf2+0xc8>)
 8001f2e:	004a      	lsls	r2, r1, #1
 8001f30:	4699      	mov	r9, r3
 8001f32:	b580      	push	{r7, lr}
 8001f34:	0043      	lsls	r3, r0, #1
 8001f36:	030f      	lsls	r7, r1, #12
 8001f38:	46a4      	mov	ip, r4
 8001f3a:	46b0      	mov	r8, r6
 8001f3c:	0b3f      	lsrs	r7, r7, #12
 8001f3e:	0d52      	lsrs	r2, r2, #21
 8001f40:	0fc9      	lsrs	r1, r1, #31
 8001f42:	0d5b      	lsrs	r3, r3, #21
 8001f44:	0fc0      	lsrs	r0, r0, #31
 8001f46:	42aa      	cmp	r2, r5
 8001f48:	d021      	beq.n	8001f8e <__gedf2+0x72>
 8001f4a:	42ab      	cmp	r3, r5
 8001f4c:	d013      	beq.n	8001f76 <__gedf2+0x5a>
 8001f4e:	2a00      	cmp	r2, #0
 8001f50:	d122      	bne.n	8001f98 <__gedf2+0x7c>
 8001f52:	433c      	orrs	r4, r7
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d102      	bne.n	8001f5e <__gedf2+0x42>
 8001f58:	464d      	mov	r5, r9
 8001f5a:	432e      	orrs	r6, r5
 8001f5c:	d022      	beq.n	8001fa4 <__gedf2+0x88>
 8001f5e:	2c00      	cmp	r4, #0
 8001f60:	d010      	beq.n	8001f84 <__gedf2+0x68>
 8001f62:	4281      	cmp	r1, r0
 8001f64:	d022      	beq.n	8001fac <__gedf2+0x90>
 8001f66:	2002      	movs	r0, #2
 8001f68:	3901      	subs	r1, #1
 8001f6a:	4008      	ands	r0, r1
 8001f6c:	3801      	subs	r0, #1
 8001f6e:	bcc0      	pop	{r6, r7}
 8001f70:	46b9      	mov	r9, r7
 8001f72:	46b0      	mov	r8, r6
 8001f74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f76:	464d      	mov	r5, r9
 8001f78:	432e      	orrs	r6, r5
 8001f7a:	d129      	bne.n	8001fd0 <__gedf2+0xb4>
 8001f7c:	2a00      	cmp	r2, #0
 8001f7e:	d1f0      	bne.n	8001f62 <__gedf2+0x46>
 8001f80:	433c      	orrs	r4, r7
 8001f82:	d1ee      	bne.n	8001f62 <__gedf2+0x46>
 8001f84:	2800      	cmp	r0, #0
 8001f86:	d1f2      	bne.n	8001f6e <__gedf2+0x52>
 8001f88:	2001      	movs	r0, #1
 8001f8a:	4240      	negs	r0, r0
 8001f8c:	e7ef      	b.n	8001f6e <__gedf2+0x52>
 8001f8e:	003d      	movs	r5, r7
 8001f90:	4325      	orrs	r5, r4
 8001f92:	d11d      	bne.n	8001fd0 <__gedf2+0xb4>
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d0ee      	beq.n	8001f76 <__gedf2+0x5a>
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d1e2      	bne.n	8001f62 <__gedf2+0x46>
 8001f9c:	464c      	mov	r4, r9
 8001f9e:	4326      	orrs	r6, r4
 8001fa0:	d1df      	bne.n	8001f62 <__gedf2+0x46>
 8001fa2:	e7e0      	b.n	8001f66 <__gedf2+0x4a>
 8001fa4:	2000      	movs	r0, #0
 8001fa6:	2c00      	cmp	r4, #0
 8001fa8:	d0e1      	beq.n	8001f6e <__gedf2+0x52>
 8001faa:	e7dc      	b.n	8001f66 <__gedf2+0x4a>
 8001fac:	429a      	cmp	r2, r3
 8001fae:	dc0a      	bgt.n	8001fc6 <__gedf2+0xaa>
 8001fb0:	dbe8      	blt.n	8001f84 <__gedf2+0x68>
 8001fb2:	454f      	cmp	r7, r9
 8001fb4:	d8d7      	bhi.n	8001f66 <__gedf2+0x4a>
 8001fb6:	d00e      	beq.n	8001fd6 <__gedf2+0xba>
 8001fb8:	2000      	movs	r0, #0
 8001fba:	454f      	cmp	r7, r9
 8001fbc:	d2d7      	bcs.n	8001f6e <__gedf2+0x52>
 8001fbe:	2900      	cmp	r1, #0
 8001fc0:	d0e2      	beq.n	8001f88 <__gedf2+0x6c>
 8001fc2:	0008      	movs	r0, r1
 8001fc4:	e7d3      	b.n	8001f6e <__gedf2+0x52>
 8001fc6:	4243      	negs	r3, r0
 8001fc8:	4158      	adcs	r0, r3
 8001fca:	0040      	lsls	r0, r0, #1
 8001fcc:	3801      	subs	r0, #1
 8001fce:	e7ce      	b.n	8001f6e <__gedf2+0x52>
 8001fd0:	2002      	movs	r0, #2
 8001fd2:	4240      	negs	r0, r0
 8001fd4:	e7cb      	b.n	8001f6e <__gedf2+0x52>
 8001fd6:	45c4      	cmp	ip, r8
 8001fd8:	d8c5      	bhi.n	8001f66 <__gedf2+0x4a>
 8001fda:	2000      	movs	r0, #0
 8001fdc:	45c4      	cmp	ip, r8
 8001fde:	d2c6      	bcs.n	8001f6e <__gedf2+0x52>
 8001fe0:	e7ed      	b.n	8001fbe <__gedf2+0xa2>
 8001fe2:	46c0      	nop			; (mov r8, r8)
 8001fe4:	000007ff 	.word	0x000007ff

08001fe8 <__ledf2>:
 8001fe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fea:	4647      	mov	r7, r8
 8001fec:	46ce      	mov	lr, r9
 8001fee:	0004      	movs	r4, r0
 8001ff0:	0018      	movs	r0, r3
 8001ff2:	0016      	movs	r6, r2
 8001ff4:	031b      	lsls	r3, r3, #12
 8001ff6:	0b1b      	lsrs	r3, r3, #12
 8001ff8:	4d2c      	ldr	r5, [pc, #176]	; (80020ac <__ledf2+0xc4>)
 8001ffa:	004a      	lsls	r2, r1, #1
 8001ffc:	4699      	mov	r9, r3
 8001ffe:	b580      	push	{r7, lr}
 8002000:	0043      	lsls	r3, r0, #1
 8002002:	030f      	lsls	r7, r1, #12
 8002004:	46a4      	mov	ip, r4
 8002006:	46b0      	mov	r8, r6
 8002008:	0b3f      	lsrs	r7, r7, #12
 800200a:	0d52      	lsrs	r2, r2, #21
 800200c:	0fc9      	lsrs	r1, r1, #31
 800200e:	0d5b      	lsrs	r3, r3, #21
 8002010:	0fc0      	lsrs	r0, r0, #31
 8002012:	42aa      	cmp	r2, r5
 8002014:	d00d      	beq.n	8002032 <__ledf2+0x4a>
 8002016:	42ab      	cmp	r3, r5
 8002018:	d010      	beq.n	800203c <__ledf2+0x54>
 800201a:	2a00      	cmp	r2, #0
 800201c:	d127      	bne.n	800206e <__ledf2+0x86>
 800201e:	433c      	orrs	r4, r7
 8002020:	2b00      	cmp	r3, #0
 8002022:	d111      	bne.n	8002048 <__ledf2+0x60>
 8002024:	464d      	mov	r5, r9
 8002026:	432e      	orrs	r6, r5
 8002028:	d10e      	bne.n	8002048 <__ledf2+0x60>
 800202a:	2000      	movs	r0, #0
 800202c:	2c00      	cmp	r4, #0
 800202e:	d015      	beq.n	800205c <__ledf2+0x74>
 8002030:	e00e      	b.n	8002050 <__ledf2+0x68>
 8002032:	003d      	movs	r5, r7
 8002034:	4325      	orrs	r5, r4
 8002036:	d110      	bne.n	800205a <__ledf2+0x72>
 8002038:	4293      	cmp	r3, r2
 800203a:	d118      	bne.n	800206e <__ledf2+0x86>
 800203c:	464d      	mov	r5, r9
 800203e:	432e      	orrs	r6, r5
 8002040:	d10b      	bne.n	800205a <__ledf2+0x72>
 8002042:	2a00      	cmp	r2, #0
 8002044:	d102      	bne.n	800204c <__ledf2+0x64>
 8002046:	433c      	orrs	r4, r7
 8002048:	2c00      	cmp	r4, #0
 800204a:	d00b      	beq.n	8002064 <__ledf2+0x7c>
 800204c:	4281      	cmp	r1, r0
 800204e:	d014      	beq.n	800207a <__ledf2+0x92>
 8002050:	2002      	movs	r0, #2
 8002052:	3901      	subs	r1, #1
 8002054:	4008      	ands	r0, r1
 8002056:	3801      	subs	r0, #1
 8002058:	e000      	b.n	800205c <__ledf2+0x74>
 800205a:	2002      	movs	r0, #2
 800205c:	bcc0      	pop	{r6, r7}
 800205e:	46b9      	mov	r9, r7
 8002060:	46b0      	mov	r8, r6
 8002062:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002064:	2800      	cmp	r0, #0
 8002066:	d1f9      	bne.n	800205c <__ledf2+0x74>
 8002068:	2001      	movs	r0, #1
 800206a:	4240      	negs	r0, r0
 800206c:	e7f6      	b.n	800205c <__ledf2+0x74>
 800206e:	2b00      	cmp	r3, #0
 8002070:	d1ec      	bne.n	800204c <__ledf2+0x64>
 8002072:	464c      	mov	r4, r9
 8002074:	4326      	orrs	r6, r4
 8002076:	d1e9      	bne.n	800204c <__ledf2+0x64>
 8002078:	e7ea      	b.n	8002050 <__ledf2+0x68>
 800207a:	429a      	cmp	r2, r3
 800207c:	dd04      	ble.n	8002088 <__ledf2+0xa0>
 800207e:	4243      	negs	r3, r0
 8002080:	4158      	adcs	r0, r3
 8002082:	0040      	lsls	r0, r0, #1
 8002084:	3801      	subs	r0, #1
 8002086:	e7e9      	b.n	800205c <__ledf2+0x74>
 8002088:	429a      	cmp	r2, r3
 800208a:	dbeb      	blt.n	8002064 <__ledf2+0x7c>
 800208c:	454f      	cmp	r7, r9
 800208e:	d8df      	bhi.n	8002050 <__ledf2+0x68>
 8002090:	d006      	beq.n	80020a0 <__ledf2+0xb8>
 8002092:	2000      	movs	r0, #0
 8002094:	454f      	cmp	r7, r9
 8002096:	d2e1      	bcs.n	800205c <__ledf2+0x74>
 8002098:	2900      	cmp	r1, #0
 800209a:	d0e5      	beq.n	8002068 <__ledf2+0x80>
 800209c:	0008      	movs	r0, r1
 800209e:	e7dd      	b.n	800205c <__ledf2+0x74>
 80020a0:	45c4      	cmp	ip, r8
 80020a2:	d8d5      	bhi.n	8002050 <__ledf2+0x68>
 80020a4:	2000      	movs	r0, #0
 80020a6:	45c4      	cmp	ip, r8
 80020a8:	d2d8      	bcs.n	800205c <__ledf2+0x74>
 80020aa:	e7f5      	b.n	8002098 <__ledf2+0xb0>
 80020ac:	000007ff 	.word	0x000007ff

080020b0 <__aeabi_dmul>:
 80020b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020b2:	4645      	mov	r5, r8
 80020b4:	46de      	mov	lr, fp
 80020b6:	4657      	mov	r7, sl
 80020b8:	464e      	mov	r6, r9
 80020ba:	b5e0      	push	{r5, r6, r7, lr}
 80020bc:	001f      	movs	r7, r3
 80020be:	030b      	lsls	r3, r1, #12
 80020c0:	0b1b      	lsrs	r3, r3, #12
 80020c2:	469b      	mov	fp, r3
 80020c4:	004d      	lsls	r5, r1, #1
 80020c6:	0fcb      	lsrs	r3, r1, #31
 80020c8:	0004      	movs	r4, r0
 80020ca:	4691      	mov	r9, r2
 80020cc:	4698      	mov	r8, r3
 80020ce:	b087      	sub	sp, #28
 80020d0:	0d6d      	lsrs	r5, r5, #21
 80020d2:	d100      	bne.n	80020d6 <__aeabi_dmul+0x26>
 80020d4:	e1cd      	b.n	8002472 <__aeabi_dmul+0x3c2>
 80020d6:	4bce      	ldr	r3, [pc, #824]	; (8002410 <__aeabi_dmul+0x360>)
 80020d8:	429d      	cmp	r5, r3
 80020da:	d100      	bne.n	80020de <__aeabi_dmul+0x2e>
 80020dc:	e1e9      	b.n	80024b2 <__aeabi_dmul+0x402>
 80020de:	465a      	mov	r2, fp
 80020e0:	0f43      	lsrs	r3, r0, #29
 80020e2:	00d2      	lsls	r2, r2, #3
 80020e4:	4313      	orrs	r3, r2
 80020e6:	2280      	movs	r2, #128	; 0x80
 80020e8:	0412      	lsls	r2, r2, #16
 80020ea:	431a      	orrs	r2, r3
 80020ec:	00c3      	lsls	r3, r0, #3
 80020ee:	469a      	mov	sl, r3
 80020f0:	4bc8      	ldr	r3, [pc, #800]	; (8002414 <__aeabi_dmul+0x364>)
 80020f2:	4693      	mov	fp, r2
 80020f4:	469c      	mov	ip, r3
 80020f6:	2300      	movs	r3, #0
 80020f8:	2600      	movs	r6, #0
 80020fa:	4465      	add	r5, ip
 80020fc:	9300      	str	r3, [sp, #0]
 80020fe:	033c      	lsls	r4, r7, #12
 8002100:	007b      	lsls	r3, r7, #1
 8002102:	4648      	mov	r0, r9
 8002104:	0b24      	lsrs	r4, r4, #12
 8002106:	0d5b      	lsrs	r3, r3, #21
 8002108:	0fff      	lsrs	r7, r7, #31
 800210a:	2b00      	cmp	r3, #0
 800210c:	d100      	bne.n	8002110 <__aeabi_dmul+0x60>
 800210e:	e189      	b.n	8002424 <__aeabi_dmul+0x374>
 8002110:	4abf      	ldr	r2, [pc, #764]	; (8002410 <__aeabi_dmul+0x360>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d019      	beq.n	800214a <__aeabi_dmul+0x9a>
 8002116:	0f42      	lsrs	r2, r0, #29
 8002118:	00e4      	lsls	r4, r4, #3
 800211a:	4322      	orrs	r2, r4
 800211c:	2480      	movs	r4, #128	; 0x80
 800211e:	0424      	lsls	r4, r4, #16
 8002120:	4314      	orrs	r4, r2
 8002122:	4abc      	ldr	r2, [pc, #752]	; (8002414 <__aeabi_dmul+0x364>)
 8002124:	2100      	movs	r1, #0
 8002126:	4694      	mov	ip, r2
 8002128:	4642      	mov	r2, r8
 800212a:	4463      	add	r3, ip
 800212c:	195b      	adds	r3, r3, r5
 800212e:	9301      	str	r3, [sp, #4]
 8002130:	9b01      	ldr	r3, [sp, #4]
 8002132:	407a      	eors	r2, r7
 8002134:	3301      	adds	r3, #1
 8002136:	00c0      	lsls	r0, r0, #3
 8002138:	b2d2      	uxtb	r2, r2
 800213a:	9302      	str	r3, [sp, #8]
 800213c:	2e0a      	cmp	r6, #10
 800213e:	dd1c      	ble.n	800217a <__aeabi_dmul+0xca>
 8002140:	003a      	movs	r2, r7
 8002142:	2e0b      	cmp	r6, #11
 8002144:	d05e      	beq.n	8002204 <__aeabi_dmul+0x154>
 8002146:	4647      	mov	r7, r8
 8002148:	e056      	b.n	80021f8 <__aeabi_dmul+0x148>
 800214a:	4649      	mov	r1, r9
 800214c:	4bb0      	ldr	r3, [pc, #704]	; (8002410 <__aeabi_dmul+0x360>)
 800214e:	4321      	orrs	r1, r4
 8002150:	18eb      	adds	r3, r5, r3
 8002152:	9301      	str	r3, [sp, #4]
 8002154:	2900      	cmp	r1, #0
 8002156:	d12a      	bne.n	80021ae <__aeabi_dmul+0xfe>
 8002158:	2080      	movs	r0, #128	; 0x80
 800215a:	2202      	movs	r2, #2
 800215c:	0100      	lsls	r0, r0, #4
 800215e:	002b      	movs	r3, r5
 8002160:	4684      	mov	ip, r0
 8002162:	4316      	orrs	r6, r2
 8002164:	4642      	mov	r2, r8
 8002166:	4463      	add	r3, ip
 8002168:	407a      	eors	r2, r7
 800216a:	b2d2      	uxtb	r2, r2
 800216c:	9302      	str	r3, [sp, #8]
 800216e:	2e0a      	cmp	r6, #10
 8002170:	dd00      	ble.n	8002174 <__aeabi_dmul+0xc4>
 8002172:	e231      	b.n	80025d8 <__aeabi_dmul+0x528>
 8002174:	2000      	movs	r0, #0
 8002176:	2400      	movs	r4, #0
 8002178:	2102      	movs	r1, #2
 800217a:	2e02      	cmp	r6, #2
 800217c:	dc26      	bgt.n	80021cc <__aeabi_dmul+0x11c>
 800217e:	3e01      	subs	r6, #1
 8002180:	2e01      	cmp	r6, #1
 8002182:	d852      	bhi.n	800222a <__aeabi_dmul+0x17a>
 8002184:	2902      	cmp	r1, #2
 8002186:	d04c      	beq.n	8002222 <__aeabi_dmul+0x172>
 8002188:	2901      	cmp	r1, #1
 800218a:	d000      	beq.n	800218e <__aeabi_dmul+0xde>
 800218c:	e118      	b.n	80023c0 <__aeabi_dmul+0x310>
 800218e:	2300      	movs	r3, #0
 8002190:	2400      	movs	r4, #0
 8002192:	2500      	movs	r5, #0
 8002194:	051b      	lsls	r3, r3, #20
 8002196:	4323      	orrs	r3, r4
 8002198:	07d2      	lsls	r2, r2, #31
 800219a:	4313      	orrs	r3, r2
 800219c:	0028      	movs	r0, r5
 800219e:	0019      	movs	r1, r3
 80021a0:	b007      	add	sp, #28
 80021a2:	bcf0      	pop	{r4, r5, r6, r7}
 80021a4:	46bb      	mov	fp, r7
 80021a6:	46b2      	mov	sl, r6
 80021a8:	46a9      	mov	r9, r5
 80021aa:	46a0      	mov	r8, r4
 80021ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021ae:	2180      	movs	r1, #128	; 0x80
 80021b0:	2203      	movs	r2, #3
 80021b2:	0109      	lsls	r1, r1, #4
 80021b4:	002b      	movs	r3, r5
 80021b6:	468c      	mov	ip, r1
 80021b8:	4316      	orrs	r6, r2
 80021ba:	4642      	mov	r2, r8
 80021bc:	4463      	add	r3, ip
 80021be:	407a      	eors	r2, r7
 80021c0:	b2d2      	uxtb	r2, r2
 80021c2:	9302      	str	r3, [sp, #8]
 80021c4:	2e0a      	cmp	r6, #10
 80021c6:	dd00      	ble.n	80021ca <__aeabi_dmul+0x11a>
 80021c8:	e228      	b.n	800261c <__aeabi_dmul+0x56c>
 80021ca:	2103      	movs	r1, #3
 80021cc:	2501      	movs	r5, #1
 80021ce:	40b5      	lsls	r5, r6
 80021d0:	46ac      	mov	ip, r5
 80021d2:	26a6      	movs	r6, #166	; 0xa6
 80021d4:	4663      	mov	r3, ip
 80021d6:	00f6      	lsls	r6, r6, #3
 80021d8:	4035      	ands	r5, r6
 80021da:	4233      	tst	r3, r6
 80021dc:	d10b      	bne.n	80021f6 <__aeabi_dmul+0x146>
 80021de:	2690      	movs	r6, #144	; 0x90
 80021e0:	00b6      	lsls	r6, r6, #2
 80021e2:	4233      	tst	r3, r6
 80021e4:	d118      	bne.n	8002218 <__aeabi_dmul+0x168>
 80021e6:	3eb9      	subs	r6, #185	; 0xb9
 80021e8:	3eff      	subs	r6, #255	; 0xff
 80021ea:	421e      	tst	r6, r3
 80021ec:	d01d      	beq.n	800222a <__aeabi_dmul+0x17a>
 80021ee:	46a3      	mov	fp, r4
 80021f0:	4682      	mov	sl, r0
 80021f2:	9100      	str	r1, [sp, #0]
 80021f4:	e000      	b.n	80021f8 <__aeabi_dmul+0x148>
 80021f6:	0017      	movs	r7, r2
 80021f8:	9900      	ldr	r1, [sp, #0]
 80021fa:	003a      	movs	r2, r7
 80021fc:	2902      	cmp	r1, #2
 80021fe:	d010      	beq.n	8002222 <__aeabi_dmul+0x172>
 8002200:	465c      	mov	r4, fp
 8002202:	4650      	mov	r0, sl
 8002204:	2903      	cmp	r1, #3
 8002206:	d1bf      	bne.n	8002188 <__aeabi_dmul+0xd8>
 8002208:	2380      	movs	r3, #128	; 0x80
 800220a:	031b      	lsls	r3, r3, #12
 800220c:	431c      	orrs	r4, r3
 800220e:	0324      	lsls	r4, r4, #12
 8002210:	0005      	movs	r5, r0
 8002212:	4b7f      	ldr	r3, [pc, #508]	; (8002410 <__aeabi_dmul+0x360>)
 8002214:	0b24      	lsrs	r4, r4, #12
 8002216:	e7bd      	b.n	8002194 <__aeabi_dmul+0xe4>
 8002218:	2480      	movs	r4, #128	; 0x80
 800221a:	2200      	movs	r2, #0
 800221c:	4b7c      	ldr	r3, [pc, #496]	; (8002410 <__aeabi_dmul+0x360>)
 800221e:	0324      	lsls	r4, r4, #12
 8002220:	e7b8      	b.n	8002194 <__aeabi_dmul+0xe4>
 8002222:	2400      	movs	r4, #0
 8002224:	2500      	movs	r5, #0
 8002226:	4b7a      	ldr	r3, [pc, #488]	; (8002410 <__aeabi_dmul+0x360>)
 8002228:	e7b4      	b.n	8002194 <__aeabi_dmul+0xe4>
 800222a:	4653      	mov	r3, sl
 800222c:	041e      	lsls	r6, r3, #16
 800222e:	0c36      	lsrs	r6, r6, #16
 8002230:	0c1f      	lsrs	r7, r3, #16
 8002232:	0033      	movs	r3, r6
 8002234:	0c01      	lsrs	r1, r0, #16
 8002236:	0400      	lsls	r0, r0, #16
 8002238:	0c00      	lsrs	r0, r0, #16
 800223a:	4343      	muls	r3, r0
 800223c:	4698      	mov	r8, r3
 800223e:	0003      	movs	r3, r0
 8002240:	437b      	muls	r3, r7
 8002242:	4699      	mov	r9, r3
 8002244:	0033      	movs	r3, r6
 8002246:	434b      	muls	r3, r1
 8002248:	469c      	mov	ip, r3
 800224a:	4643      	mov	r3, r8
 800224c:	000d      	movs	r5, r1
 800224e:	0c1b      	lsrs	r3, r3, #16
 8002250:	469a      	mov	sl, r3
 8002252:	437d      	muls	r5, r7
 8002254:	44cc      	add	ip, r9
 8002256:	44d4      	add	ip, sl
 8002258:	9500      	str	r5, [sp, #0]
 800225a:	45e1      	cmp	r9, ip
 800225c:	d904      	bls.n	8002268 <__aeabi_dmul+0x1b8>
 800225e:	2380      	movs	r3, #128	; 0x80
 8002260:	025b      	lsls	r3, r3, #9
 8002262:	4699      	mov	r9, r3
 8002264:	444d      	add	r5, r9
 8002266:	9500      	str	r5, [sp, #0]
 8002268:	4663      	mov	r3, ip
 800226a:	0c1b      	lsrs	r3, r3, #16
 800226c:	001d      	movs	r5, r3
 800226e:	4663      	mov	r3, ip
 8002270:	041b      	lsls	r3, r3, #16
 8002272:	469c      	mov	ip, r3
 8002274:	4643      	mov	r3, r8
 8002276:	041b      	lsls	r3, r3, #16
 8002278:	0c1b      	lsrs	r3, r3, #16
 800227a:	4698      	mov	r8, r3
 800227c:	4663      	mov	r3, ip
 800227e:	4443      	add	r3, r8
 8002280:	9303      	str	r3, [sp, #12]
 8002282:	0c23      	lsrs	r3, r4, #16
 8002284:	4698      	mov	r8, r3
 8002286:	0033      	movs	r3, r6
 8002288:	0424      	lsls	r4, r4, #16
 800228a:	0c24      	lsrs	r4, r4, #16
 800228c:	4363      	muls	r3, r4
 800228e:	469c      	mov	ip, r3
 8002290:	0023      	movs	r3, r4
 8002292:	437b      	muls	r3, r7
 8002294:	4699      	mov	r9, r3
 8002296:	4643      	mov	r3, r8
 8002298:	435e      	muls	r6, r3
 800229a:	435f      	muls	r7, r3
 800229c:	444e      	add	r6, r9
 800229e:	4663      	mov	r3, ip
 80022a0:	46b2      	mov	sl, r6
 80022a2:	0c1e      	lsrs	r6, r3, #16
 80022a4:	4456      	add	r6, sl
 80022a6:	45b1      	cmp	r9, r6
 80022a8:	d903      	bls.n	80022b2 <__aeabi_dmul+0x202>
 80022aa:	2380      	movs	r3, #128	; 0x80
 80022ac:	025b      	lsls	r3, r3, #9
 80022ae:	4699      	mov	r9, r3
 80022b0:	444f      	add	r7, r9
 80022b2:	0c33      	lsrs	r3, r6, #16
 80022b4:	4699      	mov	r9, r3
 80022b6:	003b      	movs	r3, r7
 80022b8:	444b      	add	r3, r9
 80022ba:	9305      	str	r3, [sp, #20]
 80022bc:	4663      	mov	r3, ip
 80022be:	46ac      	mov	ip, r5
 80022c0:	041f      	lsls	r7, r3, #16
 80022c2:	0c3f      	lsrs	r7, r7, #16
 80022c4:	0436      	lsls	r6, r6, #16
 80022c6:	19f6      	adds	r6, r6, r7
 80022c8:	44b4      	add	ip, r6
 80022ca:	4663      	mov	r3, ip
 80022cc:	9304      	str	r3, [sp, #16]
 80022ce:	465b      	mov	r3, fp
 80022d0:	0c1b      	lsrs	r3, r3, #16
 80022d2:	469c      	mov	ip, r3
 80022d4:	465b      	mov	r3, fp
 80022d6:	041f      	lsls	r7, r3, #16
 80022d8:	0c3f      	lsrs	r7, r7, #16
 80022da:	003b      	movs	r3, r7
 80022dc:	4343      	muls	r3, r0
 80022de:	4699      	mov	r9, r3
 80022e0:	4663      	mov	r3, ip
 80022e2:	4343      	muls	r3, r0
 80022e4:	469a      	mov	sl, r3
 80022e6:	464b      	mov	r3, r9
 80022e8:	4660      	mov	r0, ip
 80022ea:	0c1b      	lsrs	r3, r3, #16
 80022ec:	469b      	mov	fp, r3
 80022ee:	4348      	muls	r0, r1
 80022f0:	4379      	muls	r1, r7
 80022f2:	4451      	add	r1, sl
 80022f4:	4459      	add	r1, fp
 80022f6:	458a      	cmp	sl, r1
 80022f8:	d903      	bls.n	8002302 <__aeabi_dmul+0x252>
 80022fa:	2380      	movs	r3, #128	; 0x80
 80022fc:	025b      	lsls	r3, r3, #9
 80022fe:	469a      	mov	sl, r3
 8002300:	4450      	add	r0, sl
 8002302:	0c0b      	lsrs	r3, r1, #16
 8002304:	469a      	mov	sl, r3
 8002306:	464b      	mov	r3, r9
 8002308:	041b      	lsls	r3, r3, #16
 800230a:	0c1b      	lsrs	r3, r3, #16
 800230c:	4699      	mov	r9, r3
 800230e:	003b      	movs	r3, r7
 8002310:	4363      	muls	r3, r4
 8002312:	0409      	lsls	r1, r1, #16
 8002314:	4645      	mov	r5, r8
 8002316:	4449      	add	r1, r9
 8002318:	4699      	mov	r9, r3
 800231a:	4663      	mov	r3, ip
 800231c:	435c      	muls	r4, r3
 800231e:	436b      	muls	r3, r5
 8002320:	469c      	mov	ip, r3
 8002322:	464b      	mov	r3, r9
 8002324:	0c1b      	lsrs	r3, r3, #16
 8002326:	4698      	mov	r8, r3
 8002328:	436f      	muls	r7, r5
 800232a:	193f      	adds	r7, r7, r4
 800232c:	4447      	add	r7, r8
 800232e:	4450      	add	r0, sl
 8002330:	42bc      	cmp	r4, r7
 8002332:	d903      	bls.n	800233c <__aeabi_dmul+0x28c>
 8002334:	2380      	movs	r3, #128	; 0x80
 8002336:	025b      	lsls	r3, r3, #9
 8002338:	4698      	mov	r8, r3
 800233a:	44c4      	add	ip, r8
 800233c:	9b04      	ldr	r3, [sp, #16]
 800233e:	9d00      	ldr	r5, [sp, #0]
 8002340:	4698      	mov	r8, r3
 8002342:	4445      	add	r5, r8
 8002344:	42b5      	cmp	r5, r6
 8002346:	41b6      	sbcs	r6, r6
 8002348:	4273      	negs	r3, r6
 800234a:	4698      	mov	r8, r3
 800234c:	464b      	mov	r3, r9
 800234e:	041e      	lsls	r6, r3, #16
 8002350:	9b05      	ldr	r3, [sp, #20]
 8002352:	043c      	lsls	r4, r7, #16
 8002354:	4699      	mov	r9, r3
 8002356:	0c36      	lsrs	r6, r6, #16
 8002358:	19a4      	adds	r4, r4, r6
 800235a:	444c      	add	r4, r9
 800235c:	46a1      	mov	r9, r4
 800235e:	4683      	mov	fp, r0
 8002360:	186e      	adds	r6, r5, r1
 8002362:	44c1      	add	r9, r8
 8002364:	428e      	cmp	r6, r1
 8002366:	4189      	sbcs	r1, r1
 8002368:	44cb      	add	fp, r9
 800236a:	465d      	mov	r5, fp
 800236c:	4249      	negs	r1, r1
 800236e:	186d      	adds	r5, r5, r1
 8002370:	429c      	cmp	r4, r3
 8002372:	41a4      	sbcs	r4, r4
 8002374:	45c1      	cmp	r9, r8
 8002376:	419b      	sbcs	r3, r3
 8002378:	4583      	cmp	fp, r0
 800237a:	4180      	sbcs	r0, r0
 800237c:	428d      	cmp	r5, r1
 800237e:	4189      	sbcs	r1, r1
 8002380:	425b      	negs	r3, r3
 8002382:	4264      	negs	r4, r4
 8002384:	431c      	orrs	r4, r3
 8002386:	4240      	negs	r0, r0
 8002388:	9b03      	ldr	r3, [sp, #12]
 800238a:	4249      	negs	r1, r1
 800238c:	4301      	orrs	r1, r0
 800238e:	0270      	lsls	r0, r6, #9
 8002390:	0c3f      	lsrs	r7, r7, #16
 8002392:	4318      	orrs	r0, r3
 8002394:	19e4      	adds	r4, r4, r7
 8002396:	1e47      	subs	r7, r0, #1
 8002398:	41b8      	sbcs	r0, r7
 800239a:	1864      	adds	r4, r4, r1
 800239c:	4464      	add	r4, ip
 800239e:	0df6      	lsrs	r6, r6, #23
 80023a0:	0261      	lsls	r1, r4, #9
 80023a2:	4330      	orrs	r0, r6
 80023a4:	0dec      	lsrs	r4, r5, #23
 80023a6:	026e      	lsls	r6, r5, #9
 80023a8:	430c      	orrs	r4, r1
 80023aa:	4330      	orrs	r0, r6
 80023ac:	01c9      	lsls	r1, r1, #7
 80023ae:	d400      	bmi.n	80023b2 <__aeabi_dmul+0x302>
 80023b0:	e0f1      	b.n	8002596 <__aeabi_dmul+0x4e6>
 80023b2:	2101      	movs	r1, #1
 80023b4:	0843      	lsrs	r3, r0, #1
 80023b6:	4001      	ands	r1, r0
 80023b8:	430b      	orrs	r3, r1
 80023ba:	07e0      	lsls	r0, r4, #31
 80023bc:	4318      	orrs	r0, r3
 80023be:	0864      	lsrs	r4, r4, #1
 80023c0:	4915      	ldr	r1, [pc, #84]	; (8002418 <__aeabi_dmul+0x368>)
 80023c2:	9b02      	ldr	r3, [sp, #8]
 80023c4:	468c      	mov	ip, r1
 80023c6:	4463      	add	r3, ip
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	dc00      	bgt.n	80023ce <__aeabi_dmul+0x31e>
 80023cc:	e097      	b.n	80024fe <__aeabi_dmul+0x44e>
 80023ce:	0741      	lsls	r1, r0, #29
 80023d0:	d009      	beq.n	80023e6 <__aeabi_dmul+0x336>
 80023d2:	210f      	movs	r1, #15
 80023d4:	4001      	ands	r1, r0
 80023d6:	2904      	cmp	r1, #4
 80023d8:	d005      	beq.n	80023e6 <__aeabi_dmul+0x336>
 80023da:	1d01      	adds	r1, r0, #4
 80023dc:	4281      	cmp	r1, r0
 80023de:	4180      	sbcs	r0, r0
 80023e0:	4240      	negs	r0, r0
 80023e2:	1824      	adds	r4, r4, r0
 80023e4:	0008      	movs	r0, r1
 80023e6:	01e1      	lsls	r1, r4, #7
 80023e8:	d506      	bpl.n	80023f8 <__aeabi_dmul+0x348>
 80023ea:	2180      	movs	r1, #128	; 0x80
 80023ec:	00c9      	lsls	r1, r1, #3
 80023ee:	468c      	mov	ip, r1
 80023f0:	4b0a      	ldr	r3, [pc, #40]	; (800241c <__aeabi_dmul+0x36c>)
 80023f2:	401c      	ands	r4, r3
 80023f4:	9b02      	ldr	r3, [sp, #8]
 80023f6:	4463      	add	r3, ip
 80023f8:	4909      	ldr	r1, [pc, #36]	; (8002420 <__aeabi_dmul+0x370>)
 80023fa:	428b      	cmp	r3, r1
 80023fc:	dd00      	ble.n	8002400 <__aeabi_dmul+0x350>
 80023fe:	e710      	b.n	8002222 <__aeabi_dmul+0x172>
 8002400:	0761      	lsls	r1, r4, #29
 8002402:	08c5      	lsrs	r5, r0, #3
 8002404:	0264      	lsls	r4, r4, #9
 8002406:	055b      	lsls	r3, r3, #21
 8002408:	430d      	orrs	r5, r1
 800240a:	0b24      	lsrs	r4, r4, #12
 800240c:	0d5b      	lsrs	r3, r3, #21
 800240e:	e6c1      	b.n	8002194 <__aeabi_dmul+0xe4>
 8002410:	000007ff 	.word	0x000007ff
 8002414:	fffffc01 	.word	0xfffffc01
 8002418:	000003ff 	.word	0x000003ff
 800241c:	feffffff 	.word	0xfeffffff
 8002420:	000007fe 	.word	0x000007fe
 8002424:	464b      	mov	r3, r9
 8002426:	4323      	orrs	r3, r4
 8002428:	d059      	beq.n	80024de <__aeabi_dmul+0x42e>
 800242a:	2c00      	cmp	r4, #0
 800242c:	d100      	bne.n	8002430 <__aeabi_dmul+0x380>
 800242e:	e0a3      	b.n	8002578 <__aeabi_dmul+0x4c8>
 8002430:	0020      	movs	r0, r4
 8002432:	f000 fd93 	bl	8002f5c <__clzsi2>
 8002436:	0001      	movs	r1, r0
 8002438:	0003      	movs	r3, r0
 800243a:	390b      	subs	r1, #11
 800243c:	221d      	movs	r2, #29
 800243e:	1a52      	subs	r2, r2, r1
 8002440:	4649      	mov	r1, r9
 8002442:	0018      	movs	r0, r3
 8002444:	40d1      	lsrs	r1, r2
 8002446:	464a      	mov	r2, r9
 8002448:	3808      	subs	r0, #8
 800244a:	4082      	lsls	r2, r0
 800244c:	4084      	lsls	r4, r0
 800244e:	0010      	movs	r0, r2
 8002450:	430c      	orrs	r4, r1
 8002452:	4a74      	ldr	r2, [pc, #464]	; (8002624 <__aeabi_dmul+0x574>)
 8002454:	1aeb      	subs	r3, r5, r3
 8002456:	4694      	mov	ip, r2
 8002458:	4642      	mov	r2, r8
 800245a:	4463      	add	r3, ip
 800245c:	9301      	str	r3, [sp, #4]
 800245e:	9b01      	ldr	r3, [sp, #4]
 8002460:	407a      	eors	r2, r7
 8002462:	3301      	adds	r3, #1
 8002464:	2100      	movs	r1, #0
 8002466:	b2d2      	uxtb	r2, r2
 8002468:	9302      	str	r3, [sp, #8]
 800246a:	2e0a      	cmp	r6, #10
 800246c:	dd00      	ble.n	8002470 <__aeabi_dmul+0x3c0>
 800246e:	e667      	b.n	8002140 <__aeabi_dmul+0x90>
 8002470:	e683      	b.n	800217a <__aeabi_dmul+0xca>
 8002472:	465b      	mov	r3, fp
 8002474:	4303      	orrs	r3, r0
 8002476:	469a      	mov	sl, r3
 8002478:	d02a      	beq.n	80024d0 <__aeabi_dmul+0x420>
 800247a:	465b      	mov	r3, fp
 800247c:	2b00      	cmp	r3, #0
 800247e:	d06d      	beq.n	800255c <__aeabi_dmul+0x4ac>
 8002480:	4658      	mov	r0, fp
 8002482:	f000 fd6b 	bl	8002f5c <__clzsi2>
 8002486:	0001      	movs	r1, r0
 8002488:	0003      	movs	r3, r0
 800248a:	390b      	subs	r1, #11
 800248c:	221d      	movs	r2, #29
 800248e:	1a52      	subs	r2, r2, r1
 8002490:	0021      	movs	r1, r4
 8002492:	0018      	movs	r0, r3
 8002494:	465d      	mov	r5, fp
 8002496:	40d1      	lsrs	r1, r2
 8002498:	3808      	subs	r0, #8
 800249a:	4085      	lsls	r5, r0
 800249c:	000a      	movs	r2, r1
 800249e:	4084      	lsls	r4, r0
 80024a0:	432a      	orrs	r2, r5
 80024a2:	4693      	mov	fp, r2
 80024a4:	46a2      	mov	sl, r4
 80024a6:	4d5f      	ldr	r5, [pc, #380]	; (8002624 <__aeabi_dmul+0x574>)
 80024a8:	2600      	movs	r6, #0
 80024aa:	1aed      	subs	r5, r5, r3
 80024ac:	2300      	movs	r3, #0
 80024ae:	9300      	str	r3, [sp, #0]
 80024b0:	e625      	b.n	80020fe <__aeabi_dmul+0x4e>
 80024b2:	465b      	mov	r3, fp
 80024b4:	4303      	orrs	r3, r0
 80024b6:	469a      	mov	sl, r3
 80024b8:	d105      	bne.n	80024c6 <__aeabi_dmul+0x416>
 80024ba:	2300      	movs	r3, #0
 80024bc:	469b      	mov	fp, r3
 80024be:	3302      	adds	r3, #2
 80024c0:	2608      	movs	r6, #8
 80024c2:	9300      	str	r3, [sp, #0]
 80024c4:	e61b      	b.n	80020fe <__aeabi_dmul+0x4e>
 80024c6:	2303      	movs	r3, #3
 80024c8:	4682      	mov	sl, r0
 80024ca:	260c      	movs	r6, #12
 80024cc:	9300      	str	r3, [sp, #0]
 80024ce:	e616      	b.n	80020fe <__aeabi_dmul+0x4e>
 80024d0:	2300      	movs	r3, #0
 80024d2:	469b      	mov	fp, r3
 80024d4:	3301      	adds	r3, #1
 80024d6:	2604      	movs	r6, #4
 80024d8:	2500      	movs	r5, #0
 80024da:	9300      	str	r3, [sp, #0]
 80024dc:	e60f      	b.n	80020fe <__aeabi_dmul+0x4e>
 80024de:	4642      	mov	r2, r8
 80024e0:	3301      	adds	r3, #1
 80024e2:	9501      	str	r5, [sp, #4]
 80024e4:	431e      	orrs	r6, r3
 80024e6:	9b01      	ldr	r3, [sp, #4]
 80024e8:	407a      	eors	r2, r7
 80024ea:	3301      	adds	r3, #1
 80024ec:	2400      	movs	r4, #0
 80024ee:	2000      	movs	r0, #0
 80024f0:	2101      	movs	r1, #1
 80024f2:	b2d2      	uxtb	r2, r2
 80024f4:	9302      	str	r3, [sp, #8]
 80024f6:	2e0a      	cmp	r6, #10
 80024f8:	dd00      	ble.n	80024fc <__aeabi_dmul+0x44c>
 80024fa:	e621      	b.n	8002140 <__aeabi_dmul+0x90>
 80024fc:	e63d      	b.n	800217a <__aeabi_dmul+0xca>
 80024fe:	2101      	movs	r1, #1
 8002500:	1ac9      	subs	r1, r1, r3
 8002502:	2938      	cmp	r1, #56	; 0x38
 8002504:	dd00      	ble.n	8002508 <__aeabi_dmul+0x458>
 8002506:	e642      	b.n	800218e <__aeabi_dmul+0xde>
 8002508:	291f      	cmp	r1, #31
 800250a:	dd47      	ble.n	800259c <__aeabi_dmul+0x4ec>
 800250c:	261f      	movs	r6, #31
 800250e:	0025      	movs	r5, r4
 8002510:	4276      	negs	r6, r6
 8002512:	1af3      	subs	r3, r6, r3
 8002514:	40dd      	lsrs	r5, r3
 8002516:	002b      	movs	r3, r5
 8002518:	2920      	cmp	r1, #32
 800251a:	d005      	beq.n	8002528 <__aeabi_dmul+0x478>
 800251c:	4942      	ldr	r1, [pc, #264]	; (8002628 <__aeabi_dmul+0x578>)
 800251e:	9d02      	ldr	r5, [sp, #8]
 8002520:	468c      	mov	ip, r1
 8002522:	4465      	add	r5, ip
 8002524:	40ac      	lsls	r4, r5
 8002526:	4320      	orrs	r0, r4
 8002528:	1e41      	subs	r1, r0, #1
 800252a:	4188      	sbcs	r0, r1
 800252c:	4318      	orrs	r0, r3
 800252e:	2307      	movs	r3, #7
 8002530:	001d      	movs	r5, r3
 8002532:	2400      	movs	r4, #0
 8002534:	4005      	ands	r5, r0
 8002536:	4203      	tst	r3, r0
 8002538:	d04a      	beq.n	80025d0 <__aeabi_dmul+0x520>
 800253a:	230f      	movs	r3, #15
 800253c:	2400      	movs	r4, #0
 800253e:	4003      	ands	r3, r0
 8002540:	2b04      	cmp	r3, #4
 8002542:	d042      	beq.n	80025ca <__aeabi_dmul+0x51a>
 8002544:	1d03      	adds	r3, r0, #4
 8002546:	4283      	cmp	r3, r0
 8002548:	4180      	sbcs	r0, r0
 800254a:	4240      	negs	r0, r0
 800254c:	1824      	adds	r4, r4, r0
 800254e:	0018      	movs	r0, r3
 8002550:	0223      	lsls	r3, r4, #8
 8002552:	d53a      	bpl.n	80025ca <__aeabi_dmul+0x51a>
 8002554:	2301      	movs	r3, #1
 8002556:	2400      	movs	r4, #0
 8002558:	2500      	movs	r5, #0
 800255a:	e61b      	b.n	8002194 <__aeabi_dmul+0xe4>
 800255c:	f000 fcfe 	bl	8002f5c <__clzsi2>
 8002560:	0001      	movs	r1, r0
 8002562:	0003      	movs	r3, r0
 8002564:	3115      	adds	r1, #21
 8002566:	3320      	adds	r3, #32
 8002568:	291c      	cmp	r1, #28
 800256a:	dd8f      	ble.n	800248c <__aeabi_dmul+0x3dc>
 800256c:	3808      	subs	r0, #8
 800256e:	2200      	movs	r2, #0
 8002570:	4084      	lsls	r4, r0
 8002572:	4692      	mov	sl, r2
 8002574:	46a3      	mov	fp, r4
 8002576:	e796      	b.n	80024a6 <__aeabi_dmul+0x3f6>
 8002578:	f000 fcf0 	bl	8002f5c <__clzsi2>
 800257c:	0001      	movs	r1, r0
 800257e:	0003      	movs	r3, r0
 8002580:	3115      	adds	r1, #21
 8002582:	3320      	adds	r3, #32
 8002584:	291c      	cmp	r1, #28
 8002586:	dc00      	bgt.n	800258a <__aeabi_dmul+0x4da>
 8002588:	e758      	b.n	800243c <__aeabi_dmul+0x38c>
 800258a:	0002      	movs	r2, r0
 800258c:	464c      	mov	r4, r9
 800258e:	3a08      	subs	r2, #8
 8002590:	2000      	movs	r0, #0
 8002592:	4094      	lsls	r4, r2
 8002594:	e75d      	b.n	8002452 <__aeabi_dmul+0x3a2>
 8002596:	9b01      	ldr	r3, [sp, #4]
 8002598:	9302      	str	r3, [sp, #8]
 800259a:	e711      	b.n	80023c0 <__aeabi_dmul+0x310>
 800259c:	4b23      	ldr	r3, [pc, #140]	; (800262c <__aeabi_dmul+0x57c>)
 800259e:	0026      	movs	r6, r4
 80025a0:	469c      	mov	ip, r3
 80025a2:	0003      	movs	r3, r0
 80025a4:	9d02      	ldr	r5, [sp, #8]
 80025a6:	40cb      	lsrs	r3, r1
 80025a8:	4465      	add	r5, ip
 80025aa:	40ae      	lsls	r6, r5
 80025ac:	431e      	orrs	r6, r3
 80025ae:	0003      	movs	r3, r0
 80025b0:	40ab      	lsls	r3, r5
 80025b2:	1e58      	subs	r0, r3, #1
 80025b4:	4183      	sbcs	r3, r0
 80025b6:	0030      	movs	r0, r6
 80025b8:	4318      	orrs	r0, r3
 80025ba:	40cc      	lsrs	r4, r1
 80025bc:	0743      	lsls	r3, r0, #29
 80025be:	d0c7      	beq.n	8002550 <__aeabi_dmul+0x4a0>
 80025c0:	230f      	movs	r3, #15
 80025c2:	4003      	ands	r3, r0
 80025c4:	2b04      	cmp	r3, #4
 80025c6:	d1bd      	bne.n	8002544 <__aeabi_dmul+0x494>
 80025c8:	e7c2      	b.n	8002550 <__aeabi_dmul+0x4a0>
 80025ca:	0765      	lsls	r5, r4, #29
 80025cc:	0264      	lsls	r4, r4, #9
 80025ce:	0b24      	lsrs	r4, r4, #12
 80025d0:	08c0      	lsrs	r0, r0, #3
 80025d2:	2300      	movs	r3, #0
 80025d4:	4305      	orrs	r5, r0
 80025d6:	e5dd      	b.n	8002194 <__aeabi_dmul+0xe4>
 80025d8:	2500      	movs	r5, #0
 80025da:	2302      	movs	r3, #2
 80025dc:	2e0f      	cmp	r6, #15
 80025de:	d10c      	bne.n	80025fa <__aeabi_dmul+0x54a>
 80025e0:	2480      	movs	r4, #128	; 0x80
 80025e2:	465b      	mov	r3, fp
 80025e4:	0324      	lsls	r4, r4, #12
 80025e6:	4223      	tst	r3, r4
 80025e8:	d00e      	beq.n	8002608 <__aeabi_dmul+0x558>
 80025ea:	4221      	tst	r1, r4
 80025ec:	d10c      	bne.n	8002608 <__aeabi_dmul+0x558>
 80025ee:	430c      	orrs	r4, r1
 80025f0:	0324      	lsls	r4, r4, #12
 80025f2:	003a      	movs	r2, r7
 80025f4:	4b0e      	ldr	r3, [pc, #56]	; (8002630 <__aeabi_dmul+0x580>)
 80025f6:	0b24      	lsrs	r4, r4, #12
 80025f8:	e5cc      	b.n	8002194 <__aeabi_dmul+0xe4>
 80025fa:	2e0b      	cmp	r6, #11
 80025fc:	d000      	beq.n	8002600 <__aeabi_dmul+0x550>
 80025fe:	e5a2      	b.n	8002146 <__aeabi_dmul+0x96>
 8002600:	468b      	mov	fp, r1
 8002602:	46aa      	mov	sl, r5
 8002604:	9300      	str	r3, [sp, #0]
 8002606:	e5f7      	b.n	80021f8 <__aeabi_dmul+0x148>
 8002608:	2480      	movs	r4, #128	; 0x80
 800260a:	465b      	mov	r3, fp
 800260c:	0324      	lsls	r4, r4, #12
 800260e:	431c      	orrs	r4, r3
 8002610:	0324      	lsls	r4, r4, #12
 8002612:	4642      	mov	r2, r8
 8002614:	4655      	mov	r5, sl
 8002616:	4b06      	ldr	r3, [pc, #24]	; (8002630 <__aeabi_dmul+0x580>)
 8002618:	0b24      	lsrs	r4, r4, #12
 800261a:	e5bb      	b.n	8002194 <__aeabi_dmul+0xe4>
 800261c:	464d      	mov	r5, r9
 800261e:	0021      	movs	r1, r4
 8002620:	2303      	movs	r3, #3
 8002622:	e7db      	b.n	80025dc <__aeabi_dmul+0x52c>
 8002624:	fffffc0d 	.word	0xfffffc0d
 8002628:	0000043e 	.word	0x0000043e
 800262c:	0000041e 	.word	0x0000041e
 8002630:	000007ff 	.word	0x000007ff

08002634 <__aeabi_dsub>:
 8002634:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002636:	4657      	mov	r7, sl
 8002638:	464e      	mov	r6, r9
 800263a:	4645      	mov	r5, r8
 800263c:	46de      	mov	lr, fp
 800263e:	b5e0      	push	{r5, r6, r7, lr}
 8002640:	000d      	movs	r5, r1
 8002642:	0004      	movs	r4, r0
 8002644:	0019      	movs	r1, r3
 8002646:	0010      	movs	r0, r2
 8002648:	032b      	lsls	r3, r5, #12
 800264a:	0a5b      	lsrs	r3, r3, #9
 800264c:	0f62      	lsrs	r2, r4, #29
 800264e:	431a      	orrs	r2, r3
 8002650:	00e3      	lsls	r3, r4, #3
 8002652:	030c      	lsls	r4, r1, #12
 8002654:	0a64      	lsrs	r4, r4, #9
 8002656:	0f47      	lsrs	r7, r0, #29
 8002658:	4327      	orrs	r7, r4
 800265a:	4cd0      	ldr	r4, [pc, #832]	; (800299c <__aeabi_dsub+0x368>)
 800265c:	006e      	lsls	r6, r5, #1
 800265e:	4691      	mov	r9, r2
 8002660:	b083      	sub	sp, #12
 8002662:	004a      	lsls	r2, r1, #1
 8002664:	00c0      	lsls	r0, r0, #3
 8002666:	4698      	mov	r8, r3
 8002668:	46a2      	mov	sl, r4
 800266a:	0d76      	lsrs	r6, r6, #21
 800266c:	0fed      	lsrs	r5, r5, #31
 800266e:	0d52      	lsrs	r2, r2, #21
 8002670:	0fc9      	lsrs	r1, r1, #31
 8002672:	9001      	str	r0, [sp, #4]
 8002674:	42a2      	cmp	r2, r4
 8002676:	d100      	bne.n	800267a <__aeabi_dsub+0x46>
 8002678:	e0b9      	b.n	80027ee <__aeabi_dsub+0x1ba>
 800267a:	2401      	movs	r4, #1
 800267c:	4061      	eors	r1, r4
 800267e:	468b      	mov	fp, r1
 8002680:	428d      	cmp	r5, r1
 8002682:	d100      	bne.n	8002686 <__aeabi_dsub+0x52>
 8002684:	e08d      	b.n	80027a2 <__aeabi_dsub+0x16e>
 8002686:	1ab4      	subs	r4, r6, r2
 8002688:	46a4      	mov	ip, r4
 800268a:	2c00      	cmp	r4, #0
 800268c:	dc00      	bgt.n	8002690 <__aeabi_dsub+0x5c>
 800268e:	e0b7      	b.n	8002800 <__aeabi_dsub+0x1cc>
 8002690:	2a00      	cmp	r2, #0
 8002692:	d100      	bne.n	8002696 <__aeabi_dsub+0x62>
 8002694:	e0cb      	b.n	800282e <__aeabi_dsub+0x1fa>
 8002696:	4ac1      	ldr	r2, [pc, #772]	; (800299c <__aeabi_dsub+0x368>)
 8002698:	4296      	cmp	r6, r2
 800269a:	d100      	bne.n	800269e <__aeabi_dsub+0x6a>
 800269c:	e186      	b.n	80029ac <__aeabi_dsub+0x378>
 800269e:	2280      	movs	r2, #128	; 0x80
 80026a0:	0412      	lsls	r2, r2, #16
 80026a2:	4317      	orrs	r7, r2
 80026a4:	4662      	mov	r2, ip
 80026a6:	2a38      	cmp	r2, #56	; 0x38
 80026a8:	dd00      	ble.n	80026ac <__aeabi_dsub+0x78>
 80026aa:	e1a4      	b.n	80029f6 <__aeabi_dsub+0x3c2>
 80026ac:	2a1f      	cmp	r2, #31
 80026ae:	dd00      	ble.n	80026b2 <__aeabi_dsub+0x7e>
 80026b0:	e21d      	b.n	8002aee <__aeabi_dsub+0x4ba>
 80026b2:	4661      	mov	r1, ip
 80026b4:	2220      	movs	r2, #32
 80026b6:	003c      	movs	r4, r7
 80026b8:	1a52      	subs	r2, r2, r1
 80026ba:	0001      	movs	r1, r0
 80026bc:	4090      	lsls	r0, r2
 80026be:	4094      	lsls	r4, r2
 80026c0:	1e42      	subs	r2, r0, #1
 80026c2:	4190      	sbcs	r0, r2
 80026c4:	4662      	mov	r2, ip
 80026c6:	46a0      	mov	r8, r4
 80026c8:	4664      	mov	r4, ip
 80026ca:	40d7      	lsrs	r7, r2
 80026cc:	464a      	mov	r2, r9
 80026ce:	40e1      	lsrs	r1, r4
 80026d0:	4644      	mov	r4, r8
 80026d2:	1bd2      	subs	r2, r2, r7
 80026d4:	4691      	mov	r9, r2
 80026d6:	430c      	orrs	r4, r1
 80026d8:	4304      	orrs	r4, r0
 80026da:	1b1c      	subs	r4, r3, r4
 80026dc:	42a3      	cmp	r3, r4
 80026de:	4192      	sbcs	r2, r2
 80026e0:	464b      	mov	r3, r9
 80026e2:	4252      	negs	r2, r2
 80026e4:	1a9b      	subs	r3, r3, r2
 80026e6:	469a      	mov	sl, r3
 80026e8:	4653      	mov	r3, sl
 80026ea:	021b      	lsls	r3, r3, #8
 80026ec:	d400      	bmi.n	80026f0 <__aeabi_dsub+0xbc>
 80026ee:	e12b      	b.n	8002948 <__aeabi_dsub+0x314>
 80026f0:	4653      	mov	r3, sl
 80026f2:	025a      	lsls	r2, r3, #9
 80026f4:	0a53      	lsrs	r3, r2, #9
 80026f6:	469a      	mov	sl, r3
 80026f8:	4653      	mov	r3, sl
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d100      	bne.n	8002700 <__aeabi_dsub+0xcc>
 80026fe:	e166      	b.n	80029ce <__aeabi_dsub+0x39a>
 8002700:	4650      	mov	r0, sl
 8002702:	f000 fc2b 	bl	8002f5c <__clzsi2>
 8002706:	0003      	movs	r3, r0
 8002708:	3b08      	subs	r3, #8
 800270a:	2220      	movs	r2, #32
 800270c:	0020      	movs	r0, r4
 800270e:	1ad2      	subs	r2, r2, r3
 8002710:	4651      	mov	r1, sl
 8002712:	40d0      	lsrs	r0, r2
 8002714:	4099      	lsls	r1, r3
 8002716:	0002      	movs	r2, r0
 8002718:	409c      	lsls	r4, r3
 800271a:	430a      	orrs	r2, r1
 800271c:	429e      	cmp	r6, r3
 800271e:	dd00      	ble.n	8002722 <__aeabi_dsub+0xee>
 8002720:	e164      	b.n	80029ec <__aeabi_dsub+0x3b8>
 8002722:	1b9b      	subs	r3, r3, r6
 8002724:	1c59      	adds	r1, r3, #1
 8002726:	291f      	cmp	r1, #31
 8002728:	dd00      	ble.n	800272c <__aeabi_dsub+0xf8>
 800272a:	e0fe      	b.n	800292a <__aeabi_dsub+0x2f6>
 800272c:	2320      	movs	r3, #32
 800272e:	0010      	movs	r0, r2
 8002730:	0026      	movs	r6, r4
 8002732:	1a5b      	subs	r3, r3, r1
 8002734:	409c      	lsls	r4, r3
 8002736:	4098      	lsls	r0, r3
 8002738:	40ce      	lsrs	r6, r1
 800273a:	40ca      	lsrs	r2, r1
 800273c:	1e63      	subs	r3, r4, #1
 800273e:	419c      	sbcs	r4, r3
 8002740:	4330      	orrs	r0, r6
 8002742:	4692      	mov	sl, r2
 8002744:	2600      	movs	r6, #0
 8002746:	4304      	orrs	r4, r0
 8002748:	0763      	lsls	r3, r4, #29
 800274a:	d009      	beq.n	8002760 <__aeabi_dsub+0x12c>
 800274c:	230f      	movs	r3, #15
 800274e:	4023      	ands	r3, r4
 8002750:	2b04      	cmp	r3, #4
 8002752:	d005      	beq.n	8002760 <__aeabi_dsub+0x12c>
 8002754:	1d23      	adds	r3, r4, #4
 8002756:	42a3      	cmp	r3, r4
 8002758:	41a4      	sbcs	r4, r4
 800275a:	4264      	negs	r4, r4
 800275c:	44a2      	add	sl, r4
 800275e:	001c      	movs	r4, r3
 8002760:	4653      	mov	r3, sl
 8002762:	021b      	lsls	r3, r3, #8
 8002764:	d400      	bmi.n	8002768 <__aeabi_dsub+0x134>
 8002766:	e0f2      	b.n	800294e <__aeabi_dsub+0x31a>
 8002768:	4b8c      	ldr	r3, [pc, #560]	; (800299c <__aeabi_dsub+0x368>)
 800276a:	3601      	adds	r6, #1
 800276c:	429e      	cmp	r6, r3
 800276e:	d100      	bne.n	8002772 <__aeabi_dsub+0x13e>
 8002770:	e10f      	b.n	8002992 <__aeabi_dsub+0x35e>
 8002772:	4653      	mov	r3, sl
 8002774:	498a      	ldr	r1, [pc, #552]	; (80029a0 <__aeabi_dsub+0x36c>)
 8002776:	08e4      	lsrs	r4, r4, #3
 8002778:	400b      	ands	r3, r1
 800277a:	0019      	movs	r1, r3
 800277c:	075b      	lsls	r3, r3, #29
 800277e:	4323      	orrs	r3, r4
 8002780:	0572      	lsls	r2, r6, #21
 8002782:	024c      	lsls	r4, r1, #9
 8002784:	0b24      	lsrs	r4, r4, #12
 8002786:	0d52      	lsrs	r2, r2, #21
 8002788:	0512      	lsls	r2, r2, #20
 800278a:	4322      	orrs	r2, r4
 800278c:	07ed      	lsls	r5, r5, #31
 800278e:	432a      	orrs	r2, r5
 8002790:	0018      	movs	r0, r3
 8002792:	0011      	movs	r1, r2
 8002794:	b003      	add	sp, #12
 8002796:	bcf0      	pop	{r4, r5, r6, r7}
 8002798:	46bb      	mov	fp, r7
 800279a:	46b2      	mov	sl, r6
 800279c:	46a9      	mov	r9, r5
 800279e:	46a0      	mov	r8, r4
 80027a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027a2:	1ab4      	subs	r4, r6, r2
 80027a4:	46a4      	mov	ip, r4
 80027a6:	2c00      	cmp	r4, #0
 80027a8:	dd59      	ble.n	800285e <__aeabi_dsub+0x22a>
 80027aa:	2a00      	cmp	r2, #0
 80027ac:	d100      	bne.n	80027b0 <__aeabi_dsub+0x17c>
 80027ae:	e0b0      	b.n	8002912 <__aeabi_dsub+0x2de>
 80027b0:	4556      	cmp	r6, sl
 80027b2:	d100      	bne.n	80027b6 <__aeabi_dsub+0x182>
 80027b4:	e0fa      	b.n	80029ac <__aeabi_dsub+0x378>
 80027b6:	2280      	movs	r2, #128	; 0x80
 80027b8:	0412      	lsls	r2, r2, #16
 80027ba:	4317      	orrs	r7, r2
 80027bc:	4662      	mov	r2, ip
 80027be:	2a38      	cmp	r2, #56	; 0x38
 80027c0:	dd00      	ble.n	80027c4 <__aeabi_dsub+0x190>
 80027c2:	e0d4      	b.n	800296e <__aeabi_dsub+0x33a>
 80027c4:	2a1f      	cmp	r2, #31
 80027c6:	dc00      	bgt.n	80027ca <__aeabi_dsub+0x196>
 80027c8:	e1c0      	b.n	8002b4c <__aeabi_dsub+0x518>
 80027ca:	0039      	movs	r1, r7
 80027cc:	3a20      	subs	r2, #32
 80027ce:	40d1      	lsrs	r1, r2
 80027d0:	4662      	mov	r2, ip
 80027d2:	2a20      	cmp	r2, #32
 80027d4:	d006      	beq.n	80027e4 <__aeabi_dsub+0x1b0>
 80027d6:	4664      	mov	r4, ip
 80027d8:	2240      	movs	r2, #64	; 0x40
 80027da:	1b12      	subs	r2, r2, r4
 80027dc:	003c      	movs	r4, r7
 80027de:	4094      	lsls	r4, r2
 80027e0:	4304      	orrs	r4, r0
 80027e2:	9401      	str	r4, [sp, #4]
 80027e4:	9c01      	ldr	r4, [sp, #4]
 80027e6:	1e62      	subs	r2, r4, #1
 80027e8:	4194      	sbcs	r4, r2
 80027ea:	430c      	orrs	r4, r1
 80027ec:	e0c3      	b.n	8002976 <__aeabi_dsub+0x342>
 80027ee:	003c      	movs	r4, r7
 80027f0:	4304      	orrs	r4, r0
 80027f2:	d02b      	beq.n	800284c <__aeabi_dsub+0x218>
 80027f4:	468b      	mov	fp, r1
 80027f6:	428d      	cmp	r5, r1
 80027f8:	d02e      	beq.n	8002858 <__aeabi_dsub+0x224>
 80027fa:	4c6a      	ldr	r4, [pc, #424]	; (80029a4 <__aeabi_dsub+0x370>)
 80027fc:	46a4      	mov	ip, r4
 80027fe:	44b4      	add	ip, r6
 8002800:	4664      	mov	r4, ip
 8002802:	2c00      	cmp	r4, #0
 8002804:	d05f      	beq.n	80028c6 <__aeabi_dsub+0x292>
 8002806:	1b94      	subs	r4, r2, r6
 8002808:	46a4      	mov	ip, r4
 800280a:	2e00      	cmp	r6, #0
 800280c:	d000      	beq.n	8002810 <__aeabi_dsub+0x1dc>
 800280e:	e120      	b.n	8002a52 <__aeabi_dsub+0x41e>
 8002810:	464c      	mov	r4, r9
 8002812:	431c      	orrs	r4, r3
 8002814:	d100      	bne.n	8002818 <__aeabi_dsub+0x1e4>
 8002816:	e1c7      	b.n	8002ba8 <__aeabi_dsub+0x574>
 8002818:	4661      	mov	r1, ip
 800281a:	1e4c      	subs	r4, r1, #1
 800281c:	2901      	cmp	r1, #1
 800281e:	d100      	bne.n	8002822 <__aeabi_dsub+0x1ee>
 8002820:	e223      	b.n	8002c6a <__aeabi_dsub+0x636>
 8002822:	4d5e      	ldr	r5, [pc, #376]	; (800299c <__aeabi_dsub+0x368>)
 8002824:	45ac      	cmp	ip, r5
 8002826:	d100      	bne.n	800282a <__aeabi_dsub+0x1f6>
 8002828:	e1d8      	b.n	8002bdc <__aeabi_dsub+0x5a8>
 800282a:	46a4      	mov	ip, r4
 800282c:	e11a      	b.n	8002a64 <__aeabi_dsub+0x430>
 800282e:	003a      	movs	r2, r7
 8002830:	4302      	orrs	r2, r0
 8002832:	d100      	bne.n	8002836 <__aeabi_dsub+0x202>
 8002834:	e0e4      	b.n	8002a00 <__aeabi_dsub+0x3cc>
 8002836:	0022      	movs	r2, r4
 8002838:	3a01      	subs	r2, #1
 800283a:	2c01      	cmp	r4, #1
 800283c:	d100      	bne.n	8002840 <__aeabi_dsub+0x20c>
 800283e:	e1c3      	b.n	8002bc8 <__aeabi_dsub+0x594>
 8002840:	4956      	ldr	r1, [pc, #344]	; (800299c <__aeabi_dsub+0x368>)
 8002842:	428c      	cmp	r4, r1
 8002844:	d100      	bne.n	8002848 <__aeabi_dsub+0x214>
 8002846:	e0b1      	b.n	80029ac <__aeabi_dsub+0x378>
 8002848:	4694      	mov	ip, r2
 800284a:	e72b      	b.n	80026a4 <__aeabi_dsub+0x70>
 800284c:	2401      	movs	r4, #1
 800284e:	4061      	eors	r1, r4
 8002850:	468b      	mov	fp, r1
 8002852:	428d      	cmp	r5, r1
 8002854:	d000      	beq.n	8002858 <__aeabi_dsub+0x224>
 8002856:	e716      	b.n	8002686 <__aeabi_dsub+0x52>
 8002858:	4952      	ldr	r1, [pc, #328]	; (80029a4 <__aeabi_dsub+0x370>)
 800285a:	468c      	mov	ip, r1
 800285c:	44b4      	add	ip, r6
 800285e:	4664      	mov	r4, ip
 8002860:	2c00      	cmp	r4, #0
 8002862:	d100      	bne.n	8002866 <__aeabi_dsub+0x232>
 8002864:	e0d3      	b.n	8002a0e <__aeabi_dsub+0x3da>
 8002866:	1b91      	subs	r1, r2, r6
 8002868:	468c      	mov	ip, r1
 800286a:	2e00      	cmp	r6, #0
 800286c:	d100      	bne.n	8002870 <__aeabi_dsub+0x23c>
 800286e:	e15e      	b.n	8002b2e <__aeabi_dsub+0x4fa>
 8002870:	494a      	ldr	r1, [pc, #296]	; (800299c <__aeabi_dsub+0x368>)
 8002872:	428a      	cmp	r2, r1
 8002874:	d100      	bne.n	8002878 <__aeabi_dsub+0x244>
 8002876:	e1be      	b.n	8002bf6 <__aeabi_dsub+0x5c2>
 8002878:	2180      	movs	r1, #128	; 0x80
 800287a:	464c      	mov	r4, r9
 800287c:	0409      	lsls	r1, r1, #16
 800287e:	430c      	orrs	r4, r1
 8002880:	46a1      	mov	r9, r4
 8002882:	4661      	mov	r1, ip
 8002884:	2938      	cmp	r1, #56	; 0x38
 8002886:	dd00      	ble.n	800288a <__aeabi_dsub+0x256>
 8002888:	e1ba      	b.n	8002c00 <__aeabi_dsub+0x5cc>
 800288a:	291f      	cmp	r1, #31
 800288c:	dd00      	ble.n	8002890 <__aeabi_dsub+0x25c>
 800288e:	e227      	b.n	8002ce0 <__aeabi_dsub+0x6ac>
 8002890:	2420      	movs	r4, #32
 8002892:	1a64      	subs	r4, r4, r1
 8002894:	4649      	mov	r1, r9
 8002896:	40a1      	lsls	r1, r4
 8002898:	001e      	movs	r6, r3
 800289a:	4688      	mov	r8, r1
 800289c:	4661      	mov	r1, ip
 800289e:	40a3      	lsls	r3, r4
 80028a0:	40ce      	lsrs	r6, r1
 80028a2:	4641      	mov	r1, r8
 80028a4:	1e5c      	subs	r4, r3, #1
 80028a6:	41a3      	sbcs	r3, r4
 80028a8:	4331      	orrs	r1, r6
 80028aa:	4319      	orrs	r1, r3
 80028ac:	000c      	movs	r4, r1
 80028ae:	4663      	mov	r3, ip
 80028b0:	4649      	mov	r1, r9
 80028b2:	40d9      	lsrs	r1, r3
 80028b4:	187f      	adds	r7, r7, r1
 80028b6:	1824      	adds	r4, r4, r0
 80028b8:	4284      	cmp	r4, r0
 80028ba:	419b      	sbcs	r3, r3
 80028bc:	425b      	negs	r3, r3
 80028be:	469a      	mov	sl, r3
 80028c0:	0016      	movs	r6, r2
 80028c2:	44ba      	add	sl, r7
 80028c4:	e05d      	b.n	8002982 <__aeabi_dsub+0x34e>
 80028c6:	4c38      	ldr	r4, [pc, #224]	; (80029a8 <__aeabi_dsub+0x374>)
 80028c8:	1c72      	adds	r2, r6, #1
 80028ca:	4222      	tst	r2, r4
 80028cc:	d000      	beq.n	80028d0 <__aeabi_dsub+0x29c>
 80028ce:	e0df      	b.n	8002a90 <__aeabi_dsub+0x45c>
 80028d0:	464a      	mov	r2, r9
 80028d2:	431a      	orrs	r2, r3
 80028d4:	2e00      	cmp	r6, #0
 80028d6:	d000      	beq.n	80028da <__aeabi_dsub+0x2a6>
 80028d8:	e15c      	b.n	8002b94 <__aeabi_dsub+0x560>
 80028da:	2a00      	cmp	r2, #0
 80028dc:	d100      	bne.n	80028e0 <__aeabi_dsub+0x2ac>
 80028de:	e1cf      	b.n	8002c80 <__aeabi_dsub+0x64c>
 80028e0:	003a      	movs	r2, r7
 80028e2:	4302      	orrs	r2, r0
 80028e4:	d100      	bne.n	80028e8 <__aeabi_dsub+0x2b4>
 80028e6:	e17f      	b.n	8002be8 <__aeabi_dsub+0x5b4>
 80028e8:	1a1c      	subs	r4, r3, r0
 80028ea:	464a      	mov	r2, r9
 80028ec:	42a3      	cmp	r3, r4
 80028ee:	4189      	sbcs	r1, r1
 80028f0:	1bd2      	subs	r2, r2, r7
 80028f2:	4249      	negs	r1, r1
 80028f4:	1a52      	subs	r2, r2, r1
 80028f6:	4692      	mov	sl, r2
 80028f8:	0212      	lsls	r2, r2, #8
 80028fa:	d400      	bmi.n	80028fe <__aeabi_dsub+0x2ca>
 80028fc:	e20a      	b.n	8002d14 <__aeabi_dsub+0x6e0>
 80028fe:	1ac4      	subs	r4, r0, r3
 8002900:	42a0      	cmp	r0, r4
 8002902:	4180      	sbcs	r0, r0
 8002904:	464b      	mov	r3, r9
 8002906:	4240      	negs	r0, r0
 8002908:	1aff      	subs	r7, r7, r3
 800290a:	1a3b      	subs	r3, r7, r0
 800290c:	469a      	mov	sl, r3
 800290e:	465d      	mov	r5, fp
 8002910:	e71a      	b.n	8002748 <__aeabi_dsub+0x114>
 8002912:	003a      	movs	r2, r7
 8002914:	4302      	orrs	r2, r0
 8002916:	d073      	beq.n	8002a00 <__aeabi_dsub+0x3cc>
 8002918:	0022      	movs	r2, r4
 800291a:	3a01      	subs	r2, #1
 800291c:	2c01      	cmp	r4, #1
 800291e:	d100      	bne.n	8002922 <__aeabi_dsub+0x2ee>
 8002920:	e0cb      	b.n	8002aba <__aeabi_dsub+0x486>
 8002922:	4554      	cmp	r4, sl
 8002924:	d042      	beq.n	80029ac <__aeabi_dsub+0x378>
 8002926:	4694      	mov	ip, r2
 8002928:	e748      	b.n	80027bc <__aeabi_dsub+0x188>
 800292a:	0010      	movs	r0, r2
 800292c:	3b1f      	subs	r3, #31
 800292e:	40d8      	lsrs	r0, r3
 8002930:	2920      	cmp	r1, #32
 8002932:	d003      	beq.n	800293c <__aeabi_dsub+0x308>
 8002934:	2340      	movs	r3, #64	; 0x40
 8002936:	1a5b      	subs	r3, r3, r1
 8002938:	409a      	lsls	r2, r3
 800293a:	4314      	orrs	r4, r2
 800293c:	1e63      	subs	r3, r4, #1
 800293e:	419c      	sbcs	r4, r3
 8002940:	2300      	movs	r3, #0
 8002942:	2600      	movs	r6, #0
 8002944:	469a      	mov	sl, r3
 8002946:	4304      	orrs	r4, r0
 8002948:	0763      	lsls	r3, r4, #29
 800294a:	d000      	beq.n	800294e <__aeabi_dsub+0x31a>
 800294c:	e6fe      	b.n	800274c <__aeabi_dsub+0x118>
 800294e:	4652      	mov	r2, sl
 8002950:	08e3      	lsrs	r3, r4, #3
 8002952:	0752      	lsls	r2, r2, #29
 8002954:	4313      	orrs	r3, r2
 8002956:	4652      	mov	r2, sl
 8002958:	46b4      	mov	ip, r6
 800295a:	08d2      	lsrs	r2, r2, #3
 800295c:	490f      	ldr	r1, [pc, #60]	; (800299c <__aeabi_dsub+0x368>)
 800295e:	458c      	cmp	ip, r1
 8002960:	d02a      	beq.n	80029b8 <__aeabi_dsub+0x384>
 8002962:	0312      	lsls	r2, r2, #12
 8002964:	0b14      	lsrs	r4, r2, #12
 8002966:	4662      	mov	r2, ip
 8002968:	0552      	lsls	r2, r2, #21
 800296a:	0d52      	lsrs	r2, r2, #21
 800296c:	e70c      	b.n	8002788 <__aeabi_dsub+0x154>
 800296e:	003c      	movs	r4, r7
 8002970:	4304      	orrs	r4, r0
 8002972:	1e62      	subs	r2, r4, #1
 8002974:	4194      	sbcs	r4, r2
 8002976:	18e4      	adds	r4, r4, r3
 8002978:	429c      	cmp	r4, r3
 800297a:	4192      	sbcs	r2, r2
 800297c:	4252      	negs	r2, r2
 800297e:	444a      	add	r2, r9
 8002980:	4692      	mov	sl, r2
 8002982:	4653      	mov	r3, sl
 8002984:	021b      	lsls	r3, r3, #8
 8002986:	d5df      	bpl.n	8002948 <__aeabi_dsub+0x314>
 8002988:	4b04      	ldr	r3, [pc, #16]	; (800299c <__aeabi_dsub+0x368>)
 800298a:	3601      	adds	r6, #1
 800298c:	429e      	cmp	r6, r3
 800298e:	d000      	beq.n	8002992 <__aeabi_dsub+0x35e>
 8002990:	e0a0      	b.n	8002ad4 <__aeabi_dsub+0x4a0>
 8002992:	0032      	movs	r2, r6
 8002994:	2400      	movs	r4, #0
 8002996:	2300      	movs	r3, #0
 8002998:	e6f6      	b.n	8002788 <__aeabi_dsub+0x154>
 800299a:	46c0      	nop			; (mov r8, r8)
 800299c:	000007ff 	.word	0x000007ff
 80029a0:	ff7fffff 	.word	0xff7fffff
 80029a4:	fffff801 	.word	0xfffff801
 80029a8:	000007fe 	.word	0x000007fe
 80029ac:	08db      	lsrs	r3, r3, #3
 80029ae:	464a      	mov	r2, r9
 80029b0:	0752      	lsls	r2, r2, #29
 80029b2:	4313      	orrs	r3, r2
 80029b4:	464a      	mov	r2, r9
 80029b6:	08d2      	lsrs	r2, r2, #3
 80029b8:	0019      	movs	r1, r3
 80029ba:	4311      	orrs	r1, r2
 80029bc:	d100      	bne.n	80029c0 <__aeabi_dsub+0x38c>
 80029be:	e1b5      	b.n	8002d2c <__aeabi_dsub+0x6f8>
 80029c0:	2480      	movs	r4, #128	; 0x80
 80029c2:	0324      	lsls	r4, r4, #12
 80029c4:	4314      	orrs	r4, r2
 80029c6:	0324      	lsls	r4, r4, #12
 80029c8:	4ad5      	ldr	r2, [pc, #852]	; (8002d20 <__aeabi_dsub+0x6ec>)
 80029ca:	0b24      	lsrs	r4, r4, #12
 80029cc:	e6dc      	b.n	8002788 <__aeabi_dsub+0x154>
 80029ce:	0020      	movs	r0, r4
 80029d0:	f000 fac4 	bl	8002f5c <__clzsi2>
 80029d4:	0003      	movs	r3, r0
 80029d6:	3318      	adds	r3, #24
 80029d8:	2b1f      	cmp	r3, #31
 80029da:	dc00      	bgt.n	80029de <__aeabi_dsub+0x3aa>
 80029dc:	e695      	b.n	800270a <__aeabi_dsub+0xd6>
 80029de:	0022      	movs	r2, r4
 80029e0:	3808      	subs	r0, #8
 80029e2:	4082      	lsls	r2, r0
 80029e4:	2400      	movs	r4, #0
 80029e6:	429e      	cmp	r6, r3
 80029e8:	dc00      	bgt.n	80029ec <__aeabi_dsub+0x3b8>
 80029ea:	e69a      	b.n	8002722 <__aeabi_dsub+0xee>
 80029ec:	1af6      	subs	r6, r6, r3
 80029ee:	4bcd      	ldr	r3, [pc, #820]	; (8002d24 <__aeabi_dsub+0x6f0>)
 80029f0:	401a      	ands	r2, r3
 80029f2:	4692      	mov	sl, r2
 80029f4:	e6a8      	b.n	8002748 <__aeabi_dsub+0x114>
 80029f6:	003c      	movs	r4, r7
 80029f8:	4304      	orrs	r4, r0
 80029fa:	1e62      	subs	r2, r4, #1
 80029fc:	4194      	sbcs	r4, r2
 80029fe:	e66c      	b.n	80026da <__aeabi_dsub+0xa6>
 8002a00:	464a      	mov	r2, r9
 8002a02:	08db      	lsrs	r3, r3, #3
 8002a04:	0752      	lsls	r2, r2, #29
 8002a06:	4313      	orrs	r3, r2
 8002a08:	464a      	mov	r2, r9
 8002a0a:	08d2      	lsrs	r2, r2, #3
 8002a0c:	e7a6      	b.n	800295c <__aeabi_dsub+0x328>
 8002a0e:	4cc6      	ldr	r4, [pc, #792]	; (8002d28 <__aeabi_dsub+0x6f4>)
 8002a10:	1c72      	adds	r2, r6, #1
 8002a12:	4222      	tst	r2, r4
 8002a14:	d000      	beq.n	8002a18 <__aeabi_dsub+0x3e4>
 8002a16:	e0ac      	b.n	8002b72 <__aeabi_dsub+0x53e>
 8002a18:	464a      	mov	r2, r9
 8002a1a:	431a      	orrs	r2, r3
 8002a1c:	2e00      	cmp	r6, #0
 8002a1e:	d000      	beq.n	8002a22 <__aeabi_dsub+0x3ee>
 8002a20:	e105      	b.n	8002c2e <__aeabi_dsub+0x5fa>
 8002a22:	2a00      	cmp	r2, #0
 8002a24:	d100      	bne.n	8002a28 <__aeabi_dsub+0x3f4>
 8002a26:	e156      	b.n	8002cd6 <__aeabi_dsub+0x6a2>
 8002a28:	003a      	movs	r2, r7
 8002a2a:	4302      	orrs	r2, r0
 8002a2c:	d100      	bne.n	8002a30 <__aeabi_dsub+0x3fc>
 8002a2e:	e0db      	b.n	8002be8 <__aeabi_dsub+0x5b4>
 8002a30:	181c      	adds	r4, r3, r0
 8002a32:	429c      	cmp	r4, r3
 8002a34:	419b      	sbcs	r3, r3
 8002a36:	444f      	add	r7, r9
 8002a38:	46ba      	mov	sl, r7
 8002a3a:	425b      	negs	r3, r3
 8002a3c:	449a      	add	sl, r3
 8002a3e:	4653      	mov	r3, sl
 8002a40:	021b      	lsls	r3, r3, #8
 8002a42:	d400      	bmi.n	8002a46 <__aeabi_dsub+0x412>
 8002a44:	e780      	b.n	8002948 <__aeabi_dsub+0x314>
 8002a46:	4652      	mov	r2, sl
 8002a48:	4bb6      	ldr	r3, [pc, #728]	; (8002d24 <__aeabi_dsub+0x6f0>)
 8002a4a:	2601      	movs	r6, #1
 8002a4c:	401a      	ands	r2, r3
 8002a4e:	4692      	mov	sl, r2
 8002a50:	e77a      	b.n	8002948 <__aeabi_dsub+0x314>
 8002a52:	4cb3      	ldr	r4, [pc, #716]	; (8002d20 <__aeabi_dsub+0x6ec>)
 8002a54:	42a2      	cmp	r2, r4
 8002a56:	d100      	bne.n	8002a5a <__aeabi_dsub+0x426>
 8002a58:	e0c0      	b.n	8002bdc <__aeabi_dsub+0x5a8>
 8002a5a:	2480      	movs	r4, #128	; 0x80
 8002a5c:	464d      	mov	r5, r9
 8002a5e:	0424      	lsls	r4, r4, #16
 8002a60:	4325      	orrs	r5, r4
 8002a62:	46a9      	mov	r9, r5
 8002a64:	4664      	mov	r4, ip
 8002a66:	2c38      	cmp	r4, #56	; 0x38
 8002a68:	dc53      	bgt.n	8002b12 <__aeabi_dsub+0x4de>
 8002a6a:	4661      	mov	r1, ip
 8002a6c:	2c1f      	cmp	r4, #31
 8002a6e:	dd00      	ble.n	8002a72 <__aeabi_dsub+0x43e>
 8002a70:	e0cd      	b.n	8002c0e <__aeabi_dsub+0x5da>
 8002a72:	2520      	movs	r5, #32
 8002a74:	001e      	movs	r6, r3
 8002a76:	1b2d      	subs	r5, r5, r4
 8002a78:	464c      	mov	r4, r9
 8002a7a:	40ab      	lsls	r3, r5
 8002a7c:	40ac      	lsls	r4, r5
 8002a7e:	40ce      	lsrs	r6, r1
 8002a80:	1e5d      	subs	r5, r3, #1
 8002a82:	41ab      	sbcs	r3, r5
 8002a84:	4334      	orrs	r4, r6
 8002a86:	4323      	orrs	r3, r4
 8002a88:	464c      	mov	r4, r9
 8002a8a:	40cc      	lsrs	r4, r1
 8002a8c:	1b3f      	subs	r7, r7, r4
 8002a8e:	e045      	b.n	8002b1c <__aeabi_dsub+0x4e8>
 8002a90:	464a      	mov	r2, r9
 8002a92:	1a1c      	subs	r4, r3, r0
 8002a94:	1bd1      	subs	r1, r2, r7
 8002a96:	42a3      	cmp	r3, r4
 8002a98:	4192      	sbcs	r2, r2
 8002a9a:	4252      	negs	r2, r2
 8002a9c:	4692      	mov	sl, r2
 8002a9e:	000a      	movs	r2, r1
 8002aa0:	4651      	mov	r1, sl
 8002aa2:	1a52      	subs	r2, r2, r1
 8002aa4:	4692      	mov	sl, r2
 8002aa6:	0212      	lsls	r2, r2, #8
 8002aa8:	d500      	bpl.n	8002aac <__aeabi_dsub+0x478>
 8002aaa:	e083      	b.n	8002bb4 <__aeabi_dsub+0x580>
 8002aac:	4653      	mov	r3, sl
 8002aae:	4323      	orrs	r3, r4
 8002ab0:	d000      	beq.n	8002ab4 <__aeabi_dsub+0x480>
 8002ab2:	e621      	b.n	80026f8 <__aeabi_dsub+0xc4>
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	2500      	movs	r5, #0
 8002ab8:	e753      	b.n	8002962 <__aeabi_dsub+0x32e>
 8002aba:	181c      	adds	r4, r3, r0
 8002abc:	429c      	cmp	r4, r3
 8002abe:	419b      	sbcs	r3, r3
 8002ac0:	444f      	add	r7, r9
 8002ac2:	46ba      	mov	sl, r7
 8002ac4:	425b      	negs	r3, r3
 8002ac6:	449a      	add	sl, r3
 8002ac8:	4653      	mov	r3, sl
 8002aca:	2601      	movs	r6, #1
 8002acc:	021b      	lsls	r3, r3, #8
 8002ace:	d400      	bmi.n	8002ad2 <__aeabi_dsub+0x49e>
 8002ad0:	e73a      	b.n	8002948 <__aeabi_dsub+0x314>
 8002ad2:	2602      	movs	r6, #2
 8002ad4:	4652      	mov	r2, sl
 8002ad6:	4b93      	ldr	r3, [pc, #588]	; (8002d24 <__aeabi_dsub+0x6f0>)
 8002ad8:	2101      	movs	r1, #1
 8002ada:	401a      	ands	r2, r3
 8002adc:	0013      	movs	r3, r2
 8002ade:	4021      	ands	r1, r4
 8002ae0:	0862      	lsrs	r2, r4, #1
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	07dc      	lsls	r4, r3, #31
 8002ae6:	085b      	lsrs	r3, r3, #1
 8002ae8:	469a      	mov	sl, r3
 8002aea:	4314      	orrs	r4, r2
 8002aec:	e62c      	b.n	8002748 <__aeabi_dsub+0x114>
 8002aee:	0039      	movs	r1, r7
 8002af0:	3a20      	subs	r2, #32
 8002af2:	40d1      	lsrs	r1, r2
 8002af4:	4662      	mov	r2, ip
 8002af6:	2a20      	cmp	r2, #32
 8002af8:	d006      	beq.n	8002b08 <__aeabi_dsub+0x4d4>
 8002afa:	4664      	mov	r4, ip
 8002afc:	2240      	movs	r2, #64	; 0x40
 8002afe:	1b12      	subs	r2, r2, r4
 8002b00:	003c      	movs	r4, r7
 8002b02:	4094      	lsls	r4, r2
 8002b04:	4304      	orrs	r4, r0
 8002b06:	9401      	str	r4, [sp, #4]
 8002b08:	9c01      	ldr	r4, [sp, #4]
 8002b0a:	1e62      	subs	r2, r4, #1
 8002b0c:	4194      	sbcs	r4, r2
 8002b0e:	430c      	orrs	r4, r1
 8002b10:	e5e3      	b.n	80026da <__aeabi_dsub+0xa6>
 8002b12:	4649      	mov	r1, r9
 8002b14:	4319      	orrs	r1, r3
 8002b16:	000b      	movs	r3, r1
 8002b18:	1e5c      	subs	r4, r3, #1
 8002b1a:	41a3      	sbcs	r3, r4
 8002b1c:	1ac4      	subs	r4, r0, r3
 8002b1e:	42a0      	cmp	r0, r4
 8002b20:	419b      	sbcs	r3, r3
 8002b22:	425b      	negs	r3, r3
 8002b24:	1afb      	subs	r3, r7, r3
 8002b26:	469a      	mov	sl, r3
 8002b28:	465d      	mov	r5, fp
 8002b2a:	0016      	movs	r6, r2
 8002b2c:	e5dc      	b.n	80026e8 <__aeabi_dsub+0xb4>
 8002b2e:	4649      	mov	r1, r9
 8002b30:	4319      	orrs	r1, r3
 8002b32:	d100      	bne.n	8002b36 <__aeabi_dsub+0x502>
 8002b34:	e0ae      	b.n	8002c94 <__aeabi_dsub+0x660>
 8002b36:	4661      	mov	r1, ip
 8002b38:	4664      	mov	r4, ip
 8002b3a:	3901      	subs	r1, #1
 8002b3c:	2c01      	cmp	r4, #1
 8002b3e:	d100      	bne.n	8002b42 <__aeabi_dsub+0x50e>
 8002b40:	e0e0      	b.n	8002d04 <__aeabi_dsub+0x6d0>
 8002b42:	4c77      	ldr	r4, [pc, #476]	; (8002d20 <__aeabi_dsub+0x6ec>)
 8002b44:	45a4      	cmp	ip, r4
 8002b46:	d056      	beq.n	8002bf6 <__aeabi_dsub+0x5c2>
 8002b48:	468c      	mov	ip, r1
 8002b4a:	e69a      	b.n	8002882 <__aeabi_dsub+0x24e>
 8002b4c:	4661      	mov	r1, ip
 8002b4e:	2220      	movs	r2, #32
 8002b50:	003c      	movs	r4, r7
 8002b52:	1a52      	subs	r2, r2, r1
 8002b54:	4094      	lsls	r4, r2
 8002b56:	0001      	movs	r1, r0
 8002b58:	4090      	lsls	r0, r2
 8002b5a:	46a0      	mov	r8, r4
 8002b5c:	4664      	mov	r4, ip
 8002b5e:	1e42      	subs	r2, r0, #1
 8002b60:	4190      	sbcs	r0, r2
 8002b62:	4662      	mov	r2, ip
 8002b64:	40e1      	lsrs	r1, r4
 8002b66:	4644      	mov	r4, r8
 8002b68:	40d7      	lsrs	r7, r2
 8002b6a:	430c      	orrs	r4, r1
 8002b6c:	4304      	orrs	r4, r0
 8002b6e:	44b9      	add	r9, r7
 8002b70:	e701      	b.n	8002976 <__aeabi_dsub+0x342>
 8002b72:	496b      	ldr	r1, [pc, #428]	; (8002d20 <__aeabi_dsub+0x6ec>)
 8002b74:	428a      	cmp	r2, r1
 8002b76:	d100      	bne.n	8002b7a <__aeabi_dsub+0x546>
 8002b78:	e70c      	b.n	8002994 <__aeabi_dsub+0x360>
 8002b7a:	1818      	adds	r0, r3, r0
 8002b7c:	4298      	cmp	r0, r3
 8002b7e:	419b      	sbcs	r3, r3
 8002b80:	444f      	add	r7, r9
 8002b82:	425b      	negs	r3, r3
 8002b84:	18fb      	adds	r3, r7, r3
 8002b86:	07dc      	lsls	r4, r3, #31
 8002b88:	0840      	lsrs	r0, r0, #1
 8002b8a:	085b      	lsrs	r3, r3, #1
 8002b8c:	469a      	mov	sl, r3
 8002b8e:	0016      	movs	r6, r2
 8002b90:	4304      	orrs	r4, r0
 8002b92:	e6d9      	b.n	8002948 <__aeabi_dsub+0x314>
 8002b94:	2a00      	cmp	r2, #0
 8002b96:	d000      	beq.n	8002b9a <__aeabi_dsub+0x566>
 8002b98:	e081      	b.n	8002c9e <__aeabi_dsub+0x66a>
 8002b9a:	003b      	movs	r3, r7
 8002b9c:	4303      	orrs	r3, r0
 8002b9e:	d11d      	bne.n	8002bdc <__aeabi_dsub+0x5a8>
 8002ba0:	2280      	movs	r2, #128	; 0x80
 8002ba2:	2500      	movs	r5, #0
 8002ba4:	0312      	lsls	r2, r2, #12
 8002ba6:	e70b      	b.n	80029c0 <__aeabi_dsub+0x38c>
 8002ba8:	08c0      	lsrs	r0, r0, #3
 8002baa:	077b      	lsls	r3, r7, #29
 8002bac:	465d      	mov	r5, fp
 8002bae:	4303      	orrs	r3, r0
 8002bb0:	08fa      	lsrs	r2, r7, #3
 8002bb2:	e6d3      	b.n	800295c <__aeabi_dsub+0x328>
 8002bb4:	1ac4      	subs	r4, r0, r3
 8002bb6:	42a0      	cmp	r0, r4
 8002bb8:	4180      	sbcs	r0, r0
 8002bba:	464b      	mov	r3, r9
 8002bbc:	4240      	negs	r0, r0
 8002bbe:	1aff      	subs	r7, r7, r3
 8002bc0:	1a3b      	subs	r3, r7, r0
 8002bc2:	469a      	mov	sl, r3
 8002bc4:	465d      	mov	r5, fp
 8002bc6:	e597      	b.n	80026f8 <__aeabi_dsub+0xc4>
 8002bc8:	1a1c      	subs	r4, r3, r0
 8002bca:	464a      	mov	r2, r9
 8002bcc:	42a3      	cmp	r3, r4
 8002bce:	419b      	sbcs	r3, r3
 8002bd0:	1bd7      	subs	r7, r2, r7
 8002bd2:	425b      	negs	r3, r3
 8002bd4:	1afb      	subs	r3, r7, r3
 8002bd6:	469a      	mov	sl, r3
 8002bd8:	2601      	movs	r6, #1
 8002bda:	e585      	b.n	80026e8 <__aeabi_dsub+0xb4>
 8002bdc:	08c0      	lsrs	r0, r0, #3
 8002bde:	077b      	lsls	r3, r7, #29
 8002be0:	465d      	mov	r5, fp
 8002be2:	4303      	orrs	r3, r0
 8002be4:	08fa      	lsrs	r2, r7, #3
 8002be6:	e6e7      	b.n	80029b8 <__aeabi_dsub+0x384>
 8002be8:	464a      	mov	r2, r9
 8002bea:	08db      	lsrs	r3, r3, #3
 8002bec:	0752      	lsls	r2, r2, #29
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	464a      	mov	r2, r9
 8002bf2:	08d2      	lsrs	r2, r2, #3
 8002bf4:	e6b5      	b.n	8002962 <__aeabi_dsub+0x32e>
 8002bf6:	08c0      	lsrs	r0, r0, #3
 8002bf8:	077b      	lsls	r3, r7, #29
 8002bfa:	4303      	orrs	r3, r0
 8002bfc:	08fa      	lsrs	r2, r7, #3
 8002bfe:	e6db      	b.n	80029b8 <__aeabi_dsub+0x384>
 8002c00:	4649      	mov	r1, r9
 8002c02:	4319      	orrs	r1, r3
 8002c04:	000b      	movs	r3, r1
 8002c06:	1e59      	subs	r1, r3, #1
 8002c08:	418b      	sbcs	r3, r1
 8002c0a:	001c      	movs	r4, r3
 8002c0c:	e653      	b.n	80028b6 <__aeabi_dsub+0x282>
 8002c0e:	464d      	mov	r5, r9
 8002c10:	3c20      	subs	r4, #32
 8002c12:	40e5      	lsrs	r5, r4
 8002c14:	2920      	cmp	r1, #32
 8002c16:	d005      	beq.n	8002c24 <__aeabi_dsub+0x5f0>
 8002c18:	2440      	movs	r4, #64	; 0x40
 8002c1a:	1a64      	subs	r4, r4, r1
 8002c1c:	4649      	mov	r1, r9
 8002c1e:	40a1      	lsls	r1, r4
 8002c20:	430b      	orrs	r3, r1
 8002c22:	4698      	mov	r8, r3
 8002c24:	4643      	mov	r3, r8
 8002c26:	1e5c      	subs	r4, r3, #1
 8002c28:	41a3      	sbcs	r3, r4
 8002c2a:	432b      	orrs	r3, r5
 8002c2c:	e776      	b.n	8002b1c <__aeabi_dsub+0x4e8>
 8002c2e:	2a00      	cmp	r2, #0
 8002c30:	d0e1      	beq.n	8002bf6 <__aeabi_dsub+0x5c2>
 8002c32:	003a      	movs	r2, r7
 8002c34:	08db      	lsrs	r3, r3, #3
 8002c36:	4302      	orrs	r2, r0
 8002c38:	d100      	bne.n	8002c3c <__aeabi_dsub+0x608>
 8002c3a:	e6b8      	b.n	80029ae <__aeabi_dsub+0x37a>
 8002c3c:	464a      	mov	r2, r9
 8002c3e:	0752      	lsls	r2, r2, #29
 8002c40:	2480      	movs	r4, #128	; 0x80
 8002c42:	4313      	orrs	r3, r2
 8002c44:	464a      	mov	r2, r9
 8002c46:	0324      	lsls	r4, r4, #12
 8002c48:	08d2      	lsrs	r2, r2, #3
 8002c4a:	4222      	tst	r2, r4
 8002c4c:	d007      	beq.n	8002c5e <__aeabi_dsub+0x62a>
 8002c4e:	08fe      	lsrs	r6, r7, #3
 8002c50:	4226      	tst	r6, r4
 8002c52:	d104      	bne.n	8002c5e <__aeabi_dsub+0x62a>
 8002c54:	465d      	mov	r5, fp
 8002c56:	0032      	movs	r2, r6
 8002c58:	08c3      	lsrs	r3, r0, #3
 8002c5a:	077f      	lsls	r7, r7, #29
 8002c5c:	433b      	orrs	r3, r7
 8002c5e:	0f59      	lsrs	r1, r3, #29
 8002c60:	00db      	lsls	r3, r3, #3
 8002c62:	0749      	lsls	r1, r1, #29
 8002c64:	08db      	lsrs	r3, r3, #3
 8002c66:	430b      	orrs	r3, r1
 8002c68:	e6a6      	b.n	80029b8 <__aeabi_dsub+0x384>
 8002c6a:	1ac4      	subs	r4, r0, r3
 8002c6c:	42a0      	cmp	r0, r4
 8002c6e:	4180      	sbcs	r0, r0
 8002c70:	464b      	mov	r3, r9
 8002c72:	4240      	negs	r0, r0
 8002c74:	1aff      	subs	r7, r7, r3
 8002c76:	1a3b      	subs	r3, r7, r0
 8002c78:	469a      	mov	sl, r3
 8002c7a:	465d      	mov	r5, fp
 8002c7c:	2601      	movs	r6, #1
 8002c7e:	e533      	b.n	80026e8 <__aeabi_dsub+0xb4>
 8002c80:	003b      	movs	r3, r7
 8002c82:	4303      	orrs	r3, r0
 8002c84:	d100      	bne.n	8002c88 <__aeabi_dsub+0x654>
 8002c86:	e715      	b.n	8002ab4 <__aeabi_dsub+0x480>
 8002c88:	08c0      	lsrs	r0, r0, #3
 8002c8a:	077b      	lsls	r3, r7, #29
 8002c8c:	465d      	mov	r5, fp
 8002c8e:	4303      	orrs	r3, r0
 8002c90:	08fa      	lsrs	r2, r7, #3
 8002c92:	e666      	b.n	8002962 <__aeabi_dsub+0x32e>
 8002c94:	08c0      	lsrs	r0, r0, #3
 8002c96:	077b      	lsls	r3, r7, #29
 8002c98:	4303      	orrs	r3, r0
 8002c9a:	08fa      	lsrs	r2, r7, #3
 8002c9c:	e65e      	b.n	800295c <__aeabi_dsub+0x328>
 8002c9e:	003a      	movs	r2, r7
 8002ca0:	08db      	lsrs	r3, r3, #3
 8002ca2:	4302      	orrs	r2, r0
 8002ca4:	d100      	bne.n	8002ca8 <__aeabi_dsub+0x674>
 8002ca6:	e682      	b.n	80029ae <__aeabi_dsub+0x37a>
 8002ca8:	464a      	mov	r2, r9
 8002caa:	0752      	lsls	r2, r2, #29
 8002cac:	2480      	movs	r4, #128	; 0x80
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	464a      	mov	r2, r9
 8002cb2:	0324      	lsls	r4, r4, #12
 8002cb4:	08d2      	lsrs	r2, r2, #3
 8002cb6:	4222      	tst	r2, r4
 8002cb8:	d007      	beq.n	8002cca <__aeabi_dsub+0x696>
 8002cba:	08fe      	lsrs	r6, r7, #3
 8002cbc:	4226      	tst	r6, r4
 8002cbe:	d104      	bne.n	8002cca <__aeabi_dsub+0x696>
 8002cc0:	465d      	mov	r5, fp
 8002cc2:	0032      	movs	r2, r6
 8002cc4:	08c3      	lsrs	r3, r0, #3
 8002cc6:	077f      	lsls	r7, r7, #29
 8002cc8:	433b      	orrs	r3, r7
 8002cca:	0f59      	lsrs	r1, r3, #29
 8002ccc:	00db      	lsls	r3, r3, #3
 8002cce:	08db      	lsrs	r3, r3, #3
 8002cd0:	0749      	lsls	r1, r1, #29
 8002cd2:	430b      	orrs	r3, r1
 8002cd4:	e670      	b.n	80029b8 <__aeabi_dsub+0x384>
 8002cd6:	08c0      	lsrs	r0, r0, #3
 8002cd8:	077b      	lsls	r3, r7, #29
 8002cda:	4303      	orrs	r3, r0
 8002cdc:	08fa      	lsrs	r2, r7, #3
 8002cde:	e640      	b.n	8002962 <__aeabi_dsub+0x32e>
 8002ce0:	464c      	mov	r4, r9
 8002ce2:	3920      	subs	r1, #32
 8002ce4:	40cc      	lsrs	r4, r1
 8002ce6:	4661      	mov	r1, ip
 8002ce8:	2920      	cmp	r1, #32
 8002cea:	d006      	beq.n	8002cfa <__aeabi_dsub+0x6c6>
 8002cec:	4666      	mov	r6, ip
 8002cee:	2140      	movs	r1, #64	; 0x40
 8002cf0:	1b89      	subs	r1, r1, r6
 8002cf2:	464e      	mov	r6, r9
 8002cf4:	408e      	lsls	r6, r1
 8002cf6:	4333      	orrs	r3, r6
 8002cf8:	4698      	mov	r8, r3
 8002cfa:	4643      	mov	r3, r8
 8002cfc:	1e59      	subs	r1, r3, #1
 8002cfe:	418b      	sbcs	r3, r1
 8002d00:	431c      	orrs	r4, r3
 8002d02:	e5d8      	b.n	80028b6 <__aeabi_dsub+0x282>
 8002d04:	181c      	adds	r4, r3, r0
 8002d06:	4284      	cmp	r4, r0
 8002d08:	4180      	sbcs	r0, r0
 8002d0a:	444f      	add	r7, r9
 8002d0c:	46ba      	mov	sl, r7
 8002d0e:	4240      	negs	r0, r0
 8002d10:	4482      	add	sl, r0
 8002d12:	e6d9      	b.n	8002ac8 <__aeabi_dsub+0x494>
 8002d14:	4653      	mov	r3, sl
 8002d16:	4323      	orrs	r3, r4
 8002d18:	d100      	bne.n	8002d1c <__aeabi_dsub+0x6e8>
 8002d1a:	e6cb      	b.n	8002ab4 <__aeabi_dsub+0x480>
 8002d1c:	e614      	b.n	8002948 <__aeabi_dsub+0x314>
 8002d1e:	46c0      	nop			; (mov r8, r8)
 8002d20:	000007ff 	.word	0x000007ff
 8002d24:	ff7fffff 	.word	0xff7fffff
 8002d28:	000007fe 	.word	0x000007fe
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	4a01      	ldr	r2, [pc, #4]	; (8002d34 <__aeabi_dsub+0x700>)
 8002d30:	001c      	movs	r4, r3
 8002d32:	e529      	b.n	8002788 <__aeabi_dsub+0x154>
 8002d34:	000007ff 	.word	0x000007ff

08002d38 <__aeabi_d2iz>:
 8002d38:	000a      	movs	r2, r1
 8002d3a:	b530      	push	{r4, r5, lr}
 8002d3c:	4c13      	ldr	r4, [pc, #76]	; (8002d8c <__aeabi_d2iz+0x54>)
 8002d3e:	0053      	lsls	r3, r2, #1
 8002d40:	0309      	lsls	r1, r1, #12
 8002d42:	0005      	movs	r5, r0
 8002d44:	0b09      	lsrs	r1, r1, #12
 8002d46:	2000      	movs	r0, #0
 8002d48:	0d5b      	lsrs	r3, r3, #21
 8002d4a:	0fd2      	lsrs	r2, r2, #31
 8002d4c:	42a3      	cmp	r3, r4
 8002d4e:	dd04      	ble.n	8002d5a <__aeabi_d2iz+0x22>
 8002d50:	480f      	ldr	r0, [pc, #60]	; (8002d90 <__aeabi_d2iz+0x58>)
 8002d52:	4283      	cmp	r3, r0
 8002d54:	dd02      	ble.n	8002d5c <__aeabi_d2iz+0x24>
 8002d56:	4b0f      	ldr	r3, [pc, #60]	; (8002d94 <__aeabi_d2iz+0x5c>)
 8002d58:	18d0      	adds	r0, r2, r3
 8002d5a:	bd30      	pop	{r4, r5, pc}
 8002d5c:	2080      	movs	r0, #128	; 0x80
 8002d5e:	0340      	lsls	r0, r0, #13
 8002d60:	4301      	orrs	r1, r0
 8002d62:	480d      	ldr	r0, [pc, #52]	; (8002d98 <__aeabi_d2iz+0x60>)
 8002d64:	1ac0      	subs	r0, r0, r3
 8002d66:	281f      	cmp	r0, #31
 8002d68:	dd08      	ble.n	8002d7c <__aeabi_d2iz+0x44>
 8002d6a:	480c      	ldr	r0, [pc, #48]	; (8002d9c <__aeabi_d2iz+0x64>)
 8002d6c:	1ac3      	subs	r3, r0, r3
 8002d6e:	40d9      	lsrs	r1, r3
 8002d70:	000b      	movs	r3, r1
 8002d72:	4258      	negs	r0, r3
 8002d74:	2a00      	cmp	r2, #0
 8002d76:	d1f0      	bne.n	8002d5a <__aeabi_d2iz+0x22>
 8002d78:	0018      	movs	r0, r3
 8002d7a:	e7ee      	b.n	8002d5a <__aeabi_d2iz+0x22>
 8002d7c:	4c08      	ldr	r4, [pc, #32]	; (8002da0 <__aeabi_d2iz+0x68>)
 8002d7e:	40c5      	lsrs	r5, r0
 8002d80:	46a4      	mov	ip, r4
 8002d82:	4463      	add	r3, ip
 8002d84:	4099      	lsls	r1, r3
 8002d86:	000b      	movs	r3, r1
 8002d88:	432b      	orrs	r3, r5
 8002d8a:	e7f2      	b.n	8002d72 <__aeabi_d2iz+0x3a>
 8002d8c:	000003fe 	.word	0x000003fe
 8002d90:	0000041d 	.word	0x0000041d
 8002d94:	7fffffff 	.word	0x7fffffff
 8002d98:	00000433 	.word	0x00000433
 8002d9c:	00000413 	.word	0x00000413
 8002da0:	fffffbed 	.word	0xfffffbed

08002da4 <__aeabi_i2d>:
 8002da4:	b570      	push	{r4, r5, r6, lr}
 8002da6:	2800      	cmp	r0, #0
 8002da8:	d016      	beq.n	8002dd8 <__aeabi_i2d+0x34>
 8002daa:	17c3      	asrs	r3, r0, #31
 8002dac:	18c5      	adds	r5, r0, r3
 8002dae:	405d      	eors	r5, r3
 8002db0:	0fc4      	lsrs	r4, r0, #31
 8002db2:	0028      	movs	r0, r5
 8002db4:	f000 f8d2 	bl	8002f5c <__clzsi2>
 8002db8:	4b11      	ldr	r3, [pc, #68]	; (8002e00 <__aeabi_i2d+0x5c>)
 8002dba:	1a1b      	subs	r3, r3, r0
 8002dbc:	280a      	cmp	r0, #10
 8002dbe:	dc16      	bgt.n	8002dee <__aeabi_i2d+0x4a>
 8002dc0:	0002      	movs	r2, r0
 8002dc2:	002e      	movs	r6, r5
 8002dc4:	3215      	adds	r2, #21
 8002dc6:	4096      	lsls	r6, r2
 8002dc8:	220b      	movs	r2, #11
 8002dca:	1a12      	subs	r2, r2, r0
 8002dcc:	40d5      	lsrs	r5, r2
 8002dce:	055b      	lsls	r3, r3, #21
 8002dd0:	032d      	lsls	r5, r5, #12
 8002dd2:	0b2d      	lsrs	r5, r5, #12
 8002dd4:	0d5b      	lsrs	r3, r3, #21
 8002dd6:	e003      	b.n	8002de0 <__aeabi_i2d+0x3c>
 8002dd8:	2400      	movs	r4, #0
 8002dda:	2300      	movs	r3, #0
 8002ddc:	2500      	movs	r5, #0
 8002dde:	2600      	movs	r6, #0
 8002de0:	051b      	lsls	r3, r3, #20
 8002de2:	432b      	orrs	r3, r5
 8002de4:	07e4      	lsls	r4, r4, #31
 8002de6:	4323      	orrs	r3, r4
 8002de8:	0030      	movs	r0, r6
 8002dea:	0019      	movs	r1, r3
 8002dec:	bd70      	pop	{r4, r5, r6, pc}
 8002dee:	380b      	subs	r0, #11
 8002df0:	4085      	lsls	r5, r0
 8002df2:	055b      	lsls	r3, r3, #21
 8002df4:	032d      	lsls	r5, r5, #12
 8002df6:	2600      	movs	r6, #0
 8002df8:	0b2d      	lsrs	r5, r5, #12
 8002dfa:	0d5b      	lsrs	r3, r3, #21
 8002dfc:	e7f0      	b.n	8002de0 <__aeabi_i2d+0x3c>
 8002dfe:	46c0      	nop			; (mov r8, r8)
 8002e00:	0000041e 	.word	0x0000041e

08002e04 <__aeabi_ui2d>:
 8002e04:	b510      	push	{r4, lr}
 8002e06:	1e04      	subs	r4, r0, #0
 8002e08:	d010      	beq.n	8002e2c <__aeabi_ui2d+0x28>
 8002e0a:	f000 f8a7 	bl	8002f5c <__clzsi2>
 8002e0e:	4b0f      	ldr	r3, [pc, #60]	; (8002e4c <__aeabi_ui2d+0x48>)
 8002e10:	1a1b      	subs	r3, r3, r0
 8002e12:	280a      	cmp	r0, #10
 8002e14:	dc11      	bgt.n	8002e3a <__aeabi_ui2d+0x36>
 8002e16:	220b      	movs	r2, #11
 8002e18:	0021      	movs	r1, r4
 8002e1a:	1a12      	subs	r2, r2, r0
 8002e1c:	40d1      	lsrs	r1, r2
 8002e1e:	3015      	adds	r0, #21
 8002e20:	030a      	lsls	r2, r1, #12
 8002e22:	055b      	lsls	r3, r3, #21
 8002e24:	4084      	lsls	r4, r0
 8002e26:	0b12      	lsrs	r2, r2, #12
 8002e28:	0d5b      	lsrs	r3, r3, #21
 8002e2a:	e001      	b.n	8002e30 <__aeabi_ui2d+0x2c>
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	2200      	movs	r2, #0
 8002e30:	051b      	lsls	r3, r3, #20
 8002e32:	4313      	orrs	r3, r2
 8002e34:	0020      	movs	r0, r4
 8002e36:	0019      	movs	r1, r3
 8002e38:	bd10      	pop	{r4, pc}
 8002e3a:	0022      	movs	r2, r4
 8002e3c:	380b      	subs	r0, #11
 8002e3e:	4082      	lsls	r2, r0
 8002e40:	055b      	lsls	r3, r3, #21
 8002e42:	0312      	lsls	r2, r2, #12
 8002e44:	2400      	movs	r4, #0
 8002e46:	0b12      	lsrs	r2, r2, #12
 8002e48:	0d5b      	lsrs	r3, r3, #21
 8002e4a:	e7f1      	b.n	8002e30 <__aeabi_ui2d+0x2c>
 8002e4c:	0000041e 	.word	0x0000041e

08002e50 <__aeabi_d2f>:
 8002e50:	0002      	movs	r2, r0
 8002e52:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e54:	004b      	lsls	r3, r1, #1
 8002e56:	030d      	lsls	r5, r1, #12
 8002e58:	0f40      	lsrs	r0, r0, #29
 8002e5a:	0d5b      	lsrs	r3, r3, #21
 8002e5c:	0fcc      	lsrs	r4, r1, #31
 8002e5e:	0a6d      	lsrs	r5, r5, #9
 8002e60:	493a      	ldr	r1, [pc, #232]	; (8002f4c <__aeabi_d2f+0xfc>)
 8002e62:	4305      	orrs	r5, r0
 8002e64:	1c58      	adds	r0, r3, #1
 8002e66:	00d7      	lsls	r7, r2, #3
 8002e68:	4208      	tst	r0, r1
 8002e6a:	d00a      	beq.n	8002e82 <__aeabi_d2f+0x32>
 8002e6c:	4938      	ldr	r1, [pc, #224]	; (8002f50 <__aeabi_d2f+0x100>)
 8002e6e:	1859      	adds	r1, r3, r1
 8002e70:	29fe      	cmp	r1, #254	; 0xfe
 8002e72:	dd16      	ble.n	8002ea2 <__aeabi_d2f+0x52>
 8002e74:	20ff      	movs	r0, #255	; 0xff
 8002e76:	2200      	movs	r2, #0
 8002e78:	05c0      	lsls	r0, r0, #23
 8002e7a:	4310      	orrs	r0, r2
 8002e7c:	07e4      	lsls	r4, r4, #31
 8002e7e:	4320      	orrs	r0, r4
 8002e80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d106      	bne.n	8002e94 <__aeabi_d2f+0x44>
 8002e86:	433d      	orrs	r5, r7
 8002e88:	d026      	beq.n	8002ed8 <__aeabi_d2f+0x88>
 8002e8a:	2205      	movs	r2, #5
 8002e8c:	0192      	lsls	r2, r2, #6
 8002e8e:	0a52      	lsrs	r2, r2, #9
 8002e90:	b2d8      	uxtb	r0, r3
 8002e92:	e7f1      	b.n	8002e78 <__aeabi_d2f+0x28>
 8002e94:	432f      	orrs	r7, r5
 8002e96:	d0ed      	beq.n	8002e74 <__aeabi_d2f+0x24>
 8002e98:	2280      	movs	r2, #128	; 0x80
 8002e9a:	03d2      	lsls	r2, r2, #15
 8002e9c:	20ff      	movs	r0, #255	; 0xff
 8002e9e:	432a      	orrs	r2, r5
 8002ea0:	e7ea      	b.n	8002e78 <__aeabi_d2f+0x28>
 8002ea2:	2900      	cmp	r1, #0
 8002ea4:	dd1b      	ble.n	8002ede <__aeabi_d2f+0x8e>
 8002ea6:	0192      	lsls	r2, r2, #6
 8002ea8:	1e50      	subs	r0, r2, #1
 8002eaa:	4182      	sbcs	r2, r0
 8002eac:	00ed      	lsls	r5, r5, #3
 8002eae:	0f7f      	lsrs	r7, r7, #29
 8002eb0:	432a      	orrs	r2, r5
 8002eb2:	433a      	orrs	r2, r7
 8002eb4:	0753      	lsls	r3, r2, #29
 8002eb6:	d047      	beq.n	8002f48 <__aeabi_d2f+0xf8>
 8002eb8:	230f      	movs	r3, #15
 8002eba:	4013      	ands	r3, r2
 8002ebc:	2b04      	cmp	r3, #4
 8002ebe:	d000      	beq.n	8002ec2 <__aeabi_d2f+0x72>
 8002ec0:	3204      	adds	r2, #4
 8002ec2:	2380      	movs	r3, #128	; 0x80
 8002ec4:	04db      	lsls	r3, r3, #19
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	d03e      	beq.n	8002f48 <__aeabi_d2f+0xf8>
 8002eca:	1c48      	adds	r0, r1, #1
 8002ecc:	29fe      	cmp	r1, #254	; 0xfe
 8002ece:	d0d1      	beq.n	8002e74 <__aeabi_d2f+0x24>
 8002ed0:	0192      	lsls	r2, r2, #6
 8002ed2:	0a52      	lsrs	r2, r2, #9
 8002ed4:	b2c0      	uxtb	r0, r0
 8002ed6:	e7cf      	b.n	8002e78 <__aeabi_d2f+0x28>
 8002ed8:	2000      	movs	r0, #0
 8002eda:	2200      	movs	r2, #0
 8002edc:	e7cc      	b.n	8002e78 <__aeabi_d2f+0x28>
 8002ede:	000a      	movs	r2, r1
 8002ee0:	3217      	adds	r2, #23
 8002ee2:	db2f      	blt.n	8002f44 <__aeabi_d2f+0xf4>
 8002ee4:	2680      	movs	r6, #128	; 0x80
 8002ee6:	0436      	lsls	r6, r6, #16
 8002ee8:	432e      	orrs	r6, r5
 8002eea:	251e      	movs	r5, #30
 8002eec:	1a6d      	subs	r5, r5, r1
 8002eee:	2d1f      	cmp	r5, #31
 8002ef0:	dd11      	ble.n	8002f16 <__aeabi_d2f+0xc6>
 8002ef2:	2202      	movs	r2, #2
 8002ef4:	4252      	negs	r2, r2
 8002ef6:	1a52      	subs	r2, r2, r1
 8002ef8:	0031      	movs	r1, r6
 8002efa:	40d1      	lsrs	r1, r2
 8002efc:	2d20      	cmp	r5, #32
 8002efe:	d004      	beq.n	8002f0a <__aeabi_d2f+0xba>
 8002f00:	4a14      	ldr	r2, [pc, #80]	; (8002f54 <__aeabi_d2f+0x104>)
 8002f02:	4694      	mov	ip, r2
 8002f04:	4463      	add	r3, ip
 8002f06:	409e      	lsls	r6, r3
 8002f08:	4337      	orrs	r7, r6
 8002f0a:	003a      	movs	r2, r7
 8002f0c:	1e53      	subs	r3, r2, #1
 8002f0e:	419a      	sbcs	r2, r3
 8002f10:	430a      	orrs	r2, r1
 8002f12:	2100      	movs	r1, #0
 8002f14:	e7ce      	b.n	8002eb4 <__aeabi_d2f+0x64>
 8002f16:	4a10      	ldr	r2, [pc, #64]	; (8002f58 <__aeabi_d2f+0x108>)
 8002f18:	0038      	movs	r0, r7
 8002f1a:	4694      	mov	ip, r2
 8002f1c:	4463      	add	r3, ip
 8002f1e:	4098      	lsls	r0, r3
 8002f20:	003a      	movs	r2, r7
 8002f22:	1e41      	subs	r1, r0, #1
 8002f24:	4188      	sbcs	r0, r1
 8002f26:	409e      	lsls	r6, r3
 8002f28:	40ea      	lsrs	r2, r5
 8002f2a:	4330      	orrs	r0, r6
 8002f2c:	4302      	orrs	r2, r0
 8002f2e:	2100      	movs	r1, #0
 8002f30:	0753      	lsls	r3, r2, #29
 8002f32:	d1c1      	bne.n	8002eb8 <__aeabi_d2f+0x68>
 8002f34:	2180      	movs	r1, #128	; 0x80
 8002f36:	0013      	movs	r3, r2
 8002f38:	04c9      	lsls	r1, r1, #19
 8002f3a:	2001      	movs	r0, #1
 8002f3c:	400b      	ands	r3, r1
 8002f3e:	420a      	tst	r2, r1
 8002f40:	d1c6      	bne.n	8002ed0 <__aeabi_d2f+0x80>
 8002f42:	e7a3      	b.n	8002e8c <__aeabi_d2f+0x3c>
 8002f44:	2300      	movs	r3, #0
 8002f46:	e7a0      	b.n	8002e8a <__aeabi_d2f+0x3a>
 8002f48:	000b      	movs	r3, r1
 8002f4a:	e79f      	b.n	8002e8c <__aeabi_d2f+0x3c>
 8002f4c:	000007fe 	.word	0x000007fe
 8002f50:	fffffc80 	.word	0xfffffc80
 8002f54:	fffffca2 	.word	0xfffffca2
 8002f58:	fffffc82 	.word	0xfffffc82

08002f5c <__clzsi2>:
 8002f5c:	211c      	movs	r1, #28
 8002f5e:	2301      	movs	r3, #1
 8002f60:	041b      	lsls	r3, r3, #16
 8002f62:	4298      	cmp	r0, r3
 8002f64:	d301      	bcc.n	8002f6a <__clzsi2+0xe>
 8002f66:	0c00      	lsrs	r0, r0, #16
 8002f68:	3910      	subs	r1, #16
 8002f6a:	0a1b      	lsrs	r3, r3, #8
 8002f6c:	4298      	cmp	r0, r3
 8002f6e:	d301      	bcc.n	8002f74 <__clzsi2+0x18>
 8002f70:	0a00      	lsrs	r0, r0, #8
 8002f72:	3908      	subs	r1, #8
 8002f74:	091b      	lsrs	r3, r3, #4
 8002f76:	4298      	cmp	r0, r3
 8002f78:	d301      	bcc.n	8002f7e <__clzsi2+0x22>
 8002f7a:	0900      	lsrs	r0, r0, #4
 8002f7c:	3904      	subs	r1, #4
 8002f7e:	a202      	add	r2, pc, #8	; (adr r2, 8002f88 <__clzsi2+0x2c>)
 8002f80:	5c10      	ldrb	r0, [r2, r0]
 8002f82:	1840      	adds	r0, r0, r1
 8002f84:	4770      	bx	lr
 8002f86:	46c0      	nop			; (mov r8, r8)
 8002f88:	02020304 	.word	0x02020304
 8002f8c:	01010101 	.word	0x01010101
	...

08002f98 <__clzdi2>:
 8002f98:	b510      	push	{r4, lr}
 8002f9a:	2900      	cmp	r1, #0
 8002f9c:	d103      	bne.n	8002fa6 <__clzdi2+0xe>
 8002f9e:	f7ff ffdd 	bl	8002f5c <__clzsi2>
 8002fa2:	3020      	adds	r0, #32
 8002fa4:	e002      	b.n	8002fac <__clzdi2+0x14>
 8002fa6:	0008      	movs	r0, r1
 8002fa8:	f7ff ffd8 	bl	8002f5c <__clzsi2>
 8002fac:	bd10      	pop	{r4, pc}
 8002fae:	46c0      	nop			; (mov r8, r8)

08002fb0 <Check_GPS_Pack>:

static bool GetField(uint8_t *pData, uint8_t *pField, uint8_t nFieldNum, uint8_t nMaxFieldLen);


void Check_GPS_Pack(void)
{
 8002fb0:	b5b0      	push	{r4, r5, r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
	uint8_t crc=0;
 8002fb6:	1dfb      	adds	r3, r7, #7
 8002fb8:	2200      	movs	r2, #0
 8002fba:	701a      	strb	r2, [r3, #0]
	uint8_t i=1;
 8002fbc:	1dbb      	adds	r3, r7, #6
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	701a      	strb	r2, [r3, #0]

	while(gps_pack[i]!='*')
 8002fc2:	e017      	b.n	8002ff4 <Check_GPS_Pack+0x44>
	{
		crc^=gps_pack[i++];
 8002fc4:	1dbb      	adds	r3, r7, #6
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	1dba      	adds	r2, r7, #6
 8002fca:	1c59      	adds	r1, r3, #1
 8002fcc:	7011      	strb	r1, [r2, #0]
 8002fce:	001a      	movs	r2, r3
 8002fd0:	4b21      	ldr	r3, [pc, #132]	; (8003058 <Check_GPS_Pack+0xa8>)
 8002fd2:	5c99      	ldrb	r1, [r3, r2]
 8002fd4:	1dfb      	adds	r3, r7, #7
 8002fd6:	1dfa      	adds	r2, r7, #7
 8002fd8:	7812      	ldrb	r2, [r2, #0]
 8002fda:	404a      	eors	r2, r1
 8002fdc:	701a      	strb	r2, [r3, #0]
		if (i>=100)
 8002fde:	1dbb      	adds	r3, r7, #6
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	2b63      	cmp	r3, #99	; 0x63
 8002fe4:	d906      	bls.n	8002ff4 <Check_GPS_Pack+0x44>
		{
			gps_info.error_crc++;
 8002fe6:	4b1d      	ldr	r3, [pc, #116]	; (800305c <Check_GPS_Pack+0xac>)
 8002fe8:	7f1b      	ldrb	r3, [r3, #28]
 8002fea:	3301      	adds	r3, #1
 8002fec:	b2da      	uxtb	r2, r3
 8002fee:	4b1b      	ldr	r3, [pc, #108]	; (800305c <Check_GPS_Pack+0xac>)
 8002ff0:	771a      	strb	r2, [r3, #28]
			return;
 8002ff2:	e02e      	b.n	8003052 <Check_GPS_Pack+0xa2>
	while(gps_pack[i]!='*')
 8002ff4:	1dbb      	adds	r3, r7, #6
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	4a17      	ldr	r2, [pc, #92]	; (8003058 <Check_GPS_Pack+0xa8>)
 8002ffa:	5cd3      	ldrb	r3, [r2, r3]
 8002ffc:	2b2a      	cmp	r3, #42	; 0x2a
 8002ffe:	d1e1      	bne.n	8002fc4 <Check_GPS_Pack+0x14>
		}
	}

	if (crc == (HexASCII_to_Hex(gps_pack[i+1])<<4 | HexASCII_to_Hex(gps_pack[i+2])))
 8003000:	1dfb      	adds	r3, r7, #7
 8003002:	781c      	ldrb	r4, [r3, #0]
 8003004:	1dbb      	adds	r3, r7, #6
 8003006:	781b      	ldrb	r3, [r3, #0]
 8003008:	3301      	adds	r3, #1
 800300a:	4a13      	ldr	r2, [pc, #76]	; (8003058 <Check_GPS_Pack+0xa8>)
 800300c:	5cd3      	ldrb	r3, [r2, r3]
 800300e:	0018      	movs	r0, r3
 8003010:	f000 f82a 	bl	8003068 <HexASCII_to_Hex>
 8003014:	0003      	movs	r3, r0
 8003016:	011d      	lsls	r5, r3, #4
 8003018:	1dbb      	adds	r3, r7, #6
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	3302      	adds	r3, #2
 800301e:	4a0e      	ldr	r2, [pc, #56]	; (8003058 <Check_GPS_Pack+0xa8>)
 8003020:	5cd3      	ldrb	r3, [r2, r3]
 8003022:	0018      	movs	r0, r3
 8003024:	f000 f820 	bl	8003068 <HexASCII_to_Hex>
 8003028:	0003      	movs	r3, r0
 800302a:	432b      	orrs	r3, r5
 800302c:	429c      	cmp	r4, r3
 800302e:	d10a      	bne.n	8003046 <Check_GPS_Pack+0x96>
	{
		if(!memcmp((const char*)&gps_pack[1],"GNRMC",5))
 8003030:	490b      	ldr	r1, [pc, #44]	; (8003060 <Check_GPS_Pack+0xb0>)
 8003032:	4b0c      	ldr	r3, [pc, #48]	; (8003064 <Check_GPS_Pack+0xb4>)
 8003034:	2205      	movs	r2, #5
 8003036:	0018      	movs	r0, r3
 8003038:	f00a f962 	bl	800d300 <memcmp>
 800303c:	1e03      	subs	r3, r0, #0
 800303e:	d108      	bne.n	8003052 <Check_GPS_Pack+0xa2>
			GPS_Parse_GNGGA();
 8003040:	f000 f846 	bl	80030d0 <GPS_Parse_GNGGA>
 8003044:	e005      	b.n	8003052 <Check_GPS_Pack+0xa2>
	}else
	  gps_info.error_crc++;
 8003046:	4b05      	ldr	r3, [pc, #20]	; (800305c <Check_GPS_Pack+0xac>)
 8003048:	7f1b      	ldrb	r3, [r3, #28]
 800304a:	3301      	adds	r3, #1
 800304c:	b2da      	uxtb	r2, r3
 800304e:	4b03      	ldr	r3, [pc, #12]	; (800305c <Check_GPS_Pack+0xac>)
 8003050:	771a      	strb	r2, [r3, #28]
}
 8003052:	46bd      	mov	sp, r7
 8003054:	b002      	add	sp, #8
 8003056:	bdb0      	pop	{r4, r5, r7, pc}
 8003058:	200002bc 	.word	0x200002bc
 800305c:	20000384 	.word	0x20000384
 8003060:	0800f2a0 	.word	0x0800f2a0
 8003064:	200002bd 	.word	0x200002bd

08003068 <HexASCII_to_Hex>:


// 'F'  0x0F
uint8_t HexASCII_to_Hex(const uint8_t HA)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	0002      	movs	r2, r0
 8003070:	1dfb      	adds	r3, r7, #7
 8003072:	701a      	strb	r2, [r3, #0]
    if (HA>='0' && HA<='9') return HA&0x0F;
 8003074:	1dfb      	adds	r3, r7, #7
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	2b2f      	cmp	r3, #47	; 0x2f
 800307a:	d909      	bls.n	8003090 <HexASCII_to_Hex+0x28>
 800307c:	1dfb      	adds	r3, r7, #7
 800307e:	781b      	ldrb	r3, [r3, #0]
 8003080:	2b39      	cmp	r3, #57	; 0x39
 8003082:	d805      	bhi.n	8003090 <HexASCII_to_Hex+0x28>
 8003084:	1dfb      	adds	r3, r7, #7
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	220f      	movs	r2, #15
 800308a:	4013      	ands	r3, r2
 800308c:	b2db      	uxtb	r3, r3
 800308e:	e01a      	b.n	80030c6 <HexASCII_to_Hex+0x5e>
    if (HA>='A' && HA<='F') return HA-0x37;
 8003090:	1dfb      	adds	r3, r7, #7
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	2b40      	cmp	r3, #64	; 0x40
 8003096:	d908      	bls.n	80030aa <HexASCII_to_Hex+0x42>
 8003098:	1dfb      	adds	r3, r7, #7
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	2b46      	cmp	r3, #70	; 0x46
 800309e:	d804      	bhi.n	80030aa <HexASCII_to_Hex+0x42>
 80030a0:	1dfb      	adds	r3, r7, #7
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	3b37      	subs	r3, #55	; 0x37
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	e00d      	b.n	80030c6 <HexASCII_to_Hex+0x5e>
    if (HA>='a' && HA<='f') return HA-0x57;
 80030aa:	1dfb      	adds	r3, r7, #7
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	2b60      	cmp	r3, #96	; 0x60
 80030b0:	d908      	bls.n	80030c4 <HexASCII_to_Hex+0x5c>
 80030b2:	1dfb      	adds	r3, r7, #7
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	2b66      	cmp	r3, #102	; 0x66
 80030b8:	d804      	bhi.n	80030c4 <HexASCII_to_Hex+0x5c>
 80030ba:	1dfb      	adds	r3, r7, #7
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	3b57      	subs	r3, #87	; 0x57
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	e000      	b.n	80030c6 <HexASCII_to_Hex+0x5e>
    return 0xF0;
 80030c4:	23f0      	movs	r3, #240	; 0xf0
}
 80030c6:	0018      	movs	r0, r3
 80030c8:	46bd      	mov	sp, r7
 80030ca:	b002      	add	sp, #8
 80030cc:	bd80      	pop	{r7, pc}
	...

080030d0 <GPS_Parse_GNGGA>:

void GPS_Parse_GNGGA(void)
{
 80030d0:	b590      	push	{r4, r7, lr}
 80030d2:	b085      	sub	sp, #20
 80030d4:	af00      	add	r7, sp, #0
	#define MAXFIELD 16
    unsigned char pField[MAXFIELD];


    if (GetField(&gps_pack[7], pField, 0, MAXFIELD))
 80030d6:	0039      	movs	r1, r7
 80030d8:	48b5      	ldr	r0, [pc, #724]	; (80033b0 <GPS_Parse_GNGGA+0x2e0>)
 80030da:	2310      	movs	r3, #16
 80030dc:	2200      	movs	r2, #0
 80030de:	f000 f971 	bl	80033c4 <GetField>
 80030e2:	1e03      	subs	r3, r0, #0
 80030e4:	d038      	beq.n	8003158 <GPS_Parse_GNGGA+0x88>
    {
        // Hours
        gps_info.time_pack.hour = (pField[0]&0x0F)*10 + (pField[1]&0x0F);
 80030e6:	003b      	movs	r3, r7
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	220f      	movs	r2, #15
 80030ec:	4013      	ands	r3, r2
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	1c1a      	adds	r2, r3, #0
 80030f2:	0092      	lsls	r2, r2, #2
 80030f4:	18d3      	adds	r3, r2, r3
 80030f6:	18db      	adds	r3, r3, r3
 80030f8:	b2da      	uxtb	r2, r3
 80030fa:	003b      	movs	r3, r7
 80030fc:	785b      	ldrb	r3, [r3, #1]
 80030fe:	210f      	movs	r1, #15
 8003100:	400b      	ands	r3, r1
 8003102:	b2db      	uxtb	r3, r3
 8003104:	18d3      	adds	r3, r2, r3
 8003106:	b2da      	uxtb	r2, r3
 8003108:	4baa      	ldr	r3, [pc, #680]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 800310a:	709a      	strb	r2, [r3, #2]
        // Minutes
        gps_info.time_pack.min = (pField[2]&0x0F)*10 + (pField[3]&0x0F);
 800310c:	003b      	movs	r3, r7
 800310e:	789b      	ldrb	r3, [r3, #2]
 8003110:	220f      	movs	r2, #15
 8003112:	4013      	ands	r3, r2
 8003114:	b2db      	uxtb	r3, r3
 8003116:	1c1a      	adds	r2, r3, #0
 8003118:	0092      	lsls	r2, r2, #2
 800311a:	18d3      	adds	r3, r2, r3
 800311c:	18db      	adds	r3, r3, r3
 800311e:	b2da      	uxtb	r2, r3
 8003120:	003b      	movs	r3, r7
 8003122:	78db      	ldrb	r3, [r3, #3]
 8003124:	210f      	movs	r1, #15
 8003126:	400b      	ands	r3, r1
 8003128:	b2db      	uxtb	r3, r3
 800312a:	18d3      	adds	r3, r2, r3
 800312c:	b2da      	uxtb	r2, r3
 800312e:	4ba1      	ldr	r3, [pc, #644]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 8003130:	705a      	strb	r2, [r3, #1]
        // Seconds
        gps_info.time_pack.sec = (pField[4]&0x0F)*10 + (pField[5]&0x0F);
 8003132:	003b      	movs	r3, r7
 8003134:	791b      	ldrb	r3, [r3, #4]
 8003136:	220f      	movs	r2, #15
 8003138:	4013      	ands	r3, r2
 800313a:	b2db      	uxtb	r3, r3
 800313c:	1c1a      	adds	r2, r3, #0
 800313e:	0092      	lsls	r2, r2, #2
 8003140:	18d3      	adds	r3, r2, r3
 8003142:	18db      	adds	r3, r3, r3
 8003144:	b2da      	uxtb	r2, r3
 8003146:	003b      	movs	r3, r7
 8003148:	795b      	ldrb	r3, [r3, #5]
 800314a:	210f      	movs	r1, #15
 800314c:	400b      	ands	r3, r1
 800314e:	b2db      	uxtb	r3, r3
 8003150:	18d3      	adds	r3, r2, r3
 8003152:	b2da      	uxtb	r2, r3
 8003154:	4b97      	ldr	r3, [pc, #604]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 8003156:	701a      	strb	r2, [r3, #0]
    }

    // Data valid
    gps_info.fix_valid = GetField(&gps_pack[7], pField, 1, MAXFIELD) && pField[0] == 'A';
 8003158:	0039      	movs	r1, r7
 800315a:	4895      	ldr	r0, [pc, #596]	; (80033b0 <GPS_Parse_GNGGA+0x2e0>)
 800315c:	2310      	movs	r3, #16
 800315e:	2201      	movs	r2, #1
 8003160:	f000 f930 	bl	80033c4 <GetField>
 8003164:	1e03      	subs	r3, r0, #0
 8003166:	d005      	beq.n	8003174 <GPS_Parse_GNGGA+0xa4>
 8003168:	003b      	movs	r3, r7
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	2b41      	cmp	r3, #65	; 0x41
 800316e:	d101      	bne.n	8003174 <GPS_Parse_GNGGA+0xa4>
 8003170:	2301      	movs	r3, #1
 8003172:	e000      	b.n	8003176 <GPS_Parse_GNGGA+0xa6>
 8003174:	2300      	movs	r3, #0
 8003176:	b2da      	uxtb	r2, r3
 8003178:	4b8e      	ldr	r3, [pc, #568]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 800317a:	719a      	strb	r2, [r3, #6]

    // Latitude
    if (GetField(&gps_pack[7], pField, 2, MAXFIELD))
 800317c:	0039      	movs	r1, r7
 800317e:	488c      	ldr	r0, [pc, #560]	; (80033b0 <GPS_Parse_GNGGA+0x2e0>)
 8003180:	2310      	movs	r3, #16
 8003182:	2202      	movs	r2, #2
 8003184:	f000 f91e 	bl	80033c4 <GetField>
 8003188:	1e03      	subs	r3, r0, #0
 800318a:	d02f      	beq.n	80031ec <GPS_Parse_GNGGA+0x11c>
    {
        gps_info.Position.Latitude = atof((char *)pField+2)/60.0;
 800318c:	003b      	movs	r3, r7
 800318e:	3302      	adds	r3, #2
 8003190:	0018      	movs	r0, r3
 8003192:	f009 f96f 	bl	800c474 <atof>
 8003196:	2200      	movs	r2, #0
 8003198:	4b87      	ldr	r3, [pc, #540]	; (80033b8 <GPS_Parse_GNGGA+0x2e8>)
 800319a:	f7fe fb8f 	bl	80018bc <__aeabi_ddiv>
 800319e:	0002      	movs	r2, r0
 80031a0:	000b      	movs	r3, r1
 80031a2:	0010      	movs	r0, r2
 80031a4:	0019      	movs	r1, r3
 80031a6:	f7ff fe53 	bl	8002e50 <__aeabi_d2f>
 80031aa:	1c02      	adds	r2, r0, #0
 80031ac:	4b81      	ldr	r3, [pc, #516]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 80031ae:	609a      	str	r2, [r3, #8]
        gps_info.Position.Latitude += (float)((pField[0]&0x0F)*10+(pField[1]&0x0F));
 80031b0:	4b80      	ldr	r3, [pc, #512]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 80031b2:	689c      	ldr	r4, [r3, #8]
 80031b4:	003b      	movs	r3, r7
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	001a      	movs	r2, r3
 80031ba:	230f      	movs	r3, #15
 80031bc:	401a      	ands	r2, r3
 80031be:	0013      	movs	r3, r2
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	189b      	adds	r3, r3, r2
 80031c4:	005b      	lsls	r3, r3, #1
 80031c6:	001a      	movs	r2, r3
 80031c8:	003b      	movs	r3, r7
 80031ca:	785b      	ldrb	r3, [r3, #1]
 80031cc:	0019      	movs	r1, r3
 80031ce:	230f      	movs	r3, #15
 80031d0:	400b      	ands	r3, r1
 80031d2:	18d3      	adds	r3, r2, r3
 80031d4:	0018      	movs	r0, r3
 80031d6:	f7fd ffbf 	bl	8001158 <__aeabi_i2f>
 80031da:	1c03      	adds	r3, r0, #0
 80031dc:	1c19      	adds	r1, r3, #0
 80031de:	1c20      	adds	r0, r4, #0
 80031e0:	f7fd fb02 	bl	80007e8 <__aeabi_fadd>
 80031e4:	1c03      	adds	r3, r0, #0
 80031e6:	1c1a      	adds	r2, r3, #0
 80031e8:	4b72      	ldr	r3, [pc, #456]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 80031ea:	609a      	str	r2, [r3, #8]
    }
    if (GetField(&gps_pack[7], pField, 3, MAXFIELD))
 80031ec:	0039      	movs	r1, r7
 80031ee:	4870      	ldr	r0, [pc, #448]	; (80033b0 <GPS_Parse_GNGGA+0x2e0>)
 80031f0:	2310      	movs	r3, #16
 80031f2:	2203      	movs	r2, #3
 80031f4:	f000 f8e6 	bl	80033c4 <GetField>
 80031f8:	1e03      	subs	r3, r0, #0
 80031fa:	d00a      	beq.n	8003212 <GPS_Parse_GNGGA+0x142>
    {
        if (pField[0] == 'S')
 80031fc:	003b      	movs	r3, r7
 80031fe:	781b      	ldrb	r3, [r3, #0]
 8003200:	2b53      	cmp	r3, #83	; 0x53
 8003202:	d106      	bne.n	8003212 <GPS_Parse_GNGGA+0x142>
        gps_info.Position.Latitude = -gps_info.Position.Latitude;
 8003204:	4b6b      	ldr	r3, [pc, #428]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	2280      	movs	r2, #128	; 0x80
 800320a:	0612      	lsls	r2, r2, #24
 800320c:	405a      	eors	r2, r3
 800320e:	4b69      	ldr	r3, [pc, #420]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 8003210:	609a      	str	r2, [r3, #8]
    }

    // Longitude
    if (GetField(&gps_pack[7], pField, 4, MAXFIELD))
 8003212:	0039      	movs	r1, r7
 8003214:	4866      	ldr	r0, [pc, #408]	; (80033b0 <GPS_Parse_GNGGA+0x2e0>)
 8003216:	2310      	movs	r3, #16
 8003218:	2204      	movs	r2, #4
 800321a:	f000 f8d3 	bl	80033c4 <GetField>
 800321e:	1e03      	subs	r3, r0, #0
 8003220:	d037      	beq.n	8003292 <GPS_Parse_GNGGA+0x1c2>
    {
        gps_info.Position.Longitude = atof((char *)pField+3)/60.0;
 8003222:	003b      	movs	r3, r7
 8003224:	3303      	adds	r3, #3
 8003226:	0018      	movs	r0, r3
 8003228:	f009 f924 	bl	800c474 <atof>
 800322c:	2200      	movs	r2, #0
 800322e:	4b62      	ldr	r3, [pc, #392]	; (80033b8 <GPS_Parse_GNGGA+0x2e8>)
 8003230:	f7fe fb44 	bl	80018bc <__aeabi_ddiv>
 8003234:	0002      	movs	r2, r0
 8003236:	000b      	movs	r3, r1
 8003238:	0010      	movs	r0, r2
 800323a:	0019      	movs	r1, r3
 800323c:	f7ff fe08 	bl	8002e50 <__aeabi_d2f>
 8003240:	1c02      	adds	r2, r0, #0
 8003242:	4b5c      	ldr	r3, [pc, #368]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 8003244:	60da      	str	r2, [r3, #12]
        gps_info.Position.Longitude += (float)((pField[0]&0x0F)*100 + (pField[1]&0x0F)*10 + (pField[2]&0x0F));
 8003246:	4b5b      	ldr	r3, [pc, #364]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 8003248:	68dc      	ldr	r4, [r3, #12]
 800324a:	003b      	movs	r3, r7
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	001a      	movs	r2, r3
 8003250:	230f      	movs	r3, #15
 8003252:	4013      	ands	r3, r2
 8003254:	2264      	movs	r2, #100	; 0x64
 8003256:	435a      	muls	r2, r3
 8003258:	0011      	movs	r1, r2
 800325a:	003b      	movs	r3, r7
 800325c:	785b      	ldrb	r3, [r3, #1]
 800325e:	001a      	movs	r2, r3
 8003260:	230f      	movs	r3, #15
 8003262:	401a      	ands	r2, r3
 8003264:	0013      	movs	r3, r2
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	189b      	adds	r3, r3, r2
 800326a:	005b      	lsls	r3, r3, #1
 800326c:	18ca      	adds	r2, r1, r3
 800326e:	003b      	movs	r3, r7
 8003270:	789b      	ldrb	r3, [r3, #2]
 8003272:	0019      	movs	r1, r3
 8003274:	230f      	movs	r3, #15
 8003276:	400b      	ands	r3, r1
 8003278:	18d3      	adds	r3, r2, r3
 800327a:	0018      	movs	r0, r3
 800327c:	f7fd ff6c 	bl	8001158 <__aeabi_i2f>
 8003280:	1c03      	adds	r3, r0, #0
 8003282:	1c19      	adds	r1, r3, #0
 8003284:	1c20      	adds	r0, r4, #0
 8003286:	f7fd faaf 	bl	80007e8 <__aeabi_fadd>
 800328a:	1c03      	adds	r3, r0, #0
 800328c:	1c1a      	adds	r2, r3, #0
 800328e:	4b49      	ldr	r3, [pc, #292]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 8003290:	60da      	str	r2, [r3, #12]
    }
    if (GetField(&gps_pack[7], pField, 5, MAXFIELD))
 8003292:	0039      	movs	r1, r7
 8003294:	4846      	ldr	r0, [pc, #280]	; (80033b0 <GPS_Parse_GNGGA+0x2e0>)
 8003296:	2310      	movs	r3, #16
 8003298:	2205      	movs	r2, #5
 800329a:	f000 f893 	bl	80033c4 <GetField>
 800329e:	1e03      	subs	r3, r0, #0
 80032a0:	d00a      	beq.n	80032b8 <GPS_Parse_GNGGA+0x1e8>
    {
        if (pField[0] == 'W')
 80032a2:	003b      	movs	r3, r7
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	2b57      	cmp	r3, #87	; 0x57
 80032a8:	d106      	bne.n	80032b8 <GPS_Parse_GNGGA+0x1e8>
        gps_info.Position.Longitude = -gps_info.Position.Longitude;
 80032aa:	4b42      	ldr	r3, [pc, #264]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	2280      	movs	r2, #128	; 0x80
 80032b0:	0612      	lsls	r2, r2, #24
 80032b2:	405a      	eors	r2, r3
 80032b4:	4b3f      	ldr	r3, [pc, #252]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 80032b6:	60da      	str	r2, [r3, #12]
    }

    // Ground speed
    if (GetField(&gps_pack[7], pField, 6, MAXFIELD))
 80032b8:	0039      	movs	r1, r7
 80032ba:	483d      	ldr	r0, [pc, #244]	; (80033b0 <GPS_Parse_GNGGA+0x2e0>)
 80032bc:	2310      	movs	r3, #16
 80032be:	2206      	movs	r2, #6
 80032c0:	f000 f880 	bl	80033c4 <GetField>
 80032c4:	1e03      	subs	r3, r0, #0
 80032c6:	d011      	beq.n	80032ec <GPS_Parse_GNGGA+0x21c>
    {
        gps_info.Velocity.Velocity = atof((char *)pField)*0.5144444;
 80032c8:	003b      	movs	r3, r7
 80032ca:	0018      	movs	r0, r3
 80032cc:	f009 f8d2 	bl	800c474 <atof>
 80032d0:	4a3a      	ldr	r2, [pc, #232]	; (80033bc <GPS_Parse_GNGGA+0x2ec>)
 80032d2:	4b3b      	ldr	r3, [pc, #236]	; (80033c0 <GPS_Parse_GNGGA+0x2f0>)
 80032d4:	f7fe feec 	bl	80020b0 <__aeabi_dmul>
 80032d8:	0002      	movs	r2, r0
 80032da:	000b      	movs	r3, r1
 80032dc:	0010      	movs	r0, r2
 80032de:	0019      	movs	r1, r3
 80032e0:	f7ff fdb6 	bl	8002e50 <__aeabi_d2f>
 80032e4:	1c02      	adds	r2, r0, #0
 80032e6:	4b33      	ldr	r3, [pc, #204]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 80032e8:	615a      	str	r2, [r3, #20]
 80032ea:	e002      	b.n	80032f2 <GPS_Parse_GNGGA+0x222>
    }
    else
    {
        gps_info.Velocity.Velocity = 0.0;
 80032ec:	4b31      	ldr	r3, [pc, #196]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 80032ee:	2200      	movs	r2, #0
 80032f0:	615a      	str	r2, [r3, #20]
    }

    // Course over ground, degrees true
    if (GetField(&gps_pack[7], pField, 7, MAXFIELD))
 80032f2:	0039      	movs	r1, r7
 80032f4:	482e      	ldr	r0, [pc, #184]	; (80033b0 <GPS_Parse_GNGGA+0x2e0>)
 80032f6:	2310      	movs	r3, #16
 80032f8:	2207      	movs	r2, #7
 80032fa:	f000 f863 	bl	80033c4 <GetField>
 80032fe:	1e03      	subs	r3, r0, #0
 8003300:	d00d      	beq.n	800331e <GPS_Parse_GNGGA+0x24e>
    {
        gps_info.Velocity.Course = atof((char *)pField);
 8003302:	003b      	movs	r3, r7
 8003304:	0018      	movs	r0, r3
 8003306:	f009 f8b5 	bl	800c474 <atof>
 800330a:	0002      	movs	r2, r0
 800330c:	000b      	movs	r3, r1
 800330e:	0010      	movs	r0, r2
 8003310:	0019      	movs	r1, r3
 8003312:	f7ff fd9d 	bl	8002e50 <__aeabi_d2f>
 8003316:	1c02      	adds	r2, r0, #0
 8003318:	4b26      	ldr	r3, [pc, #152]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 800331a:	619a      	str	r2, [r3, #24]
 800331c:	e002      	b.n	8003324 <GPS_Parse_GNGGA+0x254>
    }
    else
    {
        gps_info.Velocity.Course = 0.0;
 800331e:	4b25      	ldr	r3, [pc, #148]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 8003320:	2200      	movs	r2, #0
 8003322:	619a      	str	r2, [r3, #24]
    }

    // Date
    if (GetField(&gps_pack[7], pField, 8, MAXFIELD))
 8003324:	0039      	movs	r1, r7
 8003326:	4822      	ldr	r0, [pc, #136]	; (80033b0 <GPS_Parse_GNGGA+0x2e0>)
 8003328:	2310      	movs	r3, #16
 800332a:	2208      	movs	r2, #8
 800332c:	f000 f84a 	bl	80033c4 <GetField>
 8003330:	1e03      	subs	r3, r0, #0
 8003332:	d038      	beq.n	80033a6 <GPS_Parse_GNGGA+0x2d6>
    {
        // Day
        gps_info.time_pack.date = (pField[0]&0x0F)*10 + (pField[1]&0x0F);
 8003334:	003b      	movs	r3, r7
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	220f      	movs	r2, #15
 800333a:	4013      	ands	r3, r2
 800333c:	b2db      	uxtb	r3, r3
 800333e:	1c1a      	adds	r2, r3, #0
 8003340:	0092      	lsls	r2, r2, #2
 8003342:	18d3      	adds	r3, r2, r3
 8003344:	18db      	adds	r3, r3, r3
 8003346:	b2da      	uxtb	r2, r3
 8003348:	003b      	movs	r3, r7
 800334a:	785b      	ldrb	r3, [r3, #1]
 800334c:	210f      	movs	r1, #15
 800334e:	400b      	ands	r3, r1
 8003350:	b2db      	uxtb	r3, r3
 8003352:	18d3      	adds	r3, r2, r3
 8003354:	b2da      	uxtb	r2, r3
 8003356:	4b17      	ldr	r3, [pc, #92]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 8003358:	70da      	strb	r2, [r3, #3]
        // Month
        gps_info.time_pack.month = (pField[2]&0x0F)*10 + (pField[3]&0x0F);
 800335a:	003b      	movs	r3, r7
 800335c:	789b      	ldrb	r3, [r3, #2]
 800335e:	220f      	movs	r2, #15
 8003360:	4013      	ands	r3, r2
 8003362:	b2db      	uxtb	r3, r3
 8003364:	1c1a      	adds	r2, r3, #0
 8003366:	0092      	lsls	r2, r2, #2
 8003368:	18d3      	adds	r3, r2, r3
 800336a:	18db      	adds	r3, r3, r3
 800336c:	b2da      	uxtb	r2, r3
 800336e:	003b      	movs	r3, r7
 8003370:	78db      	ldrb	r3, [r3, #3]
 8003372:	210f      	movs	r1, #15
 8003374:	400b      	ands	r3, r1
 8003376:	b2db      	uxtb	r3, r3
 8003378:	18d3      	adds	r3, r2, r3
 800337a:	b2da      	uxtb	r2, r3
 800337c:	4b0d      	ldr	r3, [pc, #52]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 800337e:	711a      	strb	r2, [r3, #4]
        // Year (Only two digits. I wonder why?)
        gps_info.time_pack.year = (pField[4]&0x0F)*10 + (pField[5]&0x0F);
 8003380:	003b      	movs	r3, r7
 8003382:	791b      	ldrb	r3, [r3, #4]
 8003384:	220f      	movs	r2, #15
 8003386:	4013      	ands	r3, r2
 8003388:	b2db      	uxtb	r3, r3
 800338a:	1c1a      	adds	r2, r3, #0
 800338c:	0092      	lsls	r2, r2, #2
 800338e:	18d3      	adds	r3, r2, r3
 8003390:	18db      	adds	r3, r3, r3
 8003392:	b2da      	uxtb	r2, r3
 8003394:	003b      	movs	r3, r7
 8003396:	795b      	ldrb	r3, [r3, #5]
 8003398:	210f      	movs	r1, #15
 800339a:	400b      	ands	r3, r1
 800339c:	b2db      	uxtb	r3, r3
 800339e:	18d3      	adds	r3, r2, r3
 80033a0:	b2da      	uxtb	r2, r3
 80033a2:	4b04      	ldr	r3, [pc, #16]	; (80033b4 <GPS_Parse_GNGGA+0x2e4>)
 80033a4:	715a      	strb	r2, [r3, #5]
    }


}
 80033a6:	46c0      	nop			; (mov r8, r8)
 80033a8:	46bd      	mov	sp, r7
 80033aa:	b005      	add	sp, #20
 80033ac:	bd90      	pop	{r4, r7, pc}
 80033ae:	46c0      	nop			; (mov r8, r8)
 80033b0:	200002c3 	.word	0x200002c3
 80033b4:	20000384 	.word	0x20000384
 80033b8:	404e0000 	.word	0x404e0000
 80033bc:	1a3387ed 	.word	0x1a3387ed
 80033c0:	3fe07654 	.word	0x3fe07654

080033c4 <GetField>:

static bool GetField(uint8_t *pData, uint8_t *pField, uint8_t nFieldNum, uint8_t nMaxFieldLen)
{
 80033c4:	b590      	push	{r4, r7, lr}
 80033c6:	b087      	sub	sp, #28
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	60f8      	str	r0, [r7, #12]
 80033cc:	60b9      	str	r1, [r7, #8]
 80033ce:	0019      	movs	r1, r3
 80033d0:	1dfb      	adds	r3, r7, #7
 80033d2:	701a      	strb	r2, [r3, #0]
 80033d4:	1dbb      	adds	r3, r7, #6
 80033d6:	1c0a      	adds	r2, r1, #0
 80033d8:	701a      	strb	r2, [r3, #0]
    if(pData == NULL || pField == NULL || nMaxFieldLen == 0)
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d006      	beq.n	80033ee <GetField+0x2a>
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d003      	beq.n	80033ee <GetField+0x2a>
 80033e6:	1dbb      	adds	r3, r7, #6
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <GetField+0x2e>
    {
        return false;
 80033ee:	2300      	movs	r3, #0
 80033f0:	e091      	b.n	8003516 <GetField+0x152>
    }

    uint8_t i = 0;
 80033f2:	2317      	movs	r3, #23
 80033f4:	18fb      	adds	r3, r7, r3
 80033f6:	2200      	movs	r2, #0
 80033f8:	701a      	strb	r2, [r3, #0]
    uint8_t nField = 0;
 80033fa:	2316      	movs	r3, #22
 80033fc:	18fb      	adds	r3, r7, r3
 80033fe:	2200      	movs	r2, #0
 8003400:	701a      	strb	r2, [r3, #0]
    while (nField != nFieldNum && pData[i])
 8003402:	e01f      	b.n	8003444 <GetField+0x80>
    {
        if (pData[i] == ',')
 8003404:	2317      	movs	r3, #23
 8003406:	18fb      	adds	r3, r7, r3
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	18d3      	adds	r3, r2, r3
 800340e:	781b      	ldrb	r3, [r3, #0]
 8003410:	2b2c      	cmp	r3, #44	; 0x2c
 8003412:	d105      	bne.n	8003420 <GetField+0x5c>
        {
    	      nField++;
 8003414:	2116      	movs	r1, #22
 8003416:	187b      	adds	r3, r7, r1
 8003418:	781a      	ldrb	r2, [r3, #0]
 800341a:	187b      	adds	r3, r7, r1
 800341c:	3201      	adds	r2, #1
 800341e:	701a      	strb	r2, [r3, #0]
        }

        i++;
 8003420:	2117      	movs	r1, #23
 8003422:	187b      	adds	r3, r7, r1
 8003424:	781a      	ldrb	r2, [r3, #0]
 8003426:	187b      	adds	r3, r7, r1
 8003428:	3201      	adds	r2, #1
 800342a:	701a      	strb	r2, [r3, #0]

        if (pData[i] == 0)
 800342c:	187b      	adds	r3, r7, r1
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	68fa      	ldr	r2, [r7, #12]
 8003432:	18d3      	adds	r3, r2, r3
 8003434:	781b      	ldrb	r3, [r3, #0]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d104      	bne.n	8003444 <GetField+0x80>
        {
            pField[0] = '\0';
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	2200      	movs	r2, #0
 800343e:	701a      	strb	r2, [r3, #0]
            return false;
 8003440:	2300      	movs	r3, #0
 8003442:	e068      	b.n	8003516 <GetField+0x152>
    while (nField != nFieldNum && pData[i])
 8003444:	2316      	movs	r3, #22
 8003446:	18fa      	adds	r2, r7, r3
 8003448:	1dfb      	adds	r3, r7, #7
 800344a:	7812      	ldrb	r2, [r2, #0]
 800344c:	781b      	ldrb	r3, [r3, #0]
 800344e:	429a      	cmp	r2, r3
 8003450:	d007      	beq.n	8003462 <GetField+0x9e>
 8003452:	2317      	movs	r3, #23
 8003454:	18fb      	adds	r3, r7, r3
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	68fa      	ldr	r2, [r7, #12]
 800345a:	18d3      	adds	r3, r2, r3
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d1d0      	bne.n	8003404 <GetField+0x40>
        }
    }

    if (pData[i] == ',' || pData[i] == '*')
 8003462:	2117      	movs	r1, #23
 8003464:	187b      	adds	r3, r7, r1
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	68fa      	ldr	r2, [r7, #12]
 800346a:	18d3      	adds	r3, r2, r3
 800346c:	781b      	ldrb	r3, [r3, #0]
 800346e:	2b2c      	cmp	r3, #44	; 0x2c
 8003470:	d006      	beq.n	8003480 <GetField+0xbc>
 8003472:	187b      	adds	r3, r7, r1
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	68fa      	ldr	r2, [r7, #12]
 8003478:	18d3      	adds	r3, r2, r3
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	2b2a      	cmp	r3, #42	; 0x2a
 800347e:	d104      	bne.n	800348a <GetField+0xc6>
    {
        pField[0] = '\0';
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	2200      	movs	r2, #0
 8003484:	701a      	strb	r2, [r3, #0]
        return false;
 8003486:	2300      	movs	r3, #0
 8003488:	e045      	b.n	8003516 <GetField+0x152>
    }

    unsigned char i2 = 0;
 800348a:	2315      	movs	r3, #21
 800348c:	18fb      	adds	r3, r7, r3
 800348e:	2200      	movs	r2, #0
 8003490:	701a      	strb	r2, [r3, #0]
    while (pData[i] != ',' && pData[i] != '*' && pData[i])
 8003492:	e022      	b.n	80034da <GetField+0x116>
    {
        pField[i2] = pData[i];
 8003494:	2417      	movs	r4, #23
 8003496:	193b      	adds	r3, r7, r4
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	68fa      	ldr	r2, [r7, #12]
 800349c:	18d2      	adds	r2, r2, r3
 800349e:	2015      	movs	r0, #21
 80034a0:	183b      	adds	r3, r7, r0
 80034a2:	781b      	ldrb	r3, [r3, #0]
 80034a4:	68b9      	ldr	r1, [r7, #8]
 80034a6:	18cb      	adds	r3, r1, r3
 80034a8:	7812      	ldrb	r2, [r2, #0]
 80034aa:	701a      	strb	r2, [r3, #0]
        i2++;
 80034ac:	0001      	movs	r1, r0
 80034ae:	187b      	adds	r3, r7, r1
 80034b0:	781a      	ldrb	r2, [r3, #0]
 80034b2:	187b      	adds	r3, r7, r1
 80034b4:	3201      	adds	r2, #1
 80034b6:	701a      	strb	r2, [r3, #0]
        i++;
 80034b8:	193b      	adds	r3, r7, r4
 80034ba:	781a      	ldrb	r2, [r3, #0]
 80034bc:	193b      	adds	r3, r7, r4
 80034be:	3201      	adds	r2, #1
 80034c0:	701a      	strb	r2, [r3, #0]

        if (i2 >= nMaxFieldLen)
 80034c2:	187a      	adds	r2, r7, r1
 80034c4:	1dbb      	adds	r3, r7, #6
 80034c6:	7812      	ldrb	r2, [r2, #0]
 80034c8:	781b      	ldrb	r3, [r3, #0]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d305      	bcc.n	80034da <GetField+0x116>
        {
            i2 = nMaxFieldLen-1;
 80034ce:	187b      	adds	r3, r7, r1
 80034d0:	1dba      	adds	r2, r7, #6
 80034d2:	7812      	ldrb	r2, [r2, #0]
 80034d4:	3a01      	subs	r2, #1
 80034d6:	701a      	strb	r2, [r3, #0]
            break;
 80034d8:	e015      	b.n	8003506 <GetField+0x142>
    while (pData[i] != ',' && pData[i] != '*' && pData[i])
 80034da:	2117      	movs	r1, #23
 80034dc:	187b      	adds	r3, r7, r1
 80034de:	781b      	ldrb	r3, [r3, #0]
 80034e0:	68fa      	ldr	r2, [r7, #12]
 80034e2:	18d3      	adds	r3, r2, r3
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	2b2c      	cmp	r3, #44	; 0x2c
 80034e8:	d00d      	beq.n	8003506 <GetField+0x142>
 80034ea:	187b      	adds	r3, r7, r1
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	68fa      	ldr	r2, [r7, #12]
 80034f0:	18d3      	adds	r3, r2, r3
 80034f2:	781b      	ldrb	r3, [r3, #0]
 80034f4:	2b2a      	cmp	r3, #42	; 0x2a
 80034f6:	d006      	beq.n	8003506 <GetField+0x142>
 80034f8:	187b      	adds	r3, r7, r1
 80034fa:	781b      	ldrb	r3, [r3, #0]
 80034fc:	68fa      	ldr	r2, [r7, #12]
 80034fe:	18d3      	adds	r3, r2, r3
 8003500:	781b      	ldrb	r3, [r3, #0]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d1c6      	bne.n	8003494 <GetField+0xd0>
        }
    }

    pField[i2] = '\0';
 8003506:	2315      	movs	r3, #21
 8003508:	18fb      	adds	r3, r7, r3
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	68ba      	ldr	r2, [r7, #8]
 800350e:	18d3      	adds	r3, r2, r3
 8003510:	2200      	movs	r2, #0
 8003512:	701a      	strb	r2, [r3, #0]
    return true;
 8003514:	2301      	movs	r3, #1
}
 8003516:	0018      	movs	r0, r3
 8003518:	46bd      	mov	sp, r7
 800351a:	b007      	add	sp, #28
 800351c:	bd90      	pop	{r4, r7, pc}
	...

08003520 <get_gsm_string>:
uint8_t mc60_registration;
uint8_t signal_level;


uint8_t get_gsm_string()
{
 8003520:	b580      	push	{r7, lr}
 8003522:	af00      	add	r7, sp, #0
  static uint8_t p =0;
  while (p_w != p_r)
 8003524:	e03f      	b.n	80035a6 <get_gsm_string+0x86>
  {
    gsm_pack[p] = gsm_data[p_r++];
 8003526:	4b25      	ldr	r3, [pc, #148]	; (80035bc <get_gsm_string+0x9c>)
 8003528:	781b      	ldrb	r3, [r3, #0]
 800352a:	1c5a      	adds	r2, r3, #1
 800352c:	b2d1      	uxtb	r1, r2
 800352e:	4a23      	ldr	r2, [pc, #140]	; (80035bc <get_gsm_string+0x9c>)
 8003530:	7011      	strb	r1, [r2, #0]
 8003532:	0019      	movs	r1, r3
 8003534:	4b22      	ldr	r3, [pc, #136]	; (80035c0 <get_gsm_string+0xa0>)
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	001a      	movs	r2, r3
 800353a:	4b22      	ldr	r3, [pc, #136]	; (80035c4 <get_gsm_string+0xa4>)
 800353c:	5c59      	ldrb	r1, [r3, r1]
 800353e:	4b22      	ldr	r3, [pc, #136]	; (80035c8 <get_gsm_string+0xa8>)
 8003540:	5499      	strb	r1, [r3, r2]
    if (p_r >= sizeof(gsm_data)/sizeof(gsm_data[0]))
 8003542:	4b1e      	ldr	r3, [pc, #120]	; (80035bc <get_gsm_string+0x9c>)
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	2bc7      	cmp	r3, #199	; 0xc7
 8003548:	d902      	bls.n	8003550 <get_gsm_string+0x30>
      p_r = 0;
 800354a:	4b1c      	ldr	r3, [pc, #112]	; (80035bc <get_gsm_string+0x9c>)
 800354c:	2200      	movs	r2, #0
 800354e:	701a      	strb	r2, [r3, #0]

    if (gsm_pack[p] == '\n')
 8003550:	4b1b      	ldr	r3, [pc, #108]	; (80035c0 <get_gsm_string+0xa0>)
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	001a      	movs	r2, r3
 8003556:	4b1c      	ldr	r3, [pc, #112]	; (80035c8 <get_gsm_string+0xa8>)
 8003558:	5c9b      	ldrb	r3, [r3, r2]
 800355a:	2b0a      	cmp	r3, #10
 800355c:	d100      	bne.n	8003560 <get_gsm_string+0x40>
      continue;
 800355e:	e022      	b.n	80035a6 <get_gsm_string+0x86>

    if (gsm_pack[p] == '\r')
 8003560:	4b17      	ldr	r3, [pc, #92]	; (80035c0 <get_gsm_string+0xa0>)
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	001a      	movs	r2, r3
 8003566:	4b18      	ldr	r3, [pc, #96]	; (80035c8 <get_gsm_string+0xa8>)
 8003568:	5c9b      	ldrb	r3, [r3, r2]
 800356a:	2b0d      	cmp	r3, #13
 800356c:	d10e      	bne.n	800358c <get_gsm_string+0x6c>
    {
      if (p)
 800356e:	4b14      	ldr	r3, [pc, #80]	; (80035c0 <get_gsm_string+0xa0>)
 8003570:	781b      	ldrb	r3, [r3, #0]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d017      	beq.n	80035a6 <get_gsm_string+0x86>
      {
       gsm_pack[p] = 0;
 8003576:	4b12      	ldr	r3, [pc, #72]	; (80035c0 <get_gsm_string+0xa0>)
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	001a      	movs	r2, r3
 800357c:	4b12      	ldr	r3, [pc, #72]	; (80035c8 <get_gsm_string+0xa8>)
 800357e:	2100      	movs	r1, #0
 8003580:	5499      	strb	r1, [r3, r2]
        p = 0;
 8003582:	4b0f      	ldr	r3, [pc, #60]	; (80035c0 <get_gsm_string+0xa0>)
 8003584:	2200      	movs	r2, #0
 8003586:	701a      	strb	r2, [r3, #0]
        return 1;
 8003588:	2301      	movs	r3, #1
 800358a:	e013      	b.n	80035b4 <get_gsm_string+0x94>
      }
    }else
    {
    	if (++p >= sizeof(gsm_pack)/sizeof(gsm_pack[0]))
 800358c:	4b0c      	ldr	r3, [pc, #48]	; (80035c0 <get_gsm_string+0xa0>)
 800358e:	781b      	ldrb	r3, [r3, #0]
 8003590:	3301      	adds	r3, #1
 8003592:	b2da      	uxtb	r2, r3
 8003594:	4b0a      	ldr	r3, [pc, #40]	; (80035c0 <get_gsm_string+0xa0>)
 8003596:	701a      	strb	r2, [r3, #0]
 8003598:	4b09      	ldr	r3, [pc, #36]	; (80035c0 <get_gsm_string+0xa0>)
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	2b63      	cmp	r3, #99	; 0x63
 800359e:	d902      	bls.n	80035a6 <get_gsm_string+0x86>
    		p =0;
 80035a0:	4b07      	ldr	r3, [pc, #28]	; (80035c0 <get_gsm_string+0xa0>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	701a      	strb	r2, [r3, #0]
  while (p_w != p_r)
 80035a6:	4b09      	ldr	r3, [pc, #36]	; (80035cc <get_gsm_string+0xac>)
 80035a8:	781a      	ldrb	r2, [r3, #0]
 80035aa:	4b04      	ldr	r3, [pc, #16]	; (80035bc <get_gsm_string+0x9c>)
 80035ac:	781b      	ldrb	r3, [r3, #0]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d1b9      	bne.n	8003526 <get_gsm_string+0x6>
    }

  }
  return 0;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	0018      	movs	r0, r3
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	46c0      	nop			; (mov r8, r8)
 80035bc:	200004d1 	.word	0x200004d1
 80035c0:	20000502 	.word	0x20000502
 80035c4:	200003a4 	.word	0x200003a4
 80035c8:	2000046c 	.word	0x2000046c
 80035cc:	200004d0 	.word	0x200004d0

080035d0 <timeout>:

uint8_t timeout(uint32_t t, uint32_t tm)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	6039      	str	r1, [r7, #0]
  return (HAL_GetTick() - t > tm);
 80035da:	f001 fd7d 	bl	80050d8 <HAL_GetTick>
 80035de:	0002      	movs	r2, r0
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	1ad3      	subs	r3, r2, r3
 80035e4:	683a      	ldr	r2, [r7, #0]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	419b      	sbcs	r3, r3
 80035ea:	425b      	negs	r3, r3
 80035ec:	b2db      	uxtb	r3, r3
}
 80035ee:	0018      	movs	r0, r3
 80035f0:	46bd      	mov	sp, r7
 80035f2:	b002      	add	sp, #8
 80035f4:	bd80      	pop	{r7, pc}
	...

080035f8 <gsm_write>:

void gsm_write(char* data)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
	uint8_t len= strlen((const char*)data);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	0018      	movs	r0, r3
 8003604:	f7fc fd8a 	bl	800011c <strlen>
 8003608:	0002      	movs	r2, r0
 800360a:	210f      	movs	r1, #15
 800360c:	187b      	adds	r3, r7, r1
 800360e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart3, (uint8_t*)data, len);
 8003610:	187b      	adds	r3, r7, r1
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	b29a      	uxth	r2, r3
 8003616:	6879      	ldr	r1, [r7, #4]
 8003618:	4b06      	ldr	r3, [pc, #24]	; (8003634 <gsm_write+0x3c>)
 800361a:	0018      	movs	r0, r3
 800361c:	f004 f9b0 	bl	8007980 <HAL_UART_Transmit_IT>
	gsm_timeout = HAL_GetTick();
 8003620:	f001 fd5a 	bl	80050d8 <HAL_GetTick>
 8003624:	0002      	movs	r2, r0
 8003626:	4b04      	ldr	r3, [pc, #16]	; (8003638 <gsm_write+0x40>)
 8003628:	601a      	str	r2, [r3, #0]
}
 800362a:	46c0      	nop			; (mov r8, r8)
 800362c:	46bd      	mov	sp, r7
 800362e:	b004      	add	sp, #16
 8003630:	bd80      	pop	{r7, pc}
 8003632:	46c0      	nop			; (mov r8, r8)
 8003634:	200005ec 	.word	0x200005ec
 8003638:	200004d4 	.word	0x200004d4

0800363c <digit_read>:

uint8_t digit_read(const char *buf, char *target)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]

  uint8_t i = 0;
 8003646:	230f      	movs	r3, #15
 8003648:	18fb      	adds	r3, r7, r3
 800364a:	2200      	movs	r2, #0
 800364c:	701a      	strb	r2, [r3, #0]

  while (i < 100)
 800364e:	e01d      	b.n	800368c <digit_read+0x50>
  {
    if ((buf[i])>='0' && (buf[i])<='9')
 8003650:	200f      	movs	r0, #15
 8003652:	183b      	adds	r3, r7, r0
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	18d3      	adds	r3, r2, r3
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	2b2f      	cmp	r3, #47	; 0x2f
 800365e:	d91a      	bls.n	8003696 <digit_read+0x5a>
 8003660:	183b      	adds	r3, r7, r0
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	18d3      	adds	r3, r2, r3
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	2b39      	cmp	r3, #57	; 0x39
 800366c:	d813      	bhi.n	8003696 <digit_read+0x5a>
    {
      target[i] = buf[i];
 800366e:	183b      	adds	r3, r7, r0
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	18d2      	adds	r2, r2, r3
 8003676:	183b      	adds	r3, r7, r0
 8003678:	781b      	ldrb	r3, [r3, #0]
 800367a:	6839      	ldr	r1, [r7, #0]
 800367c:	18cb      	adds	r3, r1, r3
 800367e:	7812      	ldrb	r2, [r2, #0]
 8003680:	701a      	strb	r2, [r3, #0]
      i++;
 8003682:	183b      	adds	r3, r7, r0
 8003684:	781a      	ldrb	r2, [r3, #0]
 8003686:	183b      	adds	r3, r7, r0
 8003688:	3201      	adds	r2, #1
 800368a:	701a      	strb	r2, [r3, #0]
  while (i < 100)
 800368c:	230f      	movs	r3, #15
 800368e:	18fb      	adds	r3, r7, r3
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	2b63      	cmp	r3, #99	; 0x63
 8003694:	d9dc      	bls.n	8003650 <digit_read+0x14>
    }
    else
      break;
  }
  target[i] = 0;
 8003696:	210f      	movs	r1, #15
 8003698:	187b      	adds	r3, r7, r1
 800369a:	781b      	ldrb	r3, [r3, #0]
 800369c:	683a      	ldr	r2, [r7, #0]
 800369e:	18d3      	adds	r3, r2, r3
 80036a0:	2200      	movs	r2, #0
 80036a2:	701a      	strb	r2, [r3, #0]
  return i;
 80036a4:	187b      	adds	r3, r7, r1
 80036a6:	781b      	ldrb	r3, [r3, #0]
}
 80036a8:	0018      	movs	r0, r3
 80036aa:	46bd      	mov	sp, r7
 80036ac:	b004      	add	sp, #16
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <gsm>:

void gsm(void)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b082      	sub	sp, #8
 80036b4:	af00      	add	r7, sp, #0
	bool string = get_gsm_string();
 80036b6:	f7ff ff33 	bl	8003520 <get_gsm_string>
 80036ba:	0003      	movs	r3, r0
 80036bc:	001a      	movs	r2, r3
 80036be:	1d7b      	adds	r3, r7, #5
 80036c0:	1e51      	subs	r1, r2, #1
 80036c2:	418a      	sbcs	r2, r1
 80036c4:	701a      	strb	r2, [r3, #0]
	static uint8_t gsm_state = 0;


	  switch (gsm_state)
 80036c6:	4bc7      	ldr	r3, [pc, #796]	; (80039e4 <gsm+0x334>)
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	2b0b      	cmp	r3, #11
 80036cc:	d900      	bls.n	80036d0 <gsm+0x20>
 80036ce:	e2a4      	b.n	8003c1a <gsm+0x56a>
 80036d0:	009a      	lsls	r2, r3, #2
 80036d2:	4bc5      	ldr	r3, [pc, #788]	; (80039e8 <gsm+0x338>)
 80036d4:	18d3      	adds	r3, r2, r3
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	469f      	mov	pc, r3
	  {
	    case 0:
	      gsm_write ("ATE0\r\n");
 80036da:	4bc4      	ldr	r3, [pc, #784]	; (80039ec <gsm+0x33c>)
 80036dc:	0018      	movs	r0, r3
 80036de:	f7ff ff8b 	bl	80035f8 <gsm_write>
	      gsm_state = 1;
 80036e2:	4bc0      	ldr	r3, [pc, #768]	; (80039e4 <gsm+0x334>)
 80036e4:	2201      	movs	r2, #1
 80036e6:	701a      	strb	r2, [r3, #0]
	      mc60_count_ATE0++;
 80036e8:	4bc1      	ldr	r3, [pc, #772]	; (80039f0 <gsm+0x340>)
 80036ea:	781b      	ldrb	r3, [r3, #0]
 80036ec:	3301      	adds	r3, #1
 80036ee:	b2da      	uxtb	r2, r3
 80036f0:	4bbf      	ldr	r3, [pc, #764]	; (80039f0 <gsm+0x340>)
 80036f2:	701a      	strb	r2, [r3, #0]
	      break;
 80036f4:	e291      	b.n	8003c1a <gsm+0x56a>

	    case 1:
	      if (string && !strcmp((const char*)gsm_pack, "OK"))
 80036f6:	1d7b      	adds	r3, r7, #5
 80036f8:	781b      	ldrb	r3, [r3, #0]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00f      	beq.n	800371e <gsm+0x6e>
 80036fe:	4abd      	ldr	r2, [pc, #756]	; (80039f4 <gsm+0x344>)
 8003700:	4bbd      	ldr	r3, [pc, #756]	; (80039f8 <gsm+0x348>)
 8003702:	0011      	movs	r1, r2
 8003704:	0018      	movs	r0, r3
 8003706:	f7fc fcff 	bl	8000108 <strcmp>
 800370a:	1e03      	subs	r3, r0, #0
 800370c:	d107      	bne.n	800371e <gsm+0x6e>
	      {
	    	  gsm_write ("AT+CMGF=1\r\n");
 800370e:	4bbb      	ldr	r3, [pc, #748]	; (80039fc <gsm+0x34c>)
 8003710:	0018      	movs	r0, r3
 8003712:	f7ff ff71 	bl	80035f8 <gsm_write>
	          gsm_state = 2;
 8003716:	4bb3      	ldr	r3, [pc, #716]	; (80039e4 <gsm+0x334>)
 8003718:	2202      	movs	r2, #2
 800371a:	701a      	strb	r2, [r3, #0]
	        {
	         //   mc60
	        	PWR_GSM_OFF;
	        }
	      }
	      break;
 800371c:	e268      	b.n	8003bf0 <gsm+0x540>
	      } else if (timeout(gsm_timeout, 1000))
 800371e:	4bb8      	ldr	r3, [pc, #736]	; (8003a00 <gsm+0x350>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	22fa      	movs	r2, #250	; 0xfa
 8003724:	0092      	lsls	r2, r2, #2
 8003726:	0011      	movs	r1, r2
 8003728:	0018      	movs	r0, r3
 800372a:	f7ff ff51 	bl	80035d0 <timeout>
 800372e:	1e03      	subs	r3, r0, #0
 8003730:	d100      	bne.n	8003734 <gsm+0x84>
 8003732:	e25d      	b.n	8003bf0 <gsm+0x540>
	        if (mc60_count_ATE0 < 4)
 8003734:	4bae      	ldr	r3, [pc, #696]	; (80039f0 <gsm+0x340>)
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	2b03      	cmp	r3, #3
 800373a:	d803      	bhi.n	8003744 <gsm+0x94>
	           gsm_state = 0;
 800373c:	4ba9      	ldr	r3, [pc, #676]	; (80039e4 <gsm+0x334>)
 800373e:	2200      	movs	r2, #0
 8003740:	701a      	strb	r2, [r3, #0]
	      break;
 8003742:	e255      	b.n	8003bf0 <gsm+0x540>
	        if (timeout(gsm_timeout, 6000))
 8003744:	4bae      	ldr	r3, [pc, #696]	; (8003a00 <gsm+0x350>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4aae      	ldr	r2, [pc, #696]	; (8003a04 <gsm+0x354>)
 800374a:	0011      	movs	r1, r2
 800374c:	0018      	movs	r0, r3
 800374e:	f7ff ff3f 	bl	80035d0 <timeout>
 8003752:	1e03      	subs	r3, r0, #0
 8003754:	d006      	beq.n	8003764 <gsm+0xb4>
	          mc60_count_ATE0 = 0;
 8003756:	4ba6      	ldr	r3, [pc, #664]	; (80039f0 <gsm+0x340>)
 8003758:	2200      	movs	r2, #0
 800375a:	701a      	strb	r2, [r3, #0]
	          gsm_state = 0;
 800375c:	4ba1      	ldr	r3, [pc, #644]	; (80039e4 <gsm+0x334>)
 800375e:	2200      	movs	r2, #0
 8003760:	701a      	strb	r2, [r3, #0]
	      break;
 8003762:	e245      	b.n	8003bf0 <gsm+0x540>
	        }else if(timeout(gsm_timeout, 1500))
 8003764:	4ba6      	ldr	r3, [pc, #664]	; (8003a00 <gsm+0x350>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4aa7      	ldr	r2, [pc, #668]	; (8003a08 <gsm+0x358>)
 800376a:	0011      	movs	r1, r2
 800376c:	0018      	movs	r0, r3
 800376e:	f7ff ff2f 	bl	80035d0 <timeout>
 8003772:	1e03      	subs	r3, r0, #0
 8003774:	d007      	beq.n	8003786 <gsm+0xd6>
	        	PWR_GSM_ON;
 8003776:	2380      	movs	r3, #128	; 0x80
 8003778:	011b      	lsls	r3, r3, #4
 800377a:	48a4      	ldr	r0, [pc, #656]	; (8003a0c <gsm+0x35c>)
 800377c:	2201      	movs	r2, #1
 800377e:	0019      	movs	r1, r3
 8003780:	f001 ffac 	bl	80056dc <HAL_GPIO_WritePin>
	      break;
 8003784:	e234      	b.n	8003bf0 <gsm+0x540>
	        	PWR_GSM_OFF;
 8003786:	2380      	movs	r3, #128	; 0x80
 8003788:	011b      	lsls	r3, r3, #4
 800378a:	48a0      	ldr	r0, [pc, #640]	; (8003a0c <gsm+0x35c>)
 800378c:	2200      	movs	r2, #0
 800378e:	0019      	movs	r1, r3
 8003790:	f001 ffa4 	bl	80056dc <HAL_GPIO_WritePin>
	      break;
 8003794:	e22c      	b.n	8003bf0 <gsm+0x540>

	    case 2:
	      if (string && !strcmp((const char*)gsm_pack, "OK"))
 8003796:	1d7b      	adds	r3, r7, #5
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d00f      	beq.n	80037be <gsm+0x10e>
 800379e:	4a95      	ldr	r2, [pc, #596]	; (80039f4 <gsm+0x344>)
 80037a0:	4b95      	ldr	r3, [pc, #596]	; (80039f8 <gsm+0x348>)
 80037a2:	0011      	movs	r1, r2
 80037a4:	0018      	movs	r0, r3
 80037a6:	f7fc fcaf 	bl	8000108 <strcmp>
 80037aa:	1e03      	subs	r3, r0, #0
 80037ac:	d107      	bne.n	80037be <gsm+0x10e>
	      {
	        gsm_write ("AT+CSCS=\"GSM\"\r\n");
 80037ae:	4b98      	ldr	r3, [pc, #608]	; (8003a10 <gsm+0x360>)
 80037b0:	0018      	movs	r0, r3
 80037b2:	f7ff ff21 	bl	80035f8 <gsm_write>
	        gsm_state = 3;
 80037b6:	4b8b      	ldr	r3, [pc, #556]	; (80039e4 <gsm+0x334>)
 80037b8:	2203      	movs	r2, #3
 80037ba:	701a      	strb	r2, [r3, #0]
	      } else if (timeout(gsm_timeout, 1000))
	      {
	        gsm_state = 0;
	      }
	      break;
 80037bc:	e21a      	b.n	8003bf4 <gsm+0x544>
	      } else if (timeout(gsm_timeout, 1000))
 80037be:	4b90      	ldr	r3, [pc, #576]	; (8003a00 <gsm+0x350>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	22fa      	movs	r2, #250	; 0xfa
 80037c4:	0092      	lsls	r2, r2, #2
 80037c6:	0011      	movs	r1, r2
 80037c8:	0018      	movs	r0, r3
 80037ca:	f7ff ff01 	bl	80035d0 <timeout>
 80037ce:	1e03      	subs	r3, r0, #0
 80037d0:	d100      	bne.n	80037d4 <gsm+0x124>
 80037d2:	e20f      	b.n	8003bf4 <gsm+0x544>
	        gsm_state = 0;
 80037d4:	4b83      	ldr	r3, [pc, #524]	; (80039e4 <gsm+0x334>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	701a      	strb	r2, [r3, #0]
	      break;
 80037da:	e20b      	b.n	8003bf4 <gsm+0x544>

	    case 3:
	      if (string && (!strcmp((const char*)gsm_pack, "OK") || !strcmp((const char*)gsm_pack, "ERROR")))
 80037dc:	1d7b      	adds	r3, r7, #5
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d017      	beq.n	8003814 <gsm+0x164>
 80037e4:	4a83      	ldr	r2, [pc, #524]	; (80039f4 <gsm+0x344>)
 80037e6:	4b84      	ldr	r3, [pc, #528]	; (80039f8 <gsm+0x348>)
 80037e8:	0011      	movs	r1, r2
 80037ea:	0018      	movs	r0, r3
 80037ec:	f7fc fc8c 	bl	8000108 <strcmp>
 80037f0:	1e03      	subs	r3, r0, #0
 80037f2:	d007      	beq.n	8003804 <gsm+0x154>
 80037f4:	4a87      	ldr	r2, [pc, #540]	; (8003a14 <gsm+0x364>)
 80037f6:	4b80      	ldr	r3, [pc, #512]	; (80039f8 <gsm+0x348>)
 80037f8:	0011      	movs	r1, r2
 80037fa:	0018      	movs	r0, r3
 80037fc:	f7fc fc84 	bl	8000108 <strcmp>
 8003800:	1e03      	subs	r3, r0, #0
 8003802:	d107      	bne.n	8003814 <gsm+0x164>
	      {
	        gsm_write("AT+GSN\r\n");
 8003804:	4b84      	ldr	r3, [pc, #528]	; (8003a18 <gsm+0x368>)
 8003806:	0018      	movs	r0, r3
 8003808:	f7ff fef6 	bl	80035f8 <gsm_write>
	        gsm_state = 4;
 800380c:	4b75      	ldr	r3, [pc, #468]	; (80039e4 <gsm+0x334>)
 800380e:	2204      	movs	r2, #4
 8003810:	701a      	strb	r2, [r3, #0]
	      } else if (timeout(gsm_timeout, 1000))
	        gsm_state = 0;
	      break;
 8003812:	e1f1      	b.n	8003bf8 <gsm+0x548>
	      } else if (timeout(gsm_timeout, 1000))
 8003814:	4b7a      	ldr	r3, [pc, #488]	; (8003a00 <gsm+0x350>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	22fa      	movs	r2, #250	; 0xfa
 800381a:	0092      	lsls	r2, r2, #2
 800381c:	0011      	movs	r1, r2
 800381e:	0018      	movs	r0, r3
 8003820:	f7ff fed6 	bl	80035d0 <timeout>
 8003824:	1e03      	subs	r3, r0, #0
 8003826:	d100      	bne.n	800382a <gsm+0x17a>
 8003828:	e1e6      	b.n	8003bf8 <gsm+0x548>
	        gsm_state = 0;
 800382a:	4b6e      	ldr	r3, [pc, #440]	; (80039e4 <gsm+0x334>)
 800382c:	2200      	movs	r2, #0
 800382e:	701a      	strb	r2, [r3, #0]
	      break;
 8003830:	e1e2      	b.n	8003bf8 <gsm+0x548>

	    case 4:
	      if (string && gsm_pack[0]>='0' && gsm_pack[0]<='9')
 8003832:	1d7b      	adds	r3, r7, #5
 8003834:	781b      	ldrb	r3, [r3, #0]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d018      	beq.n	800386c <gsm+0x1bc>
 800383a:	4b6f      	ldr	r3, [pc, #444]	; (80039f8 <gsm+0x348>)
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	2b2f      	cmp	r3, #47	; 0x2f
 8003840:	d914      	bls.n	800386c <gsm+0x1bc>
 8003842:	4b6d      	ldr	r3, [pc, #436]	; (80039f8 <gsm+0x348>)
 8003844:	781b      	ldrb	r3, [r3, #0]
 8003846:	2b39      	cmp	r3, #57	; 0x39
 8003848:	d810      	bhi.n	800386c <gsm+0x1bc>
	      {
	        if (digit_read((const char*)gsm_pack, (char*)mc60_IMEI) == 15)
 800384a:	4a74      	ldr	r2, [pc, #464]	; (8003a1c <gsm+0x36c>)
 800384c:	4b6a      	ldr	r3, [pc, #424]	; (80039f8 <gsm+0x348>)
 800384e:	0011      	movs	r1, r2
 8003850:	0018      	movs	r0, r3
 8003852:	f7ff fef3 	bl	800363c <digit_read>
 8003856:	0003      	movs	r3, r0
 8003858:	2b0f      	cmp	r3, #15
 800385a:	d103      	bne.n	8003864 <gsm+0x1b4>
	        {
	          gsm_state = 5;
 800385c:	4b61      	ldr	r3, [pc, #388]	; (80039e4 <gsm+0x334>)
 800385e:	2205      	movs	r2, #5
 8003860:	701a      	strb	r2, [r3, #0]
	        if (digit_read((const char*)gsm_pack, (char*)mc60_IMEI) == 15)
 8003862:	e012      	b.n	800388a <gsm+0x1da>
	        } else
	          gsm_state = 0;
 8003864:	4b5f      	ldr	r3, [pc, #380]	; (80039e4 <gsm+0x334>)
 8003866:	2200      	movs	r2, #0
 8003868:	701a      	strb	r2, [r3, #0]
	        if (digit_read((const char*)gsm_pack, (char*)mc60_IMEI) == 15)
 800386a:	e00e      	b.n	800388a <gsm+0x1da>
	      }else if (timeout(gsm_timeout, 1000))
 800386c:	4b64      	ldr	r3, [pc, #400]	; (8003a00 <gsm+0x350>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	22fa      	movs	r2, #250	; 0xfa
 8003872:	0092      	lsls	r2, r2, #2
 8003874:	0011      	movs	r1, r2
 8003876:	0018      	movs	r0, r3
 8003878:	f7ff feaa 	bl	80035d0 <timeout>
 800387c:	1e03      	subs	r3, r0, #0
 800387e:	d100      	bne.n	8003882 <gsm+0x1d2>
 8003880:	e1bc      	b.n	8003bfc <gsm+0x54c>
	        gsm_state = 0;
 8003882:	4b58      	ldr	r3, [pc, #352]	; (80039e4 <gsm+0x334>)
 8003884:	2200      	movs	r2, #0
 8003886:	701a      	strb	r2, [r3, #0]
	      break;
 8003888:	e1b8      	b.n	8003bfc <gsm+0x54c>
 800388a:	e1b7      	b.n	8003bfc <gsm+0x54c>

	    case 5:
	      if (string && !strcmp((const char*)gsm_pack, "OK"))
 800388c:	1d7b      	adds	r3, r7, #5
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d00f      	beq.n	80038b4 <gsm+0x204>
 8003894:	4a57      	ldr	r2, [pc, #348]	; (80039f4 <gsm+0x344>)
 8003896:	4b58      	ldr	r3, [pc, #352]	; (80039f8 <gsm+0x348>)
 8003898:	0011      	movs	r1, r2
 800389a:	0018      	movs	r0, r3
 800389c:	f7fc fc34 	bl	8000108 <strcmp>
 80038a0:	1e03      	subs	r3, r0, #0
 80038a2:	d107      	bne.n	80038b4 <gsm+0x204>
	      {
	        gsm_write ("AT+CPIN?\r\n");
 80038a4:	4b5e      	ldr	r3, [pc, #376]	; (8003a20 <gsm+0x370>)
 80038a6:	0018      	movs	r0, r3
 80038a8:	f7ff fea6 	bl	80035f8 <gsm_write>
	        gsm_state = 6;
 80038ac:	4b4d      	ldr	r3, [pc, #308]	; (80039e4 <gsm+0x334>)
 80038ae:	2206      	movs	r2, #6
 80038b0:	701a      	strb	r2, [r3, #0]
	      } else if (timeout(gsm_timeout, 1000))
	      {
	        gsm_state = 0;
	      }
	      break;
 80038b2:	e1a5      	b.n	8003c00 <gsm+0x550>
	      } else if (timeout(gsm_timeout, 1000))
 80038b4:	4b52      	ldr	r3, [pc, #328]	; (8003a00 <gsm+0x350>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	22fa      	movs	r2, #250	; 0xfa
 80038ba:	0092      	lsls	r2, r2, #2
 80038bc:	0011      	movs	r1, r2
 80038be:	0018      	movs	r0, r3
 80038c0:	f7ff fe86 	bl	80035d0 <timeout>
 80038c4:	1e03      	subs	r3, r0, #0
 80038c6:	d100      	bne.n	80038ca <gsm+0x21a>
 80038c8:	e19a      	b.n	8003c00 <gsm+0x550>
	        gsm_state = 0;
 80038ca:	4b46      	ldr	r3, [pc, #280]	; (80039e4 <gsm+0x334>)
 80038cc:	2200      	movs	r2, #0
 80038ce:	701a      	strb	r2, [r3, #0]
	      break;
 80038d0:	e196      	b.n	8003c00 <gsm+0x550>



	    case 6:
	      if (string && !strcmp((const char*)gsm_pack, "+CPIN: READY"))
 80038d2:	1d7b      	adds	r3, r7, #5
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00e      	beq.n	80038f8 <gsm+0x248>
 80038da:	4a52      	ldr	r2, [pc, #328]	; (8003a24 <gsm+0x374>)
 80038dc:	4b46      	ldr	r3, [pc, #280]	; (80039f8 <gsm+0x348>)
 80038de:	0011      	movs	r1, r2
 80038e0:	0018      	movs	r0, r3
 80038e2:	f7fc fc11 	bl	8000108 <strcmp>
 80038e6:	1e03      	subs	r3, r0, #0
 80038e8:	d106      	bne.n	80038f8 <gsm+0x248>
	      {
	        gsm_state = 7;
 80038ea:	4b3e      	ldr	r3, [pc, #248]	; (80039e4 <gsm+0x334>)
 80038ec:	2207      	movs	r2, #7
 80038ee:	701a      	strb	r2, [r3, #0]
	        mc60_count_registration = 0;
 80038f0:	4b4d      	ldr	r3, [pc, #308]	; (8003a28 <gsm+0x378>)
 80038f2:	2200      	movs	r2, #0
 80038f4:	701a      	strb	r2, [r3, #0]
 80038f6:	e032      	b.n	800395e <gsm+0x2ae>
	      } else if (string && !strcmp((const char*)gsm_pack, "+CPIN: SIM PIN"))
 80038f8:	1d7b      	adds	r3, r7, #5
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d00f      	beq.n	8003920 <gsm+0x270>
 8003900:	4a4a      	ldr	r2, [pc, #296]	; (8003a2c <gsm+0x37c>)
 8003902:	4b3d      	ldr	r3, [pc, #244]	; (80039f8 <gsm+0x348>)
 8003904:	0011      	movs	r1, r2
 8003906:	0018      	movs	r0, r3
 8003908:	f7fc fbfe 	bl	8000108 <strcmp>
 800390c:	1e03      	subs	r3, r0, #0
 800390e:	d107      	bne.n	8003920 <gsm+0x270>
	      {
	        gsm_write("AT+CPIN=0000\r\n");
 8003910:	4b47      	ldr	r3, [pc, #284]	; (8003a30 <gsm+0x380>)
 8003912:	0018      	movs	r0, r3
 8003914:	f7ff fe70 	bl	80035f8 <gsm_write>
	        gsm_state = 4;
 8003918:	4b32      	ldr	r3, [pc, #200]	; (80039e4 <gsm+0x334>)
 800391a:	2204      	movs	r2, #4
 800391c:	701a      	strb	r2, [r3, #0]
 800391e:	e01e      	b.n	800395e <gsm+0x2ae>
	      } else if (!p_w && !strcmp((const char*)gsm_pack, "ERROR"))
 8003920:	4b44      	ldr	r3, [pc, #272]	; (8003a34 <gsm+0x384>)
 8003922:	781b      	ldrb	r3, [r3, #0]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d10b      	bne.n	8003940 <gsm+0x290>
 8003928:	4a3a      	ldr	r2, [pc, #232]	; (8003a14 <gsm+0x364>)
 800392a:	4b33      	ldr	r3, [pc, #204]	; (80039f8 <gsm+0x348>)
 800392c:	0011      	movs	r1, r2
 800392e:	0018      	movs	r0, r3
 8003930:	f7fc fbea 	bl	8000108 <strcmp>
 8003934:	1e03      	subs	r3, r0, #0
 8003936:	d103      	bne.n	8003940 <gsm+0x290>
	      {
	        gsm_state = 0;
 8003938:	4b2a      	ldr	r3, [pc, #168]	; (80039e4 <gsm+0x334>)
 800393a:	2200      	movs	r2, #0
 800393c:	701a      	strb	r2, [r3, #0]
 800393e:	e00e      	b.n	800395e <gsm+0x2ae>
	      } else if (timeout(gsm_timeout, 1000))
 8003940:	4b2f      	ldr	r3, [pc, #188]	; (8003a00 <gsm+0x350>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	22fa      	movs	r2, #250	; 0xfa
 8003946:	0092      	lsls	r2, r2, #2
 8003948:	0011      	movs	r1, r2
 800394a:	0018      	movs	r0, r3
 800394c:	f7ff fe40 	bl	80035d0 <timeout>
 8003950:	1e03      	subs	r3, r0, #0
 8003952:	d100      	bne.n	8003956 <gsm+0x2a6>
 8003954:	e156      	b.n	8003c04 <gsm+0x554>
	      {
	        gsm_state = 0;
 8003956:	4b23      	ldr	r3, [pc, #140]	; (80039e4 <gsm+0x334>)
 8003958:	2200      	movs	r2, #0
 800395a:	701a      	strb	r2, [r3, #0]
	      }
	      break;
 800395c:	e152      	b.n	8003c04 <gsm+0x554>
 800395e:	e151      	b.n	8003c04 <gsm+0x554>


	    case 7:
	      if (string && !strcmp((const char*)gsm_pack, "OK"))
 8003960:	1d7b      	adds	r3, r7, #5
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d00f      	beq.n	8003988 <gsm+0x2d8>
 8003968:	4a22      	ldr	r2, [pc, #136]	; (80039f4 <gsm+0x344>)
 800396a:	4b23      	ldr	r3, [pc, #140]	; (80039f8 <gsm+0x348>)
 800396c:	0011      	movs	r1, r2
 800396e:	0018      	movs	r0, r3
 8003970:	f7fc fbca 	bl	8000108 <strcmp>
 8003974:	1e03      	subs	r3, r0, #0
 8003976:	d107      	bne.n	8003988 <gsm+0x2d8>
	      {
	        gsm_write("AT+CREG?\r\n");
 8003978:	4b2f      	ldr	r3, [pc, #188]	; (8003a38 <gsm+0x388>)
 800397a:	0018      	movs	r0, r3
 800397c:	f7ff fe3c 	bl	80035f8 <gsm_write>
	        gsm_state = 8;
 8003980:	4b18      	ldr	r3, [pc, #96]	; (80039e4 <gsm+0x334>)
 8003982:	2208      	movs	r2, #8
 8003984:	701a      	strb	r2, [r3, #0]
	      } else if (timeout(gsm_timeout, 1000))
	        gsm_state = 0;
	      break;
 8003986:	e13f      	b.n	8003c08 <gsm+0x558>
	      } else if (timeout(gsm_timeout, 1000))
 8003988:	4b1d      	ldr	r3, [pc, #116]	; (8003a00 <gsm+0x350>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	22fa      	movs	r2, #250	; 0xfa
 800398e:	0092      	lsls	r2, r2, #2
 8003990:	0011      	movs	r1, r2
 8003992:	0018      	movs	r0, r3
 8003994:	f7ff fe1c 	bl	80035d0 <timeout>
 8003998:	1e03      	subs	r3, r0, #0
 800399a:	d100      	bne.n	800399e <gsm+0x2ee>
 800399c:	e134      	b.n	8003c08 <gsm+0x558>
	        gsm_state = 0;
 800399e:	4b11      	ldr	r3, [pc, #68]	; (80039e4 <gsm+0x334>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	701a      	strb	r2, [r3, #0]
	      break;
 80039a4:	e130      	b.n	8003c08 <gsm+0x558>



	    case 8:
	      if (string && !strncmp((const char*)gsm_pack, "+CREG:", 6))
 80039a6:	1d7b      	adds	r3, r7, #5
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d05a      	beq.n	8003a64 <gsm+0x3b4>
 80039ae:	4923      	ldr	r1, [pc, #140]	; (8003a3c <gsm+0x38c>)
 80039b0:	4b11      	ldr	r3, [pc, #68]	; (80039f8 <gsm+0x348>)
 80039b2:	2206      	movs	r2, #6
 80039b4:	0018      	movs	r0, r3
 80039b6:	f009 fcb9 	bl	800d32c <strncmp>
 80039ba:	1e03      	subs	r3, r0, #0
 80039bc:	d152      	bne.n	8003a64 <gsm+0x3b4>
	      {
	        mc60_registration = gsm_pack[9] - '0';
 80039be:	4b0e      	ldr	r3, [pc, #56]	; (80039f8 <gsm+0x348>)
 80039c0:	7a5b      	ldrb	r3, [r3, #9]
 80039c2:	3b30      	subs	r3, #48	; 0x30
 80039c4:	b2da      	uxtb	r2, r3
 80039c6:	4b1e      	ldr	r3, [pc, #120]	; (8003a40 <gsm+0x390>)
 80039c8:	701a      	strb	r2, [r3, #0]
	        if (gsm_pack[9] == '1' || gsm_pack[9] == '5')
 80039ca:	4b0b      	ldr	r3, [pc, #44]	; (80039f8 <gsm+0x348>)
 80039cc:	7a5b      	ldrb	r3, [r3, #9]
 80039ce:	2b31      	cmp	r3, #49	; 0x31
 80039d0:	d003      	beq.n	80039da <gsm+0x32a>
 80039d2:	4b09      	ldr	r3, [pc, #36]	; (80039f8 <gsm+0x348>)
 80039d4:	7a5b      	ldrb	r3, [r3, #9]
 80039d6:	2b35      	cmp	r3, #53	; 0x35
 80039d8:	d134      	bne.n	8003a44 <gsm+0x394>
	        {
	          gsm_state = 9;
 80039da:	4b02      	ldr	r3, [pc, #8]	; (80039e4 <gsm+0x334>)
 80039dc:	2209      	movs	r2, #9
 80039de:	701a      	strb	r2, [r3, #0]
	        if (gsm_pack[9] == '1' || gsm_pack[9] == '5')
 80039e0:	e04f      	b.n	8003a82 <gsm+0x3d2>
 80039e2:	46c0      	nop			; (mov r8, r8)
 80039e4:	20000503 	.word	0x20000503
 80039e8:	0800f44c 	.word	0x0800f44c
 80039ec:	0800f2a8 	.word	0x0800f2a8
 80039f0:	200004d2 	.word	0x200004d2
 80039f4:	0800f2b0 	.word	0x0800f2b0
 80039f8:	2000046c 	.word	0x2000046c
 80039fc:	0800f2b4 	.word	0x0800f2b4
 8003a00:	200004d4 	.word	0x200004d4
 8003a04:	00001770 	.word	0x00001770
 8003a08:	000005dc 	.word	0x000005dc
 8003a0c:	50000800 	.word	0x50000800
 8003a10:	0800f2c0 	.word	0x0800f2c0
 8003a14:	0800f2d0 	.word	0x0800f2d0
 8003a18:	0800f2d8 	.word	0x0800f2d8
 8003a1c:	200004f0 	.word	0x200004f0
 8003a20:	0800f2e4 	.word	0x0800f2e4
 8003a24:	0800f2f0 	.word	0x0800f2f0
 8003a28:	200004d8 	.word	0x200004d8
 8003a2c:	0800f300 	.word	0x0800f300
 8003a30:	0800f310 	.word	0x0800f310
 8003a34:	200004d0 	.word	0x200004d0
 8003a38:	0800f320 	.word	0x0800f320
 8003a3c:	0800f32c 	.word	0x0800f32c
 8003a40:	20000500 	.word	0x20000500
	        } else
	        {
	          if (mc60_count_registration++ < 20)
 8003a44:	4b77      	ldr	r3, [pc, #476]	; (8003c24 <gsm+0x574>)
 8003a46:	781b      	ldrb	r3, [r3, #0]
 8003a48:	1c5a      	adds	r2, r3, #1
 8003a4a:	b2d1      	uxtb	r1, r2
 8003a4c:	4a75      	ldr	r2, [pc, #468]	; (8003c24 <gsm+0x574>)
 8003a4e:	7011      	strb	r1, [r2, #0]
 8003a50:	2b13      	cmp	r3, #19
 8003a52:	d803      	bhi.n	8003a5c <gsm+0x3ac>
	            gsm_state = 7;
 8003a54:	4b74      	ldr	r3, [pc, #464]	; (8003c28 <gsm+0x578>)
 8003a56:	2207      	movs	r2, #7
 8003a58:	701a      	strb	r2, [r3, #0]
	        if (gsm_pack[9] == '1' || gsm_pack[9] == '5')
 8003a5a:	e012      	b.n	8003a82 <gsm+0x3d2>
	          else
	            gsm_state = 0;
 8003a5c:	4b72      	ldr	r3, [pc, #456]	; (8003c28 <gsm+0x578>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	701a      	strb	r2, [r3, #0]
	        if (gsm_pack[9] == '1' || gsm_pack[9] == '5')
 8003a62:	e00e      	b.n	8003a82 <gsm+0x3d2>
	        }
	      } else if (timeout(gsm_timeout, 1000))
 8003a64:	4b71      	ldr	r3, [pc, #452]	; (8003c2c <gsm+0x57c>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	22fa      	movs	r2, #250	; 0xfa
 8003a6a:	0092      	lsls	r2, r2, #2
 8003a6c:	0011      	movs	r1, r2
 8003a6e:	0018      	movs	r0, r3
 8003a70:	f7ff fdae 	bl	80035d0 <timeout>
 8003a74:	1e03      	subs	r3, r0, #0
 8003a76:	d100      	bne.n	8003a7a <gsm+0x3ca>
 8003a78:	e0c8      	b.n	8003c0c <gsm+0x55c>
	        gsm_state = 0;
 8003a7a:	4b6b      	ldr	r3, [pc, #428]	; (8003c28 <gsm+0x578>)
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	701a      	strb	r2, [r3, #0]
	      break;
 8003a80:	e0c4      	b.n	8003c0c <gsm+0x55c>
 8003a82:	e0c3      	b.n	8003c0c <gsm+0x55c>

	    case 9:
	      if (string && !strcmp((const char*)gsm_pack, "OK"))
 8003a84:	1d7b      	adds	r3, r7, #5
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d00f      	beq.n	8003aac <gsm+0x3fc>
 8003a8c:	4a68      	ldr	r2, [pc, #416]	; (8003c30 <gsm+0x580>)
 8003a8e:	4b69      	ldr	r3, [pc, #420]	; (8003c34 <gsm+0x584>)
 8003a90:	0011      	movs	r1, r2
 8003a92:	0018      	movs	r0, r3
 8003a94:	f7fc fb38 	bl	8000108 <strcmp>
 8003a98:	1e03      	subs	r3, r0, #0
 8003a9a:	d107      	bne.n	8003aac <gsm+0x3fc>
	      {
	        gsm_write("AT+COPS?\r\n");
 8003a9c:	4b66      	ldr	r3, [pc, #408]	; (8003c38 <gsm+0x588>)
 8003a9e:	0018      	movs	r0, r3
 8003aa0:	f7ff fdaa 	bl	80035f8 <gsm_write>
	        gsm_state = 10;
 8003aa4:	4b60      	ldr	r3, [pc, #384]	; (8003c28 <gsm+0x578>)
 8003aa6:	220a      	movs	r2, #10
 8003aa8:	701a      	strb	r2, [r3, #0]
	      } else if (timeout(gsm_timeout, 1000))
	        gsm_state = 0;
	      break;
 8003aaa:	e0b1      	b.n	8003c10 <gsm+0x560>
	      } else if (timeout(gsm_timeout, 1000))
 8003aac:	4b5f      	ldr	r3, [pc, #380]	; (8003c2c <gsm+0x57c>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	22fa      	movs	r2, #250	; 0xfa
 8003ab2:	0092      	lsls	r2, r2, #2
 8003ab4:	0011      	movs	r1, r2
 8003ab6:	0018      	movs	r0, r3
 8003ab8:	f7ff fd8a 	bl	80035d0 <timeout>
 8003abc:	1e03      	subs	r3, r0, #0
 8003abe:	d100      	bne.n	8003ac2 <gsm+0x412>
 8003ac0:	e0a6      	b.n	8003c10 <gsm+0x560>
	        gsm_state = 0;
 8003ac2:	4b59      	ldr	r3, [pc, #356]	; (8003c28 <gsm+0x578>)
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	701a      	strb	r2, [r3, #0]
	      break;
 8003ac8:	e0a2      	b.n	8003c10 <gsm+0x560>

	    case 10:
	      if (string && !strncmp((const char*)gsm_pack, "+COPS:", 6))
 8003aca:	1d7b      	adds	r3, r7, #5
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d044      	beq.n	8003b5c <gsm+0x4ac>
 8003ad2:	495a      	ldr	r1, [pc, #360]	; (8003c3c <gsm+0x58c>)
 8003ad4:	4b57      	ldr	r3, [pc, #348]	; (8003c34 <gsm+0x584>)
 8003ad6:	2206      	movs	r2, #6
 8003ad8:	0018      	movs	r0, r3
 8003ada:	f009 fc27 	bl	800d32c <strncmp>
 8003ade:	1e03      	subs	r3, r0, #0
 8003ae0:	d13c      	bne.n	8003b5c <gsm+0x4ac>
	      {
	        uint8_t i = 6;
 8003ae2:	1dfb      	adds	r3, r7, #7
 8003ae4:	2206      	movs	r2, #6
 8003ae6:	701a      	strb	r2, [r3, #0]
	        uint8_t n = 0;
 8003ae8:	1dbb      	adds	r3, r7, #6
 8003aea:	2200      	movs	r2, #0
 8003aec:	701a      	strb	r2, [r3, #0]
	        while (gsm_pack[i++] != '"');
 8003aee:	46c0      	nop			; (mov r8, r8)
 8003af0:	1dfb      	adds	r3, r7, #7
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	1dfa      	adds	r2, r7, #7
 8003af6:	1c59      	adds	r1, r3, #1
 8003af8:	7011      	strb	r1, [r2, #0]
 8003afa:	001a      	movs	r2, r3
 8003afc:	4b4d      	ldr	r3, [pc, #308]	; (8003c34 <gsm+0x584>)
 8003afe:	5c9b      	ldrb	r3, [r3, r2]
 8003b00:	2b22      	cmp	r3, #34	; 0x22
 8003b02:	d1f5      	bne.n	8003af0 <gsm+0x440>
	        while (gsm_pack[i] != '"' && n<sizeof(name_operator)-1)
 8003b04:	e00f      	b.n	8003b26 <gsm+0x476>
	        	name_operator[n++] = gsm_pack[i++];
 8003b06:	1dfb      	adds	r3, r7, #7
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	1dfa      	adds	r2, r7, #7
 8003b0c:	1c59      	adds	r1, r3, #1
 8003b0e:	7011      	strb	r1, [r2, #0]
 8003b10:	0019      	movs	r1, r3
 8003b12:	1dbb      	adds	r3, r7, #6
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	1dba      	adds	r2, r7, #6
 8003b18:	1c58      	adds	r0, r3, #1
 8003b1a:	7010      	strb	r0, [r2, #0]
 8003b1c:	001a      	movs	r2, r3
 8003b1e:	4b45      	ldr	r3, [pc, #276]	; (8003c34 <gsm+0x584>)
 8003b20:	5c59      	ldrb	r1, [r3, r1]
 8003b22:	4b47      	ldr	r3, [pc, #284]	; (8003c40 <gsm+0x590>)
 8003b24:	5499      	strb	r1, [r3, r2]
	        while (gsm_pack[i] != '"' && n<sizeof(name_operator)-1)
 8003b26:	1dfb      	adds	r3, r7, #7
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	4a42      	ldr	r2, [pc, #264]	; (8003c34 <gsm+0x584>)
 8003b2c:	5cd3      	ldrb	r3, [r2, r3]
 8003b2e:	2b22      	cmp	r3, #34	; 0x22
 8003b30:	d003      	beq.n	8003b3a <gsm+0x48a>
 8003b32:	1dbb      	adds	r3, r7, #6
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	2b12      	cmp	r3, #18
 8003b38:	d9e5      	bls.n	8003b06 <gsm+0x456>
	        name_operator[n] = 0;
 8003b3a:	1dbb      	adds	r3, r7, #6
 8003b3c:	781b      	ldrb	r3, [r3, #0]
 8003b3e:	4a40      	ldr	r2, [pc, #256]	; (8003c40 <gsm+0x590>)
 8003b40:	2100      	movs	r1, #0
 8003b42:	54d1      	strb	r1, [r2, r3]
	        signal_level =0;
 8003b44:	4b3f      	ldr	r3, [pc, #252]	; (8003c44 <gsm+0x594>)
 8003b46:	2200      	movs	r2, #0
 8003b48:	701a      	strb	r2, [r3, #0]
	        gsm_write("AT+CSQ\r\n");
 8003b4a:	4b3f      	ldr	r3, [pc, #252]	; (8003c48 <gsm+0x598>)
 8003b4c:	0018      	movs	r0, r3
 8003b4e:	f7ff fd53 	bl	80035f8 <gsm_write>
	        gsm_state = 11;
 8003b52:	4b35      	ldr	r3, [pc, #212]	; (8003c28 <gsm+0x578>)
 8003b54:	220b      	movs	r2, #11
 8003b56:	701a      	strb	r2, [r3, #0]
	      {
 8003b58:	46c0      	nop			; (mov r8, r8)
	      } else if (timeout(gsm_timeout, 1000))
	        gsm_state = 0;
	      break;
 8003b5a:	e05b      	b.n	8003c14 <gsm+0x564>
	      } else if (timeout(gsm_timeout, 1000))
 8003b5c:	4b33      	ldr	r3, [pc, #204]	; (8003c2c <gsm+0x57c>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	22fa      	movs	r2, #250	; 0xfa
 8003b62:	0092      	lsls	r2, r2, #2
 8003b64:	0011      	movs	r1, r2
 8003b66:	0018      	movs	r0, r3
 8003b68:	f7ff fd32 	bl	80035d0 <timeout>
 8003b6c:	1e03      	subs	r3, r0, #0
 8003b6e:	d051      	beq.n	8003c14 <gsm+0x564>
	        gsm_state = 0;
 8003b70:	4b2d      	ldr	r3, [pc, #180]	; (8003c28 <gsm+0x578>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	701a      	strb	r2, [r3, #0]
	      break;
 8003b76:	e04d      	b.n	8003c14 <gsm+0x564>

	    case 11:
	      if (string && !strncmp ((const char*)gsm_pack, "+CSQ:", 5))
 8003b78:	1d7b      	adds	r3, r7, #5
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d029      	beq.n	8003bd4 <gsm+0x524>
 8003b80:	4932      	ldr	r1, [pc, #200]	; (8003c4c <gsm+0x59c>)
 8003b82:	4b2c      	ldr	r3, [pc, #176]	; (8003c34 <gsm+0x584>)
 8003b84:	2205      	movs	r2, #5
 8003b86:	0018      	movs	r0, r3
 8003b88:	f009 fbd0 	bl	800d32c <strncmp>
 8003b8c:	1e03      	subs	r3, r0, #0
 8003b8e:	d121      	bne.n	8003bd4 <gsm+0x524>
	      {
	        if (gsm_pack[7] != ',' )
 8003b90:	4b28      	ldr	r3, [pc, #160]	; (8003c34 <gsm+0x584>)
 8003b92:	79db      	ldrb	r3, [r3, #7]
 8003b94:	2b2c      	cmp	r3, #44	; 0x2c
 8003b96:	d00f      	beq.n	8003bb8 <gsm+0x508>
	          signal_level = (gsm_pack[6] - '0') * 10 + gsm_pack[7] - '0';
 8003b98:	4b26      	ldr	r3, [pc, #152]	; (8003c34 <gsm+0x584>)
 8003b9a:	799b      	ldrb	r3, [r3, #6]
 8003b9c:	1c1a      	adds	r2, r3, #0
 8003b9e:	0092      	lsls	r2, r2, #2
 8003ba0:	18d3      	adds	r3, r2, r3
 8003ba2:	18db      	adds	r3, r3, r3
 8003ba4:	b2da      	uxtb	r2, r3
 8003ba6:	4b23      	ldr	r3, [pc, #140]	; (8003c34 <gsm+0x584>)
 8003ba8:	79db      	ldrb	r3, [r3, #7]
 8003baa:	18d3      	adds	r3, r2, r3
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	3b10      	subs	r3, #16
 8003bb0:	b2da      	uxtb	r2, r3
 8003bb2:	4b24      	ldr	r3, [pc, #144]	; (8003c44 <gsm+0x594>)
 8003bb4:	701a      	strb	r2, [r3, #0]
 8003bb6:	e005      	b.n	8003bc4 <gsm+0x514>
	        else
	          signal_level = gsm_pack[6] - '0';
 8003bb8:	4b1e      	ldr	r3, [pc, #120]	; (8003c34 <gsm+0x584>)
 8003bba:	799b      	ldrb	r3, [r3, #6]
 8003bbc:	3b30      	subs	r3, #48	; 0x30
 8003bbe:	b2da      	uxtb	r2, r3
 8003bc0:	4b20      	ldr	r3, [pc, #128]	; (8003c44 <gsm+0x594>)
 8003bc2:	701a      	strb	r2, [r3, #0]

	        gsm_write("AT+GSN\r\n");
 8003bc4:	4b22      	ldr	r3, [pc, #136]	; (8003c50 <gsm+0x5a0>)
 8003bc6:	0018      	movs	r0, r3
 8003bc8:	f7ff fd16 	bl	80035f8 <gsm_write>
	        gsm_state = 4;
 8003bcc:	4b16      	ldr	r3, [pc, #88]	; (8003c28 <gsm+0x578>)
 8003bce:	2204      	movs	r2, #4
 8003bd0:	701a      	strb	r2, [r3, #0]
	      } else if (timeout(gsm_timeout, 1000))
	        gsm_state = 0;
	      break;
 8003bd2:	e021      	b.n	8003c18 <gsm+0x568>
	      } else if (timeout(gsm_timeout, 1000))
 8003bd4:	4b15      	ldr	r3, [pc, #84]	; (8003c2c <gsm+0x57c>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	22fa      	movs	r2, #250	; 0xfa
 8003bda:	0092      	lsls	r2, r2, #2
 8003bdc:	0011      	movs	r1, r2
 8003bde:	0018      	movs	r0, r3
 8003be0:	f7ff fcf6 	bl	80035d0 <timeout>
 8003be4:	1e03      	subs	r3, r0, #0
 8003be6:	d017      	beq.n	8003c18 <gsm+0x568>
	        gsm_state = 0;
 8003be8:	4b0f      	ldr	r3, [pc, #60]	; (8003c28 <gsm+0x578>)
 8003bea:	2200      	movs	r2, #0
 8003bec:	701a      	strb	r2, [r3, #0]
	      break;
 8003bee:	e013      	b.n	8003c18 <gsm+0x568>
	      break;
 8003bf0:	46c0      	nop			; (mov r8, r8)
 8003bf2:	e012      	b.n	8003c1a <gsm+0x56a>
	      break;
 8003bf4:	46c0      	nop			; (mov r8, r8)
 8003bf6:	e010      	b.n	8003c1a <gsm+0x56a>
	      break;
 8003bf8:	46c0      	nop			; (mov r8, r8)
 8003bfa:	e00e      	b.n	8003c1a <gsm+0x56a>
	      break;
 8003bfc:	46c0      	nop			; (mov r8, r8)
 8003bfe:	e00c      	b.n	8003c1a <gsm+0x56a>
	      break;
 8003c00:	46c0      	nop			; (mov r8, r8)
 8003c02:	e00a      	b.n	8003c1a <gsm+0x56a>
	      break;
 8003c04:	46c0      	nop			; (mov r8, r8)
 8003c06:	e008      	b.n	8003c1a <gsm+0x56a>
	      break;
 8003c08:	46c0      	nop			; (mov r8, r8)
 8003c0a:	e006      	b.n	8003c1a <gsm+0x56a>
	      break;
 8003c0c:	46c0      	nop			; (mov r8, r8)
 8003c0e:	e004      	b.n	8003c1a <gsm+0x56a>
	      break;
 8003c10:	46c0      	nop			; (mov r8, r8)
 8003c12:	e002      	b.n	8003c1a <gsm+0x56a>
	      break;
 8003c14:	46c0      	nop			; (mov r8, r8)
 8003c16:	e000      	b.n	8003c1a <gsm+0x56a>
	      break;
 8003c18:	46c0      	nop			; (mov r8, r8)
	  }
}
 8003c1a:	46c0      	nop			; (mov r8, r8)
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	b002      	add	sp, #8
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	46c0      	nop			; (mov r8, r8)
 8003c24:	200004d8 	.word	0x200004d8
 8003c28:	20000503 	.word	0x20000503
 8003c2c:	200004d4 	.word	0x200004d4
 8003c30:	0800f2b0 	.word	0x0800f2b0
 8003c34:	2000046c 	.word	0x2000046c
 8003c38:	0800f334 	.word	0x0800f334
 8003c3c:	0800f340 	.word	0x0800f340
 8003c40:	200004dc 	.word	0x200004dc
 8003c44:	20000501 	.word	0x20000501
 8003c48:	0800f348 	.word	0x0800f348
 8003c4c:	0800f354 	.word	0x0800f354
 8003c50:	0800f2d8 	.word	0x0800f2d8

08003c54 <lis2dh12_read_reg>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dh12_read_reg(lis2dh12_ctx_t* ctx, uint8_t reg, uint8_t* data,
                          uint16_t len)
{
 8003c54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c56:	b087      	sub	sp, #28
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	0008      	movs	r0, r1
 8003c5e:	607a      	str	r2, [r7, #4]
 8003c60:	0019      	movs	r1, r3
 8003c62:	260b      	movs	r6, #11
 8003c64:	19bb      	adds	r3, r7, r6
 8003c66:	1c02      	adds	r2, r0, #0
 8003c68:	701a      	strb	r2, [r3, #0]
 8003c6a:	2508      	movs	r5, #8
 8003c6c:	197b      	adds	r3, r7, r5
 8003c6e:	1c0a      	adds	r2, r1, #0
 8003c70:	801a      	strh	r2, [r3, #0]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	685c      	ldr	r4, [r3, #4]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	6898      	ldr	r0, [r3, #8]
 8003c7a:	197b      	adds	r3, r7, r5
 8003c7c:	881d      	ldrh	r5, [r3, #0]
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	19bb      	adds	r3, r7, r6
 8003c82:	7819      	ldrb	r1, [r3, #0]
 8003c84:	002b      	movs	r3, r5
 8003c86:	47a0      	blx	r4
 8003c88:	0003      	movs	r3, r0
 8003c8a:	617b      	str	r3, [r7, #20]
  return ret;
 8003c8c:	697b      	ldr	r3, [r7, #20]
}
 8003c8e:	0018      	movs	r0, r3
 8003c90:	46bd      	mov	sp, r7
 8003c92:	b007      	add	sp, #28
 8003c94:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003c96 <lis2dh12_write_reg>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dh12_write_reg(lis2dh12_ctx_t* ctx, uint8_t reg, uint8_t* data,
                           uint16_t len)
{
 8003c96:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c98:	b087      	sub	sp, #28
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	60f8      	str	r0, [r7, #12]
 8003c9e:	0008      	movs	r0, r1
 8003ca0:	607a      	str	r2, [r7, #4]
 8003ca2:	0019      	movs	r1, r3
 8003ca4:	260b      	movs	r6, #11
 8003ca6:	19bb      	adds	r3, r7, r6
 8003ca8:	1c02      	adds	r2, r0, #0
 8003caa:	701a      	strb	r2, [r3, #0]
 8003cac:	2508      	movs	r5, #8
 8003cae:	197b      	adds	r3, r7, r5
 8003cb0:	1c0a      	adds	r2, r1, #0
 8003cb2:	801a      	strh	r2, [r3, #0]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681c      	ldr	r4, [r3, #0]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	6898      	ldr	r0, [r3, #8]
 8003cbc:	197b      	adds	r3, r7, r5
 8003cbe:	881d      	ldrh	r5, [r3, #0]
 8003cc0:	687a      	ldr	r2, [r7, #4]
 8003cc2:	19bb      	adds	r3, r7, r6
 8003cc4:	7819      	ldrb	r1, [r3, #0]
 8003cc6:	002b      	movs	r3, r5
 8003cc8:	47a0      	blx	r4
 8003cca:	0003      	movs	r3, r0
 8003ccc:	617b      	str	r3, [r7, #20]
  return ret;
 8003cce:	697b      	ldr	r3, [r7, #20]
}
 8003cd0:	0018      	movs	r0, r3
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	b007      	add	sp, #28
 8003cd6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003cd8 <lis2dh12_from_fs2_hr_to_mg>:
  * @{
  *
  */

float lis2dh12_from_fs2_hr_to_mg(int16_t lsb)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	0002      	movs	r2, r0
 8003ce0:	1dbb      	adds	r3, r7, #6
 8003ce2:	801a      	strh	r2, [r3, #0]
  return ( (float)lsb / 16.0f ) * 1.0f;
 8003ce4:	1dbb      	adds	r3, r7, #6
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	5e9b      	ldrsh	r3, [r3, r2]
 8003cea:	0018      	movs	r0, r3
 8003cec:	f7fd fa34 	bl	8001158 <__aeabi_i2f>
 8003cf0:	1c03      	adds	r3, r0, #0
 8003cf2:	2183      	movs	r1, #131	; 0x83
 8003cf4:	05c9      	lsls	r1, r1, #23
 8003cf6:	1c18      	adds	r0, r3, #0
 8003cf8:	f7fc ff16 	bl	8000b28 <__aeabi_fdiv>
 8003cfc:	1c03      	adds	r3, r0, #0
}
 8003cfe:	1c18      	adds	r0, r3, #0
 8003d00:	46bd      	mov	sp, r7
 8003d02:	b002      	add	sp, #8
 8003d04:	bd80      	pop	{r7, pc}
	...

08003d08 <lis2dh12_from_lsb_hr_to_celsius>:
{
  return ( (float)lsb / 16.0f ) * 12.0f;
}

float lis2dh12_from_lsb_hr_to_celsius(int16_t lsb)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b082      	sub	sp, #8
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	0002      	movs	r2, r0
 8003d10:	1dbb      	adds	r3, r7, #6
 8003d12:	801a      	strh	r2, [r3, #0]
  return ( ( (float)lsb / 64.0f ) / 4.0f ) + 25.0f;
 8003d14:	1dbb      	adds	r3, r7, #6
 8003d16:	2200      	movs	r2, #0
 8003d18:	5e9b      	ldrsh	r3, [r3, r2]
 8003d1a:	0018      	movs	r0, r3
 8003d1c:	f7fd fa1c 	bl	8001158 <__aeabi_i2f>
 8003d20:	1c03      	adds	r3, r0, #0
 8003d22:	2185      	movs	r1, #133	; 0x85
 8003d24:	05c9      	lsls	r1, r1, #23
 8003d26:	1c18      	adds	r0, r3, #0
 8003d28:	f7fc fefe 	bl	8000b28 <__aeabi_fdiv>
 8003d2c:	1c03      	adds	r3, r0, #0
 8003d2e:	2181      	movs	r1, #129	; 0x81
 8003d30:	05c9      	lsls	r1, r1, #23
 8003d32:	1c18      	adds	r0, r3, #0
 8003d34:	f7fc fef8 	bl	8000b28 <__aeabi_fdiv>
 8003d38:	1c03      	adds	r3, r0, #0
 8003d3a:	4904      	ldr	r1, [pc, #16]	; (8003d4c <lis2dh12_from_lsb_hr_to_celsius+0x44>)
 8003d3c:	1c18      	adds	r0, r3, #0
 8003d3e:	f7fc fd53 	bl	80007e8 <__aeabi_fadd>
 8003d42:	1c03      	adds	r3, r0, #0
}
 8003d44:	1c18      	adds	r0, r3, #0
 8003d46:	46bd      	mov	sp, r7
 8003d48:	b002      	add	sp, #8
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	41c80000 	.word	0x41c80000

08003d50 <lis2dh12_temp_data_ready_get>:
  * @param  val      change the values of tda in reg STATUS_REG_AUX
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dh12_temp_data_ready_get(lis2dh12_ctx_t *ctx, uint8_t *val)
{
 8003d50:	b590      	push	{r4, r7, lr}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	6039      	str	r1, [r7, #0]
  lis2dh12_status_reg_aux_t status_reg_aux;
  int32_t ret;

  ret = lis2dh12_read_reg(ctx, LIS2DH12_STATUS_REG_AUX,
 8003d5a:	2408      	movs	r4, #8
 8003d5c:	193a      	adds	r2, r7, r4
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	2301      	movs	r3, #1
 8003d62:	2107      	movs	r1, #7
 8003d64:	f7ff ff76 	bl	8003c54 <lis2dh12_read_reg>
 8003d68:	0003      	movs	r3, r0
 8003d6a:	60fb      	str	r3, [r7, #12]
                          (uint8_t*)&status_reg_aux, 1);
  *val = status_reg_aux.tda;
 8003d6c:	193b      	adds	r3, r7, r4
 8003d6e:	781b      	ldrb	r3, [r3, #0]
 8003d70:	075b      	lsls	r3, r3, #29
 8003d72:	0fdb      	lsrs	r3, r3, #31
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	001a      	movs	r2, r3
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	701a      	strb	r2, [r3, #0]

  return ret;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
}
 8003d7e:	0018      	movs	r0, r3
 8003d80:	46bd      	mov	sp, r7
 8003d82:	b005      	add	sp, #20
 8003d84:	bd90      	pop	{r4, r7, pc}

08003d86 <lis2dh12_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dh12_temperature_raw_get(lis2dh12_ctx_t *ctx, uint8_t *buff)
{
 8003d86:	b580      	push	{r7, lr}
 8003d88:	b084      	sub	sp, #16
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	6078      	str	r0, [r7, #4]
 8003d8e:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lis2dh12_read_reg(ctx, LIS2DH12_OUT_TEMP_L, buff, 2);
 8003d90:	683a      	ldr	r2, [r7, #0]
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	2302      	movs	r3, #2
 8003d96:	210c      	movs	r1, #12
 8003d98:	f7ff ff5c 	bl	8003c54 <lis2dh12_read_reg>
 8003d9c:	0003      	movs	r3, r0
 8003d9e:	60fb      	str	r3, [r7, #12]
  return ret;
 8003da0:	68fb      	ldr	r3, [r7, #12]
}
 8003da2:	0018      	movs	r0, r3
 8003da4:	46bd      	mov	sp, r7
 8003da6:	b004      	add	sp, #16
 8003da8:	bd80      	pop	{r7, pc}

08003daa <lis2dh12_temperature_meas_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dh12_temperature_meas_set(lis2dh12_ctx_t *ctx,
                                      lis2dh12_temp_en_t val)
{
 8003daa:	b590      	push	{r4, r7, lr}
 8003dac:	b085      	sub	sp, #20
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	6078      	str	r0, [r7, #4]
 8003db2:	000a      	movs	r2, r1
 8003db4:	1cfb      	adds	r3, r7, #3
 8003db6:	701a      	strb	r2, [r3, #0]
  lis2dh12_temp_cfg_reg_t temp_cfg_reg;
  int32_t ret;

  ret = lis2dh12_read_reg(ctx, LIS2DH12_TEMP_CFG_REG, (uint8_t*)&temp_cfg_reg, 1);
 8003db8:	2408      	movs	r4, #8
 8003dba:	193a      	adds	r2, r7, r4
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	211f      	movs	r1, #31
 8003dc2:	f7ff ff47 	bl	8003c54 <lis2dh12_read_reg>
 8003dc6:	0003      	movs	r3, r0
 8003dc8:	60fb      	str	r3, [r7, #12]
  if (ret == 0) {
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d115      	bne.n	8003dfc <lis2dh12_temperature_meas_set+0x52>
    temp_cfg_reg.temp_en = (uint8_t) val;
 8003dd0:	1cfb      	adds	r3, r7, #3
 8003dd2:	781b      	ldrb	r3, [r3, #0]
 8003dd4:	2203      	movs	r2, #3
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	b2da      	uxtb	r2, r3
 8003dda:	193b      	adds	r3, r7, r4
 8003ddc:	0190      	lsls	r0, r2, #6
 8003dde:	781a      	ldrb	r2, [r3, #0]
 8003de0:	213f      	movs	r1, #63	; 0x3f
 8003de2:	400a      	ands	r2, r1
 8003de4:	1c11      	adds	r1, r2, #0
 8003de6:	1c02      	adds	r2, r0, #0
 8003de8:	430a      	orrs	r2, r1
 8003dea:	701a      	strb	r2, [r3, #0]
    ret = lis2dh12_write_reg(ctx, LIS2DH12_TEMP_CFG_REG, (uint8_t*)&temp_cfg_reg, 1);
 8003dec:	193a      	adds	r2, r7, r4
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	2301      	movs	r3, #1
 8003df2:	211f      	movs	r1, #31
 8003df4:	f7ff ff4f 	bl	8003c96 <lis2dh12_write_reg>
 8003df8:	0003      	movs	r3, r0
 8003dfa:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
}
 8003dfe:	0018      	movs	r0, r3
 8003e00:	46bd      	mov	sp, r7
 8003e02:	b005      	add	sp, #20
 8003e04:	bd90      	pop	{r4, r7, pc}

08003e06 <lis2dh12_operating_mode_set>:
  *                  and HR in reg CTRL_REG4
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dh12_operating_mode_set(lis2dh12_ctx_t *ctx, lis2dh12_op_md_t val)
{
 8003e06:	b580      	push	{r7, lr}
 8003e08:	b086      	sub	sp, #24
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
 8003e0e:	000a      	movs	r2, r1
 8003e10:	1cfb      	adds	r3, r7, #3
 8003e12:	701a      	strb	r2, [r3, #0]
  lis2dh12_ctrl_reg1_t ctrl_reg1;
  lis2dh12_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = lis2dh12_read_reg(ctx, LIS2DH12_CTRL_REG1,
 8003e14:	2310      	movs	r3, #16
 8003e16:	18fa      	adds	r2, r7, r3
 8003e18:	6878      	ldr	r0, [r7, #4]
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	2120      	movs	r1, #32
 8003e1e:	f7ff ff19 	bl	8003c54 <lis2dh12_read_reg>
 8003e22:	0003      	movs	r3, r0
 8003e24:	617b      	str	r3, [r7, #20]
                          (uint8_t*)&ctrl_reg1, 1);
  if (ret == 0) {
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d108      	bne.n	8003e3e <lis2dh12_operating_mode_set+0x38>
    ret = lis2dh12_read_reg(ctx, LIS2DH12_CTRL_REG4,
 8003e2c:	230c      	movs	r3, #12
 8003e2e:	18fa      	adds	r2, r7, r3
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	2301      	movs	r3, #1
 8003e34:	2123      	movs	r1, #35	; 0x23
 8003e36:	f7ff ff0d 	bl	8003c54 <lis2dh12_read_reg>
 8003e3a:	0003      	movs	r3, r0
 8003e3c:	617b      	str	r3, [r7, #20]
                            (uint8_t*)&ctrl_reg4, 1);
  }
  if (ret == 0) {
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d138      	bne.n	8003eb6 <lis2dh12_operating_mode_set+0xb0>
    if ( val == LIS2DH12_HR_12bit ) {
 8003e44:	1cfb      	adds	r3, r7, #3
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d10b      	bne.n	8003e64 <lis2dh12_operating_mode_set+0x5e>
      ctrl_reg1.lpen = 0;
 8003e4c:	2310      	movs	r3, #16
 8003e4e:	18fb      	adds	r3, r7, r3
 8003e50:	781a      	ldrb	r2, [r3, #0]
 8003e52:	2108      	movs	r1, #8
 8003e54:	438a      	bics	r2, r1
 8003e56:	701a      	strb	r2, [r3, #0]
      ctrl_reg4.hr   = 1;
 8003e58:	230c      	movs	r3, #12
 8003e5a:	18fb      	adds	r3, r7, r3
 8003e5c:	781a      	ldrb	r2, [r3, #0]
 8003e5e:	2108      	movs	r1, #8
 8003e60:	430a      	orrs	r2, r1
 8003e62:	701a      	strb	r2, [r3, #0]
    }
    if (val == LIS2DH12_NM_10bit) {
 8003e64:	1cfb      	adds	r3, r7, #3
 8003e66:	781b      	ldrb	r3, [r3, #0]
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d10b      	bne.n	8003e84 <lis2dh12_operating_mode_set+0x7e>
      ctrl_reg1.lpen = 0;
 8003e6c:	2310      	movs	r3, #16
 8003e6e:	18fb      	adds	r3, r7, r3
 8003e70:	781a      	ldrb	r2, [r3, #0]
 8003e72:	2108      	movs	r1, #8
 8003e74:	438a      	bics	r2, r1
 8003e76:	701a      	strb	r2, [r3, #0]
      ctrl_reg4.hr   = 0;
 8003e78:	230c      	movs	r3, #12
 8003e7a:	18fb      	adds	r3, r7, r3
 8003e7c:	781a      	ldrb	r2, [r3, #0]
 8003e7e:	2108      	movs	r1, #8
 8003e80:	438a      	bics	r2, r1
 8003e82:	701a      	strb	r2, [r3, #0]
    }
    if (val == LIS2DH12_LP_8bit) {
 8003e84:	1cfb      	adds	r3, r7, #3
 8003e86:	781b      	ldrb	r3, [r3, #0]
 8003e88:	2b02      	cmp	r3, #2
 8003e8a:	d10b      	bne.n	8003ea4 <lis2dh12_operating_mode_set+0x9e>
      ctrl_reg1.lpen = 1;
 8003e8c:	2310      	movs	r3, #16
 8003e8e:	18fb      	adds	r3, r7, r3
 8003e90:	781a      	ldrb	r2, [r3, #0]
 8003e92:	2108      	movs	r1, #8
 8003e94:	430a      	orrs	r2, r1
 8003e96:	701a      	strb	r2, [r3, #0]
      ctrl_reg4.hr   = 0;
 8003e98:	230c      	movs	r3, #12
 8003e9a:	18fb      	adds	r3, r7, r3
 8003e9c:	781a      	ldrb	r2, [r3, #0]
 8003e9e:	2108      	movs	r1, #8
 8003ea0:	438a      	bics	r2, r1
 8003ea2:	701a      	strb	r2, [r3, #0]
    }
    ret = lis2dh12_write_reg(ctx, LIS2DH12_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8003ea4:	2310      	movs	r3, #16
 8003ea6:	18fa      	adds	r2, r7, r3
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	2301      	movs	r3, #1
 8003eac:	2120      	movs	r1, #32
 8003eae:	f7ff fef2 	bl	8003c96 <lis2dh12_write_reg>
 8003eb2:	0003      	movs	r3, r0
 8003eb4:	617b      	str	r3, [r7, #20]
  }
  if (ret == 0) {
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d108      	bne.n	8003ece <lis2dh12_operating_mode_set+0xc8>
    ret = lis2dh12_write_reg(ctx, LIS2DH12_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1);
 8003ebc:	230c      	movs	r3, #12
 8003ebe:	18fa      	adds	r2, r7, r3
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	2123      	movs	r1, #35	; 0x23
 8003ec6:	f7ff fee6 	bl	8003c96 <lis2dh12_write_reg>
 8003eca:	0003      	movs	r3, r0
 8003ecc:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8003ece:	697b      	ldr	r3, [r7, #20]
}
 8003ed0:	0018      	movs	r0, r3
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	b006      	add	sp, #24
 8003ed6:	bd80      	pop	{r7, pc}

08003ed8 <lis2dh12_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dh12_data_rate_set(lis2dh12_ctx_t *ctx, lis2dh12_odr_t val)
{
 8003ed8:	b590      	push	{r4, r7, lr}
 8003eda:	b085      	sub	sp, #20
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	000a      	movs	r2, r1
 8003ee2:	1cfb      	adds	r3, r7, #3
 8003ee4:	701a      	strb	r2, [r3, #0]
  lis2dh12_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = lis2dh12_read_reg(ctx, LIS2DH12_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8003ee6:	2408      	movs	r4, #8
 8003ee8:	193a      	adds	r2, r7, r4
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	2301      	movs	r3, #1
 8003eee:	2120      	movs	r1, #32
 8003ef0:	f7ff feb0 	bl	8003c54 <lis2dh12_read_reg>
 8003ef4:	0003      	movs	r3, r0
 8003ef6:	60fb      	str	r3, [r7, #12]
  if (ret == 0) {
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d115      	bne.n	8003f2a <lis2dh12_data_rate_set+0x52>
    ctrl_reg1.odr = (uint8_t)val;
 8003efe:	1cfb      	adds	r3, r7, #3
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	220f      	movs	r2, #15
 8003f04:	4013      	ands	r3, r2
 8003f06:	b2da      	uxtb	r2, r3
 8003f08:	193b      	adds	r3, r7, r4
 8003f0a:	0110      	lsls	r0, r2, #4
 8003f0c:	781a      	ldrb	r2, [r3, #0]
 8003f0e:	210f      	movs	r1, #15
 8003f10:	400a      	ands	r2, r1
 8003f12:	1c11      	adds	r1, r2, #0
 8003f14:	1c02      	adds	r2, r0, #0
 8003f16:	430a      	orrs	r2, r1
 8003f18:	701a      	strb	r2, [r3, #0]
    ret = lis2dh12_write_reg(ctx, LIS2DH12_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8003f1a:	193a      	adds	r2, r7, r4
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	2301      	movs	r3, #1
 8003f20:	2120      	movs	r1, #32
 8003f22:	f7ff feb8 	bl	8003c96 <lis2dh12_write_reg>
 8003f26:	0003      	movs	r3, r0
 8003f28:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
}
 8003f2c:	0018      	movs	r0, r3
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	b005      	add	sp, #20
 8003f32:	bd90      	pop	{r4, r7, pc}

08003f34 <lis2dh12_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL_REG4
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dh12_full_scale_set(lis2dh12_ctx_t *ctx, lis2dh12_fs_t val)
{
 8003f34:	b590      	push	{r4, r7, lr}
 8003f36:	b085      	sub	sp, #20
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	000a      	movs	r2, r1
 8003f3e:	1cfb      	adds	r3, r7, #3
 8003f40:	701a      	strb	r2, [r3, #0]
  lis2dh12_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = lis2dh12_read_reg(ctx, LIS2DH12_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1);
 8003f42:	2408      	movs	r4, #8
 8003f44:	193a      	adds	r2, r7, r4
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	2301      	movs	r3, #1
 8003f4a:	2123      	movs	r1, #35	; 0x23
 8003f4c:	f7ff fe82 	bl	8003c54 <lis2dh12_read_reg>
 8003f50:	0003      	movs	r3, r0
 8003f52:	60fb      	str	r3, [r7, #12]
  if (ret == 0) {
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d117      	bne.n	8003f8a <lis2dh12_full_scale_set+0x56>
    ctrl_reg4.fs = (uint8_t)val;
 8003f5a:	1cfb      	adds	r3, r7, #3
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	2203      	movs	r2, #3
 8003f60:	4013      	ands	r3, r2
 8003f62:	b2da      	uxtb	r2, r3
 8003f64:	193b      	adds	r3, r7, r4
 8003f66:	2103      	movs	r1, #3
 8003f68:	400a      	ands	r2, r1
 8003f6a:	0110      	lsls	r0, r2, #4
 8003f6c:	781a      	ldrb	r2, [r3, #0]
 8003f6e:	2130      	movs	r1, #48	; 0x30
 8003f70:	438a      	bics	r2, r1
 8003f72:	1c11      	adds	r1, r2, #0
 8003f74:	1c02      	adds	r2, r0, #0
 8003f76:	430a      	orrs	r2, r1
 8003f78:	701a      	strb	r2, [r3, #0]
    ret = lis2dh12_write_reg(ctx, LIS2DH12_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1);
 8003f7a:	193a      	adds	r2, r7, r4
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	2301      	movs	r3, #1
 8003f80:	2123      	movs	r1, #35	; 0x23
 8003f82:	f7ff fe88 	bl	8003c96 <lis2dh12_write_reg>
 8003f86:	0003      	movs	r3, r0
 8003f88:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
}
 8003f8c:	0018      	movs	r0, r3
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	b005      	add	sp, #20
 8003f92:	bd90      	pop	{r4, r7, pc}

08003f94 <lis2dh12_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG4
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dh12_block_data_update_set(lis2dh12_ctx_t *ctx, uint8_t val)
{
 8003f94:	b590      	push	{r4, r7, lr}
 8003f96:	b085      	sub	sp, #20
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	000a      	movs	r2, r1
 8003f9e:	1cfb      	adds	r3, r7, #3
 8003fa0:	701a      	strb	r2, [r3, #0]
  lis2dh12_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = lis2dh12_read_reg(ctx, LIS2DH12_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1);
 8003fa2:	2408      	movs	r4, #8
 8003fa4:	193a      	adds	r2, r7, r4
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	2301      	movs	r3, #1
 8003faa:	2123      	movs	r1, #35	; 0x23
 8003fac:	f7ff fe52 	bl	8003c54 <lis2dh12_read_reg>
 8003fb0:	0003      	movs	r3, r0
 8003fb2:	60fb      	str	r3, [r7, #12]
  if (ret == 0) {
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d115      	bne.n	8003fe6 <lis2dh12_block_data_update_set+0x52>
    ctrl_reg4.bdu = val;
 8003fba:	1cfb      	adds	r3, r7, #3
 8003fbc:	781b      	ldrb	r3, [r3, #0]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	b2da      	uxtb	r2, r3
 8003fc4:	193b      	adds	r3, r7, r4
 8003fc6:	01d0      	lsls	r0, r2, #7
 8003fc8:	781a      	ldrb	r2, [r3, #0]
 8003fca:	217f      	movs	r1, #127	; 0x7f
 8003fcc:	400a      	ands	r2, r1
 8003fce:	1c11      	adds	r1, r2, #0
 8003fd0:	1c02      	adds	r2, r0, #0
 8003fd2:	430a      	orrs	r2, r1
 8003fd4:	701a      	strb	r2, [r3, #0]
    ret = lis2dh12_write_reg(ctx, LIS2DH12_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1);
 8003fd6:	193a      	adds	r2, r7, r4
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	2301      	movs	r3, #1
 8003fdc:	2123      	movs	r1, #35	; 0x23
 8003fde:	f7ff fe5a 	bl	8003c96 <lis2dh12_write_reg>
 8003fe2:	0003      	movs	r3, r0
 8003fe4:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
}
 8003fe8:	0018      	movs	r0, r3
 8003fea:	46bd      	mov	sp, r7
 8003fec:	b005      	add	sp, #20
 8003fee:	bd90      	pop	{r4, r7, pc}

08003ff0 <lis2dh12_xl_data_ready_get>:
  * @param  val      change the values of zyxda in reg STATUS_REG
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dh12_xl_data_ready_get(lis2dh12_ctx_t *ctx, uint8_t *val)
{
 8003ff0:	b590      	push	{r4, r7, lr}
 8003ff2:	b085      	sub	sp, #20
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	6039      	str	r1, [r7, #0]
  lis2dh12_status_reg_t status_reg;
  int32_t ret;

  ret = lis2dh12_read_reg(ctx, LIS2DH12_STATUS_REG, (uint8_t*)&status_reg, 1);
 8003ffa:	2408      	movs	r4, #8
 8003ffc:	193a      	adds	r2, r7, r4
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	2301      	movs	r3, #1
 8004002:	2127      	movs	r1, #39	; 0x27
 8004004:	f7ff fe26 	bl	8003c54 <lis2dh12_read_reg>
 8004008:	0003      	movs	r3, r0
 800400a:	60fb      	str	r3, [r7, #12]
  *val = status_reg.zyxda;
 800400c:	193b      	adds	r3, r7, r4
 800400e:	781b      	ldrb	r3, [r3, #0]
 8004010:	071b      	lsls	r3, r3, #28
 8004012:	0fdb      	lsrs	r3, r3, #31
 8004014:	b2db      	uxtb	r3, r3
 8004016:	001a      	movs	r2, r3
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	701a      	strb	r2, [r3, #0]

  return ret;
 800401c:	68fb      	ldr	r3, [r7, #12]
}
 800401e:	0018      	movs	r0, r3
 8004020:	46bd      	mov	sp, r7
 8004022:	b005      	add	sp, #20
 8004024:	bd90      	pop	{r4, r7, pc}

08004026 <lis2dh12_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dh12_acceleration_raw_get(lis2dh12_ctx_t *ctx, uint8_t *buff)
{
 8004026:	b580      	push	{r7, lr}
 8004028:	b084      	sub	sp, #16
 800402a:	af00      	add	r7, sp, #0
 800402c:	6078      	str	r0, [r7, #4]
 800402e:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lis2dh12_read_reg(ctx, LIS2DH12_OUT_X_L, buff, 6);
 8004030:	683a      	ldr	r2, [r7, #0]
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	2306      	movs	r3, #6
 8004036:	2128      	movs	r1, #40	; 0x28
 8004038:	f7ff fe0c 	bl	8003c54 <lis2dh12_read_reg>
 800403c:	0003      	movs	r3, r0
 800403e:	60fb      	str	r3, [r7, #12]
  return ret;
 8004040:	68fb      	ldr	r3, [r7, #12]
}
 8004042:	0018      	movs	r0, r3
 8004044:	46bd      	mov	sp, r7
 8004046:	b004      	add	sp, #16
 8004048:	bd80      	pop	{r7, pc}

0800404a <lis2dh12_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dh12_device_id_get(lis2dh12_ctx_t *ctx, uint8_t *buff)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b084      	sub	sp, #16
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
 8004052:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lis2dh12_read_reg(ctx, LIS2DH12_WHO_AM_I, buff, 1);
 8004054:	683a      	ldr	r2, [r7, #0]
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	2301      	movs	r3, #1
 800405a:	210f      	movs	r1, #15
 800405c:	f7ff fdfa 	bl	8003c54 <lis2dh12_read_reg>
 8004060:	0003      	movs	r3, r0
 8004062:	60fb      	str	r3, [r7, #12]
  return ret;
 8004064:	68fb      	ldr	r3, [r7, #12]
}
 8004066:	0018      	movs	r0, r3
 8004068:	46bd      	mov	sp, r7
 800406a:	b004      	add	sp, #16
 800406c:	bd80      	pop	{r7, pc}
	...

08004070 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004074:	f000 fffe 	bl	8005074 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004078:	f000 f84a 	bl	8004110 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800407c:	f000 f96e 	bl	800435c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8004080:	f000 f8d0 	bl	8004224 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 8004084:	f000 f88c 	bl	80041a0 <MX_I2C2_Init>
  MX_USART3_UART_Init();
 8004088:	f000 f91a 	bl	80042c0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800408c:	f005 ff84 	bl	8009f98 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8004090:	4a13      	ldr	r2, [pc, #76]	; (80040e0 <main+0x70>)
 8004092:	4b14      	ldr	r3, [pc, #80]	; (80040e4 <main+0x74>)
 8004094:	2100      	movs	r1, #0
 8004096:	0018      	movs	r0, r3
 8004098:	f005 ffc6 	bl	800a028 <osThreadNew>
 800409c:	0002      	movs	r2, r0
 800409e:	4b12      	ldr	r3, [pc, #72]	; (80040e8 <main+0x78>)
 80040a0:	601a      	str	r2, [r3, #0]

  /* creation of GPS */
  GPSHandle = osThreadNew(GPS_Task, NULL, &GPS_attributes);
 80040a2:	4a12      	ldr	r2, [pc, #72]	; (80040ec <main+0x7c>)
 80040a4:	4b12      	ldr	r3, [pc, #72]	; (80040f0 <main+0x80>)
 80040a6:	2100      	movs	r1, #0
 80040a8:	0018      	movs	r0, r3
 80040aa:	f005 ffbd 	bl	800a028 <osThreadNew>
 80040ae:	0002      	movs	r2, r0
 80040b0:	4b10      	ldr	r3, [pc, #64]	; (80040f4 <main+0x84>)
 80040b2:	601a      	str	r2, [r3, #0]

  /* creation of GSM */
  GSMHandle = osThreadNew(GSM_Task, NULL, &GSM_attributes);
 80040b4:	4a10      	ldr	r2, [pc, #64]	; (80040f8 <main+0x88>)
 80040b6:	4b11      	ldr	r3, [pc, #68]	; (80040fc <main+0x8c>)
 80040b8:	2100      	movs	r1, #0
 80040ba:	0018      	movs	r0, r3
 80040bc:	f005 ffb4 	bl	800a028 <osThreadNew>
 80040c0:	0002      	movs	r2, r0
 80040c2:	4b0f      	ldr	r3, [pc, #60]	; (8004100 <main+0x90>)
 80040c4:	601a      	str	r2, [r3, #0]

  /* creation of LIS */
  LISHandle = osThreadNew(LIS_Task, NULL, &LIS_attributes);
 80040c6:	4a0f      	ldr	r2, [pc, #60]	; (8004104 <main+0x94>)
 80040c8:	4b0f      	ldr	r3, [pc, #60]	; (8004108 <main+0x98>)
 80040ca:	2100      	movs	r1, #0
 80040cc:	0018      	movs	r0, r3
 80040ce:	f005 ffab 	bl	800a028 <osThreadNew>
 80040d2:	0002      	movs	r2, r0
 80040d4:	4b0d      	ldr	r3, [pc, #52]	; (800410c <main+0x9c>)
 80040d6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80040d8:	f005 ff80 	bl	8009fdc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80040dc:	e7fe      	b.n	80040dc <main+0x6c>
 80040de:	46c0      	nop			; (mov r8, r8)
 80040e0:	0800f47c 	.word	0x0800f47c
 80040e4:	080044c5 	.word	0x080044c5
 80040e8:	20000680 	.word	0x20000680
 80040ec:	0800f4a0 	.word	0x0800f4a0
 80040f0:	080044d5 	.word	0x080044d5
 80040f4:	20000684 	.word	0x20000684
 80040f8:	0800f4c4 	.word	0x0800f4c4
 80040fc:	080046cd 	.word	0x080046cd
 8004100:	20000930 	.word	0x20000930
 8004104:	0800f4e8 	.word	0x0800f4e8
 8004108:	08004805 	.word	0x08004805
 800410c:	20000bdc 	.word	0x20000bdc

08004110 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004110:	b590      	push	{r4, r7, lr}
 8004112:	b095      	sub	sp, #84	; 0x54
 8004114:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004116:	2414      	movs	r4, #20
 8004118:	193b      	adds	r3, r7, r4
 800411a:	0018      	movs	r0, r3
 800411c:	233c      	movs	r3, #60	; 0x3c
 800411e:	001a      	movs	r2, r3
 8004120:	2100      	movs	r1, #0
 8004122:	f009 f8fb 	bl	800d31c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004126:	1d3b      	adds	r3, r7, #4
 8004128:	0018      	movs	r0, r3
 800412a:	2310      	movs	r3, #16
 800412c:	001a      	movs	r2, r3
 800412e:	2100      	movs	r1, #0
 8004130:	f009 f8f4 	bl	800d31c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004134:	2380      	movs	r3, #128	; 0x80
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	0018      	movs	r0, r3
 800413a:	f002 f959 	bl	80063f0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800413e:	193b      	adds	r3, r7, r4
 8004140:	2202      	movs	r2, #2
 8004142:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004144:	193b      	adds	r3, r7, r4
 8004146:	2280      	movs	r2, #128	; 0x80
 8004148:	0052      	lsls	r2, r2, #1
 800414a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800414c:	193b      	adds	r3, r7, r4
 800414e:	2200      	movs	r2, #0
 8004150:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004152:	193b      	adds	r3, r7, r4
 8004154:	2240      	movs	r2, #64	; 0x40
 8004156:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004158:	193b      	adds	r3, r7, r4
 800415a:	2200      	movs	r2, #0
 800415c:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800415e:	193b      	adds	r3, r7, r4
 8004160:	0018      	movs	r0, r3
 8004162:	f002 f991 	bl	8006488 <HAL_RCC_OscConfig>
 8004166:	1e03      	subs	r3, r0, #0
 8004168:	d001      	beq.n	800416e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800416a:	f000 fc47 	bl	80049fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800416e:	1d3b      	adds	r3, r7, #4
 8004170:	2207      	movs	r2, #7
 8004172:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8004174:	1d3b      	adds	r3, r7, #4
 8004176:	2200      	movs	r2, #0
 8004178:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800417a:	1d3b      	adds	r3, r7, #4
 800417c:	2200      	movs	r2, #0
 800417e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004180:	1d3b      	adds	r3, r7, #4
 8004182:	2200      	movs	r2, #0
 8004184:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004186:	1d3b      	adds	r3, r7, #4
 8004188:	2100      	movs	r1, #0
 800418a:	0018      	movs	r0, r3
 800418c:	f002 fcdc 	bl	8006b48 <HAL_RCC_ClockConfig>
 8004190:	1e03      	subs	r3, r0, #0
 8004192:	d001      	beq.n	8004198 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8004194:	f000 fc32 	bl	80049fc <Error_Handler>
  }
}
 8004198:	46c0      	nop			; (mov r8, r8)
 800419a:	46bd      	mov	sp, r7
 800419c:	b015      	add	sp, #84	; 0x54
 800419e:	bd90      	pop	{r4, r7, pc}

080041a0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80041a4:	4b1c      	ldr	r3, [pc, #112]	; (8004218 <MX_I2C2_Init+0x78>)
 80041a6:	4a1d      	ldr	r2, [pc, #116]	; (800421c <MX_I2C2_Init+0x7c>)
 80041a8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00303D5D;
 80041aa:	4b1b      	ldr	r3, [pc, #108]	; (8004218 <MX_I2C2_Init+0x78>)
 80041ac:	4a1c      	ldr	r2, [pc, #112]	; (8004220 <MX_I2C2_Init+0x80>)
 80041ae:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80041b0:	4b19      	ldr	r3, [pc, #100]	; (8004218 <MX_I2C2_Init+0x78>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80041b6:	4b18      	ldr	r3, [pc, #96]	; (8004218 <MX_I2C2_Init+0x78>)
 80041b8:	2201      	movs	r2, #1
 80041ba:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80041bc:	4b16      	ldr	r3, [pc, #88]	; (8004218 <MX_I2C2_Init+0x78>)
 80041be:	2200      	movs	r2, #0
 80041c0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80041c2:	4b15      	ldr	r3, [pc, #84]	; (8004218 <MX_I2C2_Init+0x78>)
 80041c4:	2200      	movs	r2, #0
 80041c6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80041c8:	4b13      	ldr	r3, [pc, #76]	; (8004218 <MX_I2C2_Init+0x78>)
 80041ca:	2200      	movs	r2, #0
 80041cc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80041ce:	4b12      	ldr	r3, [pc, #72]	; (8004218 <MX_I2C2_Init+0x78>)
 80041d0:	2200      	movs	r2, #0
 80041d2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80041d4:	4b10      	ldr	r3, [pc, #64]	; (8004218 <MX_I2C2_Init+0x78>)
 80041d6:	2200      	movs	r2, #0
 80041d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80041da:	4b0f      	ldr	r3, [pc, #60]	; (8004218 <MX_I2C2_Init+0x78>)
 80041dc:	0018      	movs	r0, r3
 80041de:	f001 fa9b 	bl	8005718 <HAL_I2C_Init>
 80041e2:	1e03      	subs	r3, r0, #0
 80041e4:	d001      	beq.n	80041ea <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80041e6:	f000 fc09 	bl	80049fc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 80041ea:	2380      	movs	r3, #128	; 0x80
 80041ec:	015a      	lsls	r2, r3, #5
 80041ee:	4b0a      	ldr	r3, [pc, #40]	; (8004218 <MX_I2C2_Init+0x78>)
 80041f0:	0011      	movs	r1, r2
 80041f2:	0018      	movs	r0, r3
 80041f4:	f002 f864 	bl	80062c0 <HAL_I2CEx_ConfigAnalogFilter>
 80041f8:	1e03      	subs	r3, r0, #0
 80041fa:	d001      	beq.n	8004200 <MX_I2C2_Init+0x60>
  {
    Error_Handler();
 80041fc:	f000 fbfe 	bl	80049fc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8004200:	4b05      	ldr	r3, [pc, #20]	; (8004218 <MX_I2C2_Init+0x78>)
 8004202:	2100      	movs	r1, #0
 8004204:	0018      	movs	r0, r3
 8004206:	f002 f8a7 	bl	8006358 <HAL_I2CEx_ConfigDigitalFilter>
 800420a:	1e03      	subs	r3, r0, #0
 800420c:	d001      	beq.n	8004212 <MX_I2C2_Init+0x72>
  {
    Error_Handler();
 800420e:	f000 fbf5 	bl	80049fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004212:	46c0      	nop			; (mov r8, r8)
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}
 8004218:	20000504 	.word	0x20000504
 800421c:	40005800 	.word	0x40005800
 8004220:	00303d5d 	.word	0x00303d5d

08004224 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004228:	4b23      	ldr	r3, [pc, #140]	; (80042b8 <MX_USART1_UART_Init+0x94>)
 800422a:	4a24      	ldr	r2, [pc, #144]	; (80042bc <MX_USART1_UART_Init+0x98>)
 800422c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800422e:	4b22      	ldr	r3, [pc, #136]	; (80042b8 <MX_USART1_UART_Init+0x94>)
 8004230:	22e1      	movs	r2, #225	; 0xe1
 8004232:	0252      	lsls	r2, r2, #9
 8004234:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004236:	4b20      	ldr	r3, [pc, #128]	; (80042b8 <MX_USART1_UART_Init+0x94>)
 8004238:	2200      	movs	r2, #0
 800423a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800423c:	4b1e      	ldr	r3, [pc, #120]	; (80042b8 <MX_USART1_UART_Init+0x94>)
 800423e:	2200      	movs	r2, #0
 8004240:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004242:	4b1d      	ldr	r3, [pc, #116]	; (80042b8 <MX_USART1_UART_Init+0x94>)
 8004244:	2200      	movs	r2, #0
 8004246:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004248:	4b1b      	ldr	r3, [pc, #108]	; (80042b8 <MX_USART1_UART_Init+0x94>)
 800424a:	220c      	movs	r2, #12
 800424c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800424e:	4b1a      	ldr	r3, [pc, #104]	; (80042b8 <MX_USART1_UART_Init+0x94>)
 8004250:	2200      	movs	r2, #0
 8004252:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004254:	4b18      	ldr	r3, [pc, #96]	; (80042b8 <MX_USART1_UART_Init+0x94>)
 8004256:	2200      	movs	r2, #0
 8004258:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800425a:	4b17      	ldr	r3, [pc, #92]	; (80042b8 <MX_USART1_UART_Init+0x94>)
 800425c:	2200      	movs	r2, #0
 800425e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004260:	4b15      	ldr	r3, [pc, #84]	; (80042b8 <MX_USART1_UART_Init+0x94>)
 8004262:	2200      	movs	r2, #0
 8004264:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004266:	4b14      	ldr	r3, [pc, #80]	; (80042b8 <MX_USART1_UART_Init+0x94>)
 8004268:	2200      	movs	r2, #0
 800426a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800426c:	4b12      	ldr	r3, [pc, #72]	; (80042b8 <MX_USART1_UART_Init+0x94>)
 800426e:	0018      	movs	r0, r3
 8004270:	f003 fb30 	bl	80078d4 <HAL_UART_Init>
 8004274:	1e03      	subs	r3, r0, #0
 8004276:	d001      	beq.n	800427c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8004278:	f000 fbc0 	bl	80049fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800427c:	4b0e      	ldr	r3, [pc, #56]	; (80042b8 <MX_USART1_UART_Init+0x94>)
 800427e:	2100      	movs	r1, #0
 8004280:	0018      	movs	r0, r3
 8004282:	f005 fd1f 	bl	8009cc4 <HAL_UARTEx_SetTxFifoThreshold>
 8004286:	1e03      	subs	r3, r0, #0
 8004288:	d001      	beq.n	800428e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800428a:	f000 fbb7 	bl	80049fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800428e:	4b0a      	ldr	r3, [pc, #40]	; (80042b8 <MX_USART1_UART_Init+0x94>)
 8004290:	2100      	movs	r1, #0
 8004292:	0018      	movs	r0, r3
 8004294:	f005 fd56 	bl	8009d44 <HAL_UARTEx_SetRxFifoThreshold>
 8004298:	1e03      	subs	r3, r0, #0
 800429a:	d001      	beq.n	80042a0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800429c:	f000 fbae 	bl	80049fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80042a0:	4b05      	ldr	r3, [pc, #20]	; (80042b8 <MX_USART1_UART_Init+0x94>)
 80042a2:	0018      	movs	r0, r3
 80042a4:	f005 fcd4 	bl	8009c50 <HAL_UARTEx_DisableFifoMode>
 80042a8:	1e03      	subs	r3, r0, #0
 80042aa:	d001      	beq.n	80042b0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80042ac:	f000 fba6 	bl	80049fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80042b0:	46c0      	nop			; (mov r8, r8)
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	46c0      	nop			; (mov r8, r8)
 80042b8:	20000558 	.word	0x20000558
 80042bc:	40013800 	.word	0x40013800

080042c0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80042c4:	4b23      	ldr	r3, [pc, #140]	; (8004354 <MX_USART3_UART_Init+0x94>)
 80042c6:	4a24      	ldr	r2, [pc, #144]	; (8004358 <MX_USART3_UART_Init+0x98>)
 80042c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 80042ca:	4b22      	ldr	r3, [pc, #136]	; (8004354 <MX_USART3_UART_Init+0x94>)
 80042cc:	2296      	movs	r2, #150	; 0x96
 80042ce:	0212      	lsls	r2, r2, #8
 80042d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80042d2:	4b20      	ldr	r3, [pc, #128]	; (8004354 <MX_USART3_UART_Init+0x94>)
 80042d4:	2200      	movs	r2, #0
 80042d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80042d8:	4b1e      	ldr	r3, [pc, #120]	; (8004354 <MX_USART3_UART_Init+0x94>)
 80042da:	2200      	movs	r2, #0
 80042dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80042de:	4b1d      	ldr	r3, [pc, #116]	; (8004354 <MX_USART3_UART_Init+0x94>)
 80042e0:	2200      	movs	r2, #0
 80042e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80042e4:	4b1b      	ldr	r3, [pc, #108]	; (8004354 <MX_USART3_UART_Init+0x94>)
 80042e6:	220c      	movs	r2, #12
 80042e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80042ea:	4b1a      	ldr	r3, [pc, #104]	; (8004354 <MX_USART3_UART_Init+0x94>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80042f0:	4b18      	ldr	r3, [pc, #96]	; (8004354 <MX_USART3_UART_Init+0x94>)
 80042f2:	2200      	movs	r2, #0
 80042f4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80042f6:	4b17      	ldr	r3, [pc, #92]	; (8004354 <MX_USART3_UART_Init+0x94>)
 80042f8:	2200      	movs	r2, #0
 80042fa:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80042fc:	4b15      	ldr	r3, [pc, #84]	; (8004354 <MX_USART3_UART_Init+0x94>)
 80042fe:	2200      	movs	r2, #0
 8004300:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004302:	4b14      	ldr	r3, [pc, #80]	; (8004354 <MX_USART3_UART_Init+0x94>)
 8004304:	2200      	movs	r2, #0
 8004306:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004308:	4b12      	ldr	r3, [pc, #72]	; (8004354 <MX_USART3_UART_Init+0x94>)
 800430a:	0018      	movs	r0, r3
 800430c:	f003 fae2 	bl	80078d4 <HAL_UART_Init>
 8004310:	1e03      	subs	r3, r0, #0
 8004312:	d001      	beq.n	8004318 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8004314:	f000 fb72 	bl	80049fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004318:	4b0e      	ldr	r3, [pc, #56]	; (8004354 <MX_USART3_UART_Init+0x94>)
 800431a:	2100      	movs	r1, #0
 800431c:	0018      	movs	r0, r3
 800431e:	f005 fcd1 	bl	8009cc4 <HAL_UARTEx_SetTxFifoThreshold>
 8004322:	1e03      	subs	r3, r0, #0
 8004324:	d001      	beq.n	800432a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8004326:	f000 fb69 	bl	80049fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800432a:	4b0a      	ldr	r3, [pc, #40]	; (8004354 <MX_USART3_UART_Init+0x94>)
 800432c:	2100      	movs	r1, #0
 800432e:	0018      	movs	r0, r3
 8004330:	f005 fd08 	bl	8009d44 <HAL_UARTEx_SetRxFifoThreshold>
 8004334:	1e03      	subs	r3, r0, #0
 8004336:	d001      	beq.n	800433c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8004338:	f000 fb60 	bl	80049fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800433c:	4b05      	ldr	r3, [pc, #20]	; (8004354 <MX_USART3_UART_Init+0x94>)
 800433e:	0018      	movs	r0, r3
 8004340:	f005 fc86 	bl	8009c50 <HAL_UARTEx_DisableFifoMode>
 8004344:	1e03      	subs	r3, r0, #0
 8004346:	d001      	beq.n	800434c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8004348:	f000 fb58 	bl	80049fc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800434c:	46c0      	nop			; (mov r8, r8)
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}
 8004352:	46c0      	nop			; (mov r8, r8)
 8004354:	200005ec 	.word	0x200005ec
 8004358:	40004800 	.word	0x40004800

0800435c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800435c:	b590      	push	{r4, r7, lr}
 800435e:	b08b      	sub	sp, #44	; 0x2c
 8004360:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004362:	2414      	movs	r4, #20
 8004364:	193b      	adds	r3, r7, r4
 8004366:	0018      	movs	r0, r3
 8004368:	2314      	movs	r3, #20
 800436a:	001a      	movs	r2, r3
 800436c:	2100      	movs	r1, #0
 800436e:	f008 ffd5 	bl	800d31c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004372:	4b4e      	ldr	r3, [pc, #312]	; (80044ac <MX_GPIO_Init+0x150>)
 8004374:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004376:	4b4d      	ldr	r3, [pc, #308]	; (80044ac <MX_GPIO_Init+0x150>)
 8004378:	2104      	movs	r1, #4
 800437a:	430a      	orrs	r2, r1
 800437c:	635a      	str	r2, [r3, #52]	; 0x34
 800437e:	4b4b      	ldr	r3, [pc, #300]	; (80044ac <MX_GPIO_Init+0x150>)
 8004380:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004382:	2204      	movs	r2, #4
 8004384:	4013      	ands	r3, r2
 8004386:	613b      	str	r3, [r7, #16]
 8004388:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800438a:	4b48      	ldr	r3, [pc, #288]	; (80044ac <MX_GPIO_Init+0x150>)
 800438c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800438e:	4b47      	ldr	r3, [pc, #284]	; (80044ac <MX_GPIO_Init+0x150>)
 8004390:	2102      	movs	r1, #2
 8004392:	430a      	orrs	r2, r1
 8004394:	635a      	str	r2, [r3, #52]	; 0x34
 8004396:	4b45      	ldr	r3, [pc, #276]	; (80044ac <MX_GPIO_Init+0x150>)
 8004398:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800439a:	2202      	movs	r2, #2
 800439c:	4013      	ands	r3, r2
 800439e:	60fb      	str	r3, [r7, #12]
 80043a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80043a2:	4b42      	ldr	r3, [pc, #264]	; (80044ac <MX_GPIO_Init+0x150>)
 80043a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043a6:	4b41      	ldr	r3, [pc, #260]	; (80044ac <MX_GPIO_Init+0x150>)
 80043a8:	2101      	movs	r1, #1
 80043aa:	430a      	orrs	r2, r1
 80043ac:	635a      	str	r2, [r3, #52]	; 0x34
 80043ae:	4b3f      	ldr	r3, [pc, #252]	; (80044ac <MX_GPIO_Init+0x150>)
 80043b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043b2:	2201      	movs	r2, #1
 80043b4:	4013      	ands	r3, r2
 80043b6:	60bb      	str	r3, [r7, #8]
 80043b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80043ba:	4b3c      	ldr	r3, [pc, #240]	; (80044ac <MX_GPIO_Init+0x150>)
 80043bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043be:	4b3b      	ldr	r3, [pc, #236]	; (80044ac <MX_GPIO_Init+0x150>)
 80043c0:	2108      	movs	r1, #8
 80043c2:	430a      	orrs	r2, r1
 80043c4:	635a      	str	r2, [r3, #52]	; 0x34
 80043c6:	4b39      	ldr	r3, [pc, #228]	; (80044ac <MX_GPIO_Init+0x150>)
 80043c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043ca:	2208      	movs	r2, #8
 80043cc:	4013      	ands	r3, r2
 80043ce:	607b      	str	r3, [r7, #4]
 80043d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PWR_GSM_Pin|PWR_KEY_Pin, GPIO_PIN_RESET);
 80043d2:	23c0      	movs	r3, #192	; 0xc0
 80043d4:	015b      	lsls	r3, r3, #5
 80043d6:	4836      	ldr	r0, [pc, #216]	; (80044b0 <MX_GPIO_Init+0x154>)
 80043d8:	2200      	movs	r2, #0
 80043da:	0019      	movs	r1, r3
 80043dc:	f001 f97e 	bl	80056dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_G_Pin|LED_R_Pin|LED_B_Pin, GPIO_PIN_SET);
 80043e0:	4934      	ldr	r1, [pc, #208]	; (80044b4 <MX_GPIO_Init+0x158>)
 80043e2:	4b35      	ldr	r3, [pc, #212]	; (80044b8 <MX_GPIO_Init+0x15c>)
 80043e4:	2201      	movs	r2, #1
 80043e6:	0018      	movs	r0, r3
 80043e8:	f001 f978 	bl	80056dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACC_EN_GPIO_Port, ACC_EN_Pin, GPIO_PIN_RESET);
 80043ec:	2380      	movs	r3, #128	; 0x80
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	4832      	ldr	r0, [pc, #200]	; (80044bc <MX_GPIO_Init+0x160>)
 80043f2:	2200      	movs	r2, #0
 80043f4:	0019      	movs	r1, r3
 80043f6:	f001 f971 	bl	80056dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PWR_GPS_EN_GPIO_Port, PWR_GPS_EN_Pin, GPIO_PIN_RESET);
 80043fa:	4b2f      	ldr	r3, [pc, #188]	; (80044b8 <MX_GPIO_Init+0x15c>)
 80043fc:	2200      	movs	r2, #0
 80043fe:	2120      	movs	r1, #32
 8004400:	0018      	movs	r0, r3
 8004402:	f001 f96b 	bl	80056dc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PWR_GSM_Pin PWR_KEY_Pin */
  GPIO_InitStruct.Pin = PWR_GSM_Pin|PWR_KEY_Pin;
 8004406:	193b      	adds	r3, r7, r4
 8004408:	22c0      	movs	r2, #192	; 0xc0
 800440a:	0152      	lsls	r2, r2, #5
 800440c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800440e:	193b      	adds	r3, r7, r4
 8004410:	2201      	movs	r2, #1
 8004412:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004414:	193b      	adds	r3, r7, r4
 8004416:	2201      	movs	r2, #1
 8004418:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800441a:	193b      	adds	r3, r7, r4
 800441c:	2200      	movs	r2, #0
 800441e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004420:	193b      	adds	r3, r7, r4
 8004422:	4a23      	ldr	r2, [pc, #140]	; (80044b0 <MX_GPIO_Init+0x154>)
 8004424:	0019      	movs	r1, r3
 8004426:	0010      	movs	r0, r2
 8004428:	f000 ffec 	bl	8005404 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_G_Pin LED_R_Pin */
  GPIO_InitStruct.Pin = LED_G_Pin|LED_R_Pin;
 800442c:	193b      	adds	r3, r7, r4
 800442e:	4a24      	ldr	r2, [pc, #144]	; (80044c0 <MX_GPIO_Init+0x164>)
 8004430:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004432:	193b      	adds	r3, r7, r4
 8004434:	2201      	movs	r2, #1
 8004436:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004438:	193b      	adds	r3, r7, r4
 800443a:	2200      	movs	r2, #0
 800443c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800443e:	193b      	adds	r3, r7, r4
 8004440:	2200      	movs	r2, #0
 8004442:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004444:	193b      	adds	r3, r7, r4
 8004446:	4a1c      	ldr	r2, [pc, #112]	; (80044b8 <MX_GPIO_Init+0x15c>)
 8004448:	0019      	movs	r1, r3
 800444a:	0010      	movs	r0, r2
 800444c:	f000 ffda 	bl	8005404 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_B_Pin PWR_GPS_EN_Pin */
  GPIO_InitStruct.Pin = LED_B_Pin|PWR_GPS_EN_Pin;
 8004450:	0021      	movs	r1, r4
 8004452:	187b      	adds	r3, r7, r1
 8004454:	2281      	movs	r2, #129	; 0x81
 8004456:	0152      	lsls	r2, r2, #5
 8004458:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800445a:	000c      	movs	r4, r1
 800445c:	193b      	adds	r3, r7, r4
 800445e:	2201      	movs	r2, #1
 8004460:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004462:	193b      	adds	r3, r7, r4
 8004464:	2201      	movs	r2, #1
 8004466:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004468:	193b      	adds	r3, r7, r4
 800446a:	2200      	movs	r2, #0
 800446c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800446e:	193b      	adds	r3, r7, r4
 8004470:	4a11      	ldr	r2, [pc, #68]	; (80044b8 <MX_GPIO_Init+0x15c>)
 8004472:	0019      	movs	r1, r3
 8004474:	0010      	movs	r0, r2
 8004476:	f000 ffc5 	bl	8005404 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_EN_Pin */
  GPIO_InitStruct.Pin = ACC_EN_Pin;
 800447a:	0021      	movs	r1, r4
 800447c:	187b      	adds	r3, r7, r1
 800447e:	2280      	movs	r2, #128	; 0x80
 8004480:	0092      	lsls	r2, r2, #2
 8004482:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004484:	187b      	adds	r3, r7, r1
 8004486:	2201      	movs	r2, #1
 8004488:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800448a:	187b      	adds	r3, r7, r1
 800448c:	2201      	movs	r2, #1
 800448e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004490:	187b      	adds	r3, r7, r1
 8004492:	2200      	movs	r2, #0
 8004494:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ACC_EN_GPIO_Port, &GPIO_InitStruct);
 8004496:	187b      	adds	r3, r7, r1
 8004498:	4a08      	ldr	r2, [pc, #32]	; (80044bc <MX_GPIO_Init+0x160>)
 800449a:	0019      	movs	r1, r3
 800449c:	0010      	movs	r0, r2
 800449e:	f000 ffb1 	bl	8005404 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80044a2:	46c0      	nop			; (mov r8, r8)
 80044a4:	46bd      	mov	sp, r7
 80044a6:	b00b      	add	sp, #44	; 0x2c
 80044a8:	bd90      	pop	{r4, r7, pc}
 80044aa:	46c0      	nop			; (mov r8, r8)
 80044ac:	40021000 	.word	0x40021000
 80044b0:	50000800 	.word	0x50000800
 80044b4:	00001804 	.word	0x00001804
 80044b8:	50000400 	.word	0x50000400
 80044bc:	50000c00 	.word	0x50000c00
 80044c0:	00000804 	.word	0x00000804

080044c4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80044cc:	2001      	movs	r0, #1
 80044ce:	f005 fe41 	bl	800a154 <osDelay>
 80044d2:	e7fb      	b.n	80044cc <StartDefaultTask+0x8>

080044d4 <GPS_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GPS_Task */
void GPS_Task(void *argument)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b084      	sub	sp, #16
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GPS_Task */
	PWR_GPS_ON;
 80044dc:	4b50      	ldr	r3, [pc, #320]	; (8004620 <GPS_Task+0x14c>)
 80044de:	2201      	movs	r2, #1
 80044e0:	2120      	movs	r1, #32
 80044e2:	0018      	movs	r0, r3
 80044e4:	f001 f8fa 	bl	80056dc <HAL_GPIO_WritePin>
	PWR_GSM_ON;
 80044e8:	2380      	movs	r3, #128	; 0x80
 80044ea:	011b      	lsls	r3, r3, #4
 80044ec:	484d      	ldr	r0, [pc, #308]	; (8004624 <GPS_Task+0x150>)
 80044ee:	2201      	movs	r2, #1
 80044f0:	0019      	movs	r1, r3
 80044f2:	f001 f8f3 	bl	80056dc <HAL_GPIO_WritePin>
	KEY_GSM_OFF;
 80044f6:	2380      	movs	r3, #128	; 0x80
 80044f8:	015b      	lsls	r3, r3, #5
 80044fa:	484a      	ldr	r0, [pc, #296]	; (8004624 <GPS_Task+0x150>)
 80044fc:	2200      	movs	r2, #0
 80044fe:	0019      	movs	r1, r3
 8004500:	f001 f8ec 	bl	80056dc <HAL_GPIO_WritePin>
	osDelay(150);
 8004504:	2096      	movs	r0, #150	; 0x96
 8004506:	f005 fe25 	bl	800a154 <osDelay>
	KEY_GSM_ON;
 800450a:	2380      	movs	r3, #128	; 0x80
 800450c:	015b      	lsls	r3, r3, #5
 800450e:	4845      	ldr	r0, [pc, #276]	; (8004624 <GPS_Task+0x150>)
 8004510:	2201      	movs	r2, #1
 8004512:	0019      	movs	r1, r3
 8004514:	f001 f8e2 	bl	80056dc <HAL_GPIO_WritePin>
	osDelay(800);
 8004518:	23c8      	movs	r3, #200	; 0xc8
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	0018      	movs	r0, r3
 800451e:	f005 fe19 	bl	800a154 <osDelay>
	KEY_GSM_OFF;
 8004522:	2380      	movs	r3, #128	; 0x80
 8004524:	015b      	lsls	r3, r3, #5
 8004526:	483f      	ldr	r0, [pc, #252]	; (8004624 <GPS_Task+0x150>)
 8004528:	2200      	movs	r2, #0
 800452a:	0019      	movs	r1, r3
 800452c:	f001 f8d6 	bl	80056dc <HAL_GPIO_WritePin>
  /* Infinite loop */
  for(;;)
  {
		HAL_UART_Receive_IT(&huart1, gps_data, sizeof(gps_data)/sizeof(gps_data[0]));
 8004530:	493d      	ldr	r1, [pc, #244]	; (8004628 <GPS_Task+0x154>)
 8004532:	4b3e      	ldr	r3, [pc, #248]	; (800462c <GPS_Task+0x158>)
 8004534:	22c8      	movs	r2, #200	; 0xc8
 8004536:	0018      	movs	r0, r3
 8004538:	f003 faca 	bl	8007ad0 <HAL_UART_Receive_IT>
		while (HAL_UART_GetState(&huart1) != HAL_UART_STATE_READY) vTaskDelay(50);
 800453c:	e002      	b.n	8004544 <GPS_Task+0x70>
 800453e:	2032      	movs	r0, #50	; 0x32
 8004540:	f006 fcc2 	bl	800aec8 <vTaskDelay>
 8004544:	4b39      	ldr	r3, [pc, #228]	; (800462c <GPS_Task+0x158>)
 8004546:	0018      	movs	r0, r3
 8004548:	f003 fe61 	bl	800820e <HAL_UART_GetState>
 800454c:	0003      	movs	r3, r0
 800454e:	2b20      	cmp	r3, #32
 8004550:	d1f5      	bne.n	800453e <GPS_Task+0x6a>
		for (uint8_t i=0; i<sizeof(gps_data)/sizeof(gps_data[0]); i++)
 8004552:	230f      	movs	r3, #15
 8004554:	18fb      	adds	r3, r7, r3
 8004556:	2200      	movs	r2, #0
 8004558:	701a      	strb	r2, [r3, #0]
 800455a:	e03a      	b.n	80045d2 <GPS_Task+0xfe>
		{
			if (gps_data[i] == '$')
 800455c:	210f      	movs	r1, #15
 800455e:	187b      	adds	r3, r7, r1
 8004560:	781b      	ldrb	r3, [r3, #0]
 8004562:	4a31      	ldr	r2, [pc, #196]	; (8004628 <GPS_Task+0x154>)
 8004564:	5cd3      	ldrb	r3, [r2, r3]
 8004566:	2b24      	cmp	r3, #36	; 0x24
 8004568:	d12d      	bne.n	80045c6 <GPS_Task+0xf2>
			{
				uint8_t p=1;
 800456a:	230e      	movs	r3, #14
 800456c:	18fb      	adds	r3, r7, r3
 800456e:	2201      	movs	r2, #1
 8004570:	701a      	strb	r2, [r3, #0]
				gps_pack[0]='$';
 8004572:	4b2f      	ldr	r3, [pc, #188]	; (8004630 <GPS_Task+0x15c>)
 8004574:	2224      	movs	r2, #36	; 0x24
 8004576:	701a      	strb	r2, [r3, #0]
				i++;
 8004578:	187b      	adds	r3, r7, r1
 800457a:	781a      	ldrb	r2, [r3, #0]
 800457c:	187b      	adds	r3, r7, r1
 800457e:	3201      	adds	r2, #1
 8004580:	701a      	strb	r2, [r3, #0]
				while(i<sizeof(gps_data)/sizeof(gps_data[0]))
 8004582:	e01b      	b.n	80045bc <GPS_Task+0xe8>
				{
					if (gps_data[i]==0x0D)
 8004584:	230f      	movs	r3, #15
 8004586:	18fb      	adds	r3, r7, r3
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	4a27      	ldr	r2, [pc, #156]	; (8004628 <GPS_Task+0x154>)
 800458c:	5cd3      	ldrb	r3, [r2, r3]
 800458e:	2b0d      	cmp	r3, #13
 8004590:	d102      	bne.n	8004598 <GPS_Task+0xc4>
					{
						Check_GPS_Pack();
 8004592:	f7fe fd0d 	bl	8002fb0 <Check_GPS_Pack>
						break;
 8004596:	e016      	b.n	80045c6 <GPS_Task+0xf2>
					}
					gps_pack[p++]=gps_data[i++];
 8004598:	220f      	movs	r2, #15
 800459a:	18bb      	adds	r3, r7, r2
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	18ba      	adds	r2, r7, r2
 80045a0:	1c59      	adds	r1, r3, #1
 80045a2:	7011      	strb	r1, [r2, #0]
 80045a4:	0019      	movs	r1, r3
 80045a6:	220e      	movs	r2, #14
 80045a8:	18bb      	adds	r3, r7, r2
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	18ba      	adds	r2, r7, r2
 80045ae:	1c58      	adds	r0, r3, #1
 80045b0:	7010      	strb	r0, [r2, #0]
 80045b2:	001a      	movs	r2, r3
 80045b4:	4b1c      	ldr	r3, [pc, #112]	; (8004628 <GPS_Task+0x154>)
 80045b6:	5c59      	ldrb	r1, [r3, r1]
 80045b8:	4b1d      	ldr	r3, [pc, #116]	; (8004630 <GPS_Task+0x15c>)
 80045ba:	5499      	strb	r1, [r3, r2]
				while(i<sizeof(gps_data)/sizeof(gps_data[0]))
 80045bc:	230f      	movs	r3, #15
 80045be:	18fb      	adds	r3, r7, r3
 80045c0:	781b      	ldrb	r3, [r3, #0]
 80045c2:	2bc7      	cmp	r3, #199	; 0xc7
 80045c4:	d9de      	bls.n	8004584 <GPS_Task+0xb0>
		for (uint8_t i=0; i<sizeof(gps_data)/sizeof(gps_data[0]); i++)
 80045c6:	210f      	movs	r1, #15
 80045c8:	187b      	adds	r3, r7, r1
 80045ca:	781a      	ldrb	r2, [r3, #0]
 80045cc:	187b      	adds	r3, r7, r1
 80045ce:	3201      	adds	r2, #1
 80045d0:	701a      	strb	r2, [r3, #0]
 80045d2:	230f      	movs	r3, #15
 80045d4:	18fb      	adds	r3, r7, r3
 80045d6:	781b      	ldrb	r3, [r3, #0]
 80045d8:	2bc7      	cmp	r3, #199	; 0xc7
 80045da:	d9bf      	bls.n	800455c <GPS_Task+0x88>
				}
			}

		}

		if (gps_info.fix_valid)
 80045dc:	4b15      	ldr	r3, [pc, #84]	; (8004634 <GPS_Task+0x160>)
 80045de:	799b      	ldrb	r3, [r3, #6]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d007      	beq.n	80045f4 <GPS_Task+0x120>
			LED_R_ON;
 80045e4:	2380      	movs	r3, #128	; 0x80
 80045e6:	011b      	lsls	r3, r3, #4
 80045e8:	480d      	ldr	r0, [pc, #52]	; (8004620 <GPS_Task+0x14c>)
 80045ea:	2200      	movs	r2, #0
 80045ec:	0019      	movs	r1, r3
 80045ee:	f001 f875 	bl	80056dc <HAL_GPIO_WritePin>
 80045f2:	e79d      	b.n	8004530 <GPS_Task+0x5c>
		else
			gps_info.time_pack.sec & 0x01?LED_R_ON:LED_R_OFF;
 80045f4:	4b0f      	ldr	r3, [pc, #60]	; (8004634 <GPS_Task+0x160>)
 80045f6:	781b      	ldrb	r3, [r3, #0]
 80045f8:	001a      	movs	r2, r3
 80045fa:	2301      	movs	r3, #1
 80045fc:	4013      	ands	r3, r2
 80045fe:	d007      	beq.n	8004610 <GPS_Task+0x13c>
 8004600:	2380      	movs	r3, #128	; 0x80
 8004602:	011b      	lsls	r3, r3, #4
 8004604:	4806      	ldr	r0, [pc, #24]	; (8004620 <GPS_Task+0x14c>)
 8004606:	2200      	movs	r2, #0
 8004608:	0019      	movs	r1, r3
 800460a:	f001 f867 	bl	80056dc <HAL_GPIO_WritePin>
 800460e:	e78f      	b.n	8004530 <GPS_Task+0x5c>
 8004610:	2380      	movs	r3, #128	; 0x80
 8004612:	011b      	lsls	r3, r3, #4
 8004614:	4802      	ldr	r0, [pc, #8]	; (8004620 <GPS_Task+0x14c>)
 8004616:	2201      	movs	r2, #1
 8004618:	0019      	movs	r1, r3
 800461a:	f001 f85f 	bl	80056dc <HAL_GPIO_WritePin>
		HAL_UART_Receive_IT(&huart1, gps_data, sizeof(gps_data)/sizeof(gps_data[0]));
 800461e:	e787      	b.n	8004530 <GPS_Task+0x5c>
 8004620:	50000400 	.word	0x50000400
 8004624:	50000800 	.word	0x50000800
 8004628:	200001f4 	.word	0x200001f4
 800462c:	20000558 	.word	0x20000558
 8004630:	200002bc 	.word	0x200002bc
 8004634:	20000384 	.word	0x20000384

08004638 <HAL_UART_RxCpltCallback>:
* @param argument: Not used
* @retval None
*/

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b082      	sub	sp, #8
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
     if (huart == &huart3)
 8004640:	687a      	ldr	r2, [r7, #4]
 8004642:	4b0f      	ldr	r3, [pc, #60]	; (8004680 <HAL_UART_RxCpltCallback+0x48>)
 8004644:	429a      	cmp	r2, r3
 8004646:	d117      	bne.n	8004678 <HAL_UART_RxCpltCallback+0x40>
     {
	 gsm_data[p_w++] = u3;
 8004648:	4b0e      	ldr	r3, [pc, #56]	; (8004684 <HAL_UART_RxCpltCallback+0x4c>)
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	1c5a      	adds	r2, r3, #1
 800464e:	b2d1      	uxtb	r1, r2
 8004650:	4a0c      	ldr	r2, [pc, #48]	; (8004684 <HAL_UART_RxCpltCallback+0x4c>)
 8004652:	7011      	strb	r1, [r2, #0]
 8004654:	001a      	movs	r2, r3
 8004656:	4b0c      	ldr	r3, [pc, #48]	; (8004688 <HAL_UART_RxCpltCallback+0x50>)
 8004658:	7819      	ldrb	r1, [r3, #0]
 800465a:	4b0c      	ldr	r3, [pc, #48]	; (800468c <HAL_UART_RxCpltCallback+0x54>)
 800465c:	5499      	strb	r1, [r3, r2]
	 if (p_w > sizeof(gsm_data)/sizeof(gsm_data[0]))
 800465e:	4b09      	ldr	r3, [pc, #36]	; (8004684 <HAL_UART_RxCpltCallback+0x4c>)
 8004660:	781b      	ldrb	r3, [r3, #0]
 8004662:	2bc8      	cmp	r3, #200	; 0xc8
 8004664:	d902      	bls.n	800466c <HAL_UART_RxCpltCallback+0x34>
		 p_w = 0;
 8004666:	4b07      	ldr	r3, [pc, #28]	; (8004684 <HAL_UART_RxCpltCallback+0x4c>)
 8004668:	2200      	movs	r2, #0
 800466a:	701a      	strb	r2, [r3, #0]
	 HAL_UART_Receive_IT(&huart3,&u3,1);
 800466c:	4906      	ldr	r1, [pc, #24]	; (8004688 <HAL_UART_RxCpltCallback+0x50>)
 800466e:	4b04      	ldr	r3, [pc, #16]	; (8004680 <HAL_UART_RxCpltCallback+0x48>)
 8004670:	2201      	movs	r2, #1
 8004672:	0018      	movs	r0, r3
 8004674:	f003 fa2c 	bl	8007ad0 <HAL_UART_Receive_IT>
     }
}
 8004678:	46c0      	nop			; (mov r8, r8)
 800467a:	46bd      	mov	sp, r7
 800467c:	b002      	add	sp, #8
 800467e:	bd80      	pop	{r7, pc}
 8004680:	200005ec 	.word	0x200005ec
 8004684:	200004d0 	.word	0x200004d0
 8004688:	20000e88 	.word	0x20000e88
 800468c:	200003a4 	.word	0x200003a4

08004690 <HAL_UART_ErrorCallback>:

uint8_t error;
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
    if (huart == &huart3)
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	4b09      	ldr	r3, [pc, #36]	; (80046c0 <HAL_UART_ErrorCallback+0x30>)
 800469c:	429a      	cmp	r2, r3
 800469e:	d10b      	bne.n	80046b8 <HAL_UART_ErrorCallback+0x28>
    {
    	error++;
 80046a0:	4b08      	ldr	r3, [pc, #32]	; (80046c4 <HAL_UART_ErrorCallback+0x34>)
 80046a2:	781b      	ldrb	r3, [r3, #0]
 80046a4:	3301      	adds	r3, #1
 80046a6:	b2da      	uxtb	r2, r3
 80046a8:	4b06      	ldr	r3, [pc, #24]	; (80046c4 <HAL_UART_ErrorCallback+0x34>)
 80046aa:	701a      	strb	r2, [r3, #0]
    	HAL_UART_Receive_IT(&huart3,&u3,1);
 80046ac:	4906      	ldr	r1, [pc, #24]	; (80046c8 <HAL_UART_ErrorCallback+0x38>)
 80046ae:	4b04      	ldr	r3, [pc, #16]	; (80046c0 <HAL_UART_ErrorCallback+0x30>)
 80046b0:	2201      	movs	r2, #1
 80046b2:	0018      	movs	r0, r3
 80046b4:	f003 fa0c 	bl	8007ad0 <HAL_UART_Receive_IT>
    }
}
 80046b8:	46c0      	nop			; (mov r8, r8)
 80046ba:	46bd      	mov	sp, r7
 80046bc:	b002      	add	sp, #8
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	200005ec 	.word	0x200005ec
 80046c4:	20000ea9 	.word	0x20000ea9
 80046c8:	20000e88 	.word	0x20000e88

080046cc <GSM_Task>:

/* USER CODE END Header_GSM_Task */
void GSM_Task(void *argument)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b082      	sub	sp, #8
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GSM_Task */
  /* Infinite loop */

	HAL_UART_Receive_IT(&huart3, &u3, 1);
 80046d4:	4914      	ldr	r1, [pc, #80]	; (8004728 <GSM_Task+0x5c>)
 80046d6:	4b15      	ldr	r3, [pc, #84]	; (800472c <GSM_Task+0x60>)
 80046d8:	2201      	movs	r2, #1
 80046da:	0018      	movs	r0, r3
 80046dc:	f003 f9f8 	bl	8007ad0 <HAL_UART_Receive_IT>
  for(;;)
  {
	  gsm();
 80046e0:	f7fe ffe6 	bl	80036b0 <gsm>
	  vTaskDelay(10);
 80046e4:	200a      	movs	r0, #10
 80046e6:	f006 fbef 	bl	800aec8 <vTaskDelay>
	  if (signal_level)
 80046ea:	4b11      	ldr	r3, [pc, #68]	; (8004730 <GSM_Task+0x64>)
 80046ec:	781b      	ldrb	r3, [r3, #0]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d006      	beq.n	8004700 <GSM_Task+0x34>
		  LED_G_ON;
 80046f2:	4b10      	ldr	r3, [pc, #64]	; (8004734 <GSM_Task+0x68>)
 80046f4:	2200      	movs	r2, #0
 80046f6:	2104      	movs	r1, #4
 80046f8:	0018      	movs	r0, r3
 80046fa:	f000 ffef 	bl	80056dc <HAL_GPIO_WritePin>
 80046fe:	e7ef      	b.n	80046e0 <GSM_Task+0x14>
	  else
		 p_w & 0x10?LED_G_ON:LED_G_OFF;
 8004700:	4b0d      	ldr	r3, [pc, #52]	; (8004738 <GSM_Task+0x6c>)
 8004702:	781b      	ldrb	r3, [r3, #0]
 8004704:	001a      	movs	r2, r3
 8004706:	2310      	movs	r3, #16
 8004708:	4013      	ands	r3, r2
 800470a:	d006      	beq.n	800471a <GSM_Task+0x4e>
 800470c:	4b09      	ldr	r3, [pc, #36]	; (8004734 <GSM_Task+0x68>)
 800470e:	2200      	movs	r2, #0
 8004710:	2104      	movs	r1, #4
 8004712:	0018      	movs	r0, r3
 8004714:	f000 ffe2 	bl	80056dc <HAL_GPIO_WritePin>
 8004718:	e7e2      	b.n	80046e0 <GSM_Task+0x14>
 800471a:	4b06      	ldr	r3, [pc, #24]	; (8004734 <GSM_Task+0x68>)
 800471c:	2201      	movs	r2, #1
 800471e:	2104      	movs	r1, #4
 8004720:	0018      	movs	r0, r3
 8004722:	f000 ffdb 	bl	80056dc <HAL_GPIO_WritePin>
	  gsm();
 8004726:	e7db      	b.n	80046e0 <GSM_Task+0x14>
 8004728:	20000e88 	.word	0x20000e88
 800472c:	200005ec 	.word	0x200005ec
 8004730:	20000501 	.word	0x20000501
 8004734:	50000400 	.word	0x50000400
 8004738:	200004d0 	.word	0x200004d0

0800473c <platform_write>:
}

/* USER CODE BEGIN Header_LIS_Task */
static int32_t platform_write(void *handle, uint8_t reg, uint8_t *bufp,
                              uint16_t len)
{
 800473c:	b5b0      	push	{r4, r5, r7, lr}
 800473e:	b088      	sub	sp, #32
 8004740:	af04      	add	r7, sp, #16
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	0008      	movs	r0, r1
 8004746:	607a      	str	r2, [r7, #4]
 8004748:	0019      	movs	r1, r3
 800474a:	240b      	movs	r4, #11
 800474c:	193b      	adds	r3, r7, r4
 800474e:	1c02      	adds	r2, r0, #0
 8004750:	701a      	strb	r2, [r3, #0]
 8004752:	2508      	movs	r5, #8
 8004754:	197b      	adds	r3, r7, r5
 8004756:	1c0a      	adds	r2, r1, #0
 8004758:	801a      	strh	r2, [r3, #0]
  if (handle == &hi2c2)
 800475a:	68fa      	ldr	r2, [r7, #12]
 800475c:	4b0f      	ldr	r3, [pc, #60]	; (800479c <platform_write+0x60>)
 800475e:	429a      	cmp	r2, r3
 8004760:	d116      	bne.n	8004790 <platform_write+0x54>
  {
    /* Write multiple command */
    reg |= 0x80;
 8004762:	193b      	adds	r3, r7, r4
 8004764:	193a      	adds	r2, r7, r4
 8004766:	7812      	ldrb	r2, [r2, #0]
 8004768:	2180      	movs	r1, #128	; 0x80
 800476a:	4249      	negs	r1, r1
 800476c:	430a      	orrs	r2, r1
 800476e:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(handle, LIS2DH12_I2C_ADD_H, reg,
 8004770:	193b      	adds	r3, r7, r4
 8004772:	781b      	ldrb	r3, [r3, #0]
 8004774:	b29a      	uxth	r2, r3
 8004776:	68f8      	ldr	r0, [r7, #12]
 8004778:	23fa      	movs	r3, #250	; 0xfa
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	9302      	str	r3, [sp, #8]
 800477e:	197b      	adds	r3, r7, r5
 8004780:	881b      	ldrh	r3, [r3, #0]
 8004782:	9301      	str	r3, [sp, #4]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	9300      	str	r3, [sp, #0]
 8004788:	2301      	movs	r3, #1
 800478a:	2133      	movs	r1, #51	; 0x33
 800478c:	f001 f85a 	bl	8005844 <HAL_I2C_Mem_Write>
                      I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
  }
  return 0;
 8004790:	2300      	movs	r3, #0
}
 8004792:	0018      	movs	r0, r3
 8004794:	46bd      	mov	sp, r7
 8004796:	b004      	add	sp, #16
 8004798:	bdb0      	pop	{r4, r5, r7, pc}
 800479a:	46c0      	nop			; (mov r8, r8)
 800479c:	20000504 	.word	0x20000504

080047a0 <platform_read>:


static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 80047a0:	b5b0      	push	{r4, r5, r7, lr}
 80047a2:	b088      	sub	sp, #32
 80047a4:	af04      	add	r7, sp, #16
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	0008      	movs	r0, r1
 80047aa:	607a      	str	r2, [r7, #4]
 80047ac:	0019      	movs	r1, r3
 80047ae:	240b      	movs	r4, #11
 80047b0:	193b      	adds	r3, r7, r4
 80047b2:	1c02      	adds	r2, r0, #0
 80047b4:	701a      	strb	r2, [r3, #0]
 80047b6:	2508      	movs	r5, #8
 80047b8:	197b      	adds	r3, r7, r5
 80047ba:	1c0a      	adds	r2, r1, #0
 80047bc:	801a      	strh	r2, [r3, #0]
  if (handle == &hi2c2)
 80047be:	68fa      	ldr	r2, [r7, #12]
 80047c0:	4b0f      	ldr	r3, [pc, #60]	; (8004800 <platform_read+0x60>)
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d116      	bne.n	80047f4 <platform_read+0x54>
  {
    /* Read multiple command */
    reg |= 0x80;
 80047c6:	193b      	adds	r3, r7, r4
 80047c8:	193a      	adds	r2, r7, r4
 80047ca:	7812      	ldrb	r2, [r2, #0]
 80047cc:	2180      	movs	r1, #128	; 0x80
 80047ce:	4249      	negs	r1, r1
 80047d0:	430a      	orrs	r2, r1
 80047d2:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Read(handle, LIS2DH12_I2C_ADD_H, reg,
 80047d4:	193b      	adds	r3, r7, r4
 80047d6:	781b      	ldrb	r3, [r3, #0]
 80047d8:	b29a      	uxth	r2, r3
 80047da:	68f8      	ldr	r0, [r7, #12]
 80047dc:	23fa      	movs	r3, #250	; 0xfa
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	9302      	str	r3, [sp, #8]
 80047e2:	197b      	adds	r3, r7, r5
 80047e4:	881b      	ldrh	r3, [r3, #0]
 80047e6:	9301      	str	r3, [sp, #4]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	9300      	str	r3, [sp, #0]
 80047ec:	2301      	movs	r3, #1
 80047ee:	2133      	movs	r1, #51	; 0x33
 80047f0:	f001 f956 	bl	8005aa0 <HAL_I2C_Mem_Read>
                     I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
  }
  return 0;
 80047f4:	2300      	movs	r3, #0
}
 80047f6:	0018      	movs	r0, r3
 80047f8:	46bd      	mov	sp, r7
 80047fa:	b004      	add	sp, #16
 80047fc:	bdb0      	pop	{r4, r5, r7, pc}
 80047fe:	46c0      	nop			; (mov r8, r8)
 8004800:	20000504 	.word	0x20000504

08004804 <LIS_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LIS_Task */
void LIS_Task(void *argument)
{
 8004804:	b5b0      	push	{r4, r5, r7, lr}
 8004806:	b088      	sub	sp, #32
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN LIS_Task */
	  lis2dh12_ctx_t dev_ctx;

	  dev_ctx.write_reg = platform_write;
 800480c:	2110      	movs	r1, #16
 800480e:	187b      	adds	r3, r7, r1
 8004810:	4a67      	ldr	r2, [pc, #412]	; (80049b0 <LIS_Task+0x1ac>)
 8004812:	601a      	str	r2, [r3, #0]
	  dev_ctx.read_reg = platform_read;
 8004814:	187b      	adds	r3, r7, r1
 8004816:	4a67      	ldr	r2, [pc, #412]	; (80049b4 <LIS_Task+0x1b0>)
 8004818:	605a      	str	r2, [r3, #4]
	  dev_ctx.handle = &hi2c2;
 800481a:	187b      	adds	r3, r7, r1
 800481c:	4a66      	ldr	r2, [pc, #408]	; (80049b8 <LIS_Task+0x1b4>)
 800481e:	609a      	str	r2, [r3, #8]

	  uint8_t state=0;
 8004820:	231f      	movs	r3, #31
 8004822:	18fb      	adds	r3, r7, r3
 8004824:	2200      	movs	r2, #0
 8004826:	701a      	strb	r2, [r3, #0]
	  HAL_GPIO_WritePin(GPIOD, ACC_EN_Pin, GPIO_PIN_SET);
 8004828:	2380      	movs	r3, #128	; 0x80
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	4863      	ldr	r0, [pc, #396]	; (80049bc <LIS_Task+0x1b8>)
 800482e:	2201      	movs	r2, #1
 8004830:	0019      	movs	r1, r3
 8004832:	f000 ff53 	bl	80056dc <HAL_GPIO_WritePin>
	   *  Check device ID
	   */
	  /* Infinite loop */
	  for(;;)
	  {
		  vTaskDelay(50);
 8004836:	2032      	movs	r0, #50	; 0x32
 8004838:	f006 fb46 	bl	800aec8 <vTaskDelay>
	  switch (state)
 800483c:	231f      	movs	r3, #31
 800483e:	18fb      	adds	r3, r7, r3
 8004840:	781b      	ldrb	r3, [r3, #0]
 8004842:	2b02      	cmp	r3, #2
 8004844:	d035      	beq.n	80048b2 <LIS_Task+0xae>
 8004846:	dd00      	ble.n	800484a <LIS_Task+0x46>
 8004848:	e08b      	b.n	8004962 <LIS_Task+0x15e>
 800484a:	2b00      	cmp	r3, #0
 800484c:	d002      	beq.n	8004854 <LIS_Task+0x50>
 800484e:	2b01      	cmp	r3, #1
 8004850:	d010      	beq.n	8004874 <LIS_Task+0x70>
 8004852:	e086      	b.n	8004962 <LIS_Task+0x15e>
	  {
	  case 0:
		  lis2dh12_device_id_get(&dev_ctx, &whoamI);
 8004854:	4a5a      	ldr	r2, [pc, #360]	; (80049c0 <LIS_Task+0x1bc>)
 8004856:	2310      	movs	r3, #16
 8004858:	18fb      	adds	r3, r7, r3
 800485a:	0011      	movs	r1, r2
 800485c:	0018      	movs	r0, r3
 800485e:	f7ff fbf4 	bl	800404a <lis2dh12_device_id_get>
		  if (whoamI == LIS2DH12_ID)
 8004862:	4b57      	ldr	r3, [pc, #348]	; (80049c0 <LIS_Task+0x1bc>)
 8004864:	781b      	ldrb	r3, [r3, #0]
 8004866:	2b33      	cmp	r3, #51	; 0x33
 8004868:	d178      	bne.n	800495c <LIS_Task+0x158>
			  state = 1;
 800486a:	231f      	movs	r3, #31
 800486c:	18fb      	adds	r3, r7, r3
 800486e:	2201      	movs	r2, #1
 8004870:	701a      	strb	r2, [r3, #0]
		  break;
 8004872:	e073      	b.n	800495c <LIS_Task+0x158>
	  case 1:

		/*
		 *  Enable Block Data Update
		 */
		lis2dh12_block_data_update_set(&dev_ctx, PROPERTY_ENABLE);
 8004874:	2410      	movs	r4, #16
 8004876:	193b      	adds	r3, r7, r4
 8004878:	2101      	movs	r1, #1
 800487a:	0018      	movs	r0, r3
 800487c:	f7ff fb8a 	bl	8003f94 <lis2dh12_block_data_update_set>

		/*
		 * Set Output Data Rate to 100Hz
		 */
		lis2dh12_data_rate_set(&dev_ctx, LIS2DH12_ODR_100Hz);
 8004880:	193b      	adds	r3, r7, r4
 8004882:	2105      	movs	r1, #5
 8004884:	0018      	movs	r0, r3
 8004886:	f7ff fb27 	bl	8003ed8 <lis2dh12_data_rate_set>

		/*
		 * Set full scale to 2g
		 */
		lis2dh12_full_scale_set(&dev_ctx, LIS2DH12_2g);
 800488a:	193b      	adds	r3, r7, r4
 800488c:	2100      	movs	r1, #0
 800488e:	0018      	movs	r0, r3
 8004890:	f7ff fb50 	bl	8003f34 <lis2dh12_full_scale_set>

		/*
		 * Enable temperature sensor
		 */
		lis2dh12_temperature_meas_set(&dev_ctx, LIS2DH12_TEMP_ENABLE);
 8004894:	193b      	adds	r3, r7, r4
 8004896:	2103      	movs	r1, #3
 8004898:	0018      	movs	r0, r3
 800489a:	f7ff fa86 	bl	8003daa <lis2dh12_temperature_meas_set>

		/*
		 * Set device in continuous mode with 12 bit resol.
		 */
		lis2dh12_operating_mode_set(&dev_ctx, LIS2DH12_HR_12bit);
 800489e:	193b      	adds	r3, r7, r4
 80048a0:	2100      	movs	r1, #0
 80048a2:	0018      	movs	r0, r3
 80048a4:	f7ff faaf 	bl	8003e06 <lis2dh12_operating_mode_set>
	    state = 2;
 80048a8:	231f      	movs	r3, #31
 80048aa:	18fb      	adds	r3, r7, r3
 80048ac:	2202      	movs	r2, #2
 80048ae:	701a      	strb	r2, [r3, #0]
	    break;
 80048b0:	e057      	b.n	8004962 <LIS_Task+0x15e>
		  lis2dh12_reg_t reg;

		  /*
		   * Read output only if new value available
		   */
		  lis2dh12_xl_data_ready_get(&dev_ctx, &reg.byte);
 80048b2:	240c      	movs	r4, #12
 80048b4:	193a      	adds	r2, r7, r4
 80048b6:	2510      	movs	r5, #16
 80048b8:	197b      	adds	r3, r7, r5
 80048ba:	0011      	movs	r1, r2
 80048bc:	0018      	movs	r0, r3
 80048be:	f7ff fb97 	bl	8003ff0 <lis2dh12_xl_data_ready_get>
		  if (reg.byte)
 80048c2:	193b      	adds	r3, r7, r4
 80048c4:	781b      	ldrb	r3, [r3, #0]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d026      	beq.n	8004918 <LIS_Task+0x114>
		  {
			/* Read accelerometer data */
			memset(data_raw_acceleration.u8bit, 0x00, 3*sizeof(int16_t));
 80048ca:	4b3e      	ldr	r3, [pc, #248]	; (80049c4 <LIS_Task+0x1c0>)
 80048cc:	2206      	movs	r2, #6
 80048ce:	2100      	movs	r1, #0
 80048d0:	0018      	movs	r0, r3
 80048d2:	f008 fd23 	bl	800d31c <memset>
			lis2dh12_acceleration_raw_get(&dev_ctx, data_raw_acceleration.u8bit);
 80048d6:	4a3b      	ldr	r2, [pc, #236]	; (80049c4 <LIS_Task+0x1c0>)
 80048d8:	197b      	adds	r3, r7, r5
 80048da:	0011      	movs	r1, r2
 80048dc:	0018      	movs	r0, r3
 80048de:	f7ff fba2 	bl	8004026 <lis2dh12_acceleration_raw_get>
			acceleration_mg[0] = lis2dh12_from_fs2_hr_to_mg(data_raw_acceleration.i16bit[0]);
 80048e2:	4b38      	ldr	r3, [pc, #224]	; (80049c4 <LIS_Task+0x1c0>)
 80048e4:	2200      	movs	r2, #0
 80048e6:	5e9b      	ldrsh	r3, [r3, r2]
 80048e8:	0018      	movs	r0, r3
 80048ea:	f7ff f9f5 	bl	8003cd8 <lis2dh12_from_fs2_hr_to_mg>
 80048ee:	1c02      	adds	r2, r0, #0
 80048f0:	4b35      	ldr	r3, [pc, #212]	; (80049c8 <LIS_Task+0x1c4>)
 80048f2:	601a      	str	r2, [r3, #0]
			acceleration_mg[1] = lis2dh12_from_fs2_hr_to_mg(data_raw_acceleration.i16bit[1]);
 80048f4:	4b33      	ldr	r3, [pc, #204]	; (80049c4 <LIS_Task+0x1c0>)
 80048f6:	2202      	movs	r2, #2
 80048f8:	5e9b      	ldrsh	r3, [r3, r2]
 80048fa:	0018      	movs	r0, r3
 80048fc:	f7ff f9ec 	bl	8003cd8 <lis2dh12_from_fs2_hr_to_mg>
 8004900:	1c02      	adds	r2, r0, #0
 8004902:	4b31      	ldr	r3, [pc, #196]	; (80049c8 <LIS_Task+0x1c4>)
 8004904:	605a      	str	r2, [r3, #4]
			acceleration_mg[2] = lis2dh12_from_fs2_hr_to_mg(data_raw_acceleration.i16bit[2]);
 8004906:	4b2f      	ldr	r3, [pc, #188]	; (80049c4 <LIS_Task+0x1c0>)
 8004908:	2204      	movs	r2, #4
 800490a:	5e9b      	ldrsh	r3, [r3, r2]
 800490c:	0018      	movs	r0, r3
 800490e:	f7ff f9e3 	bl	8003cd8 <lis2dh12_from_fs2_hr_to_mg>
 8004912:	1c02      	adds	r2, r0, #0
 8004914:	4b2c      	ldr	r3, [pc, #176]	; (80049c8 <LIS_Task+0x1c4>)
 8004916:	609a      	str	r2, [r3, #8]

		  }

		  lis2dh12_temp_data_ready_get(&dev_ctx, &reg.byte);
 8004918:	240c      	movs	r4, #12
 800491a:	193a      	adds	r2, r7, r4
 800491c:	2510      	movs	r5, #16
 800491e:	197b      	adds	r3, r7, r5
 8004920:	0011      	movs	r1, r2
 8004922:	0018      	movs	r0, r3
 8004924:	f7ff fa14 	bl	8003d50 <lis2dh12_temp_data_ready_get>
		  if (reg.byte)
 8004928:	193b      	adds	r3, r7, r4
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d017      	beq.n	8004960 <LIS_Task+0x15c>
		  {
			/* Read temperature data */
			memset(data_raw_temperature.u8bit, 0x00, sizeof(int16_t));
 8004930:	4b26      	ldr	r3, [pc, #152]	; (80049cc <LIS_Task+0x1c8>)
 8004932:	2202      	movs	r2, #2
 8004934:	2100      	movs	r1, #0
 8004936:	0018      	movs	r0, r3
 8004938:	f008 fcf0 	bl	800d31c <memset>
			lis2dh12_temperature_raw_get(&dev_ctx, data_raw_temperature.u8bit);
 800493c:	4a23      	ldr	r2, [pc, #140]	; (80049cc <LIS_Task+0x1c8>)
 800493e:	197b      	adds	r3, r7, r5
 8004940:	0011      	movs	r1, r2
 8004942:	0018      	movs	r0, r3
 8004944:	f7ff fa1f 	bl	8003d86 <lis2dh12_temperature_raw_get>
			temperature_degC =
			  lis2dh12_from_lsb_hr_to_celsius(data_raw_temperature.i16bit);
 8004948:	4b20      	ldr	r3, [pc, #128]	; (80049cc <LIS_Task+0x1c8>)
 800494a:	2200      	movs	r2, #0
 800494c:	5e9b      	ldrsh	r3, [r3, r2]
 800494e:	0018      	movs	r0, r3
 8004950:	f7ff f9da 	bl	8003d08 <lis2dh12_from_lsb_hr_to_celsius>
 8004954:	1c02      	adds	r2, r0, #0
			temperature_degC =
 8004956:	4b1e      	ldr	r3, [pc, #120]	; (80049d0 <LIS_Task+0x1cc>)
 8004958:	601a      	str	r2, [r3, #0]

		  }

		break;
 800495a:	e001      	b.n	8004960 <LIS_Task+0x15c>
		  break;
 800495c:	46c0      	nop			; (mov r8, r8)
 800495e:	e000      	b.n	8004962 <LIS_Task+0x15e>
		break;
 8004960:	46c0      	nop			; (mov r8, r8)
	  }
	  if (acceleration_mg[0]*acceleration_mg[1]*acceleration_mg[2]<0 )
 8004962:	4b19      	ldr	r3, [pc, #100]	; (80049c8 <LIS_Task+0x1c4>)
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	4b18      	ldr	r3, [pc, #96]	; (80049c8 <LIS_Task+0x1c4>)
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	1c19      	adds	r1, r3, #0
 800496c:	1c10      	adds	r0, r2, #0
 800496e:	f7fc faa5 	bl	8000ebc <__aeabi_fmul>
 8004972:	1c03      	adds	r3, r0, #0
 8004974:	1c1a      	adds	r2, r3, #0
 8004976:	4b14      	ldr	r3, [pc, #80]	; (80049c8 <LIS_Task+0x1c4>)
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	1c19      	adds	r1, r3, #0
 800497c:	1c10      	adds	r0, r2, #0
 800497e:	f7fc fa9d 	bl	8000ebc <__aeabi_fmul>
 8004982:	1c03      	adds	r3, r0, #0
 8004984:	2100      	movs	r1, #0
 8004986:	1c18      	adds	r0, r3, #0
 8004988:	f7fb fdaa 	bl	80004e0 <__aeabi_fcmplt>
 800498c:	1e03      	subs	r3, r0, #0
 800498e:	d007      	beq.n	80049a0 <LIS_Task+0x19c>
	    LED_B_ON;
 8004990:	2380      	movs	r3, #128	; 0x80
 8004992:	015b      	lsls	r3, r3, #5
 8004994:	480f      	ldr	r0, [pc, #60]	; (80049d4 <LIS_Task+0x1d0>)
 8004996:	2200      	movs	r2, #0
 8004998:	0019      	movs	r1, r3
 800499a:	f000 fe9f 	bl	80056dc <HAL_GPIO_WritePin>
 800499e:	e74a      	b.n	8004836 <LIS_Task+0x32>
	  else
	    LED_B_OFF;
 80049a0:	2380      	movs	r3, #128	; 0x80
 80049a2:	015b      	lsls	r3, r3, #5
 80049a4:	480b      	ldr	r0, [pc, #44]	; (80049d4 <LIS_Task+0x1d0>)
 80049a6:	2201      	movs	r2, #1
 80049a8:	0019      	movs	r1, r3
 80049aa:	f000 fe97 	bl	80056dc <HAL_GPIO_WritePin>
		  vTaskDelay(50);
 80049ae:	e742      	b.n	8004836 <LIS_Task+0x32>
 80049b0:	0800473d 	.word	0x0800473d
 80049b4:	080047a1 	.word	0x080047a1
 80049b8:	20000504 	.word	0x20000504
 80049bc:	50000c00 	.word	0x50000c00
 80049c0:	20000ea8 	.word	0x20000ea8
 80049c4:	20000e8c 	.word	0x20000e8c
 80049c8:	20000e98 	.word	0x20000e98
 80049cc:	20000e94 	.word	0x20000e94
 80049d0:	20000ea4 	.word	0x20000ea4
 80049d4:	50000400 	.word	0x50000400

080049d8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b082      	sub	sp, #8
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a04      	ldr	r2, [pc, #16]	; (80049f8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d101      	bne.n	80049ee <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80049ea:	f000 fb63 	bl	80050b4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80049ee:	46c0      	nop			; (mov r8, r8)
 80049f0:	46bd      	mov	sp, r7
 80049f2:	b002      	add	sp, #8
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	46c0      	nop			; (mov r8, r8)
 80049f8:	40012c00 	.word	0x40012c00

080049fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004a00:	b672      	cpsid	i
}
 8004a02:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004a04:	e7fe      	b.n	8004a04 <Error_Handler+0x8>
	...

08004a08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b082      	sub	sp, #8
 8004a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a0e:	4b15      	ldr	r3, [pc, #84]	; (8004a64 <HAL_MspInit+0x5c>)
 8004a10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a12:	4b14      	ldr	r3, [pc, #80]	; (8004a64 <HAL_MspInit+0x5c>)
 8004a14:	2101      	movs	r1, #1
 8004a16:	430a      	orrs	r2, r1
 8004a18:	641a      	str	r2, [r3, #64]	; 0x40
 8004a1a:	4b12      	ldr	r3, [pc, #72]	; (8004a64 <HAL_MspInit+0x5c>)
 8004a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a1e:	2201      	movs	r2, #1
 8004a20:	4013      	ands	r3, r2
 8004a22:	607b      	str	r3, [r7, #4]
 8004a24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a26:	4b0f      	ldr	r3, [pc, #60]	; (8004a64 <HAL_MspInit+0x5c>)
 8004a28:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a2a:	4b0e      	ldr	r3, [pc, #56]	; (8004a64 <HAL_MspInit+0x5c>)
 8004a2c:	2180      	movs	r1, #128	; 0x80
 8004a2e:	0549      	lsls	r1, r1, #21
 8004a30:	430a      	orrs	r2, r1
 8004a32:	63da      	str	r2, [r3, #60]	; 0x3c
 8004a34:	4b0b      	ldr	r3, [pc, #44]	; (8004a64 <HAL_MspInit+0x5c>)
 8004a36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a38:	2380      	movs	r3, #128	; 0x80
 8004a3a:	055b      	lsls	r3, r3, #21
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	603b      	str	r3, [r7, #0]
 8004a40:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8004a42:	2302      	movs	r3, #2
 8004a44:	425b      	negs	r3, r3
 8004a46:	2200      	movs	r2, #0
 8004a48:	2103      	movs	r1, #3
 8004a4a:	0018      	movs	r0, r3
 8004a4c:	f000 fbec 	bl	8005228 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8004a50:	23c0      	movs	r3, #192	; 0xc0
 8004a52:	00db      	lsls	r3, r3, #3
 8004a54:	0018      	movs	r0, r3
 8004a56:	f000 fb49 	bl	80050ec <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a5a:	46c0      	nop			; (mov r8, r8)
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	b002      	add	sp, #8
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	46c0      	nop			; (mov r8, r8)
 8004a64:	40021000 	.word	0x40021000

08004a68 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004a68:	b590      	push	{r4, r7, lr}
 8004a6a:	b09f      	sub	sp, #124	; 0x7c
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a70:	2364      	movs	r3, #100	; 0x64
 8004a72:	18fb      	adds	r3, r7, r3
 8004a74:	0018      	movs	r0, r3
 8004a76:	2314      	movs	r3, #20
 8004a78:	001a      	movs	r2, r3
 8004a7a:	2100      	movs	r1, #0
 8004a7c:	f008 fc4e 	bl	800d31c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004a80:	2418      	movs	r4, #24
 8004a82:	193b      	adds	r3, r7, r4
 8004a84:	0018      	movs	r0, r3
 8004a86:	234c      	movs	r3, #76	; 0x4c
 8004a88:	001a      	movs	r2, r3
 8004a8a:	2100      	movs	r1, #0
 8004a8c:	f008 fc46 	bl	800d31c <memset>
  if(hi2c->Instance==I2C2)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a35      	ldr	r2, [pc, #212]	; (8004b6c <HAL_I2C_MspInit+0x104>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d163      	bne.n	8004b62 <HAL_I2C_MspInit+0xfa>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8004a9a:	193b      	adds	r3, r7, r4
 8004a9c:	2240      	movs	r2, #64	; 0x40
 8004a9e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8004aa0:	193b      	adds	r3, r7, r4
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004aa6:	193b      	adds	r3, r7, r4
 8004aa8:	0018      	movs	r0, r3
 8004aaa:	f002 fa21 	bl	8006ef0 <HAL_RCCEx_PeriphCLKConfig>
 8004aae:	1e03      	subs	r3, r0, #0
 8004ab0:	d001      	beq.n	8004ab6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004ab2:	f7ff ffa3 	bl	80049fc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ab6:	4b2e      	ldr	r3, [pc, #184]	; (8004b70 <HAL_I2C_MspInit+0x108>)
 8004ab8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004aba:	4b2d      	ldr	r3, [pc, #180]	; (8004b70 <HAL_I2C_MspInit+0x108>)
 8004abc:	2102      	movs	r1, #2
 8004abe:	430a      	orrs	r2, r1
 8004ac0:	635a      	str	r2, [r3, #52]	; 0x34
 8004ac2:	4b2b      	ldr	r3, [pc, #172]	; (8004b70 <HAL_I2C_MspInit+0x108>)
 8004ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ac6:	2202      	movs	r2, #2
 8004ac8:	4013      	ands	r3, r2
 8004aca:	617b      	str	r3, [r7, #20]
 8004acc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ace:	4b28      	ldr	r3, [pc, #160]	; (8004b70 <HAL_I2C_MspInit+0x108>)
 8004ad0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ad2:	4b27      	ldr	r3, [pc, #156]	; (8004b70 <HAL_I2C_MspInit+0x108>)
 8004ad4:	2101      	movs	r1, #1
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	635a      	str	r2, [r3, #52]	; 0x34
 8004ada:	4b25      	ldr	r3, [pc, #148]	; (8004b70 <HAL_I2C_MspInit+0x108>)
 8004adc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ade:	2201      	movs	r2, #1
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	613b      	str	r3, [r7, #16]
 8004ae4:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB14     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004ae6:	2164      	movs	r1, #100	; 0x64
 8004ae8:	187b      	adds	r3, r7, r1
 8004aea:	2280      	movs	r2, #128	; 0x80
 8004aec:	01d2      	lsls	r2, r2, #7
 8004aee:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004af0:	000c      	movs	r4, r1
 8004af2:	193b      	adds	r3, r7, r4
 8004af4:	2212      	movs	r2, #18
 8004af6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004af8:	193b      	adds	r3, r7, r4
 8004afa:	2200      	movs	r2, #0
 8004afc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004afe:	193b      	adds	r3, r7, r4
 8004b00:	2200      	movs	r2, #0
 8004b02:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8004b04:	193b      	adds	r3, r7, r4
 8004b06:	2206      	movs	r2, #6
 8004b08:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b0a:	193b      	adds	r3, r7, r4
 8004b0c:	4a19      	ldr	r2, [pc, #100]	; (8004b74 <HAL_I2C_MspInit+0x10c>)
 8004b0e:	0019      	movs	r1, r3
 8004b10:	0010      	movs	r0, r2
 8004b12:	f000 fc77 	bl	8005404 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004b16:	0021      	movs	r1, r4
 8004b18:	187b      	adds	r3, r7, r1
 8004b1a:	2280      	movs	r2, #128	; 0x80
 8004b1c:	0092      	lsls	r2, r2, #2
 8004b1e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b20:	187b      	adds	r3, r7, r1
 8004b22:	2212      	movs	r2, #18
 8004b24:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b26:	187b      	adds	r3, r7, r1
 8004b28:	2200      	movs	r2, #0
 8004b2a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b2c:	187b      	adds	r3, r7, r1
 8004b2e:	2200      	movs	r2, #0
 8004b30:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C2;
 8004b32:	187b      	adds	r3, r7, r1
 8004b34:	2208      	movs	r2, #8
 8004b36:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b38:	187a      	adds	r2, r7, r1
 8004b3a:	23a0      	movs	r3, #160	; 0xa0
 8004b3c:	05db      	lsls	r3, r3, #23
 8004b3e:	0011      	movs	r1, r2
 8004b40:	0018      	movs	r0, r3
 8004b42:	f000 fc5f 	bl	8005404 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004b46:	4b0a      	ldr	r3, [pc, #40]	; (8004b70 <HAL_I2C_MspInit+0x108>)
 8004b48:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b4a:	4b09      	ldr	r3, [pc, #36]	; (8004b70 <HAL_I2C_MspInit+0x108>)
 8004b4c:	2180      	movs	r1, #128	; 0x80
 8004b4e:	03c9      	lsls	r1, r1, #15
 8004b50:	430a      	orrs	r2, r1
 8004b52:	63da      	str	r2, [r3, #60]	; 0x3c
 8004b54:	4b06      	ldr	r3, [pc, #24]	; (8004b70 <HAL_I2C_MspInit+0x108>)
 8004b56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b58:	2380      	movs	r3, #128	; 0x80
 8004b5a:	03db      	lsls	r3, r3, #15
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	60fb      	str	r3, [r7, #12]
 8004b60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004b62:	46c0      	nop			; (mov r8, r8)
 8004b64:	46bd      	mov	sp, r7
 8004b66:	b01f      	add	sp, #124	; 0x7c
 8004b68:	bd90      	pop	{r4, r7, pc}
 8004b6a:	46c0      	nop			; (mov r8, r8)
 8004b6c:	40005800 	.word	0x40005800
 8004b70:	40021000 	.word	0x40021000
 8004b74:	50000400 	.word	0x50000400

08004b78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004b78:	b590      	push	{r4, r7, lr}
 8004b7a:	b0a1      	sub	sp, #132	; 0x84
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b80:	236c      	movs	r3, #108	; 0x6c
 8004b82:	18fb      	adds	r3, r7, r3
 8004b84:	0018      	movs	r0, r3
 8004b86:	2314      	movs	r3, #20
 8004b88:	001a      	movs	r2, r3
 8004b8a:	2100      	movs	r1, #0
 8004b8c:	f008 fbc6 	bl	800d31c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004b90:	2420      	movs	r4, #32
 8004b92:	193b      	adds	r3, r7, r4
 8004b94:	0018      	movs	r0, r3
 8004b96:	234c      	movs	r3, #76	; 0x4c
 8004b98:	001a      	movs	r2, r3
 8004b9a:	2100      	movs	r1, #0
 8004b9c:	f008 fbbe 	bl	800d31c <memset>
  if(huart->Instance==USART1)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a5f      	ldr	r2, [pc, #380]	; (8004d24 <HAL_UART_MspInit+0x1ac>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d146      	bne.n	8004c38 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004baa:	193b      	adds	r3, r7, r4
 8004bac:	2201      	movs	r2, #1
 8004bae:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8004bb0:	193b      	adds	r3, r7, r4
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004bb6:	193b      	adds	r3, r7, r4
 8004bb8:	0018      	movs	r0, r3
 8004bba:	f002 f999 	bl	8006ef0 <HAL_RCCEx_PeriphCLKConfig>
 8004bbe:	1e03      	subs	r3, r0, #0
 8004bc0:	d001      	beq.n	8004bc6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004bc2:	f7ff ff1b 	bl	80049fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004bc6:	4b58      	ldr	r3, [pc, #352]	; (8004d28 <HAL_UART_MspInit+0x1b0>)
 8004bc8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bca:	4b57      	ldr	r3, [pc, #348]	; (8004d28 <HAL_UART_MspInit+0x1b0>)
 8004bcc:	2180      	movs	r1, #128	; 0x80
 8004bce:	01c9      	lsls	r1, r1, #7
 8004bd0:	430a      	orrs	r2, r1
 8004bd2:	641a      	str	r2, [r3, #64]	; 0x40
 8004bd4:	4b54      	ldr	r3, [pc, #336]	; (8004d28 <HAL_UART_MspInit+0x1b0>)
 8004bd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bd8:	2380      	movs	r3, #128	; 0x80
 8004bda:	01db      	lsls	r3, r3, #7
 8004bdc:	4013      	ands	r3, r2
 8004bde:	61fb      	str	r3, [r7, #28]
 8004be0:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004be2:	4b51      	ldr	r3, [pc, #324]	; (8004d28 <HAL_UART_MspInit+0x1b0>)
 8004be4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004be6:	4b50      	ldr	r3, [pc, #320]	; (8004d28 <HAL_UART_MspInit+0x1b0>)
 8004be8:	2102      	movs	r1, #2
 8004bea:	430a      	orrs	r2, r1
 8004bec:	635a      	str	r2, [r3, #52]	; 0x34
 8004bee:	4b4e      	ldr	r3, [pc, #312]	; (8004d28 <HAL_UART_MspInit+0x1b0>)
 8004bf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bf2:	2202      	movs	r2, #2
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	61bb      	str	r3, [r7, #24]
 8004bf8:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004bfa:	216c      	movs	r1, #108	; 0x6c
 8004bfc:	187b      	adds	r3, r7, r1
 8004bfe:	22c0      	movs	r2, #192	; 0xc0
 8004c00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c02:	187b      	adds	r3, r7, r1
 8004c04:	2202      	movs	r2, #2
 8004c06:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c08:	187b      	adds	r3, r7, r1
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c0e:	187b      	adds	r3, r7, r1
 8004c10:	2200      	movs	r2, #0
 8004c12:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8004c14:	187b      	adds	r3, r7, r1
 8004c16:	2200      	movs	r2, #0
 8004c18:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c1a:	187b      	adds	r3, r7, r1
 8004c1c:	4a43      	ldr	r2, [pc, #268]	; (8004d2c <HAL_UART_MspInit+0x1b4>)
 8004c1e:	0019      	movs	r1, r3
 8004c20:	0010      	movs	r0, r2
 8004c22:	f000 fbef 	bl	8005404 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8004c26:	2200      	movs	r2, #0
 8004c28:	2103      	movs	r1, #3
 8004c2a:	201b      	movs	r0, #27
 8004c2c:	f000 fafc 	bl	8005228 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004c30:	201b      	movs	r0, #27
 8004c32:	f000 fb0e 	bl	8005252 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004c36:	e070      	b.n	8004d1a <HAL_UART_MspInit+0x1a2>
  else if(huart->Instance==USART3)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a3c      	ldr	r2, [pc, #240]	; (8004d30 <HAL_UART_MspInit+0x1b8>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d16b      	bne.n	8004d1a <HAL_UART_MspInit+0x1a2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004c42:	2120      	movs	r1, #32
 8004c44:	187b      	adds	r3, r7, r1
 8004c46:	2204      	movs	r2, #4
 8004c48:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004c4a:	187b      	adds	r3, r7, r1
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c50:	187b      	adds	r3, r7, r1
 8004c52:	0018      	movs	r0, r3
 8004c54:	f002 f94c 	bl	8006ef0 <HAL_RCCEx_PeriphCLKConfig>
 8004c58:	1e03      	subs	r3, r0, #0
 8004c5a:	d001      	beq.n	8004c60 <HAL_UART_MspInit+0xe8>
      Error_Handler();
 8004c5c:	f7ff fece 	bl	80049fc <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004c60:	4b31      	ldr	r3, [pc, #196]	; (8004d28 <HAL_UART_MspInit+0x1b0>)
 8004c62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c64:	4b30      	ldr	r3, [pc, #192]	; (8004d28 <HAL_UART_MspInit+0x1b0>)
 8004c66:	2180      	movs	r1, #128	; 0x80
 8004c68:	02c9      	lsls	r1, r1, #11
 8004c6a:	430a      	orrs	r2, r1
 8004c6c:	63da      	str	r2, [r3, #60]	; 0x3c
 8004c6e:	4b2e      	ldr	r3, [pc, #184]	; (8004d28 <HAL_UART_MspInit+0x1b0>)
 8004c70:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c72:	2380      	movs	r3, #128	; 0x80
 8004c74:	02db      	lsls	r3, r3, #11
 8004c76:	4013      	ands	r3, r2
 8004c78:	617b      	str	r3, [r7, #20]
 8004c7a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c7c:	4b2a      	ldr	r3, [pc, #168]	; (8004d28 <HAL_UART_MspInit+0x1b0>)
 8004c7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c80:	4b29      	ldr	r3, [pc, #164]	; (8004d28 <HAL_UART_MspInit+0x1b0>)
 8004c82:	2102      	movs	r1, #2
 8004c84:	430a      	orrs	r2, r1
 8004c86:	635a      	str	r2, [r3, #52]	; 0x34
 8004c88:	4b27      	ldr	r3, [pc, #156]	; (8004d28 <HAL_UART_MspInit+0x1b0>)
 8004c8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c8c:	2202      	movs	r2, #2
 8004c8e:	4013      	ands	r3, r2
 8004c90:	613b      	str	r3, [r7, #16]
 8004c92:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c94:	4b24      	ldr	r3, [pc, #144]	; (8004d28 <HAL_UART_MspInit+0x1b0>)
 8004c96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c98:	4b23      	ldr	r3, [pc, #140]	; (8004d28 <HAL_UART_MspInit+0x1b0>)
 8004c9a:	2104      	movs	r1, #4
 8004c9c:	430a      	orrs	r2, r1
 8004c9e:	635a      	str	r2, [r3, #52]	; 0x34
 8004ca0:	4b21      	ldr	r3, [pc, #132]	; (8004d28 <HAL_UART_MspInit+0x1b0>)
 8004ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ca4:	2204      	movs	r2, #4
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	60fb      	str	r3, [r7, #12]
 8004caa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004cac:	216c      	movs	r1, #108	; 0x6c
 8004cae:	187b      	adds	r3, r7, r1
 8004cb0:	2280      	movs	r2, #128	; 0x80
 8004cb2:	0092      	lsls	r2, r2, #2
 8004cb4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cb6:	000c      	movs	r4, r1
 8004cb8:	193b      	adds	r3, r7, r4
 8004cba:	2202      	movs	r2, #2
 8004cbc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cbe:	193b      	adds	r3, r7, r4
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cc4:	193b      	adds	r3, r7, r4
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8004cca:	193b      	adds	r3, r7, r4
 8004ccc:	2204      	movs	r2, #4
 8004cce:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cd0:	193b      	adds	r3, r7, r4
 8004cd2:	4a16      	ldr	r2, [pc, #88]	; (8004d2c <HAL_UART_MspInit+0x1b4>)
 8004cd4:	0019      	movs	r1, r3
 8004cd6:	0010      	movs	r0, r2
 8004cd8:	f000 fb94 	bl	8005404 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004cdc:	0021      	movs	r1, r4
 8004cde:	187b      	adds	r3, r7, r1
 8004ce0:	2280      	movs	r2, #128	; 0x80
 8004ce2:	00d2      	lsls	r2, r2, #3
 8004ce4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ce6:	187b      	adds	r3, r7, r1
 8004ce8:	2202      	movs	r2, #2
 8004cea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cec:	187b      	adds	r3, r7, r1
 8004cee:	2200      	movs	r2, #0
 8004cf0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cf2:	187b      	adds	r3, r7, r1
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART3;
 8004cf8:	187b      	adds	r3, r7, r1
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004cfe:	187b      	adds	r3, r7, r1
 8004d00:	4a0c      	ldr	r2, [pc, #48]	; (8004d34 <HAL_UART_MspInit+0x1bc>)
 8004d02:	0019      	movs	r1, r3
 8004d04:	0010      	movs	r0, r2
 8004d06:	f000 fb7d 	bl	8005404 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_4_5_6_LPUART1_IRQn, 3, 0);
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	2103      	movs	r1, #3
 8004d0e:	201d      	movs	r0, #29
 8004d10:	f000 fa8a 	bl	8005228 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_5_6_LPUART1_IRQn);
 8004d14:	201d      	movs	r0, #29
 8004d16:	f000 fa9c 	bl	8005252 <HAL_NVIC_EnableIRQ>
}
 8004d1a:	46c0      	nop			; (mov r8, r8)
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	b021      	add	sp, #132	; 0x84
 8004d20:	bd90      	pop	{r4, r7, pc}
 8004d22:	46c0      	nop			; (mov r8, r8)
 8004d24:	40013800 	.word	0x40013800
 8004d28:	40021000 	.word	0x40021000
 8004d2c:	50000400 	.word	0x50000400
 8004d30:	40004800 	.word	0x40004800
 8004d34:	50000800 	.word	0x50000800

08004d38 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004d38:	b5b0      	push	{r4, r5, r7, lr}
 8004d3a:	b08c      	sub	sp, #48	; 0x30
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8004d40:	232b      	movs	r3, #43	; 0x2b
 8004d42:	18fb      	adds	r3, r7, r3
 8004d44:	2200      	movs	r2, #0
 8004d46:	701a      	strb	r2, [r3, #0]

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8004d48:	4b38      	ldr	r3, [pc, #224]	; (8004e2c <HAL_InitTick+0xf4>)
 8004d4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d4c:	4b37      	ldr	r3, [pc, #220]	; (8004e2c <HAL_InitTick+0xf4>)
 8004d4e:	2180      	movs	r1, #128	; 0x80
 8004d50:	0109      	lsls	r1, r1, #4
 8004d52:	430a      	orrs	r2, r1
 8004d54:	641a      	str	r2, [r3, #64]	; 0x40
 8004d56:	4b35      	ldr	r3, [pc, #212]	; (8004e2c <HAL_InitTick+0xf4>)
 8004d58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d5a:	2380      	movs	r3, #128	; 0x80
 8004d5c:	011b      	lsls	r3, r3, #4
 8004d5e:	4013      	ands	r3, r2
 8004d60:	60bb      	str	r3, [r7, #8]
 8004d62:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004d64:	230c      	movs	r3, #12
 8004d66:	18fa      	adds	r2, r7, r3
 8004d68:	2410      	movs	r4, #16
 8004d6a:	193b      	adds	r3, r7, r4
 8004d6c:	0011      	movs	r1, r2
 8004d6e:	0018      	movs	r0, r3
 8004d70:	f002 f894 	bl	8006e9c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004d74:	193b      	adds	r3, r7, r4
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM1 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d104      	bne.n	8004d8a <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004d80:	f002 f876 	bl	8006e70 <HAL_RCC_GetPCLK1Freq>
 8004d84:	0003      	movs	r3, r0
 8004d86:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d88:	e004      	b.n	8004d94 <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004d8a:	f002 f871 	bl	8006e70 <HAL_RCC_GetPCLK1Freq>
 8004d8e:	0003      	movs	r3, r0
 8004d90:	005b      	lsls	r3, r3, #1
 8004d92:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004d94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d96:	4926      	ldr	r1, [pc, #152]	; (8004e30 <HAL_InitTick+0xf8>)
 8004d98:	0018      	movs	r0, r3
 8004d9a:	f7fb f9db 	bl	8000154 <__udivsi3>
 8004d9e:	0003      	movs	r3, r0
 8004da0:	3b01      	subs	r3, #1
 8004da2:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004da4:	4b23      	ldr	r3, [pc, #140]	; (8004e34 <HAL_InitTick+0xfc>)
 8004da6:	4a24      	ldr	r2, [pc, #144]	; (8004e38 <HAL_InitTick+0x100>)
 8004da8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8004daa:	4b22      	ldr	r3, [pc, #136]	; (8004e34 <HAL_InitTick+0xfc>)
 8004dac:	4a23      	ldr	r2, [pc, #140]	; (8004e3c <HAL_InitTick+0x104>)
 8004dae:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004db0:	4b20      	ldr	r3, [pc, #128]	; (8004e34 <HAL_InitTick+0xfc>)
 8004db2:	6a3a      	ldr	r2, [r7, #32]
 8004db4:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 8004db6:	4b1f      	ldr	r3, [pc, #124]	; (8004e34 <HAL_InitTick+0xfc>)
 8004db8:	2200      	movs	r2, #0
 8004dba:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004dbc:	4b1d      	ldr	r3, [pc, #116]	; (8004e34 <HAL_InitTick+0xfc>)
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004dc2:	4b1c      	ldr	r3, [pc, #112]	; (8004e34 <HAL_InitTick+0xfc>)
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8004dc8:	252b      	movs	r5, #43	; 0x2b
 8004dca:	197c      	adds	r4, r7, r5
 8004dcc:	4b19      	ldr	r3, [pc, #100]	; (8004e34 <HAL_InitTick+0xfc>)
 8004dce:	0018      	movs	r0, r3
 8004dd0:	f002 faca 	bl	8007368 <HAL_TIM_Base_Init>
 8004dd4:	0003      	movs	r3, r0
 8004dd6:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8004dd8:	197b      	adds	r3, r7, r5
 8004dda:	781b      	ldrb	r3, [r3, #0]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d11e      	bne.n	8004e1e <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8004de0:	197c      	adds	r4, r7, r5
 8004de2:	4b14      	ldr	r3, [pc, #80]	; (8004e34 <HAL_InitTick+0xfc>)
 8004de4:	0018      	movs	r0, r3
 8004de6:	f002 fb1f 	bl	8007428 <HAL_TIM_Base_Start_IT>
 8004dea:	0003      	movs	r3, r0
 8004dec:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8004dee:	197b      	adds	r3, r7, r5
 8004df0:	781b      	ldrb	r3, [r3, #0]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d113      	bne.n	8004e1e <HAL_InitTick+0xe6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8004df6:	200d      	movs	r0, #13
 8004df8:	f000 fa2b 	bl	8005252 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2b03      	cmp	r3, #3
 8004e00:	d809      	bhi.n	8004e16 <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority, 0U);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	0019      	movs	r1, r3
 8004e08:	200d      	movs	r0, #13
 8004e0a:	f000 fa0d 	bl	8005228 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004e0e:	4b0c      	ldr	r3, [pc, #48]	; (8004e40 <HAL_InitTick+0x108>)
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	601a      	str	r2, [r3, #0]
 8004e14:	e003      	b.n	8004e1e <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 8004e16:	232b      	movs	r3, #43	; 0x2b
 8004e18:	18fb      	adds	r3, r7, r3
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8004e1e:	232b      	movs	r3, #43	; 0x2b
 8004e20:	18fb      	adds	r3, r7, r3
 8004e22:	781b      	ldrb	r3, [r3, #0]
}
 8004e24:	0018      	movs	r0, r3
 8004e26:	46bd      	mov	sp, r7
 8004e28:	b00c      	add	sp, #48	; 0x30
 8004e2a:	bdb0      	pop	{r4, r5, r7, pc}
 8004e2c:	40021000 	.word	0x40021000
 8004e30:	000f4240 	.word	0x000f4240
 8004e34:	20000eac 	.word	0x20000eac
 8004e38:	40012c00 	.word	0x40012c00
 8004e3c:	000003e7 	.word	0x000003e7
 8004e40:	20000004 	.word	0x20000004

08004e44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004e48:	e7fe      	b.n	8004e48 <NMI_Handler+0x4>

08004e4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e4a:	b580      	push	{r7, lr}
 8004e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e4e:	e7fe      	b.n	8004e4e <HardFault_Handler+0x4>

08004e50 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004e54:	4b03      	ldr	r3, [pc, #12]	; (8004e64 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8004e56:	0018      	movs	r0, r3
 8004e58:	f002 fb48 	bl	80074ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8004e5c:	46c0      	nop			; (mov r8, r8)
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	46c0      	nop			; (mov r8, r8)
 8004e64:	20000eac 	.word	0x20000eac

08004e68 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004e6c:	4b03      	ldr	r3, [pc, #12]	; (8004e7c <USART1_IRQHandler+0x14>)
 8004e6e:	0018      	movs	r0, r3
 8004e70:	f002 fe94 	bl	8007b9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004e74:	46c0      	nop			; (mov r8, r8)
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	46c0      	nop			; (mov r8, r8)
 8004e7c:	20000558 	.word	0x20000558

08004e80 <USART3_4_5_6_LPUART1_IRQHandler>:

/**
  * @brief This function handles USART3, USART4, USART5, USART6, LPUART1 globlal Interrupts (combined with EXTI 28).
  */
void USART3_4_5_6_LPUART1_IRQHandler(void)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_5_6_LPUART1_IRQn 0 */

  /* USER CODE END USART3_4_5_6_LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004e84:	4b03      	ldr	r3, [pc, #12]	; (8004e94 <USART3_4_5_6_LPUART1_IRQHandler+0x14>)
 8004e86:	0018      	movs	r0, r3
 8004e88:	f002 fe88 	bl	8007b9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_5_6_LPUART1_IRQn 1 */

  /* USER CODE END USART3_4_5_6_LPUART1_IRQn 1 */
}
 8004e8c:	46c0      	nop			; (mov r8, r8)
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	46c0      	nop			; (mov r8, r8)
 8004e94:	200005ec 	.word	0x200005ec

08004e98 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	af00      	add	r7, sp, #0
  return 1;
 8004e9c:	2301      	movs	r3, #1
}
 8004e9e:	0018      	movs	r0, r3
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}

08004ea4 <_kill>:

int _kill(int pid, int sig)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b082      	sub	sp, #8
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004eae:	f008 fafb 	bl	800d4a8 <__errno>
 8004eb2:	0003      	movs	r3, r0
 8004eb4:	2216      	movs	r2, #22
 8004eb6:	601a      	str	r2, [r3, #0]
  return -1;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	425b      	negs	r3, r3
}
 8004ebc:	0018      	movs	r0, r3
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	b002      	add	sp, #8
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <_exit>:

void _exit (int status)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004ecc:	2301      	movs	r3, #1
 8004ece:	425a      	negs	r2, r3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	0011      	movs	r1, r2
 8004ed4:	0018      	movs	r0, r3
 8004ed6:	f7ff ffe5 	bl	8004ea4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004eda:	e7fe      	b.n	8004eda <_exit+0x16>

08004edc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b086      	sub	sp, #24
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ee8:	2300      	movs	r3, #0
 8004eea:	617b      	str	r3, [r7, #20]
 8004eec:	e00a      	b.n	8004f04 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004eee:	e000      	b.n	8004ef2 <_read+0x16>
 8004ef0:	bf00      	nop
 8004ef2:	0001      	movs	r1, r0
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	1c5a      	adds	r2, r3, #1
 8004ef8:	60ba      	str	r2, [r7, #8]
 8004efa:	b2ca      	uxtb	r2, r1
 8004efc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	3301      	adds	r3, #1
 8004f02:	617b      	str	r3, [r7, #20]
 8004f04:	697a      	ldr	r2, [r7, #20]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	dbf0      	blt.n	8004eee <_read+0x12>
  }

  return len;
 8004f0c:	687b      	ldr	r3, [r7, #4]
}
 8004f0e:	0018      	movs	r0, r3
 8004f10:	46bd      	mov	sp, r7
 8004f12:	b006      	add	sp, #24
 8004f14:	bd80      	pop	{r7, pc}

08004f16 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004f16:	b580      	push	{r7, lr}
 8004f18:	b086      	sub	sp, #24
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	60f8      	str	r0, [r7, #12]
 8004f1e:	60b9      	str	r1, [r7, #8]
 8004f20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f22:	2300      	movs	r3, #0
 8004f24:	617b      	str	r3, [r7, #20]
 8004f26:	e009      	b.n	8004f3c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	1c5a      	adds	r2, r3, #1
 8004f2c:	60ba      	str	r2, [r7, #8]
 8004f2e:	781b      	ldrb	r3, [r3, #0]
 8004f30:	0018      	movs	r0, r3
 8004f32:	e000      	b.n	8004f36 <_write+0x20>
 8004f34:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	3301      	adds	r3, #1
 8004f3a:	617b      	str	r3, [r7, #20]
 8004f3c:	697a      	ldr	r2, [r7, #20]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	429a      	cmp	r2, r3
 8004f42:	dbf1      	blt.n	8004f28 <_write+0x12>
  }
  return len;
 8004f44:	687b      	ldr	r3, [r7, #4]
}
 8004f46:	0018      	movs	r0, r3
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	b006      	add	sp, #24
 8004f4c:	bd80      	pop	{r7, pc}

08004f4e <_close>:

int _close(int file)
{
 8004f4e:	b580      	push	{r7, lr}
 8004f50:	b082      	sub	sp, #8
 8004f52:	af00      	add	r7, sp, #0
 8004f54:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004f56:	2301      	movs	r3, #1
 8004f58:	425b      	negs	r3, r3
}
 8004f5a:	0018      	movs	r0, r3
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	b002      	add	sp, #8
 8004f60:	bd80      	pop	{r7, pc}

08004f62 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004f62:	b580      	push	{r7, lr}
 8004f64:	b082      	sub	sp, #8
 8004f66:	af00      	add	r7, sp, #0
 8004f68:	6078      	str	r0, [r7, #4]
 8004f6a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	2280      	movs	r2, #128	; 0x80
 8004f70:	0192      	lsls	r2, r2, #6
 8004f72:	605a      	str	r2, [r3, #4]
  return 0;
 8004f74:	2300      	movs	r3, #0
}
 8004f76:	0018      	movs	r0, r3
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	b002      	add	sp, #8
 8004f7c:	bd80      	pop	{r7, pc}

08004f7e <_isatty>:

int _isatty(int file)
{
 8004f7e:	b580      	push	{r7, lr}
 8004f80:	b082      	sub	sp, #8
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004f86:	2301      	movs	r3, #1
}
 8004f88:	0018      	movs	r0, r3
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	b002      	add	sp, #8
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b084      	sub	sp, #16
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004f9c:	2300      	movs	r3, #0
}
 8004f9e:	0018      	movs	r0, r3
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	b004      	add	sp, #16
 8004fa4:	bd80      	pop	{r7, pc}
	...

08004fa8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b086      	sub	sp, #24
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004fb0:	4a14      	ldr	r2, [pc, #80]	; (8005004 <_sbrk+0x5c>)
 8004fb2:	4b15      	ldr	r3, [pc, #84]	; (8005008 <_sbrk+0x60>)
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004fbc:	4b13      	ldr	r3, [pc, #76]	; (800500c <_sbrk+0x64>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d102      	bne.n	8004fca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004fc4:	4b11      	ldr	r3, [pc, #68]	; (800500c <_sbrk+0x64>)
 8004fc6:	4a12      	ldr	r2, [pc, #72]	; (8005010 <_sbrk+0x68>)
 8004fc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004fca:	4b10      	ldr	r3, [pc, #64]	; (800500c <_sbrk+0x64>)
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	18d3      	adds	r3, r2, r3
 8004fd2:	693a      	ldr	r2, [r7, #16]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d207      	bcs.n	8004fe8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004fd8:	f008 fa66 	bl	800d4a8 <__errno>
 8004fdc:	0003      	movs	r3, r0
 8004fde:	220c      	movs	r2, #12
 8004fe0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	425b      	negs	r3, r3
 8004fe6:	e009      	b.n	8004ffc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004fe8:	4b08      	ldr	r3, [pc, #32]	; (800500c <_sbrk+0x64>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004fee:	4b07      	ldr	r3, [pc, #28]	; (800500c <_sbrk+0x64>)
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	18d2      	adds	r2, r2, r3
 8004ff6:	4b05      	ldr	r3, [pc, #20]	; (800500c <_sbrk+0x64>)
 8004ff8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
}
 8004ffc:	0018      	movs	r0, r3
 8004ffe:	46bd      	mov	sp, r7
 8005000:	b006      	add	sp, #24
 8005002:	bd80      	pop	{r7, pc}
 8005004:	20024000 	.word	0x20024000
 8005008:	00000400 	.word	0x00000400
 800500c:	20000ef8 	.word	0x20000ef8
 8005010:	20002a30 	.word	0x20002a30

08005014 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005018:	46c0      	nop			; (mov r8, r8)
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
	...

08005020 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005020:	480d      	ldr	r0, [pc, #52]	; (8005058 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005022:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8005024:	f7ff fff6 	bl	8005014 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005028:	480c      	ldr	r0, [pc, #48]	; (800505c <LoopForever+0x6>)
  ldr r1, =_edata
 800502a:	490d      	ldr	r1, [pc, #52]	; (8005060 <LoopForever+0xa>)
  ldr r2, =_sidata
 800502c:	4a0d      	ldr	r2, [pc, #52]	; (8005064 <LoopForever+0xe>)
  movs r3, #0
 800502e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005030:	e002      	b.n	8005038 <LoopCopyDataInit>

08005032 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005032:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005034:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005036:	3304      	adds	r3, #4

08005038 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005038:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800503a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800503c:	d3f9      	bcc.n	8005032 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800503e:	4a0a      	ldr	r2, [pc, #40]	; (8005068 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005040:	4c0a      	ldr	r4, [pc, #40]	; (800506c <LoopForever+0x16>)
  movs r3, #0
 8005042:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005044:	e001      	b.n	800504a <LoopFillZerobss>

08005046 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005046:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005048:	3204      	adds	r2, #4

0800504a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800504a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800504c:	d3fb      	bcc.n	8005046 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800504e:	f008 fa31 	bl	800d4b4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8005052:	f7ff f80d 	bl	8004070 <main>

08005056 <LoopForever>:

LoopForever:
  b LoopForever
 8005056:	e7fe      	b.n	8005056 <LoopForever>
  ldr   r0, =_estack
 8005058:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 800505c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005060:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8005064:	0800f98c 	.word	0x0800f98c
  ldr r2, =_sbss
 8005068:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800506c:	20002a2c 	.word	0x20002a2c

08005070 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005070:	e7fe      	b.n	8005070 <ADC1_COMP_IRQHandler>
	...

08005074 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b082      	sub	sp, #8
 8005078:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800507a:	1dfb      	adds	r3, r7, #7
 800507c:	2200      	movs	r2, #0
 800507e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005080:	4b0b      	ldr	r3, [pc, #44]	; (80050b0 <HAL_Init+0x3c>)
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	4b0a      	ldr	r3, [pc, #40]	; (80050b0 <HAL_Init+0x3c>)
 8005086:	2180      	movs	r1, #128	; 0x80
 8005088:	0049      	lsls	r1, r1, #1
 800508a:	430a      	orrs	r2, r1
 800508c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800508e:	2003      	movs	r0, #3
 8005090:	f7ff fe52 	bl	8004d38 <HAL_InitTick>
 8005094:	1e03      	subs	r3, r0, #0
 8005096:	d003      	beq.n	80050a0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8005098:	1dfb      	adds	r3, r7, #7
 800509a:	2201      	movs	r2, #1
 800509c:	701a      	strb	r2, [r3, #0]
 800509e:	e001      	b.n	80050a4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80050a0:	f7ff fcb2 	bl	8004a08 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80050a4:	1dfb      	adds	r3, r7, #7
 80050a6:	781b      	ldrb	r3, [r3, #0]
}
 80050a8:	0018      	movs	r0, r3
 80050aa:	46bd      	mov	sp, r7
 80050ac:	b002      	add	sp, #8
 80050ae:	bd80      	pop	{r7, pc}
 80050b0:	40022000 	.word	0x40022000

080050b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80050b8:	4b05      	ldr	r3, [pc, #20]	; (80050d0 <HAL_IncTick+0x1c>)
 80050ba:	781b      	ldrb	r3, [r3, #0]
 80050bc:	001a      	movs	r2, r3
 80050be:	4b05      	ldr	r3, [pc, #20]	; (80050d4 <HAL_IncTick+0x20>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	18d2      	adds	r2, r2, r3
 80050c4:	4b03      	ldr	r3, [pc, #12]	; (80050d4 <HAL_IncTick+0x20>)
 80050c6:	601a      	str	r2, [r3, #0]
}
 80050c8:	46c0      	nop			; (mov r8, r8)
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	46c0      	nop			; (mov r8, r8)
 80050d0:	20000008 	.word	0x20000008
 80050d4:	20000efc 	.word	0x20000efc

080050d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	af00      	add	r7, sp, #0
  return uwTick;
 80050dc:	4b02      	ldr	r3, [pc, #8]	; (80050e8 <HAL_GetTick+0x10>)
 80050de:	681b      	ldr	r3, [r3, #0]
}
 80050e0:	0018      	movs	r0, r3
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	46c0      	nop			; (mov r8, r8)
 80050e8:	20000efc 	.word	0x20000efc

080050ec <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b082      	sub	sp, #8
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80050f4:	4b06      	ldr	r3, [pc, #24]	; (8005110 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a06      	ldr	r2, [pc, #24]	; (8005114 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80050fa:	4013      	ands	r3, r2
 80050fc:	0019      	movs	r1, r3
 80050fe:	4b04      	ldr	r3, [pc, #16]	; (8005110 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	430a      	orrs	r2, r1
 8005104:	601a      	str	r2, [r3, #0]
}
 8005106:	46c0      	nop			; (mov r8, r8)
 8005108:	46bd      	mov	sp, r7
 800510a:	b002      	add	sp, #8
 800510c:	bd80      	pop	{r7, pc}
 800510e:	46c0      	nop			; (mov r8, r8)
 8005110:	40010000 	.word	0x40010000
 8005114:	fffff9ff 	.word	0xfffff9ff

08005118 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b082      	sub	sp, #8
 800511c:	af00      	add	r7, sp, #0
 800511e:	0002      	movs	r2, r0
 8005120:	1dfb      	adds	r3, r7, #7
 8005122:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005124:	1dfb      	adds	r3, r7, #7
 8005126:	781b      	ldrb	r3, [r3, #0]
 8005128:	2b7f      	cmp	r3, #127	; 0x7f
 800512a:	d809      	bhi.n	8005140 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800512c:	1dfb      	adds	r3, r7, #7
 800512e:	781b      	ldrb	r3, [r3, #0]
 8005130:	001a      	movs	r2, r3
 8005132:	231f      	movs	r3, #31
 8005134:	401a      	ands	r2, r3
 8005136:	4b04      	ldr	r3, [pc, #16]	; (8005148 <__NVIC_EnableIRQ+0x30>)
 8005138:	2101      	movs	r1, #1
 800513a:	4091      	lsls	r1, r2
 800513c:	000a      	movs	r2, r1
 800513e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8005140:	46c0      	nop			; (mov r8, r8)
 8005142:	46bd      	mov	sp, r7
 8005144:	b002      	add	sp, #8
 8005146:	bd80      	pop	{r7, pc}
 8005148:	e000e100 	.word	0xe000e100

0800514c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800514c:	b590      	push	{r4, r7, lr}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
 8005152:	0002      	movs	r2, r0
 8005154:	6039      	str	r1, [r7, #0]
 8005156:	1dfb      	adds	r3, r7, #7
 8005158:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800515a:	1dfb      	adds	r3, r7, #7
 800515c:	781b      	ldrb	r3, [r3, #0]
 800515e:	2b7f      	cmp	r3, #127	; 0x7f
 8005160:	d828      	bhi.n	80051b4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005162:	4a2f      	ldr	r2, [pc, #188]	; (8005220 <__NVIC_SetPriority+0xd4>)
 8005164:	1dfb      	adds	r3, r7, #7
 8005166:	781b      	ldrb	r3, [r3, #0]
 8005168:	b25b      	sxtb	r3, r3
 800516a:	089b      	lsrs	r3, r3, #2
 800516c:	33c0      	adds	r3, #192	; 0xc0
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	589b      	ldr	r3, [r3, r2]
 8005172:	1dfa      	adds	r2, r7, #7
 8005174:	7812      	ldrb	r2, [r2, #0]
 8005176:	0011      	movs	r1, r2
 8005178:	2203      	movs	r2, #3
 800517a:	400a      	ands	r2, r1
 800517c:	00d2      	lsls	r2, r2, #3
 800517e:	21ff      	movs	r1, #255	; 0xff
 8005180:	4091      	lsls	r1, r2
 8005182:	000a      	movs	r2, r1
 8005184:	43d2      	mvns	r2, r2
 8005186:	401a      	ands	r2, r3
 8005188:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	019b      	lsls	r3, r3, #6
 800518e:	22ff      	movs	r2, #255	; 0xff
 8005190:	401a      	ands	r2, r3
 8005192:	1dfb      	adds	r3, r7, #7
 8005194:	781b      	ldrb	r3, [r3, #0]
 8005196:	0018      	movs	r0, r3
 8005198:	2303      	movs	r3, #3
 800519a:	4003      	ands	r3, r0
 800519c:	00db      	lsls	r3, r3, #3
 800519e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80051a0:	481f      	ldr	r0, [pc, #124]	; (8005220 <__NVIC_SetPriority+0xd4>)
 80051a2:	1dfb      	adds	r3, r7, #7
 80051a4:	781b      	ldrb	r3, [r3, #0]
 80051a6:	b25b      	sxtb	r3, r3
 80051a8:	089b      	lsrs	r3, r3, #2
 80051aa:	430a      	orrs	r2, r1
 80051ac:	33c0      	adds	r3, #192	; 0xc0
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80051b2:	e031      	b.n	8005218 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80051b4:	4a1b      	ldr	r2, [pc, #108]	; (8005224 <__NVIC_SetPriority+0xd8>)
 80051b6:	1dfb      	adds	r3, r7, #7
 80051b8:	781b      	ldrb	r3, [r3, #0]
 80051ba:	0019      	movs	r1, r3
 80051bc:	230f      	movs	r3, #15
 80051be:	400b      	ands	r3, r1
 80051c0:	3b08      	subs	r3, #8
 80051c2:	089b      	lsrs	r3, r3, #2
 80051c4:	3306      	adds	r3, #6
 80051c6:	009b      	lsls	r3, r3, #2
 80051c8:	18d3      	adds	r3, r2, r3
 80051ca:	3304      	adds	r3, #4
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	1dfa      	adds	r2, r7, #7
 80051d0:	7812      	ldrb	r2, [r2, #0]
 80051d2:	0011      	movs	r1, r2
 80051d4:	2203      	movs	r2, #3
 80051d6:	400a      	ands	r2, r1
 80051d8:	00d2      	lsls	r2, r2, #3
 80051da:	21ff      	movs	r1, #255	; 0xff
 80051dc:	4091      	lsls	r1, r2
 80051de:	000a      	movs	r2, r1
 80051e0:	43d2      	mvns	r2, r2
 80051e2:	401a      	ands	r2, r3
 80051e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	019b      	lsls	r3, r3, #6
 80051ea:	22ff      	movs	r2, #255	; 0xff
 80051ec:	401a      	ands	r2, r3
 80051ee:	1dfb      	adds	r3, r7, #7
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	0018      	movs	r0, r3
 80051f4:	2303      	movs	r3, #3
 80051f6:	4003      	ands	r3, r0
 80051f8:	00db      	lsls	r3, r3, #3
 80051fa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80051fc:	4809      	ldr	r0, [pc, #36]	; (8005224 <__NVIC_SetPriority+0xd8>)
 80051fe:	1dfb      	adds	r3, r7, #7
 8005200:	781b      	ldrb	r3, [r3, #0]
 8005202:	001c      	movs	r4, r3
 8005204:	230f      	movs	r3, #15
 8005206:	4023      	ands	r3, r4
 8005208:	3b08      	subs	r3, #8
 800520a:	089b      	lsrs	r3, r3, #2
 800520c:	430a      	orrs	r2, r1
 800520e:	3306      	adds	r3, #6
 8005210:	009b      	lsls	r3, r3, #2
 8005212:	18c3      	adds	r3, r0, r3
 8005214:	3304      	adds	r3, #4
 8005216:	601a      	str	r2, [r3, #0]
}
 8005218:	46c0      	nop			; (mov r8, r8)
 800521a:	46bd      	mov	sp, r7
 800521c:	b003      	add	sp, #12
 800521e:	bd90      	pop	{r4, r7, pc}
 8005220:	e000e100 	.word	0xe000e100
 8005224:	e000ed00 	.word	0xe000ed00

08005228 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b084      	sub	sp, #16
 800522c:	af00      	add	r7, sp, #0
 800522e:	60b9      	str	r1, [r7, #8]
 8005230:	607a      	str	r2, [r7, #4]
 8005232:	210f      	movs	r1, #15
 8005234:	187b      	adds	r3, r7, r1
 8005236:	1c02      	adds	r2, r0, #0
 8005238:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800523a:	68ba      	ldr	r2, [r7, #8]
 800523c:	187b      	adds	r3, r7, r1
 800523e:	781b      	ldrb	r3, [r3, #0]
 8005240:	b25b      	sxtb	r3, r3
 8005242:	0011      	movs	r1, r2
 8005244:	0018      	movs	r0, r3
 8005246:	f7ff ff81 	bl	800514c <__NVIC_SetPriority>
}
 800524a:	46c0      	nop			; (mov r8, r8)
 800524c:	46bd      	mov	sp, r7
 800524e:	b004      	add	sp, #16
 8005250:	bd80      	pop	{r7, pc}

08005252 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005252:	b580      	push	{r7, lr}
 8005254:	b082      	sub	sp, #8
 8005256:	af00      	add	r7, sp, #0
 8005258:	0002      	movs	r2, r0
 800525a:	1dfb      	adds	r3, r7, #7
 800525c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800525e:	1dfb      	adds	r3, r7, #7
 8005260:	781b      	ldrb	r3, [r3, #0]
 8005262:	b25b      	sxtb	r3, r3
 8005264:	0018      	movs	r0, r3
 8005266:	f7ff ff57 	bl	8005118 <__NVIC_EnableIRQ>
}
 800526a:	46c0      	nop			; (mov r8, r8)
 800526c:	46bd      	mov	sp, r7
 800526e:	b002      	add	sp, #8
 8005270:	bd80      	pop	{r7, pc}
	...

08005274 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b082      	sub	sp, #8
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d101      	bne.n	8005286 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e04f      	b.n	8005326 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2225      	movs	r2, #37	; 0x25
 800528a:	5c9b      	ldrb	r3, [r3, r2]
 800528c:	b2db      	uxtb	r3, r3
 800528e:	2b02      	cmp	r3, #2
 8005290:	d008      	beq.n	80052a4 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2204      	movs	r2, #4
 8005296:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2224      	movs	r2, #36	; 0x24
 800529c:	2100      	movs	r1, #0
 800529e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	e040      	b.n	8005326 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	210e      	movs	r1, #14
 80052b0:	438a      	bics	r2, r1
 80052b2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052be:	491c      	ldr	r1, [pc, #112]	; (8005330 <HAL_DMA_Abort+0xbc>)
 80052c0:	400a      	ands	r2, r1
 80052c2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2101      	movs	r1, #1
 80052d0:	438a      	bics	r2, r1
 80052d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052d8:	221c      	movs	r2, #28
 80052da:	401a      	ands	r2, r3
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e0:	2101      	movs	r1, #1
 80052e2:	4091      	lsls	r1, r2
 80052e4:	000a      	movs	r2, r1
 80052e6:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052ec:	687a      	ldr	r2, [r7, #4]
 80052ee:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80052f0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00c      	beq.n	8005314 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005304:	490a      	ldr	r1, [pc, #40]	; (8005330 <HAL_DMA_Abort+0xbc>)
 8005306:	400a      	ands	r2, r1
 8005308:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800530e:	687a      	ldr	r2, [r7, #4]
 8005310:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005312:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2225      	movs	r2, #37	; 0x25
 8005318:	2101      	movs	r1, #1
 800531a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2224      	movs	r2, #36	; 0x24
 8005320:	2100      	movs	r1, #0
 8005322:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8005324:	2300      	movs	r3, #0
}
 8005326:	0018      	movs	r0, r3
 8005328:	46bd      	mov	sp, r7
 800532a:	b002      	add	sp, #8
 800532c:	bd80      	pop	{r7, pc}
 800532e:	46c0      	nop			; (mov r8, r8)
 8005330:	fffffeff 	.word	0xfffffeff

08005334 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800533c:	210f      	movs	r1, #15
 800533e:	187b      	adds	r3, r7, r1
 8005340:	2200      	movs	r2, #0
 8005342:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2225      	movs	r2, #37	; 0x25
 8005348:	5c9b      	ldrb	r3, [r3, r2]
 800534a:	b2db      	uxtb	r3, r3
 800534c:	2b02      	cmp	r3, #2
 800534e:	d006      	beq.n	800535e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2204      	movs	r2, #4
 8005354:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005356:	187b      	adds	r3, r7, r1
 8005358:	2201      	movs	r2, #1
 800535a:	701a      	strb	r2, [r3, #0]
 800535c:	e048      	b.n	80053f0 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	210e      	movs	r1, #14
 800536a:	438a      	bics	r2, r1
 800536c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2101      	movs	r1, #1
 800537a:	438a      	bics	r2, r1
 800537c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005388:	491d      	ldr	r1, [pc, #116]	; (8005400 <HAL_DMA_Abort_IT+0xcc>)
 800538a:	400a      	ands	r2, r1
 800538c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005392:	221c      	movs	r2, #28
 8005394:	401a      	ands	r2, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800539a:	2101      	movs	r1, #1
 800539c:	4091      	lsls	r1, r2
 800539e:	000a      	movs	r2, r1
 80053a0:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80053aa:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d00c      	beq.n	80053ce <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053be:	4910      	ldr	r1, [pc, #64]	; (8005400 <HAL_DMA_Abort_IT+0xcc>)
 80053c0:	400a      	ands	r2, r1
 80053c2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053c8:	687a      	ldr	r2, [r7, #4]
 80053ca:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80053cc:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2225      	movs	r2, #37	; 0x25
 80053d2:	2101      	movs	r1, #1
 80053d4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2224      	movs	r2, #36	; 0x24
 80053da:	2100      	movs	r1, #0
 80053dc:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d004      	beq.n	80053f0 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	0010      	movs	r0, r2
 80053ee:	4798      	blx	r3
    }
  }
  return status;
 80053f0:	230f      	movs	r3, #15
 80053f2:	18fb      	adds	r3, r7, r3
 80053f4:	781b      	ldrb	r3, [r3, #0]
}
 80053f6:	0018      	movs	r0, r3
 80053f8:	46bd      	mov	sp, r7
 80053fa:	b004      	add	sp, #16
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	46c0      	nop			; (mov r8, r8)
 8005400:	fffffeff 	.word	0xfffffeff

08005404 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b086      	sub	sp, #24
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800540e:	2300      	movs	r3, #0
 8005410:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005412:	e14d      	b.n	80056b0 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2101      	movs	r1, #1
 800541a:	697a      	ldr	r2, [r7, #20]
 800541c:	4091      	lsls	r1, r2
 800541e:	000a      	movs	r2, r1
 8005420:	4013      	ands	r3, r2
 8005422:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d100      	bne.n	800542c <HAL_GPIO_Init+0x28>
 800542a:	e13e      	b.n	80056aa <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	2203      	movs	r2, #3
 8005432:	4013      	ands	r3, r2
 8005434:	2b01      	cmp	r3, #1
 8005436:	d005      	beq.n	8005444 <HAL_GPIO_Init+0x40>
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	2203      	movs	r2, #3
 800543e:	4013      	ands	r3, r2
 8005440:	2b02      	cmp	r3, #2
 8005442:	d130      	bne.n	80054a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	005b      	lsls	r3, r3, #1
 800544e:	2203      	movs	r2, #3
 8005450:	409a      	lsls	r2, r3
 8005452:	0013      	movs	r3, r2
 8005454:	43da      	mvns	r2, r3
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	4013      	ands	r3, r2
 800545a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	68da      	ldr	r2, [r3, #12]
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	005b      	lsls	r3, r3, #1
 8005464:	409a      	lsls	r2, r3
 8005466:	0013      	movs	r3, r2
 8005468:	693a      	ldr	r2, [r7, #16]
 800546a:	4313      	orrs	r3, r2
 800546c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	693a      	ldr	r2, [r7, #16]
 8005472:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800547a:	2201      	movs	r2, #1
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	409a      	lsls	r2, r3
 8005480:	0013      	movs	r3, r2
 8005482:	43da      	mvns	r2, r3
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	4013      	ands	r3, r2
 8005488:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	091b      	lsrs	r3, r3, #4
 8005490:	2201      	movs	r2, #1
 8005492:	401a      	ands	r2, r3
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	409a      	lsls	r2, r3
 8005498:	0013      	movs	r3, r2
 800549a:	693a      	ldr	r2, [r7, #16]
 800549c:	4313      	orrs	r3, r2
 800549e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	693a      	ldr	r2, [r7, #16]
 80054a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	2203      	movs	r2, #3
 80054ac:	4013      	ands	r3, r2
 80054ae:	2b03      	cmp	r3, #3
 80054b0:	d017      	beq.n	80054e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	68db      	ldr	r3, [r3, #12]
 80054b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	005b      	lsls	r3, r3, #1
 80054bc:	2203      	movs	r2, #3
 80054be:	409a      	lsls	r2, r3
 80054c0:	0013      	movs	r3, r2
 80054c2:	43da      	mvns	r2, r3
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	4013      	ands	r3, r2
 80054c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	689a      	ldr	r2, [r3, #8]
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	005b      	lsls	r3, r3, #1
 80054d2:	409a      	lsls	r2, r3
 80054d4:	0013      	movs	r3, r2
 80054d6:	693a      	ldr	r2, [r7, #16]
 80054d8:	4313      	orrs	r3, r2
 80054da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	693a      	ldr	r2, [r7, #16]
 80054e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	2203      	movs	r2, #3
 80054e8:	4013      	ands	r3, r2
 80054ea:	2b02      	cmp	r3, #2
 80054ec:	d123      	bne.n	8005536 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	08da      	lsrs	r2, r3, #3
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	3208      	adds	r2, #8
 80054f6:	0092      	lsls	r2, r2, #2
 80054f8:	58d3      	ldr	r3, [r2, r3]
 80054fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	2207      	movs	r2, #7
 8005500:	4013      	ands	r3, r2
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	220f      	movs	r2, #15
 8005506:	409a      	lsls	r2, r3
 8005508:	0013      	movs	r3, r2
 800550a:	43da      	mvns	r2, r3
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	4013      	ands	r3, r2
 8005510:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	691a      	ldr	r2, [r3, #16]
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	2107      	movs	r1, #7
 800551a:	400b      	ands	r3, r1
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	409a      	lsls	r2, r3
 8005520:	0013      	movs	r3, r2
 8005522:	693a      	ldr	r2, [r7, #16]
 8005524:	4313      	orrs	r3, r2
 8005526:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	08da      	lsrs	r2, r3, #3
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	3208      	adds	r2, #8
 8005530:	0092      	lsls	r2, r2, #2
 8005532:	6939      	ldr	r1, [r7, #16]
 8005534:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	005b      	lsls	r3, r3, #1
 8005540:	2203      	movs	r2, #3
 8005542:	409a      	lsls	r2, r3
 8005544:	0013      	movs	r3, r2
 8005546:	43da      	mvns	r2, r3
 8005548:	693b      	ldr	r3, [r7, #16]
 800554a:	4013      	ands	r3, r2
 800554c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	2203      	movs	r2, #3
 8005554:	401a      	ands	r2, r3
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	005b      	lsls	r3, r3, #1
 800555a:	409a      	lsls	r2, r3
 800555c:	0013      	movs	r3, r2
 800555e:	693a      	ldr	r2, [r7, #16]
 8005560:	4313      	orrs	r3, r2
 8005562:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	693a      	ldr	r2, [r7, #16]
 8005568:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	685a      	ldr	r2, [r3, #4]
 800556e:	23c0      	movs	r3, #192	; 0xc0
 8005570:	029b      	lsls	r3, r3, #10
 8005572:	4013      	ands	r3, r2
 8005574:	d100      	bne.n	8005578 <HAL_GPIO_Init+0x174>
 8005576:	e098      	b.n	80056aa <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8005578:	4a53      	ldr	r2, [pc, #332]	; (80056c8 <HAL_GPIO_Init+0x2c4>)
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	089b      	lsrs	r3, r3, #2
 800557e:	3318      	adds	r3, #24
 8005580:	009b      	lsls	r3, r3, #2
 8005582:	589b      	ldr	r3, [r3, r2]
 8005584:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	2203      	movs	r2, #3
 800558a:	4013      	ands	r3, r2
 800558c:	00db      	lsls	r3, r3, #3
 800558e:	220f      	movs	r2, #15
 8005590:	409a      	lsls	r2, r3
 8005592:	0013      	movs	r3, r2
 8005594:	43da      	mvns	r2, r3
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	4013      	ands	r3, r2
 800559a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800559c:	687a      	ldr	r2, [r7, #4]
 800559e:	23a0      	movs	r3, #160	; 0xa0
 80055a0:	05db      	lsls	r3, r3, #23
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d019      	beq.n	80055da <HAL_GPIO_Init+0x1d6>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4a48      	ldr	r2, [pc, #288]	; (80056cc <HAL_GPIO_Init+0x2c8>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d013      	beq.n	80055d6 <HAL_GPIO_Init+0x1d2>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a47      	ldr	r2, [pc, #284]	; (80056d0 <HAL_GPIO_Init+0x2cc>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d00d      	beq.n	80055d2 <HAL_GPIO_Init+0x1ce>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a46      	ldr	r2, [pc, #280]	; (80056d4 <HAL_GPIO_Init+0x2d0>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d007      	beq.n	80055ce <HAL_GPIO_Init+0x1ca>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a45      	ldr	r2, [pc, #276]	; (80056d8 <HAL_GPIO_Init+0x2d4>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d101      	bne.n	80055ca <HAL_GPIO_Init+0x1c6>
 80055c6:	2304      	movs	r3, #4
 80055c8:	e008      	b.n	80055dc <HAL_GPIO_Init+0x1d8>
 80055ca:	2305      	movs	r3, #5
 80055cc:	e006      	b.n	80055dc <HAL_GPIO_Init+0x1d8>
 80055ce:	2303      	movs	r3, #3
 80055d0:	e004      	b.n	80055dc <HAL_GPIO_Init+0x1d8>
 80055d2:	2302      	movs	r3, #2
 80055d4:	e002      	b.n	80055dc <HAL_GPIO_Init+0x1d8>
 80055d6:	2301      	movs	r3, #1
 80055d8:	e000      	b.n	80055dc <HAL_GPIO_Init+0x1d8>
 80055da:	2300      	movs	r3, #0
 80055dc:	697a      	ldr	r2, [r7, #20]
 80055de:	2103      	movs	r1, #3
 80055e0:	400a      	ands	r2, r1
 80055e2:	00d2      	lsls	r2, r2, #3
 80055e4:	4093      	lsls	r3, r2
 80055e6:	693a      	ldr	r2, [r7, #16]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80055ec:	4936      	ldr	r1, [pc, #216]	; (80056c8 <HAL_GPIO_Init+0x2c4>)
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	089b      	lsrs	r3, r3, #2
 80055f2:	3318      	adds	r3, #24
 80055f4:	009b      	lsls	r3, r3, #2
 80055f6:	693a      	ldr	r2, [r7, #16]
 80055f8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80055fa:	4b33      	ldr	r3, [pc, #204]	; (80056c8 <HAL_GPIO_Init+0x2c4>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	43da      	mvns	r2, r3
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	4013      	ands	r3, r2
 8005608:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	685a      	ldr	r2, [r3, #4]
 800560e:	2380      	movs	r3, #128	; 0x80
 8005610:	035b      	lsls	r3, r3, #13
 8005612:	4013      	ands	r3, r2
 8005614:	d003      	beq.n	800561e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8005616:	693a      	ldr	r2, [r7, #16]
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	4313      	orrs	r3, r2
 800561c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800561e:	4b2a      	ldr	r3, [pc, #168]	; (80056c8 <HAL_GPIO_Init+0x2c4>)
 8005620:	693a      	ldr	r2, [r7, #16]
 8005622:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8005624:	4b28      	ldr	r3, [pc, #160]	; (80056c8 <HAL_GPIO_Init+0x2c4>)
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	43da      	mvns	r2, r3
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	4013      	ands	r3, r2
 8005632:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	685a      	ldr	r2, [r3, #4]
 8005638:	2380      	movs	r3, #128	; 0x80
 800563a:	039b      	lsls	r3, r3, #14
 800563c:	4013      	ands	r3, r2
 800563e:	d003      	beq.n	8005648 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8005640:	693a      	ldr	r2, [r7, #16]
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	4313      	orrs	r3, r2
 8005646:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005648:	4b1f      	ldr	r3, [pc, #124]	; (80056c8 <HAL_GPIO_Init+0x2c4>)
 800564a:	693a      	ldr	r2, [r7, #16]
 800564c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800564e:	4a1e      	ldr	r2, [pc, #120]	; (80056c8 <HAL_GPIO_Init+0x2c4>)
 8005650:	2384      	movs	r3, #132	; 0x84
 8005652:	58d3      	ldr	r3, [r2, r3]
 8005654:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	43da      	mvns	r2, r3
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	4013      	ands	r3, r2
 800565e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	685a      	ldr	r2, [r3, #4]
 8005664:	2380      	movs	r3, #128	; 0x80
 8005666:	029b      	lsls	r3, r3, #10
 8005668:	4013      	ands	r3, r2
 800566a:	d003      	beq.n	8005674 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800566c:	693a      	ldr	r2, [r7, #16]
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	4313      	orrs	r3, r2
 8005672:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005674:	4914      	ldr	r1, [pc, #80]	; (80056c8 <HAL_GPIO_Init+0x2c4>)
 8005676:	2284      	movs	r2, #132	; 0x84
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800567c:	4a12      	ldr	r2, [pc, #72]	; (80056c8 <HAL_GPIO_Init+0x2c4>)
 800567e:	2380      	movs	r3, #128	; 0x80
 8005680:	58d3      	ldr	r3, [r2, r3]
 8005682:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	43da      	mvns	r2, r3
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	4013      	ands	r3, r2
 800568c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	685a      	ldr	r2, [r3, #4]
 8005692:	2380      	movs	r3, #128	; 0x80
 8005694:	025b      	lsls	r3, r3, #9
 8005696:	4013      	ands	r3, r2
 8005698:	d003      	beq.n	80056a2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800569a:	693a      	ldr	r2, [r7, #16]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	4313      	orrs	r3, r2
 80056a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80056a2:	4909      	ldr	r1, [pc, #36]	; (80056c8 <HAL_GPIO_Init+0x2c4>)
 80056a4:	2280      	movs	r2, #128	; 0x80
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	3301      	adds	r3, #1
 80056ae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	40da      	lsrs	r2, r3
 80056b8:	1e13      	subs	r3, r2, #0
 80056ba:	d000      	beq.n	80056be <HAL_GPIO_Init+0x2ba>
 80056bc:	e6aa      	b.n	8005414 <HAL_GPIO_Init+0x10>
  }
}
 80056be:	46c0      	nop			; (mov r8, r8)
 80056c0:	46c0      	nop			; (mov r8, r8)
 80056c2:	46bd      	mov	sp, r7
 80056c4:	b006      	add	sp, #24
 80056c6:	bd80      	pop	{r7, pc}
 80056c8:	40021800 	.word	0x40021800
 80056cc:	50000400 	.word	0x50000400
 80056d0:	50000800 	.word	0x50000800
 80056d4:	50000c00 	.word	0x50000c00
 80056d8:	50001000 	.word	0x50001000

080056dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b082      	sub	sp, #8
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	0008      	movs	r0, r1
 80056e6:	0011      	movs	r1, r2
 80056e8:	1cbb      	adds	r3, r7, #2
 80056ea:	1c02      	adds	r2, r0, #0
 80056ec:	801a      	strh	r2, [r3, #0]
 80056ee:	1c7b      	adds	r3, r7, #1
 80056f0:	1c0a      	adds	r2, r1, #0
 80056f2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80056f4:	1c7b      	adds	r3, r7, #1
 80056f6:	781b      	ldrb	r3, [r3, #0]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d004      	beq.n	8005706 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80056fc:	1cbb      	adds	r3, r7, #2
 80056fe:	881a      	ldrh	r2, [r3, #0]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005704:	e003      	b.n	800570e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005706:	1cbb      	adds	r3, r7, #2
 8005708:	881a      	ldrh	r2, [r3, #0]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800570e:	46c0      	nop			; (mov r8, r8)
 8005710:	46bd      	mov	sp, r7
 8005712:	b002      	add	sp, #8
 8005714:	bd80      	pop	{r7, pc}
	...

08005718 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b082      	sub	sp, #8
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d101      	bne.n	800572a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e082      	b.n	8005830 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2241      	movs	r2, #65	; 0x41
 800572e:	5c9b      	ldrb	r3, [r3, r2]
 8005730:	b2db      	uxtb	r3, r3
 8005732:	2b00      	cmp	r3, #0
 8005734:	d107      	bne.n	8005746 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2240      	movs	r2, #64	; 0x40
 800573a:	2100      	movs	r1, #0
 800573c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	0018      	movs	r0, r3
 8005742:	f7ff f991 	bl	8004a68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2241      	movs	r2, #65	; 0x41
 800574a:	2124      	movs	r1, #36	; 0x24
 800574c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	2101      	movs	r1, #1
 800575a:	438a      	bics	r2, r1
 800575c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	685a      	ldr	r2, [r3, #4]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4934      	ldr	r1, [pc, #208]	; (8005838 <HAL_I2C_Init+0x120>)
 8005768:	400a      	ands	r2, r1
 800576a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	689a      	ldr	r2, [r3, #8]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4931      	ldr	r1, [pc, #196]	; (800583c <HAL_I2C_Init+0x124>)
 8005778:	400a      	ands	r2, r1
 800577a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	2b01      	cmp	r3, #1
 8005782:	d108      	bne.n	8005796 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	689a      	ldr	r2, [r3, #8]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	2180      	movs	r1, #128	; 0x80
 800578e:	0209      	lsls	r1, r1, #8
 8005790:	430a      	orrs	r2, r1
 8005792:	609a      	str	r2, [r3, #8]
 8005794:	e007      	b.n	80057a6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	689a      	ldr	r2, [r3, #8]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	2184      	movs	r1, #132	; 0x84
 80057a0:	0209      	lsls	r1, r1, #8
 80057a2:	430a      	orrs	r2, r1
 80057a4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	2b02      	cmp	r3, #2
 80057ac:	d104      	bne.n	80057b8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	2280      	movs	r2, #128	; 0x80
 80057b4:	0112      	lsls	r2, r2, #4
 80057b6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	685a      	ldr	r2, [r3, #4]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	491f      	ldr	r1, [pc, #124]	; (8005840 <HAL_I2C_Init+0x128>)
 80057c4:	430a      	orrs	r2, r1
 80057c6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	68da      	ldr	r2, [r3, #12]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	491a      	ldr	r1, [pc, #104]	; (800583c <HAL_I2C_Init+0x124>)
 80057d4:	400a      	ands	r2, r1
 80057d6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	691a      	ldr	r2, [r3, #16]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	695b      	ldr	r3, [r3, #20]
 80057e0:	431a      	orrs	r2, r3
 80057e2:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	699b      	ldr	r3, [r3, #24]
 80057e8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	430a      	orrs	r2, r1
 80057f0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	69d9      	ldr	r1, [r3, #28]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6a1a      	ldr	r2, [r3, #32]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	430a      	orrs	r2, r1
 8005800:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	2101      	movs	r1, #1
 800580e:	430a      	orrs	r2, r1
 8005810:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2241      	movs	r2, #65	; 0x41
 800581c:	2120      	movs	r1, #32
 800581e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2242      	movs	r2, #66	; 0x42
 800582a:	2100      	movs	r1, #0
 800582c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800582e:	2300      	movs	r3, #0
}
 8005830:	0018      	movs	r0, r3
 8005832:	46bd      	mov	sp, r7
 8005834:	b002      	add	sp, #8
 8005836:	bd80      	pop	{r7, pc}
 8005838:	f0ffffff 	.word	0xf0ffffff
 800583c:	ffff7fff 	.word	0xffff7fff
 8005840:	02008000 	.word	0x02008000

08005844 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005844:	b590      	push	{r4, r7, lr}
 8005846:	b089      	sub	sp, #36	; 0x24
 8005848:	af02      	add	r7, sp, #8
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	000c      	movs	r4, r1
 800584e:	0010      	movs	r0, r2
 8005850:	0019      	movs	r1, r3
 8005852:	230a      	movs	r3, #10
 8005854:	18fb      	adds	r3, r7, r3
 8005856:	1c22      	adds	r2, r4, #0
 8005858:	801a      	strh	r2, [r3, #0]
 800585a:	2308      	movs	r3, #8
 800585c:	18fb      	adds	r3, r7, r3
 800585e:	1c02      	adds	r2, r0, #0
 8005860:	801a      	strh	r2, [r3, #0]
 8005862:	1dbb      	adds	r3, r7, #6
 8005864:	1c0a      	adds	r2, r1, #0
 8005866:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2241      	movs	r2, #65	; 0x41
 800586c:	5c9b      	ldrb	r3, [r3, r2]
 800586e:	b2db      	uxtb	r3, r3
 8005870:	2b20      	cmp	r3, #32
 8005872:	d000      	beq.n	8005876 <HAL_I2C_Mem_Write+0x32>
 8005874:	e10c      	b.n	8005a90 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005878:	2b00      	cmp	r3, #0
 800587a:	d004      	beq.n	8005886 <HAL_I2C_Mem_Write+0x42>
 800587c:	232c      	movs	r3, #44	; 0x2c
 800587e:	18fb      	adds	r3, r7, r3
 8005880:	881b      	ldrh	r3, [r3, #0]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d105      	bne.n	8005892 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2280      	movs	r2, #128	; 0x80
 800588a:	0092      	lsls	r2, r2, #2
 800588c:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e0ff      	b.n	8005a92 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2240      	movs	r2, #64	; 0x40
 8005896:	5c9b      	ldrb	r3, [r3, r2]
 8005898:	2b01      	cmp	r3, #1
 800589a:	d101      	bne.n	80058a0 <HAL_I2C_Mem_Write+0x5c>
 800589c:	2302      	movs	r3, #2
 800589e:	e0f8      	b.n	8005a92 <HAL_I2C_Mem_Write+0x24e>
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2240      	movs	r2, #64	; 0x40
 80058a4:	2101      	movs	r1, #1
 80058a6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80058a8:	f7ff fc16 	bl	80050d8 <HAL_GetTick>
 80058ac:	0003      	movs	r3, r0
 80058ae:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80058b0:	2380      	movs	r3, #128	; 0x80
 80058b2:	0219      	lsls	r1, r3, #8
 80058b4:	68f8      	ldr	r0, [r7, #12]
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	9300      	str	r3, [sp, #0]
 80058ba:	2319      	movs	r3, #25
 80058bc:	2201      	movs	r2, #1
 80058be:	f000 fb0b 	bl	8005ed8 <I2C_WaitOnFlagUntilTimeout>
 80058c2:	1e03      	subs	r3, r0, #0
 80058c4:	d001      	beq.n	80058ca <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e0e3      	b.n	8005a92 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2241      	movs	r2, #65	; 0x41
 80058ce:	2121      	movs	r1, #33	; 0x21
 80058d0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2242      	movs	r2, #66	; 0x42
 80058d6:	2140      	movs	r1, #64	; 0x40
 80058d8:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2200      	movs	r2, #0
 80058de:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80058e4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	222c      	movs	r2, #44	; 0x2c
 80058ea:	18ba      	adds	r2, r7, r2
 80058ec:	8812      	ldrh	r2, [r2, #0]
 80058ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2200      	movs	r2, #0
 80058f4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80058f6:	1dbb      	adds	r3, r7, #6
 80058f8:	881c      	ldrh	r4, [r3, #0]
 80058fa:	2308      	movs	r3, #8
 80058fc:	18fb      	adds	r3, r7, r3
 80058fe:	881a      	ldrh	r2, [r3, #0]
 8005900:	230a      	movs	r3, #10
 8005902:	18fb      	adds	r3, r7, r3
 8005904:	8819      	ldrh	r1, [r3, #0]
 8005906:	68f8      	ldr	r0, [r7, #12]
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	9301      	str	r3, [sp, #4]
 800590c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800590e:	9300      	str	r3, [sp, #0]
 8005910:	0023      	movs	r3, r4
 8005912:	f000 f9f9 	bl	8005d08 <I2C_RequestMemoryWrite>
 8005916:	1e03      	subs	r3, r0, #0
 8005918:	d005      	beq.n	8005926 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2240      	movs	r2, #64	; 0x40
 800591e:	2100      	movs	r1, #0
 8005920:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8005922:	2301      	movs	r3, #1
 8005924:	e0b5      	b.n	8005a92 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800592a:	b29b      	uxth	r3, r3
 800592c:	2bff      	cmp	r3, #255	; 0xff
 800592e:	d911      	bls.n	8005954 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	22ff      	movs	r2, #255	; 0xff
 8005934:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800593a:	b2da      	uxtb	r2, r3
 800593c:	2380      	movs	r3, #128	; 0x80
 800593e:	045c      	lsls	r4, r3, #17
 8005940:	230a      	movs	r3, #10
 8005942:	18fb      	adds	r3, r7, r3
 8005944:	8819      	ldrh	r1, [r3, #0]
 8005946:	68f8      	ldr	r0, [r7, #12]
 8005948:	2300      	movs	r3, #0
 800594a:	9300      	str	r3, [sp, #0]
 800594c:	0023      	movs	r3, r4
 800594e:	f000 fc7d 	bl	800624c <I2C_TransferConfig>
 8005952:	e012      	b.n	800597a <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005958:	b29a      	uxth	r2, r3
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005962:	b2da      	uxtb	r2, r3
 8005964:	2380      	movs	r3, #128	; 0x80
 8005966:	049c      	lsls	r4, r3, #18
 8005968:	230a      	movs	r3, #10
 800596a:	18fb      	adds	r3, r7, r3
 800596c:	8819      	ldrh	r1, [r3, #0]
 800596e:	68f8      	ldr	r0, [r7, #12]
 8005970:	2300      	movs	r3, #0
 8005972:	9300      	str	r3, [sp, #0]
 8005974:	0023      	movs	r3, r4
 8005976:	f000 fc69 	bl	800624c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800597a:	697a      	ldr	r2, [r7, #20]
 800597c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	0018      	movs	r0, r3
 8005982:	f000 fae8 	bl	8005f56 <I2C_WaitOnTXISFlagUntilTimeout>
 8005986:	1e03      	subs	r3, r0, #0
 8005988:	d001      	beq.n	800598e <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e081      	b.n	8005a92 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005992:	781a      	ldrb	r2, [r3, #0]
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800599e:	1c5a      	adds	r2, r3, #1
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059a8:	b29b      	uxth	r3, r3
 80059aa:	3b01      	subs	r3, #1
 80059ac:	b29a      	uxth	r2, r3
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059b6:	3b01      	subs	r3, #1
 80059b8:	b29a      	uxth	r2, r3
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059c2:	b29b      	uxth	r3, r3
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d03a      	beq.n	8005a3e <HAL_I2C_Mem_Write+0x1fa>
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d136      	bne.n	8005a3e <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80059d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059d2:	68f8      	ldr	r0, [r7, #12]
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	9300      	str	r3, [sp, #0]
 80059d8:	0013      	movs	r3, r2
 80059da:	2200      	movs	r2, #0
 80059dc:	2180      	movs	r1, #128	; 0x80
 80059de:	f000 fa7b 	bl	8005ed8 <I2C_WaitOnFlagUntilTimeout>
 80059e2:	1e03      	subs	r3, r0, #0
 80059e4:	d001      	beq.n	80059ea <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	e053      	b.n	8005a92 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	2bff      	cmp	r3, #255	; 0xff
 80059f2:	d911      	bls.n	8005a18 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	22ff      	movs	r2, #255	; 0xff
 80059f8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059fe:	b2da      	uxtb	r2, r3
 8005a00:	2380      	movs	r3, #128	; 0x80
 8005a02:	045c      	lsls	r4, r3, #17
 8005a04:	230a      	movs	r3, #10
 8005a06:	18fb      	adds	r3, r7, r3
 8005a08:	8819      	ldrh	r1, [r3, #0]
 8005a0a:	68f8      	ldr	r0, [r7, #12]
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	9300      	str	r3, [sp, #0]
 8005a10:	0023      	movs	r3, r4
 8005a12:	f000 fc1b 	bl	800624c <I2C_TransferConfig>
 8005a16:	e012      	b.n	8005a3e <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a1c:	b29a      	uxth	r2, r3
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a26:	b2da      	uxtb	r2, r3
 8005a28:	2380      	movs	r3, #128	; 0x80
 8005a2a:	049c      	lsls	r4, r3, #18
 8005a2c:	230a      	movs	r3, #10
 8005a2e:	18fb      	adds	r3, r7, r3
 8005a30:	8819      	ldrh	r1, [r3, #0]
 8005a32:	68f8      	ldr	r0, [r7, #12]
 8005a34:	2300      	movs	r3, #0
 8005a36:	9300      	str	r3, [sp, #0]
 8005a38:	0023      	movs	r3, r4
 8005a3a:	f000 fc07 	bl	800624c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d198      	bne.n	800597a <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a48:	697a      	ldr	r2, [r7, #20]
 8005a4a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	0018      	movs	r0, r3
 8005a50:	f000 fac0 	bl	8005fd4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005a54:	1e03      	subs	r3, r0, #0
 8005a56:	d001      	beq.n	8005a5c <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e01a      	b.n	8005a92 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	2220      	movs	r2, #32
 8005a62:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	685a      	ldr	r2, [r3, #4]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	490b      	ldr	r1, [pc, #44]	; (8005a9c <HAL_I2C_Mem_Write+0x258>)
 8005a70:	400a      	ands	r2, r1
 8005a72:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2241      	movs	r2, #65	; 0x41
 8005a78:	2120      	movs	r1, #32
 8005a7a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2242      	movs	r2, #66	; 0x42
 8005a80:	2100      	movs	r1, #0
 8005a82:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2240      	movs	r2, #64	; 0x40
 8005a88:	2100      	movs	r1, #0
 8005a8a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	e000      	b.n	8005a92 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8005a90:	2302      	movs	r3, #2
  }
}
 8005a92:	0018      	movs	r0, r3
 8005a94:	46bd      	mov	sp, r7
 8005a96:	b007      	add	sp, #28
 8005a98:	bd90      	pop	{r4, r7, pc}
 8005a9a:	46c0      	nop			; (mov r8, r8)
 8005a9c:	fe00e800 	.word	0xfe00e800

08005aa0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005aa0:	b590      	push	{r4, r7, lr}
 8005aa2:	b089      	sub	sp, #36	; 0x24
 8005aa4:	af02      	add	r7, sp, #8
 8005aa6:	60f8      	str	r0, [r7, #12]
 8005aa8:	000c      	movs	r4, r1
 8005aaa:	0010      	movs	r0, r2
 8005aac:	0019      	movs	r1, r3
 8005aae:	230a      	movs	r3, #10
 8005ab0:	18fb      	adds	r3, r7, r3
 8005ab2:	1c22      	adds	r2, r4, #0
 8005ab4:	801a      	strh	r2, [r3, #0]
 8005ab6:	2308      	movs	r3, #8
 8005ab8:	18fb      	adds	r3, r7, r3
 8005aba:	1c02      	adds	r2, r0, #0
 8005abc:	801a      	strh	r2, [r3, #0]
 8005abe:	1dbb      	adds	r3, r7, #6
 8005ac0:	1c0a      	adds	r2, r1, #0
 8005ac2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2241      	movs	r2, #65	; 0x41
 8005ac8:	5c9b      	ldrb	r3, [r3, r2]
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	2b20      	cmp	r3, #32
 8005ace:	d000      	beq.n	8005ad2 <HAL_I2C_Mem_Read+0x32>
 8005ad0:	e110      	b.n	8005cf4 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d004      	beq.n	8005ae2 <HAL_I2C_Mem_Read+0x42>
 8005ad8:	232c      	movs	r3, #44	; 0x2c
 8005ada:	18fb      	adds	r3, r7, r3
 8005adc:	881b      	ldrh	r3, [r3, #0]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d105      	bne.n	8005aee <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2280      	movs	r2, #128	; 0x80
 8005ae6:	0092      	lsls	r2, r2, #2
 8005ae8:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	e103      	b.n	8005cf6 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2240      	movs	r2, #64	; 0x40
 8005af2:	5c9b      	ldrb	r3, [r3, r2]
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d101      	bne.n	8005afc <HAL_I2C_Mem_Read+0x5c>
 8005af8:	2302      	movs	r3, #2
 8005afa:	e0fc      	b.n	8005cf6 <HAL_I2C_Mem_Read+0x256>
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2240      	movs	r2, #64	; 0x40
 8005b00:	2101      	movs	r1, #1
 8005b02:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005b04:	f7ff fae8 	bl	80050d8 <HAL_GetTick>
 8005b08:	0003      	movs	r3, r0
 8005b0a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005b0c:	2380      	movs	r3, #128	; 0x80
 8005b0e:	0219      	lsls	r1, r3, #8
 8005b10:	68f8      	ldr	r0, [r7, #12]
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	9300      	str	r3, [sp, #0]
 8005b16:	2319      	movs	r3, #25
 8005b18:	2201      	movs	r2, #1
 8005b1a:	f000 f9dd 	bl	8005ed8 <I2C_WaitOnFlagUntilTimeout>
 8005b1e:	1e03      	subs	r3, r0, #0
 8005b20:	d001      	beq.n	8005b26 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e0e7      	b.n	8005cf6 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2241      	movs	r2, #65	; 0x41
 8005b2a:	2122      	movs	r1, #34	; 0x22
 8005b2c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2242      	movs	r2, #66	; 0x42
 8005b32:	2140      	movs	r1, #64	; 0x40
 8005b34:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b40:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	222c      	movs	r2, #44	; 0x2c
 8005b46:	18ba      	adds	r2, r7, r2
 8005b48:	8812      	ldrh	r2, [r2, #0]
 8005b4a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005b52:	1dbb      	adds	r3, r7, #6
 8005b54:	881c      	ldrh	r4, [r3, #0]
 8005b56:	2308      	movs	r3, #8
 8005b58:	18fb      	adds	r3, r7, r3
 8005b5a:	881a      	ldrh	r2, [r3, #0]
 8005b5c:	230a      	movs	r3, #10
 8005b5e:	18fb      	adds	r3, r7, r3
 8005b60:	8819      	ldrh	r1, [r3, #0]
 8005b62:	68f8      	ldr	r0, [r7, #12]
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	9301      	str	r3, [sp, #4]
 8005b68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b6a:	9300      	str	r3, [sp, #0]
 8005b6c:	0023      	movs	r3, r4
 8005b6e:	f000 f92f 	bl	8005dd0 <I2C_RequestMemoryRead>
 8005b72:	1e03      	subs	r3, r0, #0
 8005b74:	d005      	beq.n	8005b82 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2240      	movs	r2, #64	; 0x40
 8005b7a:	2100      	movs	r1, #0
 8005b7c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e0b9      	b.n	8005cf6 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b86:	b29b      	uxth	r3, r3
 8005b88:	2bff      	cmp	r3, #255	; 0xff
 8005b8a:	d911      	bls.n	8005bb0 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	22ff      	movs	r2, #255	; 0xff
 8005b90:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b96:	b2da      	uxtb	r2, r3
 8005b98:	2380      	movs	r3, #128	; 0x80
 8005b9a:	045c      	lsls	r4, r3, #17
 8005b9c:	230a      	movs	r3, #10
 8005b9e:	18fb      	adds	r3, r7, r3
 8005ba0:	8819      	ldrh	r1, [r3, #0]
 8005ba2:	68f8      	ldr	r0, [r7, #12]
 8005ba4:	4b56      	ldr	r3, [pc, #344]	; (8005d00 <HAL_I2C_Mem_Read+0x260>)
 8005ba6:	9300      	str	r3, [sp, #0]
 8005ba8:	0023      	movs	r3, r4
 8005baa:	f000 fb4f 	bl	800624c <I2C_TransferConfig>
 8005bae:	e012      	b.n	8005bd6 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bb4:	b29a      	uxth	r2, r3
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bbe:	b2da      	uxtb	r2, r3
 8005bc0:	2380      	movs	r3, #128	; 0x80
 8005bc2:	049c      	lsls	r4, r3, #18
 8005bc4:	230a      	movs	r3, #10
 8005bc6:	18fb      	adds	r3, r7, r3
 8005bc8:	8819      	ldrh	r1, [r3, #0]
 8005bca:	68f8      	ldr	r0, [r7, #12]
 8005bcc:	4b4c      	ldr	r3, [pc, #304]	; (8005d00 <HAL_I2C_Mem_Read+0x260>)
 8005bce:	9300      	str	r3, [sp, #0]
 8005bd0:	0023      	movs	r3, r4
 8005bd2:	f000 fb3b 	bl	800624c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005bd6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bd8:	68f8      	ldr	r0, [r7, #12]
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	9300      	str	r3, [sp, #0]
 8005bde:	0013      	movs	r3, r2
 8005be0:	2200      	movs	r2, #0
 8005be2:	2104      	movs	r1, #4
 8005be4:	f000 f978 	bl	8005ed8 <I2C_WaitOnFlagUntilTimeout>
 8005be8:	1e03      	subs	r3, r0, #0
 8005bea:	d001      	beq.n	8005bf0 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8005bec:	2301      	movs	r3, #1
 8005bee:	e082      	b.n	8005cf6 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bfa:	b2d2      	uxtb	r2, r2
 8005bfc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c02:	1c5a      	adds	r2, r3, #1
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c0c:	3b01      	subs	r3, #1
 8005c0e:	b29a      	uxth	r2, r3
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	3b01      	subs	r3, #1
 8005c1c:	b29a      	uxth	r2, r3
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d03a      	beq.n	8005ca2 <HAL_I2C_Mem_Read+0x202>
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d136      	bne.n	8005ca2 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005c34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c36:	68f8      	ldr	r0, [r7, #12]
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	9300      	str	r3, [sp, #0]
 8005c3c:	0013      	movs	r3, r2
 8005c3e:	2200      	movs	r2, #0
 8005c40:	2180      	movs	r1, #128	; 0x80
 8005c42:	f000 f949 	bl	8005ed8 <I2C_WaitOnFlagUntilTimeout>
 8005c46:	1e03      	subs	r3, r0, #0
 8005c48:	d001      	beq.n	8005c4e <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e053      	b.n	8005cf6 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	2bff      	cmp	r3, #255	; 0xff
 8005c56:	d911      	bls.n	8005c7c <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	22ff      	movs	r2, #255	; 0xff
 8005c5c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c62:	b2da      	uxtb	r2, r3
 8005c64:	2380      	movs	r3, #128	; 0x80
 8005c66:	045c      	lsls	r4, r3, #17
 8005c68:	230a      	movs	r3, #10
 8005c6a:	18fb      	adds	r3, r7, r3
 8005c6c:	8819      	ldrh	r1, [r3, #0]
 8005c6e:	68f8      	ldr	r0, [r7, #12]
 8005c70:	2300      	movs	r3, #0
 8005c72:	9300      	str	r3, [sp, #0]
 8005c74:	0023      	movs	r3, r4
 8005c76:	f000 fae9 	bl	800624c <I2C_TransferConfig>
 8005c7a:	e012      	b.n	8005ca2 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c80:	b29a      	uxth	r2, r3
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c8a:	b2da      	uxtb	r2, r3
 8005c8c:	2380      	movs	r3, #128	; 0x80
 8005c8e:	049c      	lsls	r4, r3, #18
 8005c90:	230a      	movs	r3, #10
 8005c92:	18fb      	adds	r3, r7, r3
 8005c94:	8819      	ldrh	r1, [r3, #0]
 8005c96:	68f8      	ldr	r0, [r7, #12]
 8005c98:	2300      	movs	r3, #0
 8005c9a:	9300      	str	r3, [sp, #0]
 8005c9c:	0023      	movs	r3, r4
 8005c9e:	f000 fad5 	bl	800624c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d194      	bne.n	8005bd6 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cac:	697a      	ldr	r2, [r7, #20]
 8005cae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	0018      	movs	r0, r3
 8005cb4:	f000 f98e 	bl	8005fd4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005cb8:	1e03      	subs	r3, r0, #0
 8005cba:	d001      	beq.n	8005cc0 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	e01a      	b.n	8005cf6 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	2220      	movs	r2, #32
 8005cc6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	685a      	ldr	r2, [r3, #4]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	490c      	ldr	r1, [pc, #48]	; (8005d04 <HAL_I2C_Mem_Read+0x264>)
 8005cd4:	400a      	ands	r2, r1
 8005cd6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2241      	movs	r2, #65	; 0x41
 8005cdc:	2120      	movs	r1, #32
 8005cde:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2242      	movs	r2, #66	; 0x42
 8005ce4:	2100      	movs	r1, #0
 8005ce6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2240      	movs	r2, #64	; 0x40
 8005cec:	2100      	movs	r1, #0
 8005cee:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	e000      	b.n	8005cf6 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8005cf4:	2302      	movs	r3, #2
  }
}
 8005cf6:	0018      	movs	r0, r3
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	b007      	add	sp, #28
 8005cfc:	bd90      	pop	{r4, r7, pc}
 8005cfe:	46c0      	nop			; (mov r8, r8)
 8005d00:	80002400 	.word	0x80002400
 8005d04:	fe00e800 	.word	0xfe00e800

08005d08 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005d08:	b5b0      	push	{r4, r5, r7, lr}
 8005d0a:	b086      	sub	sp, #24
 8005d0c:	af02      	add	r7, sp, #8
 8005d0e:	60f8      	str	r0, [r7, #12]
 8005d10:	000c      	movs	r4, r1
 8005d12:	0010      	movs	r0, r2
 8005d14:	0019      	movs	r1, r3
 8005d16:	250a      	movs	r5, #10
 8005d18:	197b      	adds	r3, r7, r5
 8005d1a:	1c22      	adds	r2, r4, #0
 8005d1c:	801a      	strh	r2, [r3, #0]
 8005d1e:	2308      	movs	r3, #8
 8005d20:	18fb      	adds	r3, r7, r3
 8005d22:	1c02      	adds	r2, r0, #0
 8005d24:	801a      	strh	r2, [r3, #0]
 8005d26:	1dbb      	adds	r3, r7, #6
 8005d28:	1c0a      	adds	r2, r1, #0
 8005d2a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005d2c:	1dbb      	adds	r3, r7, #6
 8005d2e:	881b      	ldrh	r3, [r3, #0]
 8005d30:	b2da      	uxtb	r2, r3
 8005d32:	2380      	movs	r3, #128	; 0x80
 8005d34:	045c      	lsls	r4, r3, #17
 8005d36:	197b      	adds	r3, r7, r5
 8005d38:	8819      	ldrh	r1, [r3, #0]
 8005d3a:	68f8      	ldr	r0, [r7, #12]
 8005d3c:	4b23      	ldr	r3, [pc, #140]	; (8005dcc <I2C_RequestMemoryWrite+0xc4>)
 8005d3e:	9300      	str	r3, [sp, #0]
 8005d40:	0023      	movs	r3, r4
 8005d42:	f000 fa83 	bl	800624c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d48:	6a39      	ldr	r1, [r7, #32]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	0018      	movs	r0, r3
 8005d4e:	f000 f902 	bl	8005f56 <I2C_WaitOnTXISFlagUntilTimeout>
 8005d52:	1e03      	subs	r3, r0, #0
 8005d54:	d001      	beq.n	8005d5a <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	e033      	b.n	8005dc2 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d5a:	1dbb      	adds	r3, r7, #6
 8005d5c:	881b      	ldrh	r3, [r3, #0]
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d107      	bne.n	8005d72 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005d62:	2308      	movs	r3, #8
 8005d64:	18fb      	adds	r3, r7, r3
 8005d66:	881b      	ldrh	r3, [r3, #0]
 8005d68:	b2da      	uxtb	r2, r3
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	629a      	str	r2, [r3, #40]	; 0x28
 8005d70:	e019      	b.n	8005da6 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005d72:	2308      	movs	r3, #8
 8005d74:	18fb      	adds	r3, r7, r3
 8005d76:	881b      	ldrh	r3, [r3, #0]
 8005d78:	0a1b      	lsrs	r3, r3, #8
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	b2da      	uxtb	r2, r3
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d86:	6a39      	ldr	r1, [r7, #32]
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	0018      	movs	r0, r3
 8005d8c:	f000 f8e3 	bl	8005f56 <I2C_WaitOnTXISFlagUntilTimeout>
 8005d90:	1e03      	subs	r3, r0, #0
 8005d92:	d001      	beq.n	8005d98 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	e014      	b.n	8005dc2 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005d98:	2308      	movs	r3, #8
 8005d9a:	18fb      	adds	r3, r7, r3
 8005d9c:	881b      	ldrh	r3, [r3, #0]
 8005d9e:	b2da      	uxtb	r2, r3
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005da6:	6a3a      	ldr	r2, [r7, #32]
 8005da8:	68f8      	ldr	r0, [r7, #12]
 8005daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dac:	9300      	str	r3, [sp, #0]
 8005dae:	0013      	movs	r3, r2
 8005db0:	2200      	movs	r2, #0
 8005db2:	2180      	movs	r1, #128	; 0x80
 8005db4:	f000 f890 	bl	8005ed8 <I2C_WaitOnFlagUntilTimeout>
 8005db8:	1e03      	subs	r3, r0, #0
 8005dba:	d001      	beq.n	8005dc0 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	e000      	b.n	8005dc2 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8005dc0:	2300      	movs	r3, #0
}
 8005dc2:	0018      	movs	r0, r3
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	b004      	add	sp, #16
 8005dc8:	bdb0      	pop	{r4, r5, r7, pc}
 8005dca:	46c0      	nop			; (mov r8, r8)
 8005dcc:	80002000 	.word	0x80002000

08005dd0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005dd0:	b5b0      	push	{r4, r5, r7, lr}
 8005dd2:	b086      	sub	sp, #24
 8005dd4:	af02      	add	r7, sp, #8
 8005dd6:	60f8      	str	r0, [r7, #12]
 8005dd8:	000c      	movs	r4, r1
 8005dda:	0010      	movs	r0, r2
 8005ddc:	0019      	movs	r1, r3
 8005dde:	250a      	movs	r5, #10
 8005de0:	197b      	adds	r3, r7, r5
 8005de2:	1c22      	adds	r2, r4, #0
 8005de4:	801a      	strh	r2, [r3, #0]
 8005de6:	2308      	movs	r3, #8
 8005de8:	18fb      	adds	r3, r7, r3
 8005dea:	1c02      	adds	r2, r0, #0
 8005dec:	801a      	strh	r2, [r3, #0]
 8005dee:	1dbb      	adds	r3, r7, #6
 8005df0:	1c0a      	adds	r2, r1, #0
 8005df2:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005df4:	1dbb      	adds	r3, r7, #6
 8005df6:	881b      	ldrh	r3, [r3, #0]
 8005df8:	b2da      	uxtb	r2, r3
 8005dfa:	197b      	adds	r3, r7, r5
 8005dfc:	8819      	ldrh	r1, [r3, #0]
 8005dfe:	68f8      	ldr	r0, [r7, #12]
 8005e00:	4b23      	ldr	r3, [pc, #140]	; (8005e90 <I2C_RequestMemoryRead+0xc0>)
 8005e02:	9300      	str	r3, [sp, #0]
 8005e04:	2300      	movs	r3, #0
 8005e06:	f000 fa21 	bl	800624c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e0c:	6a39      	ldr	r1, [r7, #32]
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	0018      	movs	r0, r3
 8005e12:	f000 f8a0 	bl	8005f56 <I2C_WaitOnTXISFlagUntilTimeout>
 8005e16:	1e03      	subs	r3, r0, #0
 8005e18:	d001      	beq.n	8005e1e <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e033      	b.n	8005e86 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e1e:	1dbb      	adds	r3, r7, #6
 8005e20:	881b      	ldrh	r3, [r3, #0]
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d107      	bne.n	8005e36 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005e26:	2308      	movs	r3, #8
 8005e28:	18fb      	adds	r3, r7, r3
 8005e2a:	881b      	ldrh	r3, [r3, #0]
 8005e2c:	b2da      	uxtb	r2, r3
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	629a      	str	r2, [r3, #40]	; 0x28
 8005e34:	e019      	b.n	8005e6a <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005e36:	2308      	movs	r3, #8
 8005e38:	18fb      	adds	r3, r7, r3
 8005e3a:	881b      	ldrh	r3, [r3, #0]
 8005e3c:	0a1b      	lsrs	r3, r3, #8
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	b2da      	uxtb	r2, r3
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e4a:	6a39      	ldr	r1, [r7, #32]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	0018      	movs	r0, r3
 8005e50:	f000 f881 	bl	8005f56 <I2C_WaitOnTXISFlagUntilTimeout>
 8005e54:	1e03      	subs	r3, r0, #0
 8005e56:	d001      	beq.n	8005e5c <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e014      	b.n	8005e86 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005e5c:	2308      	movs	r3, #8
 8005e5e:	18fb      	adds	r3, r7, r3
 8005e60:	881b      	ldrh	r3, [r3, #0]
 8005e62:	b2da      	uxtb	r2, r3
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005e6a:	6a3a      	ldr	r2, [r7, #32]
 8005e6c:	68f8      	ldr	r0, [r7, #12]
 8005e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e70:	9300      	str	r3, [sp, #0]
 8005e72:	0013      	movs	r3, r2
 8005e74:	2200      	movs	r2, #0
 8005e76:	2140      	movs	r1, #64	; 0x40
 8005e78:	f000 f82e 	bl	8005ed8 <I2C_WaitOnFlagUntilTimeout>
 8005e7c:	1e03      	subs	r3, r0, #0
 8005e7e:	d001      	beq.n	8005e84 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	e000      	b.n	8005e86 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	0018      	movs	r0, r3
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	b004      	add	sp, #16
 8005e8c:	bdb0      	pop	{r4, r5, r7, pc}
 8005e8e:	46c0      	nop			; (mov r8, r8)
 8005e90:	80002000 	.word	0x80002000

08005e94 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b082      	sub	sp, #8
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	699b      	ldr	r3, [r3, #24]
 8005ea2:	2202      	movs	r2, #2
 8005ea4:	4013      	ands	r3, r2
 8005ea6:	2b02      	cmp	r3, #2
 8005ea8:	d103      	bne.n	8005eb2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	699b      	ldr	r3, [r3, #24]
 8005eb8:	2201      	movs	r2, #1
 8005eba:	4013      	ands	r3, r2
 8005ebc:	2b01      	cmp	r3, #1
 8005ebe:	d007      	beq.n	8005ed0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	699a      	ldr	r2, [r3, #24]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	2101      	movs	r1, #1
 8005ecc:	430a      	orrs	r2, r1
 8005ece:	619a      	str	r2, [r3, #24]
  }
}
 8005ed0:	46c0      	nop			; (mov r8, r8)
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	b002      	add	sp, #8
 8005ed6:	bd80      	pop	{r7, pc}

08005ed8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b084      	sub	sp, #16
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	60f8      	str	r0, [r7, #12]
 8005ee0:	60b9      	str	r1, [r7, #8]
 8005ee2:	603b      	str	r3, [r7, #0]
 8005ee4:	1dfb      	adds	r3, r7, #7
 8005ee6:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ee8:	e021      	b.n	8005f2e <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	3301      	adds	r3, #1
 8005eee:	d01e      	beq.n	8005f2e <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ef0:	f7ff f8f2 	bl	80050d8 <HAL_GetTick>
 8005ef4:	0002      	movs	r2, r0
 8005ef6:	69bb      	ldr	r3, [r7, #24]
 8005ef8:	1ad3      	subs	r3, r2, r3
 8005efa:	683a      	ldr	r2, [r7, #0]
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d302      	bcc.n	8005f06 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d113      	bne.n	8005f2e <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f0a:	2220      	movs	r2, #32
 8005f0c:	431a      	orrs	r2, r3
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	2241      	movs	r2, #65	; 0x41
 8005f16:	2120      	movs	r1, #32
 8005f18:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2242      	movs	r2, #66	; 0x42
 8005f1e:	2100      	movs	r1, #0
 8005f20:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2240      	movs	r2, #64	; 0x40
 8005f26:	2100      	movs	r1, #0
 8005f28:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	e00f      	b.n	8005f4e <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	699b      	ldr	r3, [r3, #24]
 8005f34:	68ba      	ldr	r2, [r7, #8]
 8005f36:	4013      	ands	r3, r2
 8005f38:	68ba      	ldr	r2, [r7, #8]
 8005f3a:	1ad3      	subs	r3, r2, r3
 8005f3c:	425a      	negs	r2, r3
 8005f3e:	4153      	adcs	r3, r2
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	001a      	movs	r2, r3
 8005f44:	1dfb      	adds	r3, r7, #7
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d0ce      	beq.n	8005eea <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f4c:	2300      	movs	r3, #0
}
 8005f4e:	0018      	movs	r0, r3
 8005f50:	46bd      	mov	sp, r7
 8005f52:	b004      	add	sp, #16
 8005f54:	bd80      	pop	{r7, pc}

08005f56 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005f56:	b580      	push	{r7, lr}
 8005f58:	b084      	sub	sp, #16
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	60f8      	str	r0, [r7, #12]
 8005f5e:	60b9      	str	r1, [r7, #8]
 8005f60:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005f62:	e02b      	b.n	8005fbc <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f64:	687a      	ldr	r2, [r7, #4]
 8005f66:	68b9      	ldr	r1, [r7, #8]
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	0018      	movs	r0, r3
 8005f6c:	f000 f86e 	bl	800604c <I2C_IsErrorOccurred>
 8005f70:	1e03      	subs	r3, r0, #0
 8005f72:	d001      	beq.n	8005f78 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	e029      	b.n	8005fcc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	3301      	adds	r3, #1
 8005f7c:	d01e      	beq.n	8005fbc <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f7e:	f7ff f8ab 	bl	80050d8 <HAL_GetTick>
 8005f82:	0002      	movs	r2, r0
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	1ad3      	subs	r3, r2, r3
 8005f88:	68ba      	ldr	r2, [r7, #8]
 8005f8a:	429a      	cmp	r2, r3
 8005f8c:	d302      	bcc.n	8005f94 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d113      	bne.n	8005fbc <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f98:	2220      	movs	r2, #32
 8005f9a:	431a      	orrs	r2, r3
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2241      	movs	r2, #65	; 0x41
 8005fa4:	2120      	movs	r1, #32
 8005fa6:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2242      	movs	r2, #66	; 0x42
 8005fac:	2100      	movs	r1, #0
 8005fae:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	2240      	movs	r2, #64	; 0x40
 8005fb4:	2100      	movs	r1, #0
 8005fb6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e007      	b.n	8005fcc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	699b      	ldr	r3, [r3, #24]
 8005fc2:	2202      	movs	r2, #2
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	2b02      	cmp	r3, #2
 8005fc8:	d1cc      	bne.n	8005f64 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005fca:	2300      	movs	r3, #0
}
 8005fcc:	0018      	movs	r0, r3
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	b004      	add	sp, #16
 8005fd2:	bd80      	pop	{r7, pc}

08005fd4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b084      	sub	sp, #16
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	60b9      	str	r1, [r7, #8]
 8005fde:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005fe0:	e028      	b.n	8006034 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fe2:	687a      	ldr	r2, [r7, #4]
 8005fe4:	68b9      	ldr	r1, [r7, #8]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	0018      	movs	r0, r3
 8005fea:	f000 f82f 	bl	800604c <I2C_IsErrorOccurred>
 8005fee:	1e03      	subs	r3, r0, #0
 8005ff0:	d001      	beq.n	8005ff6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e026      	b.n	8006044 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ff6:	f7ff f86f 	bl	80050d8 <HAL_GetTick>
 8005ffa:	0002      	movs	r2, r0
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	1ad3      	subs	r3, r2, r3
 8006000:	68ba      	ldr	r2, [r7, #8]
 8006002:	429a      	cmp	r2, r3
 8006004:	d302      	bcc.n	800600c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d113      	bne.n	8006034 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006010:	2220      	movs	r2, #32
 8006012:	431a      	orrs	r2, r3
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2241      	movs	r2, #65	; 0x41
 800601c:	2120      	movs	r1, #32
 800601e:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2242      	movs	r2, #66	; 0x42
 8006024:	2100      	movs	r1, #0
 8006026:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2240      	movs	r2, #64	; 0x40
 800602c:	2100      	movs	r1, #0
 800602e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	e007      	b.n	8006044 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	699b      	ldr	r3, [r3, #24]
 800603a:	2220      	movs	r2, #32
 800603c:	4013      	ands	r3, r2
 800603e:	2b20      	cmp	r3, #32
 8006040:	d1cf      	bne.n	8005fe2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	0018      	movs	r0, r3
 8006046:	46bd      	mov	sp, r7
 8006048:	b004      	add	sp, #16
 800604a:	bd80      	pop	{r7, pc}

0800604c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800604c:	b590      	push	{r4, r7, lr}
 800604e:	b08b      	sub	sp, #44	; 0x2c
 8006050:	af00      	add	r7, sp, #0
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	60b9      	str	r1, [r7, #8]
 8006056:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006058:	2327      	movs	r3, #39	; 0x27
 800605a:	18fb      	adds	r3, r7, r3
 800605c:	2200      	movs	r2, #0
 800605e:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	699b      	ldr	r3, [r3, #24]
 8006066:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006068:	2300      	movs	r3, #0
 800606a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006070:	69bb      	ldr	r3, [r7, #24]
 8006072:	2210      	movs	r2, #16
 8006074:	4013      	ands	r3, r2
 8006076:	d100      	bne.n	800607a <I2C_IsErrorOccurred+0x2e>
 8006078:	e082      	b.n	8006180 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	2210      	movs	r2, #16
 8006080:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006082:	e060      	b.n	8006146 <I2C_IsErrorOccurred+0xfa>
 8006084:	2427      	movs	r4, #39	; 0x27
 8006086:	193b      	adds	r3, r7, r4
 8006088:	193a      	adds	r2, r7, r4
 800608a:	7812      	ldrb	r2, [r2, #0]
 800608c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	3301      	adds	r3, #1
 8006092:	d058      	beq.n	8006146 <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006094:	f7ff f820 	bl	80050d8 <HAL_GetTick>
 8006098:	0002      	movs	r2, r0
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	68ba      	ldr	r2, [r7, #8]
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d306      	bcc.n	80060b2 <I2C_IsErrorOccurred+0x66>
 80060a4:	193b      	adds	r3, r7, r4
 80060a6:	193a      	adds	r2, r7, r4
 80060a8:	7812      	ldrb	r2, [r2, #0]
 80060aa:	701a      	strb	r2, [r3, #0]
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d149      	bne.n	8006146 <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	685a      	ldr	r2, [r3, #4]
 80060b8:	2380      	movs	r3, #128	; 0x80
 80060ba:	01db      	lsls	r3, r3, #7
 80060bc:	4013      	ands	r3, r2
 80060be:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80060c0:	2013      	movs	r0, #19
 80060c2:	183b      	adds	r3, r7, r0
 80060c4:	68fa      	ldr	r2, [r7, #12]
 80060c6:	2142      	movs	r1, #66	; 0x42
 80060c8:	5c52      	ldrb	r2, [r2, r1]
 80060ca:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	699a      	ldr	r2, [r3, #24]
 80060d2:	2380      	movs	r3, #128	; 0x80
 80060d4:	021b      	lsls	r3, r3, #8
 80060d6:	401a      	ands	r2, r3
 80060d8:	2380      	movs	r3, #128	; 0x80
 80060da:	021b      	lsls	r3, r3, #8
 80060dc:	429a      	cmp	r2, r3
 80060de:	d126      	bne.n	800612e <I2C_IsErrorOccurred+0xe2>
 80060e0:	697a      	ldr	r2, [r7, #20]
 80060e2:	2380      	movs	r3, #128	; 0x80
 80060e4:	01db      	lsls	r3, r3, #7
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d021      	beq.n	800612e <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 80060ea:	183b      	adds	r3, r7, r0
 80060ec:	781b      	ldrb	r3, [r3, #0]
 80060ee:	2b20      	cmp	r3, #32
 80060f0:	d01d      	beq.n	800612e <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	685a      	ldr	r2, [r3, #4]
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2180      	movs	r1, #128	; 0x80
 80060fe:	01c9      	lsls	r1, r1, #7
 8006100:	430a      	orrs	r2, r1
 8006102:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006104:	f7fe ffe8 	bl	80050d8 <HAL_GetTick>
 8006108:	0003      	movs	r3, r0
 800610a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800610c:	e00f      	b.n	800612e <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800610e:	f7fe ffe3 	bl	80050d8 <HAL_GetTick>
 8006112:	0002      	movs	r2, r0
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	1ad3      	subs	r3, r2, r3
 8006118:	2b19      	cmp	r3, #25
 800611a:	d908      	bls.n	800612e <I2C_IsErrorOccurred+0xe2>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 800611c:	6a3b      	ldr	r3, [r7, #32]
 800611e:	2220      	movs	r2, #32
 8006120:	4313      	orrs	r3, r2
 8006122:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006124:	2327      	movs	r3, #39	; 0x27
 8006126:	18fb      	adds	r3, r7, r3
 8006128:	2201      	movs	r2, #1
 800612a:	701a      	strb	r2, [r3, #0]

              break;
 800612c:	e00b      	b.n	8006146 <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	699b      	ldr	r3, [r3, #24]
 8006134:	2220      	movs	r2, #32
 8006136:	4013      	ands	r3, r2
 8006138:	2127      	movs	r1, #39	; 0x27
 800613a:	187a      	adds	r2, r7, r1
 800613c:	1879      	adds	r1, r7, r1
 800613e:	7809      	ldrb	r1, [r1, #0]
 8006140:	7011      	strb	r1, [r2, #0]
 8006142:	2b20      	cmp	r3, #32
 8006144:	d1e3      	bne.n	800610e <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	699b      	ldr	r3, [r3, #24]
 800614c:	2220      	movs	r2, #32
 800614e:	4013      	ands	r3, r2
 8006150:	2b20      	cmp	r3, #32
 8006152:	d004      	beq.n	800615e <I2C_IsErrorOccurred+0x112>
 8006154:	2327      	movs	r3, #39	; 0x27
 8006156:	18fb      	adds	r3, r7, r3
 8006158:	781b      	ldrb	r3, [r3, #0]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d092      	beq.n	8006084 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800615e:	2327      	movs	r3, #39	; 0x27
 8006160:	18fb      	adds	r3, r7, r3
 8006162:	781b      	ldrb	r3, [r3, #0]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d103      	bne.n	8006170 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2220      	movs	r2, #32
 800616e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006170:	6a3b      	ldr	r3, [r7, #32]
 8006172:	2204      	movs	r2, #4
 8006174:	4313      	orrs	r3, r2
 8006176:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006178:	2327      	movs	r3, #39	; 0x27
 800617a:	18fb      	adds	r3, r7, r3
 800617c:	2201      	movs	r2, #1
 800617e:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	699b      	ldr	r3, [r3, #24]
 8006186:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006188:	69ba      	ldr	r2, [r7, #24]
 800618a:	2380      	movs	r3, #128	; 0x80
 800618c:	005b      	lsls	r3, r3, #1
 800618e:	4013      	ands	r3, r2
 8006190:	d00c      	beq.n	80061ac <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006192:	6a3b      	ldr	r3, [r7, #32]
 8006194:	2201      	movs	r2, #1
 8006196:	4313      	orrs	r3, r2
 8006198:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	2280      	movs	r2, #128	; 0x80
 80061a0:	0052      	lsls	r2, r2, #1
 80061a2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80061a4:	2327      	movs	r3, #39	; 0x27
 80061a6:	18fb      	adds	r3, r7, r3
 80061a8:	2201      	movs	r2, #1
 80061aa:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80061ac:	69ba      	ldr	r2, [r7, #24]
 80061ae:	2380      	movs	r3, #128	; 0x80
 80061b0:	00db      	lsls	r3, r3, #3
 80061b2:	4013      	ands	r3, r2
 80061b4:	d00c      	beq.n	80061d0 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80061b6:	6a3b      	ldr	r3, [r7, #32]
 80061b8:	2208      	movs	r2, #8
 80061ba:	4313      	orrs	r3, r2
 80061bc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	2280      	movs	r2, #128	; 0x80
 80061c4:	00d2      	lsls	r2, r2, #3
 80061c6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80061c8:	2327      	movs	r3, #39	; 0x27
 80061ca:	18fb      	adds	r3, r7, r3
 80061cc:	2201      	movs	r2, #1
 80061ce:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80061d0:	69ba      	ldr	r2, [r7, #24]
 80061d2:	2380      	movs	r3, #128	; 0x80
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	4013      	ands	r3, r2
 80061d8:	d00c      	beq.n	80061f4 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80061da:	6a3b      	ldr	r3, [r7, #32]
 80061dc:	2202      	movs	r2, #2
 80061de:	4313      	orrs	r3, r2
 80061e0:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	2280      	movs	r2, #128	; 0x80
 80061e8:	0092      	lsls	r2, r2, #2
 80061ea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80061ec:	2327      	movs	r3, #39	; 0x27
 80061ee:	18fb      	adds	r3, r7, r3
 80061f0:	2201      	movs	r2, #1
 80061f2:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80061f4:	2327      	movs	r3, #39	; 0x27
 80061f6:	18fb      	adds	r3, r7, r3
 80061f8:	781b      	ldrb	r3, [r3, #0]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d01d      	beq.n	800623a <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	0018      	movs	r0, r3
 8006202:	f7ff fe47 	bl	8005e94 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	685a      	ldr	r2, [r3, #4]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	490d      	ldr	r1, [pc, #52]	; (8006248 <I2C_IsErrorOccurred+0x1fc>)
 8006212:	400a      	ands	r2, r1
 8006214:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800621a:	6a3b      	ldr	r3, [r7, #32]
 800621c:	431a      	orrs	r2, r3
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2241      	movs	r2, #65	; 0x41
 8006226:	2120      	movs	r1, #32
 8006228:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2242      	movs	r2, #66	; 0x42
 800622e:	2100      	movs	r1, #0
 8006230:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	2240      	movs	r2, #64	; 0x40
 8006236:	2100      	movs	r1, #0
 8006238:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800623a:	2327      	movs	r3, #39	; 0x27
 800623c:	18fb      	adds	r3, r7, r3
 800623e:	781b      	ldrb	r3, [r3, #0]
}
 8006240:	0018      	movs	r0, r3
 8006242:	46bd      	mov	sp, r7
 8006244:	b00b      	add	sp, #44	; 0x2c
 8006246:	bd90      	pop	{r4, r7, pc}
 8006248:	fe00e800 	.word	0xfe00e800

0800624c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800624c:	b590      	push	{r4, r7, lr}
 800624e:	b087      	sub	sp, #28
 8006250:	af00      	add	r7, sp, #0
 8006252:	60f8      	str	r0, [r7, #12]
 8006254:	0008      	movs	r0, r1
 8006256:	0011      	movs	r1, r2
 8006258:	607b      	str	r3, [r7, #4]
 800625a:	240a      	movs	r4, #10
 800625c:	193b      	adds	r3, r7, r4
 800625e:	1c02      	adds	r2, r0, #0
 8006260:	801a      	strh	r2, [r3, #0]
 8006262:	2009      	movs	r0, #9
 8006264:	183b      	adds	r3, r7, r0
 8006266:	1c0a      	adds	r2, r1, #0
 8006268:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800626a:	193b      	adds	r3, r7, r4
 800626c:	881b      	ldrh	r3, [r3, #0]
 800626e:	059b      	lsls	r3, r3, #22
 8006270:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006272:	183b      	adds	r3, r7, r0
 8006274:	781b      	ldrb	r3, [r3, #0]
 8006276:	0419      	lsls	r1, r3, #16
 8006278:	23ff      	movs	r3, #255	; 0xff
 800627a:	041b      	lsls	r3, r3, #16
 800627c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800627e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006286:	4313      	orrs	r3, r2
 8006288:	005b      	lsls	r3, r3, #1
 800628a:	085b      	lsrs	r3, r3, #1
 800628c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	685b      	ldr	r3, [r3, #4]
 8006294:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006296:	0d51      	lsrs	r1, r2, #21
 8006298:	2280      	movs	r2, #128	; 0x80
 800629a:	00d2      	lsls	r2, r2, #3
 800629c:	400a      	ands	r2, r1
 800629e:	4907      	ldr	r1, [pc, #28]	; (80062bc <I2C_TransferConfig+0x70>)
 80062a0:	430a      	orrs	r2, r1
 80062a2:	43d2      	mvns	r2, r2
 80062a4:	401a      	ands	r2, r3
 80062a6:	0011      	movs	r1, r2
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	697a      	ldr	r2, [r7, #20]
 80062ae:	430a      	orrs	r2, r1
 80062b0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80062b2:	46c0      	nop			; (mov r8, r8)
 80062b4:	46bd      	mov	sp, r7
 80062b6:	b007      	add	sp, #28
 80062b8:	bd90      	pop	{r4, r7, pc}
 80062ba:	46c0      	nop			; (mov r8, r8)
 80062bc:	03ff63ff 	.word	0x03ff63ff

080062c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b082      	sub	sp, #8
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2241      	movs	r2, #65	; 0x41
 80062ce:	5c9b      	ldrb	r3, [r3, r2]
 80062d0:	b2db      	uxtb	r3, r3
 80062d2:	2b20      	cmp	r3, #32
 80062d4:	d138      	bne.n	8006348 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2240      	movs	r2, #64	; 0x40
 80062da:	5c9b      	ldrb	r3, [r3, r2]
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d101      	bne.n	80062e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80062e0:	2302      	movs	r3, #2
 80062e2:	e032      	b.n	800634a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2240      	movs	r2, #64	; 0x40
 80062e8:	2101      	movs	r1, #1
 80062ea:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2241      	movs	r2, #65	; 0x41
 80062f0:	2124      	movs	r1, #36	; 0x24
 80062f2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	681a      	ldr	r2, [r3, #0]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	2101      	movs	r1, #1
 8006300:	438a      	bics	r2, r1
 8006302:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4911      	ldr	r1, [pc, #68]	; (8006354 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8006310:	400a      	ands	r2, r1
 8006312:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	6819      	ldr	r1, [r3, #0]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	683a      	ldr	r2, [r7, #0]
 8006320:	430a      	orrs	r2, r1
 8006322:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	681a      	ldr	r2, [r3, #0]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	2101      	movs	r1, #1
 8006330:	430a      	orrs	r2, r1
 8006332:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2241      	movs	r2, #65	; 0x41
 8006338:	2120      	movs	r1, #32
 800633a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2240      	movs	r2, #64	; 0x40
 8006340:	2100      	movs	r1, #0
 8006342:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006344:	2300      	movs	r3, #0
 8006346:	e000      	b.n	800634a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006348:	2302      	movs	r3, #2
  }
}
 800634a:	0018      	movs	r0, r3
 800634c:	46bd      	mov	sp, r7
 800634e:	b002      	add	sp, #8
 8006350:	bd80      	pop	{r7, pc}
 8006352:	46c0      	nop			; (mov r8, r8)
 8006354:	ffffefff 	.word	0xffffefff

08006358 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b084      	sub	sp, #16
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2241      	movs	r2, #65	; 0x41
 8006366:	5c9b      	ldrb	r3, [r3, r2]
 8006368:	b2db      	uxtb	r3, r3
 800636a:	2b20      	cmp	r3, #32
 800636c:	d139      	bne.n	80063e2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2240      	movs	r2, #64	; 0x40
 8006372:	5c9b      	ldrb	r3, [r3, r2]
 8006374:	2b01      	cmp	r3, #1
 8006376:	d101      	bne.n	800637c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006378:	2302      	movs	r3, #2
 800637a:	e033      	b.n	80063e4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2240      	movs	r2, #64	; 0x40
 8006380:	2101      	movs	r1, #1
 8006382:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2241      	movs	r2, #65	; 0x41
 8006388:	2124      	movs	r1, #36	; 0x24
 800638a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	2101      	movs	r1, #1
 8006398:	438a      	bics	r2, r1
 800639a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	4a11      	ldr	r2, [pc, #68]	; (80063ec <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80063a8:	4013      	ands	r3, r2
 80063aa:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	021b      	lsls	r3, r3, #8
 80063b0:	68fa      	ldr	r2, [r7, #12]
 80063b2:	4313      	orrs	r3, r2
 80063b4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68fa      	ldr	r2, [r7, #12]
 80063bc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	681a      	ldr	r2, [r3, #0]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	2101      	movs	r1, #1
 80063ca:	430a      	orrs	r2, r1
 80063cc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2241      	movs	r2, #65	; 0x41
 80063d2:	2120      	movs	r1, #32
 80063d4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2240      	movs	r2, #64	; 0x40
 80063da:	2100      	movs	r1, #0
 80063dc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80063de:	2300      	movs	r3, #0
 80063e0:	e000      	b.n	80063e4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80063e2:	2302      	movs	r3, #2
  }
}
 80063e4:	0018      	movs	r0, r3
 80063e6:	46bd      	mov	sp, r7
 80063e8:	b004      	add	sp, #16
 80063ea:	bd80      	pop	{r7, pc}
 80063ec:	fffff0ff 	.word	0xfffff0ff

080063f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b084      	sub	sp, #16
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80063f8:	4b19      	ldr	r3, [pc, #100]	; (8006460 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4a19      	ldr	r2, [pc, #100]	; (8006464 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80063fe:	4013      	ands	r3, r2
 8006400:	0019      	movs	r1, r3
 8006402:	4b17      	ldr	r3, [pc, #92]	; (8006460 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	430a      	orrs	r2, r1
 8006408:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800640a:	687a      	ldr	r2, [r7, #4]
 800640c:	2380      	movs	r3, #128	; 0x80
 800640e:	009b      	lsls	r3, r3, #2
 8006410:	429a      	cmp	r2, r3
 8006412:	d11f      	bne.n	8006454 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8006414:	4b14      	ldr	r3, [pc, #80]	; (8006468 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	0013      	movs	r3, r2
 800641a:	005b      	lsls	r3, r3, #1
 800641c:	189b      	adds	r3, r3, r2
 800641e:	005b      	lsls	r3, r3, #1
 8006420:	4912      	ldr	r1, [pc, #72]	; (800646c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8006422:	0018      	movs	r0, r3
 8006424:	f7f9 fe96 	bl	8000154 <__udivsi3>
 8006428:	0003      	movs	r3, r0
 800642a:	3301      	adds	r3, #1
 800642c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800642e:	e008      	b.n	8006442 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d003      	beq.n	800643e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	3b01      	subs	r3, #1
 800643a:	60fb      	str	r3, [r7, #12]
 800643c:	e001      	b.n	8006442 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800643e:	2303      	movs	r3, #3
 8006440:	e009      	b.n	8006456 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006442:	4b07      	ldr	r3, [pc, #28]	; (8006460 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006444:	695a      	ldr	r2, [r3, #20]
 8006446:	2380      	movs	r3, #128	; 0x80
 8006448:	00db      	lsls	r3, r3, #3
 800644a:	401a      	ands	r2, r3
 800644c:	2380      	movs	r3, #128	; 0x80
 800644e:	00db      	lsls	r3, r3, #3
 8006450:	429a      	cmp	r2, r3
 8006452:	d0ed      	beq.n	8006430 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8006454:	2300      	movs	r3, #0
}
 8006456:	0018      	movs	r0, r3
 8006458:	46bd      	mov	sp, r7
 800645a:	b004      	add	sp, #16
 800645c:	bd80      	pop	{r7, pc}
 800645e:	46c0      	nop			; (mov r8, r8)
 8006460:	40007000 	.word	0x40007000
 8006464:	fffff9ff 	.word	0xfffff9ff
 8006468:	20000000 	.word	0x20000000
 800646c:	000f4240 	.word	0x000f4240

08006470 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8006474:	4b03      	ldr	r3, [pc, #12]	; (8006484 <LL_RCC_GetAPB1Prescaler+0x14>)
 8006476:	689a      	ldr	r2, [r3, #8]
 8006478:	23e0      	movs	r3, #224	; 0xe0
 800647a:	01db      	lsls	r3, r3, #7
 800647c:	4013      	ands	r3, r2
}
 800647e:	0018      	movs	r0, r3
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}
 8006484:	40021000 	.word	0x40021000

08006488 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b088      	sub	sp, #32
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d102      	bne.n	800649c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	f000 fb50 	bl	8006b3c <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	2201      	movs	r2, #1
 80064a2:	4013      	ands	r3, r2
 80064a4:	d100      	bne.n	80064a8 <HAL_RCC_OscConfig+0x20>
 80064a6:	e07c      	b.n	80065a2 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80064a8:	4bc3      	ldr	r3, [pc, #780]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	2238      	movs	r2, #56	; 0x38
 80064ae:	4013      	ands	r3, r2
 80064b0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80064b2:	4bc1      	ldr	r3, [pc, #772]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	2203      	movs	r2, #3
 80064b8:	4013      	ands	r3, r2
 80064ba:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80064bc:	69bb      	ldr	r3, [r7, #24]
 80064be:	2b10      	cmp	r3, #16
 80064c0:	d102      	bne.n	80064c8 <HAL_RCC_OscConfig+0x40>
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	2b03      	cmp	r3, #3
 80064c6:	d002      	beq.n	80064ce <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80064c8:	69bb      	ldr	r3, [r7, #24]
 80064ca:	2b08      	cmp	r3, #8
 80064cc:	d10b      	bne.n	80064e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064ce:	4bba      	ldr	r3, [pc, #744]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	2380      	movs	r3, #128	; 0x80
 80064d4:	029b      	lsls	r3, r3, #10
 80064d6:	4013      	ands	r3, r2
 80064d8:	d062      	beq.n	80065a0 <HAL_RCC_OscConfig+0x118>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d15e      	bne.n	80065a0 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	e32a      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	685a      	ldr	r2, [r3, #4]
 80064ea:	2380      	movs	r3, #128	; 0x80
 80064ec:	025b      	lsls	r3, r3, #9
 80064ee:	429a      	cmp	r2, r3
 80064f0:	d107      	bne.n	8006502 <HAL_RCC_OscConfig+0x7a>
 80064f2:	4bb1      	ldr	r3, [pc, #708]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 80064f4:	681a      	ldr	r2, [r3, #0]
 80064f6:	4bb0      	ldr	r3, [pc, #704]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 80064f8:	2180      	movs	r1, #128	; 0x80
 80064fa:	0249      	lsls	r1, r1, #9
 80064fc:	430a      	orrs	r2, r1
 80064fe:	601a      	str	r2, [r3, #0]
 8006500:	e020      	b.n	8006544 <HAL_RCC_OscConfig+0xbc>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	685a      	ldr	r2, [r3, #4]
 8006506:	23a0      	movs	r3, #160	; 0xa0
 8006508:	02db      	lsls	r3, r3, #11
 800650a:	429a      	cmp	r2, r3
 800650c:	d10e      	bne.n	800652c <HAL_RCC_OscConfig+0xa4>
 800650e:	4baa      	ldr	r3, [pc, #680]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	4ba9      	ldr	r3, [pc, #676]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 8006514:	2180      	movs	r1, #128	; 0x80
 8006516:	02c9      	lsls	r1, r1, #11
 8006518:	430a      	orrs	r2, r1
 800651a:	601a      	str	r2, [r3, #0]
 800651c:	4ba6      	ldr	r3, [pc, #664]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	4ba5      	ldr	r3, [pc, #660]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 8006522:	2180      	movs	r1, #128	; 0x80
 8006524:	0249      	lsls	r1, r1, #9
 8006526:	430a      	orrs	r2, r1
 8006528:	601a      	str	r2, [r3, #0]
 800652a:	e00b      	b.n	8006544 <HAL_RCC_OscConfig+0xbc>
 800652c:	4ba2      	ldr	r3, [pc, #648]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 800652e:	681a      	ldr	r2, [r3, #0]
 8006530:	4ba1      	ldr	r3, [pc, #644]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 8006532:	49a2      	ldr	r1, [pc, #648]	; (80067bc <HAL_RCC_OscConfig+0x334>)
 8006534:	400a      	ands	r2, r1
 8006536:	601a      	str	r2, [r3, #0]
 8006538:	4b9f      	ldr	r3, [pc, #636]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	4b9e      	ldr	r3, [pc, #632]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 800653e:	49a0      	ldr	r1, [pc, #640]	; (80067c0 <HAL_RCC_OscConfig+0x338>)
 8006540:	400a      	ands	r2, r1
 8006542:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d014      	beq.n	8006576 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800654c:	f7fe fdc4 	bl	80050d8 <HAL_GetTick>
 8006550:	0003      	movs	r3, r0
 8006552:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006554:	e008      	b.n	8006568 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006556:	f7fe fdbf 	bl	80050d8 <HAL_GetTick>
 800655a:	0002      	movs	r2, r0
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	1ad3      	subs	r3, r2, r3
 8006560:	2b64      	cmp	r3, #100	; 0x64
 8006562:	d901      	bls.n	8006568 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8006564:	2303      	movs	r3, #3
 8006566:	e2e9      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006568:	4b93      	ldr	r3, [pc, #588]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	2380      	movs	r3, #128	; 0x80
 800656e:	029b      	lsls	r3, r3, #10
 8006570:	4013      	ands	r3, r2
 8006572:	d0f0      	beq.n	8006556 <HAL_RCC_OscConfig+0xce>
 8006574:	e015      	b.n	80065a2 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006576:	f7fe fdaf 	bl	80050d8 <HAL_GetTick>
 800657a:	0003      	movs	r3, r0
 800657c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800657e:	e008      	b.n	8006592 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006580:	f7fe fdaa 	bl	80050d8 <HAL_GetTick>
 8006584:	0002      	movs	r2, r0
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	1ad3      	subs	r3, r2, r3
 800658a:	2b64      	cmp	r3, #100	; 0x64
 800658c:	d901      	bls.n	8006592 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800658e:	2303      	movs	r3, #3
 8006590:	e2d4      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006592:	4b89      	ldr	r3, [pc, #548]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	2380      	movs	r3, #128	; 0x80
 8006598:	029b      	lsls	r3, r3, #10
 800659a:	4013      	ands	r3, r2
 800659c:	d1f0      	bne.n	8006580 <HAL_RCC_OscConfig+0xf8>
 800659e:	e000      	b.n	80065a2 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065a0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	2202      	movs	r2, #2
 80065a8:	4013      	ands	r3, r2
 80065aa:	d100      	bne.n	80065ae <HAL_RCC_OscConfig+0x126>
 80065ac:	e099      	b.n	80066e2 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80065ae:	4b82      	ldr	r3, [pc, #520]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	2238      	movs	r2, #56	; 0x38
 80065b4:	4013      	ands	r3, r2
 80065b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80065b8:	4b7f      	ldr	r3, [pc, #508]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	2203      	movs	r2, #3
 80065be:	4013      	ands	r3, r2
 80065c0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80065c2:	69bb      	ldr	r3, [r7, #24]
 80065c4:	2b10      	cmp	r3, #16
 80065c6:	d102      	bne.n	80065ce <HAL_RCC_OscConfig+0x146>
 80065c8:	697b      	ldr	r3, [r7, #20]
 80065ca:	2b02      	cmp	r3, #2
 80065cc:	d002      	beq.n	80065d4 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80065ce:	69bb      	ldr	r3, [r7, #24]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d135      	bne.n	8006640 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80065d4:	4b78      	ldr	r3, [pc, #480]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 80065d6:	681a      	ldr	r2, [r3, #0]
 80065d8:	2380      	movs	r3, #128	; 0x80
 80065da:	00db      	lsls	r3, r3, #3
 80065dc:	4013      	ands	r3, r2
 80065de:	d005      	beq.n	80065ec <HAL_RCC_OscConfig+0x164>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	68db      	ldr	r3, [r3, #12]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d101      	bne.n	80065ec <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 80065e8:	2301      	movs	r3, #1
 80065ea:	e2a7      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065ec:	4b72      	ldr	r3, [pc, #456]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	4a74      	ldr	r2, [pc, #464]	; (80067c4 <HAL_RCC_OscConfig+0x33c>)
 80065f2:	4013      	ands	r3, r2
 80065f4:	0019      	movs	r1, r3
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	695b      	ldr	r3, [r3, #20]
 80065fa:	021a      	lsls	r2, r3, #8
 80065fc:	4b6e      	ldr	r3, [pc, #440]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 80065fe:	430a      	orrs	r2, r1
 8006600:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006602:	69bb      	ldr	r3, [r7, #24]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d112      	bne.n	800662e <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8006608:	4b6b      	ldr	r3, [pc, #428]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a6e      	ldr	r2, [pc, #440]	; (80067c8 <HAL_RCC_OscConfig+0x340>)
 800660e:	4013      	ands	r3, r2
 8006610:	0019      	movs	r1, r3
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	691a      	ldr	r2, [r3, #16]
 8006616:	4b68      	ldr	r3, [pc, #416]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 8006618:	430a      	orrs	r2, r1
 800661a:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800661c:	4b66      	ldr	r3, [pc, #408]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	0adb      	lsrs	r3, r3, #11
 8006622:	2207      	movs	r2, #7
 8006624:	4013      	ands	r3, r2
 8006626:	4a69      	ldr	r2, [pc, #420]	; (80067cc <HAL_RCC_OscConfig+0x344>)
 8006628:	40da      	lsrs	r2, r3
 800662a:	4b69      	ldr	r3, [pc, #420]	; (80067d0 <HAL_RCC_OscConfig+0x348>)
 800662c:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800662e:	4b69      	ldr	r3, [pc, #420]	; (80067d4 <HAL_RCC_OscConfig+0x34c>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	0018      	movs	r0, r3
 8006634:	f7fe fb80 	bl	8004d38 <HAL_InitTick>
 8006638:	1e03      	subs	r3, r0, #0
 800663a:	d051      	beq.n	80066e0 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	e27d      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	68db      	ldr	r3, [r3, #12]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d030      	beq.n	80066aa <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8006648:	4b5b      	ldr	r3, [pc, #364]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a5e      	ldr	r2, [pc, #376]	; (80067c8 <HAL_RCC_OscConfig+0x340>)
 800664e:	4013      	ands	r3, r2
 8006650:	0019      	movs	r1, r3
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	691a      	ldr	r2, [r3, #16]
 8006656:	4b58      	ldr	r3, [pc, #352]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 8006658:	430a      	orrs	r2, r1
 800665a:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800665c:	4b56      	ldr	r3, [pc, #344]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 800665e:	681a      	ldr	r2, [r3, #0]
 8006660:	4b55      	ldr	r3, [pc, #340]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 8006662:	2180      	movs	r1, #128	; 0x80
 8006664:	0049      	lsls	r1, r1, #1
 8006666:	430a      	orrs	r2, r1
 8006668:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800666a:	f7fe fd35 	bl	80050d8 <HAL_GetTick>
 800666e:	0003      	movs	r3, r0
 8006670:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006672:	e008      	b.n	8006686 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006674:	f7fe fd30 	bl	80050d8 <HAL_GetTick>
 8006678:	0002      	movs	r2, r0
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	1ad3      	subs	r3, r2, r3
 800667e:	2b02      	cmp	r3, #2
 8006680:	d901      	bls.n	8006686 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8006682:	2303      	movs	r3, #3
 8006684:	e25a      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006686:	4b4c      	ldr	r3, [pc, #304]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	2380      	movs	r3, #128	; 0x80
 800668c:	00db      	lsls	r3, r3, #3
 800668e:	4013      	ands	r3, r2
 8006690:	d0f0      	beq.n	8006674 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006692:	4b49      	ldr	r3, [pc, #292]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	4a4b      	ldr	r2, [pc, #300]	; (80067c4 <HAL_RCC_OscConfig+0x33c>)
 8006698:	4013      	ands	r3, r2
 800669a:	0019      	movs	r1, r3
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	695b      	ldr	r3, [r3, #20]
 80066a0:	021a      	lsls	r2, r3, #8
 80066a2:	4b45      	ldr	r3, [pc, #276]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 80066a4:	430a      	orrs	r2, r1
 80066a6:	605a      	str	r2, [r3, #4]
 80066a8:	e01b      	b.n	80066e2 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80066aa:	4b43      	ldr	r3, [pc, #268]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	4b42      	ldr	r3, [pc, #264]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 80066b0:	4949      	ldr	r1, [pc, #292]	; (80067d8 <HAL_RCC_OscConfig+0x350>)
 80066b2:	400a      	ands	r2, r1
 80066b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066b6:	f7fe fd0f 	bl	80050d8 <HAL_GetTick>
 80066ba:	0003      	movs	r3, r0
 80066bc:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80066be:	e008      	b.n	80066d2 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066c0:	f7fe fd0a 	bl	80050d8 <HAL_GetTick>
 80066c4:	0002      	movs	r2, r0
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	1ad3      	subs	r3, r2, r3
 80066ca:	2b02      	cmp	r3, #2
 80066cc:	d901      	bls.n	80066d2 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80066ce:	2303      	movs	r3, #3
 80066d0:	e234      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80066d2:	4b39      	ldr	r3, [pc, #228]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 80066d4:	681a      	ldr	r2, [r3, #0]
 80066d6:	2380      	movs	r3, #128	; 0x80
 80066d8:	00db      	lsls	r3, r3, #3
 80066da:	4013      	ands	r3, r2
 80066dc:	d1f0      	bne.n	80066c0 <HAL_RCC_OscConfig+0x238>
 80066de:	e000      	b.n	80066e2 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80066e0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	2208      	movs	r2, #8
 80066e8:	4013      	ands	r3, r2
 80066ea:	d047      	beq.n	800677c <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80066ec:	4b32      	ldr	r3, [pc, #200]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	2238      	movs	r2, #56	; 0x38
 80066f2:	4013      	ands	r3, r2
 80066f4:	2b18      	cmp	r3, #24
 80066f6:	d10a      	bne.n	800670e <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80066f8:	4b2f      	ldr	r3, [pc, #188]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 80066fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066fc:	2202      	movs	r2, #2
 80066fe:	4013      	ands	r3, r2
 8006700:	d03c      	beq.n	800677c <HAL_RCC_OscConfig+0x2f4>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	699b      	ldr	r3, [r3, #24]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d138      	bne.n	800677c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800670a:	2301      	movs	r3, #1
 800670c:	e216      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	699b      	ldr	r3, [r3, #24]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d019      	beq.n	800674a <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8006716:	4b28      	ldr	r3, [pc, #160]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 8006718:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800671a:	4b27      	ldr	r3, [pc, #156]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 800671c:	2101      	movs	r1, #1
 800671e:	430a      	orrs	r2, r1
 8006720:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006722:	f7fe fcd9 	bl	80050d8 <HAL_GetTick>
 8006726:	0003      	movs	r3, r0
 8006728:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800672a:	e008      	b.n	800673e <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800672c:	f7fe fcd4 	bl	80050d8 <HAL_GetTick>
 8006730:	0002      	movs	r2, r0
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	1ad3      	subs	r3, r2, r3
 8006736:	2b02      	cmp	r3, #2
 8006738:	d901      	bls.n	800673e <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800673a:	2303      	movs	r3, #3
 800673c:	e1fe      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800673e:	4b1e      	ldr	r3, [pc, #120]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 8006740:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006742:	2202      	movs	r2, #2
 8006744:	4013      	ands	r3, r2
 8006746:	d0f1      	beq.n	800672c <HAL_RCC_OscConfig+0x2a4>
 8006748:	e018      	b.n	800677c <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800674a:	4b1b      	ldr	r3, [pc, #108]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 800674c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800674e:	4b1a      	ldr	r3, [pc, #104]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 8006750:	2101      	movs	r1, #1
 8006752:	438a      	bics	r2, r1
 8006754:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006756:	f7fe fcbf 	bl	80050d8 <HAL_GetTick>
 800675a:	0003      	movs	r3, r0
 800675c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800675e:	e008      	b.n	8006772 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006760:	f7fe fcba 	bl	80050d8 <HAL_GetTick>
 8006764:	0002      	movs	r2, r0
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	1ad3      	subs	r3, r2, r3
 800676a:	2b02      	cmp	r3, #2
 800676c:	d901      	bls.n	8006772 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800676e:	2303      	movs	r3, #3
 8006770:	e1e4      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006772:	4b11      	ldr	r3, [pc, #68]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 8006774:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006776:	2202      	movs	r2, #2
 8006778:	4013      	ands	r3, r2
 800677a:	d1f1      	bne.n	8006760 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	2204      	movs	r2, #4
 8006782:	4013      	ands	r3, r2
 8006784:	d100      	bne.n	8006788 <HAL_RCC_OscConfig+0x300>
 8006786:	e0c7      	b.n	8006918 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006788:	231f      	movs	r3, #31
 800678a:	18fb      	adds	r3, r7, r3
 800678c:	2200      	movs	r2, #0
 800678e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8006790:	4b09      	ldr	r3, [pc, #36]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 8006792:	689b      	ldr	r3, [r3, #8]
 8006794:	2238      	movs	r2, #56	; 0x38
 8006796:	4013      	ands	r3, r2
 8006798:	2b20      	cmp	r3, #32
 800679a:	d11f      	bne.n	80067dc <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800679c:	4b06      	ldr	r3, [pc, #24]	; (80067b8 <HAL_RCC_OscConfig+0x330>)
 800679e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067a0:	2202      	movs	r2, #2
 80067a2:	4013      	ands	r3, r2
 80067a4:	d100      	bne.n	80067a8 <HAL_RCC_OscConfig+0x320>
 80067a6:	e0b7      	b.n	8006918 <HAL_RCC_OscConfig+0x490>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d000      	beq.n	80067b2 <HAL_RCC_OscConfig+0x32a>
 80067b0:	e0b2      	b.n	8006918 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80067b2:	2301      	movs	r3, #1
 80067b4:	e1c2      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
 80067b6:	46c0      	nop			; (mov r8, r8)
 80067b8:	40021000 	.word	0x40021000
 80067bc:	fffeffff 	.word	0xfffeffff
 80067c0:	fffbffff 	.word	0xfffbffff
 80067c4:	ffff80ff 	.word	0xffff80ff
 80067c8:	ffffc7ff 	.word	0xffffc7ff
 80067cc:	00f42400 	.word	0x00f42400
 80067d0:	20000000 	.word	0x20000000
 80067d4:	20000004 	.word	0x20000004
 80067d8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80067dc:	4bb5      	ldr	r3, [pc, #724]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 80067de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80067e0:	2380      	movs	r3, #128	; 0x80
 80067e2:	055b      	lsls	r3, r3, #21
 80067e4:	4013      	ands	r3, r2
 80067e6:	d101      	bne.n	80067ec <HAL_RCC_OscConfig+0x364>
 80067e8:	2301      	movs	r3, #1
 80067ea:	e000      	b.n	80067ee <HAL_RCC_OscConfig+0x366>
 80067ec:	2300      	movs	r3, #0
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d011      	beq.n	8006816 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80067f2:	4bb0      	ldr	r3, [pc, #704]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 80067f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80067f6:	4baf      	ldr	r3, [pc, #700]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 80067f8:	2180      	movs	r1, #128	; 0x80
 80067fa:	0549      	lsls	r1, r1, #21
 80067fc:	430a      	orrs	r2, r1
 80067fe:	63da      	str	r2, [r3, #60]	; 0x3c
 8006800:	4bac      	ldr	r3, [pc, #688]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006802:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006804:	2380      	movs	r3, #128	; 0x80
 8006806:	055b      	lsls	r3, r3, #21
 8006808:	4013      	ands	r3, r2
 800680a:	60fb      	str	r3, [r7, #12]
 800680c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800680e:	231f      	movs	r3, #31
 8006810:	18fb      	adds	r3, r7, r3
 8006812:	2201      	movs	r2, #1
 8006814:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006816:	4ba8      	ldr	r3, [pc, #672]	; (8006ab8 <HAL_RCC_OscConfig+0x630>)
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	2380      	movs	r3, #128	; 0x80
 800681c:	005b      	lsls	r3, r3, #1
 800681e:	4013      	ands	r3, r2
 8006820:	d11a      	bne.n	8006858 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006822:	4ba5      	ldr	r3, [pc, #660]	; (8006ab8 <HAL_RCC_OscConfig+0x630>)
 8006824:	681a      	ldr	r2, [r3, #0]
 8006826:	4ba4      	ldr	r3, [pc, #656]	; (8006ab8 <HAL_RCC_OscConfig+0x630>)
 8006828:	2180      	movs	r1, #128	; 0x80
 800682a:	0049      	lsls	r1, r1, #1
 800682c:	430a      	orrs	r2, r1
 800682e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8006830:	f7fe fc52 	bl	80050d8 <HAL_GetTick>
 8006834:	0003      	movs	r3, r0
 8006836:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006838:	e008      	b.n	800684c <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800683a:	f7fe fc4d 	bl	80050d8 <HAL_GetTick>
 800683e:	0002      	movs	r2, r0
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	1ad3      	subs	r3, r2, r3
 8006844:	2b02      	cmp	r3, #2
 8006846:	d901      	bls.n	800684c <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8006848:	2303      	movs	r3, #3
 800684a:	e177      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800684c:	4b9a      	ldr	r3, [pc, #616]	; (8006ab8 <HAL_RCC_OscConfig+0x630>)
 800684e:	681a      	ldr	r2, [r3, #0]
 8006850:	2380      	movs	r3, #128	; 0x80
 8006852:	005b      	lsls	r3, r3, #1
 8006854:	4013      	ands	r3, r2
 8006856:	d0f0      	beq.n	800683a <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	2b01      	cmp	r3, #1
 800685e:	d106      	bne.n	800686e <HAL_RCC_OscConfig+0x3e6>
 8006860:	4b94      	ldr	r3, [pc, #592]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006862:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006864:	4b93      	ldr	r3, [pc, #588]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006866:	2101      	movs	r1, #1
 8006868:	430a      	orrs	r2, r1
 800686a:	65da      	str	r2, [r3, #92]	; 0x5c
 800686c:	e01c      	b.n	80068a8 <HAL_RCC_OscConfig+0x420>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	689b      	ldr	r3, [r3, #8]
 8006872:	2b05      	cmp	r3, #5
 8006874:	d10c      	bne.n	8006890 <HAL_RCC_OscConfig+0x408>
 8006876:	4b8f      	ldr	r3, [pc, #572]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006878:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800687a:	4b8e      	ldr	r3, [pc, #568]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 800687c:	2104      	movs	r1, #4
 800687e:	430a      	orrs	r2, r1
 8006880:	65da      	str	r2, [r3, #92]	; 0x5c
 8006882:	4b8c      	ldr	r3, [pc, #560]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006884:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006886:	4b8b      	ldr	r3, [pc, #556]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006888:	2101      	movs	r1, #1
 800688a:	430a      	orrs	r2, r1
 800688c:	65da      	str	r2, [r3, #92]	; 0x5c
 800688e:	e00b      	b.n	80068a8 <HAL_RCC_OscConfig+0x420>
 8006890:	4b88      	ldr	r3, [pc, #544]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006892:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006894:	4b87      	ldr	r3, [pc, #540]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006896:	2101      	movs	r1, #1
 8006898:	438a      	bics	r2, r1
 800689a:	65da      	str	r2, [r3, #92]	; 0x5c
 800689c:	4b85      	ldr	r3, [pc, #532]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 800689e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80068a0:	4b84      	ldr	r3, [pc, #528]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 80068a2:	2104      	movs	r1, #4
 80068a4:	438a      	bics	r2, r1
 80068a6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d014      	beq.n	80068da <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068b0:	f7fe fc12 	bl	80050d8 <HAL_GetTick>
 80068b4:	0003      	movs	r3, r0
 80068b6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068b8:	e009      	b.n	80068ce <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068ba:	f7fe fc0d 	bl	80050d8 <HAL_GetTick>
 80068be:	0002      	movs	r2, r0
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	1ad3      	subs	r3, r2, r3
 80068c4:	4a7d      	ldr	r2, [pc, #500]	; (8006abc <HAL_RCC_OscConfig+0x634>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d901      	bls.n	80068ce <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80068ca:	2303      	movs	r3, #3
 80068cc:	e136      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068ce:	4b79      	ldr	r3, [pc, #484]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 80068d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068d2:	2202      	movs	r2, #2
 80068d4:	4013      	ands	r3, r2
 80068d6:	d0f0      	beq.n	80068ba <HAL_RCC_OscConfig+0x432>
 80068d8:	e013      	b.n	8006902 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068da:	f7fe fbfd 	bl	80050d8 <HAL_GetTick>
 80068de:	0003      	movs	r3, r0
 80068e0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80068e2:	e009      	b.n	80068f8 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068e4:	f7fe fbf8 	bl	80050d8 <HAL_GetTick>
 80068e8:	0002      	movs	r2, r0
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	1ad3      	subs	r3, r2, r3
 80068ee:	4a73      	ldr	r2, [pc, #460]	; (8006abc <HAL_RCC_OscConfig+0x634>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d901      	bls.n	80068f8 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 80068f4:	2303      	movs	r3, #3
 80068f6:	e121      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80068f8:	4b6e      	ldr	r3, [pc, #440]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 80068fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068fc:	2202      	movs	r2, #2
 80068fe:	4013      	ands	r3, r2
 8006900:	d1f0      	bne.n	80068e4 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8006902:	231f      	movs	r3, #31
 8006904:	18fb      	adds	r3, r7, r3
 8006906:	781b      	ldrb	r3, [r3, #0]
 8006908:	2b01      	cmp	r3, #1
 800690a:	d105      	bne.n	8006918 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800690c:	4b69      	ldr	r3, [pc, #420]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 800690e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006910:	4b68      	ldr	r3, [pc, #416]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006912:	496b      	ldr	r1, [pc, #428]	; (8006ac0 <HAL_RCC_OscConfig+0x638>)
 8006914:	400a      	ands	r2, r1
 8006916:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	2220      	movs	r2, #32
 800691e:	4013      	ands	r3, r2
 8006920:	d039      	beq.n	8006996 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	69db      	ldr	r3, [r3, #28]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d01b      	beq.n	8006962 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800692a:	4b62      	ldr	r3, [pc, #392]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 800692c:	681a      	ldr	r2, [r3, #0]
 800692e:	4b61      	ldr	r3, [pc, #388]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006930:	2180      	movs	r1, #128	; 0x80
 8006932:	03c9      	lsls	r1, r1, #15
 8006934:	430a      	orrs	r2, r1
 8006936:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006938:	f7fe fbce 	bl	80050d8 <HAL_GetTick>
 800693c:	0003      	movs	r3, r0
 800693e:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006940:	e008      	b.n	8006954 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006942:	f7fe fbc9 	bl	80050d8 <HAL_GetTick>
 8006946:	0002      	movs	r2, r0
 8006948:	693b      	ldr	r3, [r7, #16]
 800694a:	1ad3      	subs	r3, r2, r3
 800694c:	2b02      	cmp	r3, #2
 800694e:	d901      	bls.n	8006954 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8006950:	2303      	movs	r3, #3
 8006952:	e0f3      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006954:	4b57      	ldr	r3, [pc, #348]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006956:	681a      	ldr	r2, [r3, #0]
 8006958:	2380      	movs	r3, #128	; 0x80
 800695a:	041b      	lsls	r3, r3, #16
 800695c:	4013      	ands	r3, r2
 800695e:	d0f0      	beq.n	8006942 <HAL_RCC_OscConfig+0x4ba>
 8006960:	e019      	b.n	8006996 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006962:	4b54      	ldr	r3, [pc, #336]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	4b53      	ldr	r3, [pc, #332]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006968:	4956      	ldr	r1, [pc, #344]	; (8006ac4 <HAL_RCC_OscConfig+0x63c>)
 800696a:	400a      	ands	r2, r1
 800696c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800696e:	f7fe fbb3 	bl	80050d8 <HAL_GetTick>
 8006972:	0003      	movs	r3, r0
 8006974:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006976:	e008      	b.n	800698a <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006978:	f7fe fbae 	bl	80050d8 <HAL_GetTick>
 800697c:	0002      	movs	r2, r0
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	1ad3      	subs	r3, r2, r3
 8006982:	2b02      	cmp	r3, #2
 8006984:	d901      	bls.n	800698a <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8006986:	2303      	movs	r3, #3
 8006988:	e0d8      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800698a:	4b4a      	ldr	r3, [pc, #296]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 800698c:	681a      	ldr	r2, [r3, #0]
 800698e:	2380      	movs	r3, #128	; 0x80
 8006990:	041b      	lsls	r3, r3, #16
 8006992:	4013      	ands	r3, r2
 8006994:	d1f0      	bne.n	8006978 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6a1b      	ldr	r3, [r3, #32]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d100      	bne.n	80069a0 <HAL_RCC_OscConfig+0x518>
 800699e:	e0cc      	b.n	8006b3a <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80069a0:	4b44      	ldr	r3, [pc, #272]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	2238      	movs	r2, #56	; 0x38
 80069a6:	4013      	ands	r3, r2
 80069a8:	2b10      	cmp	r3, #16
 80069aa:	d100      	bne.n	80069ae <HAL_RCC_OscConfig+0x526>
 80069ac:	e07b      	b.n	8006aa6 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6a1b      	ldr	r3, [r3, #32]
 80069b2:	2b02      	cmp	r3, #2
 80069b4:	d156      	bne.n	8006a64 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069b6:	4b3f      	ldr	r3, [pc, #252]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	4b3e      	ldr	r3, [pc, #248]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 80069bc:	4942      	ldr	r1, [pc, #264]	; (8006ac8 <HAL_RCC_OscConfig+0x640>)
 80069be:	400a      	ands	r2, r1
 80069c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069c2:	f7fe fb89 	bl	80050d8 <HAL_GetTick>
 80069c6:	0003      	movs	r3, r0
 80069c8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80069ca:	e008      	b.n	80069de <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069cc:	f7fe fb84 	bl	80050d8 <HAL_GetTick>
 80069d0:	0002      	movs	r2, r0
 80069d2:	693b      	ldr	r3, [r7, #16]
 80069d4:	1ad3      	subs	r3, r2, r3
 80069d6:	2b02      	cmp	r3, #2
 80069d8:	d901      	bls.n	80069de <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 80069da:	2303      	movs	r3, #3
 80069dc:	e0ae      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80069de:	4b35      	ldr	r3, [pc, #212]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 80069e0:	681a      	ldr	r2, [r3, #0]
 80069e2:	2380      	movs	r3, #128	; 0x80
 80069e4:	049b      	lsls	r3, r3, #18
 80069e6:	4013      	ands	r3, r2
 80069e8:	d1f0      	bne.n	80069cc <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80069ea:	4b32      	ldr	r3, [pc, #200]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 80069ec:	68db      	ldr	r3, [r3, #12]
 80069ee:	4a37      	ldr	r2, [pc, #220]	; (8006acc <HAL_RCC_OscConfig+0x644>)
 80069f0:	4013      	ands	r3, r2
 80069f2:	0019      	movs	r1, r3
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069fc:	431a      	orrs	r2, r3
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a02:	021b      	lsls	r3, r3, #8
 8006a04:	431a      	orrs	r2, r3
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a0a:	431a      	orrs	r2, r3
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a10:	431a      	orrs	r2, r3
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a16:	431a      	orrs	r2, r3
 8006a18:	4b26      	ldr	r3, [pc, #152]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006a1a:	430a      	orrs	r2, r1
 8006a1c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a1e:	4b25      	ldr	r3, [pc, #148]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006a20:	681a      	ldr	r2, [r3, #0]
 8006a22:	4b24      	ldr	r3, [pc, #144]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006a24:	2180      	movs	r1, #128	; 0x80
 8006a26:	0449      	lsls	r1, r1, #17
 8006a28:	430a      	orrs	r2, r1
 8006a2a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8006a2c:	4b21      	ldr	r3, [pc, #132]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006a2e:	68da      	ldr	r2, [r3, #12]
 8006a30:	4b20      	ldr	r3, [pc, #128]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006a32:	2180      	movs	r1, #128	; 0x80
 8006a34:	0549      	lsls	r1, r1, #21
 8006a36:	430a      	orrs	r2, r1
 8006a38:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a3a:	f7fe fb4d 	bl	80050d8 <HAL_GetTick>
 8006a3e:	0003      	movs	r3, r0
 8006a40:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a42:	e008      	b.n	8006a56 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a44:	f7fe fb48 	bl	80050d8 <HAL_GetTick>
 8006a48:	0002      	movs	r2, r0
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	1ad3      	subs	r3, r2, r3
 8006a4e:	2b02      	cmp	r3, #2
 8006a50:	d901      	bls.n	8006a56 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8006a52:	2303      	movs	r3, #3
 8006a54:	e072      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a56:	4b17      	ldr	r3, [pc, #92]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	2380      	movs	r3, #128	; 0x80
 8006a5c:	049b      	lsls	r3, r3, #18
 8006a5e:	4013      	ands	r3, r2
 8006a60:	d0f0      	beq.n	8006a44 <HAL_RCC_OscConfig+0x5bc>
 8006a62:	e06a      	b.n	8006b3a <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a64:	4b13      	ldr	r3, [pc, #76]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006a66:	681a      	ldr	r2, [r3, #0]
 8006a68:	4b12      	ldr	r3, [pc, #72]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006a6a:	4917      	ldr	r1, [pc, #92]	; (8006ac8 <HAL_RCC_OscConfig+0x640>)
 8006a6c:	400a      	ands	r2, r1
 8006a6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a70:	f7fe fb32 	bl	80050d8 <HAL_GetTick>
 8006a74:	0003      	movs	r3, r0
 8006a76:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a78:	e008      	b.n	8006a8c <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a7a:	f7fe fb2d 	bl	80050d8 <HAL_GetTick>
 8006a7e:	0002      	movs	r2, r0
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	1ad3      	subs	r3, r2, r3
 8006a84:	2b02      	cmp	r3, #2
 8006a86:	d901      	bls.n	8006a8c <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8006a88:	2303      	movs	r3, #3
 8006a8a:	e057      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a8c:	4b09      	ldr	r3, [pc, #36]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006a8e:	681a      	ldr	r2, [r3, #0]
 8006a90:	2380      	movs	r3, #128	; 0x80
 8006a92:	049b      	lsls	r3, r3, #18
 8006a94:	4013      	ands	r3, r2
 8006a96:	d1f0      	bne.n	8006a7a <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8006a98:	4b06      	ldr	r3, [pc, #24]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006a9a:	68da      	ldr	r2, [r3, #12]
 8006a9c:	4b05      	ldr	r3, [pc, #20]	; (8006ab4 <HAL_RCC_OscConfig+0x62c>)
 8006a9e:	490c      	ldr	r1, [pc, #48]	; (8006ad0 <HAL_RCC_OscConfig+0x648>)
 8006aa0:	400a      	ands	r2, r1
 8006aa2:	60da      	str	r2, [r3, #12]
 8006aa4:	e049      	b.n	8006b3a <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6a1b      	ldr	r3, [r3, #32]
 8006aaa:	2b01      	cmp	r3, #1
 8006aac:	d112      	bne.n	8006ad4 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	e044      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
 8006ab2:	46c0      	nop			; (mov r8, r8)
 8006ab4:	40021000 	.word	0x40021000
 8006ab8:	40007000 	.word	0x40007000
 8006abc:	00001388 	.word	0x00001388
 8006ac0:	efffffff 	.word	0xefffffff
 8006ac4:	ffbfffff 	.word	0xffbfffff
 8006ac8:	feffffff 	.word	0xfeffffff
 8006acc:	11c1808c 	.word	0x11c1808c
 8006ad0:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8006ad4:	4b1b      	ldr	r3, [pc, #108]	; (8006b44 <HAL_RCC_OscConfig+0x6bc>)
 8006ad6:	68db      	ldr	r3, [r3, #12]
 8006ad8:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	2203      	movs	r2, #3
 8006ade:	401a      	ands	r2, r3
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d126      	bne.n	8006b36 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	2270      	movs	r2, #112	; 0x70
 8006aec:	401a      	ands	r2, r3
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006af2:	429a      	cmp	r2, r3
 8006af4:	d11f      	bne.n	8006b36 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006af6:	697a      	ldr	r2, [r7, #20]
 8006af8:	23fe      	movs	r3, #254	; 0xfe
 8006afa:	01db      	lsls	r3, r3, #7
 8006afc:	401a      	ands	r2, r3
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b02:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d116      	bne.n	8006b36 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006b08:	697a      	ldr	r2, [r7, #20]
 8006b0a:	23f8      	movs	r3, #248	; 0xf8
 8006b0c:	039b      	lsls	r3, r3, #14
 8006b0e:	401a      	ands	r2, r3
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b14:	429a      	cmp	r2, r3
 8006b16:	d10e      	bne.n	8006b36 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006b18:	697a      	ldr	r2, [r7, #20]
 8006b1a:	23e0      	movs	r3, #224	; 0xe0
 8006b1c:	051b      	lsls	r3, r3, #20
 8006b1e:	401a      	ands	r2, r3
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006b24:	429a      	cmp	r2, r3
 8006b26:	d106      	bne.n	8006b36 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	0f5b      	lsrs	r3, r3, #29
 8006b2c:	075a      	lsls	r2, r3, #29
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d001      	beq.n	8006b3a <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	e000      	b.n	8006b3c <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8006b3a:	2300      	movs	r3, #0
}
 8006b3c:	0018      	movs	r0, r3
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	b008      	add	sp, #32
 8006b42:	bd80      	pop	{r7, pc}
 8006b44:	40021000 	.word	0x40021000

08006b48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b084      	sub	sp, #16
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
 8006b50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d101      	bne.n	8006b5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	e0e9      	b.n	8006d30 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006b5c:	4b76      	ldr	r3, [pc, #472]	; (8006d38 <HAL_RCC_ClockConfig+0x1f0>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	2207      	movs	r2, #7
 8006b62:	4013      	ands	r3, r2
 8006b64:	683a      	ldr	r2, [r7, #0]
 8006b66:	429a      	cmp	r2, r3
 8006b68:	d91e      	bls.n	8006ba8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b6a:	4b73      	ldr	r3, [pc, #460]	; (8006d38 <HAL_RCC_ClockConfig+0x1f0>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	2207      	movs	r2, #7
 8006b70:	4393      	bics	r3, r2
 8006b72:	0019      	movs	r1, r3
 8006b74:	4b70      	ldr	r3, [pc, #448]	; (8006d38 <HAL_RCC_ClockConfig+0x1f0>)
 8006b76:	683a      	ldr	r2, [r7, #0]
 8006b78:	430a      	orrs	r2, r1
 8006b7a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006b7c:	f7fe faac 	bl	80050d8 <HAL_GetTick>
 8006b80:	0003      	movs	r3, r0
 8006b82:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006b84:	e009      	b.n	8006b9a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b86:	f7fe faa7 	bl	80050d8 <HAL_GetTick>
 8006b8a:	0002      	movs	r2, r0
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	1ad3      	subs	r3, r2, r3
 8006b90:	4a6a      	ldr	r2, [pc, #424]	; (8006d3c <HAL_RCC_ClockConfig+0x1f4>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d901      	bls.n	8006b9a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8006b96:	2303      	movs	r3, #3
 8006b98:	e0ca      	b.n	8006d30 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006b9a:	4b67      	ldr	r3, [pc, #412]	; (8006d38 <HAL_RCC_ClockConfig+0x1f0>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	2207      	movs	r2, #7
 8006ba0:	4013      	ands	r3, r2
 8006ba2:	683a      	ldr	r2, [r7, #0]
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d1ee      	bne.n	8006b86 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	2202      	movs	r2, #2
 8006bae:	4013      	ands	r3, r2
 8006bb0:	d015      	beq.n	8006bde <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	2204      	movs	r2, #4
 8006bb8:	4013      	ands	r3, r2
 8006bba:	d006      	beq.n	8006bca <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006bbc:	4b60      	ldr	r3, [pc, #384]	; (8006d40 <HAL_RCC_ClockConfig+0x1f8>)
 8006bbe:	689a      	ldr	r2, [r3, #8]
 8006bc0:	4b5f      	ldr	r3, [pc, #380]	; (8006d40 <HAL_RCC_ClockConfig+0x1f8>)
 8006bc2:	21e0      	movs	r1, #224	; 0xe0
 8006bc4:	01c9      	lsls	r1, r1, #7
 8006bc6:	430a      	orrs	r2, r1
 8006bc8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bca:	4b5d      	ldr	r3, [pc, #372]	; (8006d40 <HAL_RCC_ClockConfig+0x1f8>)
 8006bcc:	689b      	ldr	r3, [r3, #8]
 8006bce:	4a5d      	ldr	r2, [pc, #372]	; (8006d44 <HAL_RCC_ClockConfig+0x1fc>)
 8006bd0:	4013      	ands	r3, r2
 8006bd2:	0019      	movs	r1, r3
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	689a      	ldr	r2, [r3, #8]
 8006bd8:	4b59      	ldr	r3, [pc, #356]	; (8006d40 <HAL_RCC_ClockConfig+0x1f8>)
 8006bda:	430a      	orrs	r2, r1
 8006bdc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	2201      	movs	r2, #1
 8006be4:	4013      	ands	r3, r2
 8006be6:	d057      	beq.n	8006c98 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d107      	bne.n	8006c00 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006bf0:	4b53      	ldr	r3, [pc, #332]	; (8006d40 <HAL_RCC_ClockConfig+0x1f8>)
 8006bf2:	681a      	ldr	r2, [r3, #0]
 8006bf4:	2380      	movs	r3, #128	; 0x80
 8006bf6:	029b      	lsls	r3, r3, #10
 8006bf8:	4013      	ands	r3, r2
 8006bfa:	d12b      	bne.n	8006c54 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e097      	b.n	8006d30 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	2b02      	cmp	r3, #2
 8006c06:	d107      	bne.n	8006c18 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c08:	4b4d      	ldr	r3, [pc, #308]	; (8006d40 <HAL_RCC_ClockConfig+0x1f8>)
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	2380      	movs	r3, #128	; 0x80
 8006c0e:	049b      	lsls	r3, r3, #18
 8006c10:	4013      	ands	r3, r2
 8006c12:	d11f      	bne.n	8006c54 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006c14:	2301      	movs	r3, #1
 8006c16:	e08b      	b.n	8006d30 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d107      	bne.n	8006c30 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c20:	4b47      	ldr	r3, [pc, #284]	; (8006d40 <HAL_RCC_ClockConfig+0x1f8>)
 8006c22:	681a      	ldr	r2, [r3, #0]
 8006c24:	2380      	movs	r3, #128	; 0x80
 8006c26:	00db      	lsls	r3, r3, #3
 8006c28:	4013      	ands	r3, r2
 8006c2a:	d113      	bne.n	8006c54 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	e07f      	b.n	8006d30 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	2b03      	cmp	r3, #3
 8006c36:	d106      	bne.n	8006c46 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c38:	4b41      	ldr	r3, [pc, #260]	; (8006d40 <HAL_RCC_ClockConfig+0x1f8>)
 8006c3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c3c:	2202      	movs	r2, #2
 8006c3e:	4013      	ands	r3, r2
 8006c40:	d108      	bne.n	8006c54 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	e074      	b.n	8006d30 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c46:	4b3e      	ldr	r3, [pc, #248]	; (8006d40 <HAL_RCC_ClockConfig+0x1f8>)
 8006c48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c4a:	2202      	movs	r2, #2
 8006c4c:	4013      	ands	r3, r2
 8006c4e:	d101      	bne.n	8006c54 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	e06d      	b.n	8006d30 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006c54:	4b3a      	ldr	r3, [pc, #232]	; (8006d40 <HAL_RCC_ClockConfig+0x1f8>)
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	2207      	movs	r2, #7
 8006c5a:	4393      	bics	r3, r2
 8006c5c:	0019      	movs	r1, r3
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	685a      	ldr	r2, [r3, #4]
 8006c62:	4b37      	ldr	r3, [pc, #220]	; (8006d40 <HAL_RCC_ClockConfig+0x1f8>)
 8006c64:	430a      	orrs	r2, r1
 8006c66:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c68:	f7fe fa36 	bl	80050d8 <HAL_GetTick>
 8006c6c:	0003      	movs	r3, r0
 8006c6e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c70:	e009      	b.n	8006c86 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c72:	f7fe fa31 	bl	80050d8 <HAL_GetTick>
 8006c76:	0002      	movs	r2, r0
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	1ad3      	subs	r3, r2, r3
 8006c7c:	4a2f      	ldr	r2, [pc, #188]	; (8006d3c <HAL_RCC_ClockConfig+0x1f4>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d901      	bls.n	8006c86 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8006c82:	2303      	movs	r3, #3
 8006c84:	e054      	b.n	8006d30 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c86:	4b2e      	ldr	r3, [pc, #184]	; (8006d40 <HAL_RCC_ClockConfig+0x1f8>)
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	2238      	movs	r2, #56	; 0x38
 8006c8c:	401a      	ands	r2, r3
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	00db      	lsls	r3, r3, #3
 8006c94:	429a      	cmp	r2, r3
 8006c96:	d1ec      	bne.n	8006c72 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c98:	4b27      	ldr	r3, [pc, #156]	; (8006d38 <HAL_RCC_ClockConfig+0x1f0>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	2207      	movs	r2, #7
 8006c9e:	4013      	ands	r3, r2
 8006ca0:	683a      	ldr	r2, [r7, #0]
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	d21e      	bcs.n	8006ce4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ca6:	4b24      	ldr	r3, [pc, #144]	; (8006d38 <HAL_RCC_ClockConfig+0x1f0>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	2207      	movs	r2, #7
 8006cac:	4393      	bics	r3, r2
 8006cae:	0019      	movs	r1, r3
 8006cb0:	4b21      	ldr	r3, [pc, #132]	; (8006d38 <HAL_RCC_ClockConfig+0x1f0>)
 8006cb2:	683a      	ldr	r2, [r7, #0]
 8006cb4:	430a      	orrs	r2, r1
 8006cb6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006cb8:	f7fe fa0e 	bl	80050d8 <HAL_GetTick>
 8006cbc:	0003      	movs	r3, r0
 8006cbe:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006cc0:	e009      	b.n	8006cd6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006cc2:	f7fe fa09 	bl	80050d8 <HAL_GetTick>
 8006cc6:	0002      	movs	r2, r0
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	1ad3      	subs	r3, r2, r3
 8006ccc:	4a1b      	ldr	r2, [pc, #108]	; (8006d3c <HAL_RCC_ClockConfig+0x1f4>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d901      	bls.n	8006cd6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8006cd2:	2303      	movs	r3, #3
 8006cd4:	e02c      	b.n	8006d30 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006cd6:	4b18      	ldr	r3, [pc, #96]	; (8006d38 <HAL_RCC_ClockConfig+0x1f0>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	2207      	movs	r2, #7
 8006cdc:	4013      	ands	r3, r2
 8006cde:	683a      	ldr	r2, [r7, #0]
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	d1ee      	bne.n	8006cc2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	2204      	movs	r2, #4
 8006cea:	4013      	ands	r3, r2
 8006cec:	d009      	beq.n	8006d02 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8006cee:	4b14      	ldr	r3, [pc, #80]	; (8006d40 <HAL_RCC_ClockConfig+0x1f8>)
 8006cf0:	689b      	ldr	r3, [r3, #8]
 8006cf2:	4a15      	ldr	r2, [pc, #84]	; (8006d48 <HAL_RCC_ClockConfig+0x200>)
 8006cf4:	4013      	ands	r3, r2
 8006cf6:	0019      	movs	r1, r3
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	68da      	ldr	r2, [r3, #12]
 8006cfc:	4b10      	ldr	r3, [pc, #64]	; (8006d40 <HAL_RCC_ClockConfig+0x1f8>)
 8006cfe:	430a      	orrs	r2, r1
 8006d00:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8006d02:	f000 f829 	bl	8006d58 <HAL_RCC_GetSysClockFreq>
 8006d06:	0001      	movs	r1, r0
 8006d08:	4b0d      	ldr	r3, [pc, #52]	; (8006d40 <HAL_RCC_ClockConfig+0x1f8>)
 8006d0a:	689b      	ldr	r3, [r3, #8]
 8006d0c:	0a1b      	lsrs	r3, r3, #8
 8006d0e:	220f      	movs	r2, #15
 8006d10:	401a      	ands	r2, r3
 8006d12:	4b0e      	ldr	r3, [pc, #56]	; (8006d4c <HAL_RCC_ClockConfig+0x204>)
 8006d14:	0092      	lsls	r2, r2, #2
 8006d16:	58d3      	ldr	r3, [r2, r3]
 8006d18:	221f      	movs	r2, #31
 8006d1a:	4013      	ands	r3, r2
 8006d1c:	000a      	movs	r2, r1
 8006d1e:	40da      	lsrs	r2, r3
 8006d20:	4b0b      	ldr	r3, [pc, #44]	; (8006d50 <HAL_RCC_ClockConfig+0x208>)
 8006d22:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006d24:	4b0b      	ldr	r3, [pc, #44]	; (8006d54 <HAL_RCC_ClockConfig+0x20c>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	0018      	movs	r0, r3
 8006d2a:	f7fe f805 	bl	8004d38 <HAL_InitTick>
 8006d2e:	0003      	movs	r3, r0
}
 8006d30:	0018      	movs	r0, r3
 8006d32:	46bd      	mov	sp, r7
 8006d34:	b004      	add	sp, #16
 8006d36:	bd80      	pop	{r7, pc}
 8006d38:	40022000 	.word	0x40022000
 8006d3c:	00001388 	.word	0x00001388
 8006d40:	40021000 	.word	0x40021000
 8006d44:	fffff0ff 	.word	0xfffff0ff
 8006d48:	ffff8fff 	.word	0xffff8fff
 8006d4c:	0800f50c 	.word	0x0800f50c
 8006d50:	20000000 	.word	0x20000000
 8006d54:	20000004 	.word	0x20000004

08006d58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b086      	sub	sp, #24
 8006d5c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006d5e:	4b3c      	ldr	r3, [pc, #240]	; (8006e50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	2238      	movs	r2, #56	; 0x38
 8006d64:	4013      	ands	r3, r2
 8006d66:	d10f      	bne.n	8006d88 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8006d68:	4b39      	ldr	r3, [pc, #228]	; (8006e50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	0adb      	lsrs	r3, r3, #11
 8006d6e:	2207      	movs	r2, #7
 8006d70:	4013      	ands	r3, r2
 8006d72:	2201      	movs	r2, #1
 8006d74:	409a      	lsls	r2, r3
 8006d76:	0013      	movs	r3, r2
 8006d78:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8006d7a:	6839      	ldr	r1, [r7, #0]
 8006d7c:	4835      	ldr	r0, [pc, #212]	; (8006e54 <HAL_RCC_GetSysClockFreq+0xfc>)
 8006d7e:	f7f9 f9e9 	bl	8000154 <__udivsi3>
 8006d82:	0003      	movs	r3, r0
 8006d84:	613b      	str	r3, [r7, #16]
 8006d86:	e05d      	b.n	8006e44 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006d88:	4b31      	ldr	r3, [pc, #196]	; (8006e50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	2238      	movs	r2, #56	; 0x38
 8006d8e:	4013      	ands	r3, r2
 8006d90:	2b08      	cmp	r3, #8
 8006d92:	d102      	bne.n	8006d9a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006d94:	4b30      	ldr	r3, [pc, #192]	; (8006e58 <HAL_RCC_GetSysClockFreq+0x100>)
 8006d96:	613b      	str	r3, [r7, #16]
 8006d98:	e054      	b.n	8006e44 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006d9a:	4b2d      	ldr	r3, [pc, #180]	; (8006e50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	2238      	movs	r2, #56	; 0x38
 8006da0:	4013      	ands	r3, r2
 8006da2:	2b10      	cmp	r3, #16
 8006da4:	d138      	bne.n	8006e18 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8006da6:	4b2a      	ldr	r3, [pc, #168]	; (8006e50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	2203      	movs	r2, #3
 8006dac:	4013      	ands	r3, r2
 8006dae:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006db0:	4b27      	ldr	r3, [pc, #156]	; (8006e50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006db2:	68db      	ldr	r3, [r3, #12]
 8006db4:	091b      	lsrs	r3, r3, #4
 8006db6:	2207      	movs	r2, #7
 8006db8:	4013      	ands	r3, r2
 8006dba:	3301      	adds	r3, #1
 8006dbc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	2b03      	cmp	r3, #3
 8006dc2:	d10d      	bne.n	8006de0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006dc4:	68b9      	ldr	r1, [r7, #8]
 8006dc6:	4824      	ldr	r0, [pc, #144]	; (8006e58 <HAL_RCC_GetSysClockFreq+0x100>)
 8006dc8:	f7f9 f9c4 	bl	8000154 <__udivsi3>
 8006dcc:	0003      	movs	r3, r0
 8006dce:	0019      	movs	r1, r3
 8006dd0:	4b1f      	ldr	r3, [pc, #124]	; (8006e50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006dd2:	68db      	ldr	r3, [r3, #12]
 8006dd4:	0a1b      	lsrs	r3, r3, #8
 8006dd6:	227f      	movs	r2, #127	; 0x7f
 8006dd8:	4013      	ands	r3, r2
 8006dda:	434b      	muls	r3, r1
 8006ddc:	617b      	str	r3, [r7, #20]
        break;
 8006dde:	e00d      	b.n	8006dfc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8006de0:	68b9      	ldr	r1, [r7, #8]
 8006de2:	481c      	ldr	r0, [pc, #112]	; (8006e54 <HAL_RCC_GetSysClockFreq+0xfc>)
 8006de4:	f7f9 f9b6 	bl	8000154 <__udivsi3>
 8006de8:	0003      	movs	r3, r0
 8006dea:	0019      	movs	r1, r3
 8006dec:	4b18      	ldr	r3, [pc, #96]	; (8006e50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	0a1b      	lsrs	r3, r3, #8
 8006df2:	227f      	movs	r2, #127	; 0x7f
 8006df4:	4013      	ands	r3, r2
 8006df6:	434b      	muls	r3, r1
 8006df8:	617b      	str	r3, [r7, #20]
        break;
 8006dfa:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8006dfc:	4b14      	ldr	r3, [pc, #80]	; (8006e50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	0f5b      	lsrs	r3, r3, #29
 8006e02:	2207      	movs	r2, #7
 8006e04:	4013      	ands	r3, r2
 8006e06:	3301      	adds	r3, #1
 8006e08:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8006e0a:	6879      	ldr	r1, [r7, #4]
 8006e0c:	6978      	ldr	r0, [r7, #20]
 8006e0e:	f7f9 f9a1 	bl	8000154 <__udivsi3>
 8006e12:	0003      	movs	r3, r0
 8006e14:	613b      	str	r3, [r7, #16]
 8006e16:	e015      	b.n	8006e44 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8006e18:	4b0d      	ldr	r3, [pc, #52]	; (8006e50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006e1a:	689b      	ldr	r3, [r3, #8]
 8006e1c:	2238      	movs	r2, #56	; 0x38
 8006e1e:	4013      	ands	r3, r2
 8006e20:	2b20      	cmp	r3, #32
 8006e22:	d103      	bne.n	8006e2c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8006e24:	2380      	movs	r3, #128	; 0x80
 8006e26:	021b      	lsls	r3, r3, #8
 8006e28:	613b      	str	r3, [r7, #16]
 8006e2a:	e00b      	b.n	8006e44 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006e2c:	4b08      	ldr	r3, [pc, #32]	; (8006e50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006e2e:	689b      	ldr	r3, [r3, #8]
 8006e30:	2238      	movs	r2, #56	; 0x38
 8006e32:	4013      	ands	r3, r2
 8006e34:	2b18      	cmp	r3, #24
 8006e36:	d103      	bne.n	8006e40 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8006e38:	23fa      	movs	r3, #250	; 0xfa
 8006e3a:	01db      	lsls	r3, r3, #7
 8006e3c:	613b      	str	r3, [r7, #16]
 8006e3e:	e001      	b.n	8006e44 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8006e40:	2300      	movs	r3, #0
 8006e42:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006e44:	693b      	ldr	r3, [r7, #16]
}
 8006e46:	0018      	movs	r0, r3
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	b006      	add	sp, #24
 8006e4c:	bd80      	pop	{r7, pc}
 8006e4e:	46c0      	nop			; (mov r8, r8)
 8006e50:	40021000 	.word	0x40021000
 8006e54:	00f42400 	.word	0x00f42400
 8006e58:	007a1200 	.word	0x007a1200

08006e5c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e60:	4b02      	ldr	r3, [pc, #8]	; (8006e6c <HAL_RCC_GetHCLKFreq+0x10>)
 8006e62:	681b      	ldr	r3, [r3, #0]
}
 8006e64:	0018      	movs	r0, r3
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd80      	pop	{r7, pc}
 8006e6a:	46c0      	nop			; (mov r8, r8)
 8006e6c:	20000000 	.word	0x20000000

08006e70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e70:	b5b0      	push	{r4, r5, r7, lr}
 8006e72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006e74:	f7ff fff2 	bl	8006e5c <HAL_RCC_GetHCLKFreq>
 8006e78:	0004      	movs	r4, r0
 8006e7a:	f7ff faf9 	bl	8006470 <LL_RCC_GetAPB1Prescaler>
 8006e7e:	0003      	movs	r3, r0
 8006e80:	0b1a      	lsrs	r2, r3, #12
 8006e82:	4b05      	ldr	r3, [pc, #20]	; (8006e98 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006e84:	0092      	lsls	r2, r2, #2
 8006e86:	58d3      	ldr	r3, [r2, r3]
 8006e88:	221f      	movs	r2, #31
 8006e8a:	4013      	ands	r3, r2
 8006e8c:	40dc      	lsrs	r4, r3
 8006e8e:	0023      	movs	r3, r4
}
 8006e90:	0018      	movs	r0, r3
 8006e92:	46bd      	mov	sp, r7
 8006e94:	bdb0      	pop	{r4, r5, r7, pc}
 8006e96:	46c0      	nop			; (mov r8, r8)
 8006e98:	0800f54c 	.word	0x0800f54c

08006e9c <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b082      	sub	sp, #8
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
 8006ea4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2207      	movs	r2, #7
 8006eaa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006eac:	4b0e      	ldr	r3, [pc, #56]	; (8006ee8 <HAL_RCC_GetClockConfig+0x4c>)
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	2207      	movs	r2, #7
 8006eb2:	401a      	ands	r2, r3
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006eb8:	4b0b      	ldr	r3, [pc, #44]	; (8006ee8 <HAL_RCC_GetClockConfig+0x4c>)
 8006eba:	689a      	ldr	r2, [r3, #8]
 8006ebc:	23f0      	movs	r3, #240	; 0xf0
 8006ebe:	011b      	lsls	r3, r3, #4
 8006ec0:	401a      	ands	r2, r3
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 8006ec6:	4b08      	ldr	r3, [pc, #32]	; (8006ee8 <HAL_RCC_GetClockConfig+0x4c>)
 8006ec8:	689a      	ldr	r2, [r3, #8]
 8006eca:	23e0      	movs	r3, #224	; 0xe0
 8006ecc:	01db      	lsls	r3, r3, #7
 8006ece:	401a      	ands	r2, r3
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006ed4:	4b05      	ldr	r3, [pc, #20]	; (8006eec <HAL_RCC_GetClockConfig+0x50>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	2207      	movs	r2, #7
 8006eda:	401a      	ands	r2, r3
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	601a      	str	r2, [r3, #0]
}
 8006ee0:	46c0      	nop			; (mov r8, r8)
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	b002      	add	sp, #8
 8006ee6:	bd80      	pop	{r7, pc}
 8006ee8:	40021000 	.word	0x40021000
 8006eec:	40022000 	.word	0x40022000

08006ef0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b086      	sub	sp, #24
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8006ef8:	2313      	movs	r3, #19
 8006efa:	18fb      	adds	r3, r7, r3
 8006efc:	2200      	movs	r2, #0
 8006efe:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006f00:	2312      	movs	r3, #18
 8006f02:	18fb      	adds	r3, r7, r3
 8006f04:	2200      	movs	r2, #0
 8006f06:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	2380      	movs	r3, #128	; 0x80
 8006f0e:	029b      	lsls	r3, r3, #10
 8006f10:	4013      	ands	r3, r2
 8006f12:	d100      	bne.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8006f14:	e0ad      	b.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f16:	2011      	movs	r0, #17
 8006f18:	183b      	adds	r3, r7, r0
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f1e:	4b47      	ldr	r3, [pc, #284]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8006f20:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006f22:	2380      	movs	r3, #128	; 0x80
 8006f24:	055b      	lsls	r3, r3, #21
 8006f26:	4013      	ands	r3, r2
 8006f28:	d110      	bne.n	8006f4c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f2a:	4b44      	ldr	r3, [pc, #272]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8006f2c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006f2e:	4b43      	ldr	r3, [pc, #268]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8006f30:	2180      	movs	r1, #128	; 0x80
 8006f32:	0549      	lsls	r1, r1, #21
 8006f34:	430a      	orrs	r2, r1
 8006f36:	63da      	str	r2, [r3, #60]	; 0x3c
 8006f38:	4b40      	ldr	r3, [pc, #256]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8006f3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006f3c:	2380      	movs	r3, #128	; 0x80
 8006f3e:	055b      	lsls	r3, r3, #21
 8006f40:	4013      	ands	r3, r2
 8006f42:	60bb      	str	r3, [r7, #8]
 8006f44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f46:	183b      	adds	r3, r7, r0
 8006f48:	2201      	movs	r2, #1
 8006f4a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006f4c:	4b3c      	ldr	r3, [pc, #240]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8006f4e:	681a      	ldr	r2, [r3, #0]
 8006f50:	4b3b      	ldr	r3, [pc, #236]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8006f52:	2180      	movs	r1, #128	; 0x80
 8006f54:	0049      	lsls	r1, r1, #1
 8006f56:	430a      	orrs	r2, r1
 8006f58:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006f5a:	f7fe f8bd 	bl	80050d8 <HAL_GetTick>
 8006f5e:	0003      	movs	r3, r0
 8006f60:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f62:	e00b      	b.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f64:	f7fe f8b8 	bl	80050d8 <HAL_GetTick>
 8006f68:	0002      	movs	r2, r0
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	1ad3      	subs	r3, r2, r3
 8006f6e:	2b02      	cmp	r3, #2
 8006f70:	d904      	bls.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8006f72:	2313      	movs	r3, #19
 8006f74:	18fb      	adds	r3, r7, r3
 8006f76:	2203      	movs	r2, #3
 8006f78:	701a      	strb	r2, [r3, #0]
        break;
 8006f7a:	e005      	b.n	8006f88 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f7c:	4b30      	ldr	r3, [pc, #192]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	2380      	movs	r3, #128	; 0x80
 8006f82:	005b      	lsls	r3, r3, #1
 8006f84:	4013      	ands	r3, r2
 8006f86:	d0ed      	beq.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8006f88:	2313      	movs	r3, #19
 8006f8a:	18fb      	adds	r3, r7, r3
 8006f8c:	781b      	ldrb	r3, [r3, #0]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d15e      	bne.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006f92:	4b2a      	ldr	r3, [pc, #168]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8006f94:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006f96:	23c0      	movs	r3, #192	; 0xc0
 8006f98:	009b      	lsls	r3, r3, #2
 8006f9a:	4013      	ands	r3, r2
 8006f9c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d019      	beq.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fa8:	697a      	ldr	r2, [r7, #20]
 8006faa:	429a      	cmp	r2, r3
 8006fac:	d014      	beq.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006fae:	4b23      	ldr	r3, [pc, #140]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8006fb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fb2:	4a24      	ldr	r2, [pc, #144]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8006fb4:	4013      	ands	r3, r2
 8006fb6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006fb8:	4b20      	ldr	r3, [pc, #128]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8006fba:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006fbc:	4b1f      	ldr	r3, [pc, #124]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8006fbe:	2180      	movs	r1, #128	; 0x80
 8006fc0:	0249      	lsls	r1, r1, #9
 8006fc2:	430a      	orrs	r2, r1
 8006fc4:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006fc6:	4b1d      	ldr	r3, [pc, #116]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8006fc8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006fca:	4b1c      	ldr	r3, [pc, #112]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8006fcc:	491e      	ldr	r1, [pc, #120]	; (8007048 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8006fce:	400a      	ands	r2, r1
 8006fd0:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006fd2:	4b1a      	ldr	r3, [pc, #104]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8006fd4:	697a      	ldr	r2, [r7, #20]
 8006fd6:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	2201      	movs	r2, #1
 8006fdc:	4013      	ands	r3, r2
 8006fde:	d016      	beq.n	800700e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fe0:	f7fe f87a 	bl	80050d8 <HAL_GetTick>
 8006fe4:	0003      	movs	r3, r0
 8006fe6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006fe8:	e00c      	b.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006fea:	f7fe f875 	bl	80050d8 <HAL_GetTick>
 8006fee:	0002      	movs	r2, r0
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	1ad3      	subs	r3, r2, r3
 8006ff4:	4a15      	ldr	r2, [pc, #84]	; (800704c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d904      	bls.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8006ffa:	2313      	movs	r3, #19
 8006ffc:	18fb      	adds	r3, r7, r3
 8006ffe:	2203      	movs	r2, #3
 8007000:	701a      	strb	r2, [r3, #0]
            break;
 8007002:	e004      	b.n	800700e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007004:	4b0d      	ldr	r3, [pc, #52]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8007006:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007008:	2202      	movs	r2, #2
 800700a:	4013      	ands	r3, r2
 800700c:	d0ed      	beq.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800700e:	2313      	movs	r3, #19
 8007010:	18fb      	adds	r3, r7, r3
 8007012:	781b      	ldrb	r3, [r3, #0]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d10a      	bne.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007018:	4b08      	ldr	r3, [pc, #32]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800701a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800701c:	4a09      	ldr	r2, [pc, #36]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800701e:	4013      	ands	r3, r2
 8007020:	0019      	movs	r1, r3
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007026:	4b05      	ldr	r3, [pc, #20]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8007028:	430a      	orrs	r2, r1
 800702a:	65da      	str	r2, [r3, #92]	; 0x5c
 800702c:	e016      	b.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800702e:	2312      	movs	r3, #18
 8007030:	18fb      	adds	r3, r7, r3
 8007032:	2213      	movs	r2, #19
 8007034:	18ba      	adds	r2, r7, r2
 8007036:	7812      	ldrb	r2, [r2, #0]
 8007038:	701a      	strb	r2, [r3, #0]
 800703a:	e00f      	b.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800703c:	40021000 	.word	0x40021000
 8007040:	40007000 	.word	0x40007000
 8007044:	fffffcff 	.word	0xfffffcff
 8007048:	fffeffff 	.word	0xfffeffff
 800704c:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007050:	2312      	movs	r3, #18
 8007052:	18fb      	adds	r3, r7, r3
 8007054:	2213      	movs	r2, #19
 8007056:	18ba      	adds	r2, r7, r2
 8007058:	7812      	ldrb	r2, [r2, #0]
 800705a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800705c:	2311      	movs	r3, #17
 800705e:	18fb      	adds	r3, r7, r3
 8007060:	781b      	ldrb	r3, [r3, #0]
 8007062:	2b01      	cmp	r3, #1
 8007064:	d105      	bne.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007066:	4bb6      	ldr	r3, [pc, #728]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007068:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800706a:	4bb5      	ldr	r3, [pc, #724]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800706c:	49b5      	ldr	r1, [pc, #724]	; (8007344 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800706e:	400a      	ands	r2, r1
 8007070:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	2201      	movs	r2, #1
 8007078:	4013      	ands	r3, r2
 800707a:	d009      	beq.n	8007090 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800707c:	4bb0      	ldr	r3, [pc, #704]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800707e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007080:	2203      	movs	r2, #3
 8007082:	4393      	bics	r3, r2
 8007084:	0019      	movs	r1, r3
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	685a      	ldr	r2, [r3, #4]
 800708a:	4bad      	ldr	r3, [pc, #692]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800708c:	430a      	orrs	r2, r1
 800708e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	2202      	movs	r2, #2
 8007096:	4013      	ands	r3, r2
 8007098:	d009      	beq.n	80070ae <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800709a:	4ba9      	ldr	r3, [pc, #676]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800709c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800709e:	220c      	movs	r2, #12
 80070a0:	4393      	bics	r3, r2
 80070a2:	0019      	movs	r1, r3
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	689a      	ldr	r2, [r3, #8]
 80070a8:	4ba5      	ldr	r3, [pc, #660]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80070aa:	430a      	orrs	r2, r1
 80070ac:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	2204      	movs	r2, #4
 80070b4:	4013      	ands	r3, r2
 80070b6:	d009      	beq.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80070b8:	4ba1      	ldr	r3, [pc, #644]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80070ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070bc:	2230      	movs	r2, #48	; 0x30
 80070be:	4393      	bics	r3, r2
 80070c0:	0019      	movs	r1, r3
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	68da      	ldr	r2, [r3, #12]
 80070c6:	4b9e      	ldr	r3, [pc, #632]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80070c8:	430a      	orrs	r2, r1
 80070ca:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	2210      	movs	r2, #16
 80070d2:	4013      	ands	r3, r2
 80070d4:	d009      	beq.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80070d6:	4b9a      	ldr	r3, [pc, #616]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80070d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070da:	4a9b      	ldr	r2, [pc, #620]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80070dc:	4013      	ands	r3, r2
 80070de:	0019      	movs	r1, r3
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	691a      	ldr	r2, [r3, #16]
 80070e4:	4b96      	ldr	r3, [pc, #600]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80070e6:	430a      	orrs	r2, r1
 80070e8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	2380      	movs	r3, #128	; 0x80
 80070f0:	015b      	lsls	r3, r3, #5
 80070f2:	4013      	ands	r3, r2
 80070f4:	d009      	beq.n	800710a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80070f6:	4b92      	ldr	r3, [pc, #584]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80070f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070fa:	4a94      	ldr	r2, [pc, #592]	; (800734c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80070fc:	4013      	ands	r3, r2
 80070fe:	0019      	movs	r1, r3
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	695a      	ldr	r2, [r3, #20]
 8007104:	4b8e      	ldr	r3, [pc, #568]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007106:	430a      	orrs	r2, r1
 8007108:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681a      	ldr	r2, [r3, #0]
 800710e:	2380      	movs	r3, #128	; 0x80
 8007110:	009b      	lsls	r3, r3, #2
 8007112:	4013      	ands	r3, r2
 8007114:	d009      	beq.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007116:	4b8a      	ldr	r3, [pc, #552]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007118:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800711a:	4a8d      	ldr	r2, [pc, #564]	; (8007350 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 800711c:	4013      	ands	r3, r2
 800711e:	0019      	movs	r1, r3
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007124:	4b86      	ldr	r3, [pc, #536]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007126:	430a      	orrs	r2, r1
 8007128:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	2380      	movs	r3, #128	; 0x80
 8007130:	00db      	lsls	r3, r3, #3
 8007132:	4013      	ands	r3, r2
 8007134:	d009      	beq.n	800714a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007136:	4b82      	ldr	r3, [pc, #520]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800713a:	4a86      	ldr	r2, [pc, #536]	; (8007354 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800713c:	4013      	ands	r3, r2
 800713e:	0019      	movs	r1, r3
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007144:	4b7e      	ldr	r3, [pc, #504]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007146:	430a      	orrs	r2, r1
 8007148:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	2220      	movs	r2, #32
 8007150:	4013      	ands	r3, r2
 8007152:	d009      	beq.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007154:	4b7a      	ldr	r3, [pc, #488]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007156:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007158:	4a7f      	ldr	r2, [pc, #508]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800715a:	4013      	ands	r3, r2
 800715c:	0019      	movs	r1, r3
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	699a      	ldr	r2, [r3, #24]
 8007162:	4b77      	ldr	r3, [pc, #476]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007164:	430a      	orrs	r2, r1
 8007166:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	2240      	movs	r2, #64	; 0x40
 800716e:	4013      	ands	r3, r2
 8007170:	d009      	beq.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007172:	4b73      	ldr	r3, [pc, #460]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007174:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007176:	4a79      	ldr	r2, [pc, #484]	; (800735c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8007178:	4013      	ands	r3, r2
 800717a:	0019      	movs	r1, r3
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	69da      	ldr	r2, [r3, #28]
 8007180:	4b6f      	ldr	r3, [pc, #444]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007182:	430a      	orrs	r2, r1
 8007184:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681a      	ldr	r2, [r3, #0]
 800718a:	2380      	movs	r3, #128	; 0x80
 800718c:	01db      	lsls	r3, r3, #7
 800718e:	4013      	ands	r3, r2
 8007190:	d015      	beq.n	80071be <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007192:	4b6b      	ldr	r3, [pc, #428]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007194:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007196:	009b      	lsls	r3, r3, #2
 8007198:	0899      	lsrs	r1, r3, #2
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800719e:	4b68      	ldr	r3, [pc, #416]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80071a0:	430a      	orrs	r2, r1
 80071a2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071a8:	2380      	movs	r3, #128	; 0x80
 80071aa:	05db      	lsls	r3, r3, #23
 80071ac:	429a      	cmp	r2, r3
 80071ae:	d106      	bne.n	80071be <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80071b0:	4b63      	ldr	r3, [pc, #396]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80071b2:	68da      	ldr	r2, [r3, #12]
 80071b4:	4b62      	ldr	r3, [pc, #392]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80071b6:	2180      	movs	r1, #128	; 0x80
 80071b8:	0249      	lsls	r1, r1, #9
 80071ba:	430a      	orrs	r2, r1
 80071bc:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681a      	ldr	r2, [r3, #0]
 80071c2:	2380      	movs	r3, #128	; 0x80
 80071c4:	031b      	lsls	r3, r3, #12
 80071c6:	4013      	ands	r3, r2
 80071c8:	d009      	beq.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80071ca:	4b5d      	ldr	r3, [pc, #372]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80071cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071ce:	2240      	movs	r2, #64	; 0x40
 80071d0:	4393      	bics	r3, r2
 80071d2:	0019      	movs	r1, r3
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80071d8:	4b59      	ldr	r3, [pc, #356]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80071da:	430a      	orrs	r2, r1
 80071dc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	2380      	movs	r3, #128	; 0x80
 80071e4:	039b      	lsls	r3, r3, #14
 80071e6:	4013      	ands	r3, r2
 80071e8:	d016      	beq.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80071ea:	4b55      	ldr	r3, [pc, #340]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80071ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071ee:	4a5c      	ldr	r2, [pc, #368]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80071f0:	4013      	ands	r3, r2
 80071f2:	0019      	movs	r1, r3
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071f8:	4b51      	ldr	r3, [pc, #324]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80071fa:	430a      	orrs	r2, r1
 80071fc:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007202:	2380      	movs	r3, #128	; 0x80
 8007204:	03db      	lsls	r3, r3, #15
 8007206:	429a      	cmp	r2, r3
 8007208:	d106      	bne.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800720a:	4b4d      	ldr	r3, [pc, #308]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800720c:	68da      	ldr	r2, [r3, #12]
 800720e:	4b4c      	ldr	r3, [pc, #304]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007210:	2180      	movs	r1, #128	; 0x80
 8007212:	0449      	lsls	r1, r1, #17
 8007214:	430a      	orrs	r2, r1
 8007216:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681a      	ldr	r2, [r3, #0]
 800721c:	2380      	movs	r3, #128	; 0x80
 800721e:	03db      	lsls	r3, r3, #15
 8007220:	4013      	ands	r3, r2
 8007222:	d016      	beq.n	8007252 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8007224:	4b46      	ldr	r3, [pc, #280]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007226:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007228:	4a4e      	ldr	r2, [pc, #312]	; (8007364 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800722a:	4013      	ands	r3, r2
 800722c:	0019      	movs	r1, r3
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007232:	4b43      	ldr	r3, [pc, #268]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007234:	430a      	orrs	r2, r1
 8007236:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800723c:	2380      	movs	r3, #128	; 0x80
 800723e:	045b      	lsls	r3, r3, #17
 8007240:	429a      	cmp	r2, r3
 8007242:	d106      	bne.n	8007252 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8007244:	4b3e      	ldr	r3, [pc, #248]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007246:	68da      	ldr	r2, [r3, #12]
 8007248:	4b3d      	ldr	r3, [pc, #244]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800724a:	2180      	movs	r1, #128	; 0x80
 800724c:	0449      	lsls	r1, r1, #17
 800724e:	430a      	orrs	r2, r1
 8007250:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681a      	ldr	r2, [r3, #0]
 8007256:	2380      	movs	r3, #128	; 0x80
 8007258:	011b      	lsls	r3, r3, #4
 800725a:	4013      	ands	r3, r2
 800725c:	d014      	beq.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800725e:	4b38      	ldr	r3, [pc, #224]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007260:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007262:	2203      	movs	r2, #3
 8007264:	4393      	bics	r3, r2
 8007266:	0019      	movs	r1, r3
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6a1a      	ldr	r2, [r3, #32]
 800726c:	4b34      	ldr	r3, [pc, #208]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800726e:	430a      	orrs	r2, r1
 8007270:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6a1b      	ldr	r3, [r3, #32]
 8007276:	2b01      	cmp	r3, #1
 8007278:	d106      	bne.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800727a:	4b31      	ldr	r3, [pc, #196]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800727c:	68da      	ldr	r2, [r3, #12]
 800727e:	4b30      	ldr	r3, [pc, #192]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007280:	2180      	movs	r1, #128	; 0x80
 8007282:	0249      	lsls	r1, r1, #9
 8007284:	430a      	orrs	r2, r1
 8007286:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	2380      	movs	r3, #128	; 0x80
 800728e:	019b      	lsls	r3, r3, #6
 8007290:	4013      	ands	r3, r2
 8007292:	d014      	beq.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8007294:	4b2a      	ldr	r3, [pc, #168]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007296:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007298:	220c      	movs	r2, #12
 800729a:	4393      	bics	r3, r2
 800729c:	0019      	movs	r1, r3
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80072a2:	4b27      	ldr	r3, [pc, #156]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80072a4:	430a      	orrs	r2, r1
 80072a6:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ac:	2b04      	cmp	r3, #4
 80072ae:	d106      	bne.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80072b0:	4b23      	ldr	r3, [pc, #140]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80072b2:	68da      	ldr	r2, [r3, #12]
 80072b4:	4b22      	ldr	r3, [pc, #136]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80072b6:	2180      	movs	r1, #128	; 0x80
 80072b8:	0249      	lsls	r1, r1, #9
 80072ba:	430a      	orrs	r2, r1
 80072bc:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681a      	ldr	r2, [r3, #0]
 80072c2:	2380      	movs	r3, #128	; 0x80
 80072c4:	045b      	lsls	r3, r3, #17
 80072c6:	4013      	ands	r3, r2
 80072c8:	d016      	beq.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80072ca:	4b1d      	ldr	r3, [pc, #116]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80072cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072ce:	4a22      	ldr	r2, [pc, #136]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80072d0:	4013      	ands	r3, r2
 80072d2:	0019      	movs	r1, r3
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80072d8:	4b19      	ldr	r3, [pc, #100]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80072da:	430a      	orrs	r2, r1
 80072dc:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80072e2:	2380      	movs	r3, #128	; 0x80
 80072e4:	019b      	lsls	r3, r3, #6
 80072e6:	429a      	cmp	r2, r3
 80072e8:	d106      	bne.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80072ea:	4b15      	ldr	r3, [pc, #84]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80072ec:	68da      	ldr	r2, [r3, #12]
 80072ee:	4b14      	ldr	r3, [pc, #80]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80072f0:	2180      	movs	r1, #128	; 0x80
 80072f2:	0449      	lsls	r1, r1, #17
 80072f4:	430a      	orrs	r2, r1
 80072f6:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681a      	ldr	r2, [r3, #0]
 80072fc:	2380      	movs	r3, #128	; 0x80
 80072fe:	049b      	lsls	r3, r3, #18
 8007300:	4013      	ands	r3, r2
 8007302:	d016      	beq.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007304:	4b0e      	ldr	r3, [pc, #56]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007306:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007308:	4a10      	ldr	r2, [pc, #64]	; (800734c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800730a:	4013      	ands	r3, r2
 800730c:	0019      	movs	r1, r3
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007312:	4b0b      	ldr	r3, [pc, #44]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007314:	430a      	orrs	r2, r1
 8007316:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800731c:	2380      	movs	r3, #128	; 0x80
 800731e:	005b      	lsls	r3, r3, #1
 8007320:	429a      	cmp	r2, r3
 8007322:	d106      	bne.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8007324:	4b06      	ldr	r3, [pc, #24]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007326:	68da      	ldr	r2, [r3, #12]
 8007328:	4b05      	ldr	r3, [pc, #20]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800732a:	2180      	movs	r1, #128	; 0x80
 800732c:	0449      	lsls	r1, r1, #17
 800732e:	430a      	orrs	r2, r1
 8007330:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8007332:	2312      	movs	r3, #18
 8007334:	18fb      	adds	r3, r7, r3
 8007336:	781b      	ldrb	r3, [r3, #0]
}
 8007338:	0018      	movs	r0, r3
 800733a:	46bd      	mov	sp, r7
 800733c:	b006      	add	sp, #24
 800733e:	bd80      	pop	{r7, pc}
 8007340:	40021000 	.word	0x40021000
 8007344:	efffffff 	.word	0xefffffff
 8007348:	fffff3ff 	.word	0xfffff3ff
 800734c:	fffffcff 	.word	0xfffffcff
 8007350:	fff3ffff 	.word	0xfff3ffff
 8007354:	ffcfffff 	.word	0xffcfffff
 8007358:	ffffcfff 	.word	0xffffcfff
 800735c:	ffff3fff 	.word	0xffff3fff
 8007360:	ffbfffff 	.word	0xffbfffff
 8007364:	feffffff 	.word	0xfeffffff

08007368 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b082      	sub	sp, #8
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d101      	bne.n	800737a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	e04a      	b.n	8007410 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	223d      	movs	r2, #61	; 0x3d
 800737e:	5c9b      	ldrb	r3, [r3, r2]
 8007380:	b2db      	uxtb	r3, r3
 8007382:	2b00      	cmp	r3, #0
 8007384:	d107      	bne.n	8007396 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	223c      	movs	r2, #60	; 0x3c
 800738a:	2100      	movs	r1, #0
 800738c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	0018      	movs	r0, r3
 8007392:	f000 f841 	bl	8007418 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	223d      	movs	r2, #61	; 0x3d
 800739a:	2102      	movs	r1, #2
 800739c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681a      	ldr	r2, [r3, #0]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	3304      	adds	r3, #4
 80073a6:	0019      	movs	r1, r3
 80073a8:	0010      	movs	r0, r2
 80073aa:	f000 f9f1 	bl	8007790 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2248      	movs	r2, #72	; 0x48
 80073b2:	2101      	movs	r1, #1
 80073b4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	223e      	movs	r2, #62	; 0x3e
 80073ba:	2101      	movs	r1, #1
 80073bc:	5499      	strb	r1, [r3, r2]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	223f      	movs	r2, #63	; 0x3f
 80073c2:	2101      	movs	r1, #1
 80073c4:	5499      	strb	r1, [r3, r2]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2240      	movs	r2, #64	; 0x40
 80073ca:	2101      	movs	r1, #1
 80073cc:	5499      	strb	r1, [r3, r2]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2241      	movs	r2, #65	; 0x41
 80073d2:	2101      	movs	r1, #1
 80073d4:	5499      	strb	r1, [r3, r2]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2242      	movs	r2, #66	; 0x42
 80073da:	2101      	movs	r1, #1
 80073dc:	5499      	strb	r1, [r3, r2]
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2243      	movs	r2, #67	; 0x43
 80073e2:	2101      	movs	r1, #1
 80073e4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2244      	movs	r2, #68	; 0x44
 80073ea:	2101      	movs	r1, #1
 80073ec:	5499      	strb	r1, [r3, r2]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2245      	movs	r2, #69	; 0x45
 80073f2:	2101      	movs	r1, #1
 80073f4:	5499      	strb	r1, [r3, r2]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2246      	movs	r2, #70	; 0x46
 80073fa:	2101      	movs	r1, #1
 80073fc:	5499      	strb	r1, [r3, r2]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2247      	movs	r2, #71	; 0x47
 8007402:	2101      	movs	r1, #1
 8007404:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	223d      	movs	r2, #61	; 0x3d
 800740a:	2101      	movs	r1, #1
 800740c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800740e:	2300      	movs	r3, #0
}
 8007410:	0018      	movs	r0, r3
 8007412:	46bd      	mov	sp, r7
 8007414:	b002      	add	sp, #8
 8007416:	bd80      	pop	{r7, pc}

08007418 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b082      	sub	sp, #8
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007420:	46c0      	nop			; (mov r8, r8)
 8007422:	46bd      	mov	sp, r7
 8007424:	b002      	add	sp, #8
 8007426:	bd80      	pop	{r7, pc}

08007428 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b084      	sub	sp, #16
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	223d      	movs	r2, #61	; 0x3d
 8007434:	5c9b      	ldrb	r3, [r3, r2]
 8007436:	b2db      	uxtb	r3, r3
 8007438:	2b01      	cmp	r3, #1
 800743a:	d001      	beq.n	8007440 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800743c:	2301      	movs	r3, #1
 800743e:	e047      	b.n	80074d0 <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	223d      	movs	r2, #61	; 0x3d
 8007444:	2102      	movs	r1, #2
 8007446:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	68da      	ldr	r2, [r3, #12]
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	2101      	movs	r1, #1
 8007454:	430a      	orrs	r2, r1
 8007456:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a1e      	ldr	r2, [pc, #120]	; (80074d8 <HAL_TIM_Base_Start_IT+0xb0>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d014      	beq.n	800748c <HAL_TIM_Base_Start_IT+0x64>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681a      	ldr	r2, [r3, #0]
 8007466:	2380      	movs	r3, #128	; 0x80
 8007468:	05db      	lsls	r3, r3, #23
 800746a:	429a      	cmp	r2, r3
 800746c:	d00e      	beq.n	800748c <HAL_TIM_Base_Start_IT+0x64>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a1a      	ldr	r2, [pc, #104]	; (80074dc <HAL_TIM_Base_Start_IT+0xb4>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d009      	beq.n	800748c <HAL_TIM_Base_Start_IT+0x64>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a18      	ldr	r2, [pc, #96]	; (80074e0 <HAL_TIM_Base_Start_IT+0xb8>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d004      	beq.n	800748c <HAL_TIM_Base_Start_IT+0x64>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a17      	ldr	r2, [pc, #92]	; (80074e4 <HAL_TIM_Base_Start_IT+0xbc>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d116      	bne.n	80074ba <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	4a15      	ldr	r2, [pc, #84]	; (80074e8 <HAL_TIM_Base_Start_IT+0xc0>)
 8007494:	4013      	ands	r3, r2
 8007496:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	2b06      	cmp	r3, #6
 800749c:	d016      	beq.n	80074cc <HAL_TIM_Base_Start_IT+0xa4>
 800749e:	68fa      	ldr	r2, [r7, #12]
 80074a0:	2380      	movs	r3, #128	; 0x80
 80074a2:	025b      	lsls	r3, r3, #9
 80074a4:	429a      	cmp	r2, r3
 80074a6:	d011      	beq.n	80074cc <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	681a      	ldr	r2, [r3, #0]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	2101      	movs	r1, #1
 80074b4:	430a      	orrs	r2, r1
 80074b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074b8:	e008      	b.n	80074cc <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	681a      	ldr	r2, [r3, #0]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	2101      	movs	r1, #1
 80074c6:	430a      	orrs	r2, r1
 80074c8:	601a      	str	r2, [r3, #0]
 80074ca:	e000      	b.n	80074ce <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074cc:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80074ce:	2300      	movs	r3, #0
}
 80074d0:	0018      	movs	r0, r3
 80074d2:	46bd      	mov	sp, r7
 80074d4:	b004      	add	sp, #16
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	40012c00 	.word	0x40012c00
 80074dc:	40000400 	.word	0x40000400
 80074e0:	40000800 	.word	0x40000800
 80074e4:	40014000 	.word	0x40014000
 80074e8:	00010007 	.word	0x00010007

080074ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b082      	sub	sp, #8
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	691b      	ldr	r3, [r3, #16]
 80074fa:	2202      	movs	r2, #2
 80074fc:	4013      	ands	r3, r2
 80074fe:	2b02      	cmp	r3, #2
 8007500:	d124      	bne.n	800754c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	68db      	ldr	r3, [r3, #12]
 8007508:	2202      	movs	r2, #2
 800750a:	4013      	ands	r3, r2
 800750c:	2b02      	cmp	r3, #2
 800750e:	d11d      	bne.n	800754c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	2203      	movs	r2, #3
 8007516:	4252      	negs	r2, r2
 8007518:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2201      	movs	r2, #1
 800751e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	699b      	ldr	r3, [r3, #24]
 8007526:	2203      	movs	r2, #3
 8007528:	4013      	ands	r3, r2
 800752a:	d004      	beq.n	8007536 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	0018      	movs	r0, r3
 8007530:	f000 f916 	bl	8007760 <HAL_TIM_IC_CaptureCallback>
 8007534:	e007      	b.n	8007546 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	0018      	movs	r0, r3
 800753a:	f000 f909 	bl	8007750 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	0018      	movs	r0, r3
 8007542:	f000 f915 	bl	8007770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2200      	movs	r2, #0
 800754a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	691b      	ldr	r3, [r3, #16]
 8007552:	2204      	movs	r2, #4
 8007554:	4013      	ands	r3, r2
 8007556:	2b04      	cmp	r3, #4
 8007558:	d125      	bne.n	80075a6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	68db      	ldr	r3, [r3, #12]
 8007560:	2204      	movs	r2, #4
 8007562:	4013      	ands	r3, r2
 8007564:	2b04      	cmp	r3, #4
 8007566:	d11e      	bne.n	80075a6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	2205      	movs	r2, #5
 800756e:	4252      	negs	r2, r2
 8007570:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2202      	movs	r2, #2
 8007576:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	699a      	ldr	r2, [r3, #24]
 800757e:	23c0      	movs	r3, #192	; 0xc0
 8007580:	009b      	lsls	r3, r3, #2
 8007582:	4013      	ands	r3, r2
 8007584:	d004      	beq.n	8007590 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	0018      	movs	r0, r3
 800758a:	f000 f8e9 	bl	8007760 <HAL_TIM_IC_CaptureCallback>
 800758e:	e007      	b.n	80075a0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	0018      	movs	r0, r3
 8007594:	f000 f8dc 	bl	8007750 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	0018      	movs	r0, r3
 800759c:	f000 f8e8 	bl	8007770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2200      	movs	r2, #0
 80075a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	691b      	ldr	r3, [r3, #16]
 80075ac:	2208      	movs	r2, #8
 80075ae:	4013      	ands	r3, r2
 80075b0:	2b08      	cmp	r3, #8
 80075b2:	d124      	bne.n	80075fe <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	68db      	ldr	r3, [r3, #12]
 80075ba:	2208      	movs	r2, #8
 80075bc:	4013      	ands	r3, r2
 80075be:	2b08      	cmp	r3, #8
 80075c0:	d11d      	bne.n	80075fe <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	2209      	movs	r2, #9
 80075c8:	4252      	negs	r2, r2
 80075ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2204      	movs	r2, #4
 80075d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	69db      	ldr	r3, [r3, #28]
 80075d8:	2203      	movs	r2, #3
 80075da:	4013      	ands	r3, r2
 80075dc:	d004      	beq.n	80075e8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	0018      	movs	r0, r3
 80075e2:	f000 f8bd 	bl	8007760 <HAL_TIM_IC_CaptureCallback>
 80075e6:	e007      	b.n	80075f8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	0018      	movs	r0, r3
 80075ec:	f000 f8b0 	bl	8007750 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	0018      	movs	r0, r3
 80075f4:	f000 f8bc 	bl	8007770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2200      	movs	r2, #0
 80075fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	691b      	ldr	r3, [r3, #16]
 8007604:	2210      	movs	r2, #16
 8007606:	4013      	ands	r3, r2
 8007608:	2b10      	cmp	r3, #16
 800760a:	d125      	bne.n	8007658 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	68db      	ldr	r3, [r3, #12]
 8007612:	2210      	movs	r2, #16
 8007614:	4013      	ands	r3, r2
 8007616:	2b10      	cmp	r3, #16
 8007618:	d11e      	bne.n	8007658 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	2211      	movs	r2, #17
 8007620:	4252      	negs	r2, r2
 8007622:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2208      	movs	r2, #8
 8007628:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	69da      	ldr	r2, [r3, #28]
 8007630:	23c0      	movs	r3, #192	; 0xc0
 8007632:	009b      	lsls	r3, r3, #2
 8007634:	4013      	ands	r3, r2
 8007636:	d004      	beq.n	8007642 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	0018      	movs	r0, r3
 800763c:	f000 f890 	bl	8007760 <HAL_TIM_IC_CaptureCallback>
 8007640:	e007      	b.n	8007652 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	0018      	movs	r0, r3
 8007646:	f000 f883 	bl	8007750 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	0018      	movs	r0, r3
 800764e:	f000 f88f 	bl	8007770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2200      	movs	r2, #0
 8007656:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	691b      	ldr	r3, [r3, #16]
 800765e:	2201      	movs	r2, #1
 8007660:	4013      	ands	r3, r2
 8007662:	2b01      	cmp	r3, #1
 8007664:	d10f      	bne.n	8007686 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	68db      	ldr	r3, [r3, #12]
 800766c:	2201      	movs	r2, #1
 800766e:	4013      	ands	r3, r2
 8007670:	2b01      	cmp	r3, #1
 8007672:	d108      	bne.n	8007686 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	2202      	movs	r2, #2
 800767a:	4252      	negs	r2, r2
 800767c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	0018      	movs	r0, r3
 8007682:	f7fd f9a9 	bl	80049d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	691b      	ldr	r3, [r3, #16]
 800768c:	2280      	movs	r2, #128	; 0x80
 800768e:	4013      	ands	r3, r2
 8007690:	2b80      	cmp	r3, #128	; 0x80
 8007692:	d10f      	bne.n	80076b4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	68db      	ldr	r3, [r3, #12]
 800769a:	2280      	movs	r2, #128	; 0x80
 800769c:	4013      	ands	r3, r2
 800769e:	2b80      	cmp	r3, #128	; 0x80
 80076a0:	d108      	bne.n	80076b4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	2281      	movs	r2, #129	; 0x81
 80076a8:	4252      	negs	r2, r2
 80076aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	0018      	movs	r0, r3
 80076b0:	f000 f900 	bl	80078b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	691a      	ldr	r2, [r3, #16]
 80076ba:	2380      	movs	r3, #128	; 0x80
 80076bc:	005b      	lsls	r3, r3, #1
 80076be:	401a      	ands	r2, r3
 80076c0:	2380      	movs	r3, #128	; 0x80
 80076c2:	005b      	lsls	r3, r3, #1
 80076c4:	429a      	cmp	r2, r3
 80076c6:	d10e      	bne.n	80076e6 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	68db      	ldr	r3, [r3, #12]
 80076ce:	2280      	movs	r2, #128	; 0x80
 80076d0:	4013      	ands	r3, r2
 80076d2:	2b80      	cmp	r3, #128	; 0x80
 80076d4:	d107      	bne.n	80076e6 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4a1c      	ldr	r2, [pc, #112]	; (800774c <HAL_TIM_IRQHandler+0x260>)
 80076dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	0018      	movs	r0, r3
 80076e2:	f000 f8ef 	bl	80078c4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	691b      	ldr	r3, [r3, #16]
 80076ec:	2240      	movs	r2, #64	; 0x40
 80076ee:	4013      	ands	r3, r2
 80076f0:	2b40      	cmp	r3, #64	; 0x40
 80076f2:	d10f      	bne.n	8007714 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	68db      	ldr	r3, [r3, #12]
 80076fa:	2240      	movs	r2, #64	; 0x40
 80076fc:	4013      	ands	r3, r2
 80076fe:	2b40      	cmp	r3, #64	; 0x40
 8007700:	d108      	bne.n	8007714 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	2241      	movs	r2, #65	; 0x41
 8007708:	4252      	negs	r2, r2
 800770a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	0018      	movs	r0, r3
 8007710:	f000 f836 	bl	8007780 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	691b      	ldr	r3, [r3, #16]
 800771a:	2220      	movs	r2, #32
 800771c:	4013      	ands	r3, r2
 800771e:	2b20      	cmp	r3, #32
 8007720:	d10f      	bne.n	8007742 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	68db      	ldr	r3, [r3, #12]
 8007728:	2220      	movs	r2, #32
 800772a:	4013      	ands	r3, r2
 800772c:	2b20      	cmp	r3, #32
 800772e:	d108      	bne.n	8007742 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	2221      	movs	r2, #33	; 0x21
 8007736:	4252      	negs	r2, r2
 8007738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	0018      	movs	r0, r3
 800773e:	f000 f8b1 	bl	80078a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007742:	46c0      	nop			; (mov r8, r8)
 8007744:	46bd      	mov	sp, r7
 8007746:	b002      	add	sp, #8
 8007748:	bd80      	pop	{r7, pc}
 800774a:	46c0      	nop			; (mov r8, r8)
 800774c:	fffffeff 	.word	0xfffffeff

08007750 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b082      	sub	sp, #8
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007758:	46c0      	nop			; (mov r8, r8)
 800775a:	46bd      	mov	sp, r7
 800775c:	b002      	add	sp, #8
 800775e:	bd80      	pop	{r7, pc}

08007760 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b082      	sub	sp, #8
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007768:	46c0      	nop			; (mov r8, r8)
 800776a:	46bd      	mov	sp, r7
 800776c:	b002      	add	sp, #8
 800776e:	bd80      	pop	{r7, pc}

08007770 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b082      	sub	sp, #8
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007778:	46c0      	nop			; (mov r8, r8)
 800777a:	46bd      	mov	sp, r7
 800777c:	b002      	add	sp, #8
 800777e:	bd80      	pop	{r7, pc}

08007780 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b082      	sub	sp, #8
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007788:	46c0      	nop			; (mov r8, r8)
 800778a:	46bd      	mov	sp, r7
 800778c:	b002      	add	sp, #8
 800778e:	bd80      	pop	{r7, pc}

08007790 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b084      	sub	sp, #16
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
 8007798:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	4a38      	ldr	r2, [pc, #224]	; (8007884 <TIM_Base_SetConfig+0xf4>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d00c      	beq.n	80077c2 <TIM_Base_SetConfig+0x32>
 80077a8:	687a      	ldr	r2, [r7, #4]
 80077aa:	2380      	movs	r3, #128	; 0x80
 80077ac:	05db      	lsls	r3, r3, #23
 80077ae:	429a      	cmp	r2, r3
 80077b0:	d007      	beq.n	80077c2 <TIM_Base_SetConfig+0x32>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	4a34      	ldr	r2, [pc, #208]	; (8007888 <TIM_Base_SetConfig+0xf8>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d003      	beq.n	80077c2 <TIM_Base_SetConfig+0x32>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	4a33      	ldr	r2, [pc, #204]	; (800788c <TIM_Base_SetConfig+0xfc>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d108      	bne.n	80077d4 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2270      	movs	r2, #112	; 0x70
 80077c6:	4393      	bics	r3, r2
 80077c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	685b      	ldr	r3, [r3, #4]
 80077ce:	68fa      	ldr	r2, [r7, #12]
 80077d0:	4313      	orrs	r3, r2
 80077d2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	4a2b      	ldr	r2, [pc, #172]	; (8007884 <TIM_Base_SetConfig+0xf4>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d01c      	beq.n	8007816 <TIM_Base_SetConfig+0x86>
 80077dc:	687a      	ldr	r2, [r7, #4]
 80077de:	2380      	movs	r3, #128	; 0x80
 80077e0:	05db      	lsls	r3, r3, #23
 80077e2:	429a      	cmp	r2, r3
 80077e4:	d017      	beq.n	8007816 <TIM_Base_SetConfig+0x86>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4a27      	ldr	r2, [pc, #156]	; (8007888 <TIM_Base_SetConfig+0xf8>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d013      	beq.n	8007816 <TIM_Base_SetConfig+0x86>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4a26      	ldr	r2, [pc, #152]	; (800788c <TIM_Base_SetConfig+0xfc>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d00f      	beq.n	8007816 <TIM_Base_SetConfig+0x86>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4a25      	ldr	r2, [pc, #148]	; (8007890 <TIM_Base_SetConfig+0x100>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d00b      	beq.n	8007816 <TIM_Base_SetConfig+0x86>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	4a24      	ldr	r2, [pc, #144]	; (8007894 <TIM_Base_SetConfig+0x104>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d007      	beq.n	8007816 <TIM_Base_SetConfig+0x86>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	4a23      	ldr	r2, [pc, #140]	; (8007898 <TIM_Base_SetConfig+0x108>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d003      	beq.n	8007816 <TIM_Base_SetConfig+0x86>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	4a22      	ldr	r2, [pc, #136]	; (800789c <TIM_Base_SetConfig+0x10c>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d108      	bne.n	8007828 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	4a21      	ldr	r2, [pc, #132]	; (80078a0 <TIM_Base_SetConfig+0x110>)
 800781a:	4013      	ands	r3, r2
 800781c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	68db      	ldr	r3, [r3, #12]
 8007822:	68fa      	ldr	r2, [r7, #12]
 8007824:	4313      	orrs	r3, r2
 8007826:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	2280      	movs	r2, #128	; 0x80
 800782c:	4393      	bics	r3, r2
 800782e:	001a      	movs	r2, r3
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	695b      	ldr	r3, [r3, #20]
 8007834:	4313      	orrs	r3, r2
 8007836:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	68fa      	ldr	r2, [r7, #12]
 800783c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	689a      	ldr	r2, [r3, #8]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	681a      	ldr	r2, [r3, #0]
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	4a0c      	ldr	r2, [pc, #48]	; (8007884 <TIM_Base_SetConfig+0xf4>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d00b      	beq.n	800786e <TIM_Base_SetConfig+0xde>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a0e      	ldr	r2, [pc, #56]	; (8007894 <TIM_Base_SetConfig+0x104>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d007      	beq.n	800786e <TIM_Base_SetConfig+0xde>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a0d      	ldr	r2, [pc, #52]	; (8007898 <TIM_Base_SetConfig+0x108>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d003      	beq.n	800786e <TIM_Base_SetConfig+0xde>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	4a0c      	ldr	r2, [pc, #48]	; (800789c <TIM_Base_SetConfig+0x10c>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d103      	bne.n	8007876 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	691a      	ldr	r2, [r3, #16]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2201      	movs	r2, #1
 800787a:	615a      	str	r2, [r3, #20]
}
 800787c:	46c0      	nop			; (mov r8, r8)
 800787e:	46bd      	mov	sp, r7
 8007880:	b004      	add	sp, #16
 8007882:	bd80      	pop	{r7, pc}
 8007884:	40012c00 	.word	0x40012c00
 8007888:	40000400 	.word	0x40000400
 800788c:	40000800 	.word	0x40000800
 8007890:	40002000 	.word	0x40002000
 8007894:	40014000 	.word	0x40014000
 8007898:	40014400 	.word	0x40014400
 800789c:	40014800 	.word	0x40014800
 80078a0:	fffffcff 	.word	0xfffffcff

080078a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b082      	sub	sp, #8
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80078ac:	46c0      	nop			; (mov r8, r8)
 80078ae:	46bd      	mov	sp, r7
 80078b0:	b002      	add	sp, #8
 80078b2:	bd80      	pop	{r7, pc}

080078b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b082      	sub	sp, #8
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80078bc:	46c0      	nop			; (mov r8, r8)
 80078be:	46bd      	mov	sp, r7
 80078c0:	b002      	add	sp, #8
 80078c2:	bd80      	pop	{r7, pc}

080078c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b082      	sub	sp, #8
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80078cc:	46c0      	nop			; (mov r8, r8)
 80078ce:	46bd      	mov	sp, r7
 80078d0:	b002      	add	sp, #8
 80078d2:	bd80      	pop	{r7, pc}

080078d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b082      	sub	sp, #8
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d101      	bne.n	80078e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80078e2:	2301      	movs	r3, #1
 80078e4:	e046      	b.n	8007974 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2288      	movs	r2, #136	; 0x88
 80078ea:	589b      	ldr	r3, [r3, r2]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d107      	bne.n	8007900 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2284      	movs	r2, #132	; 0x84
 80078f4:	2100      	movs	r1, #0
 80078f6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	0018      	movs	r0, r3
 80078fc:	f7fd f93c 	bl	8004b78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2288      	movs	r2, #136	; 0x88
 8007904:	2124      	movs	r1, #36	; 0x24
 8007906:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	681a      	ldr	r2, [r3, #0]
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	2101      	movs	r1, #1
 8007914:	438a      	bics	r2, r1
 8007916:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	0018      	movs	r0, r3
 800791c:	f000 fc8a 	bl	8008234 <UART_SetConfig>
 8007920:	0003      	movs	r3, r0
 8007922:	2b01      	cmp	r3, #1
 8007924:	d101      	bne.n	800792a <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8007926:	2301      	movs	r3, #1
 8007928:	e024      	b.n	8007974 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800792e:	2b00      	cmp	r3, #0
 8007930:	d003      	beq.n	800793a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	0018      	movs	r0, r3
 8007936:	f000 ffd3 	bl	80088e0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	685a      	ldr	r2, [r3, #4]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	490d      	ldr	r1, [pc, #52]	; (800797c <HAL_UART_Init+0xa8>)
 8007946:	400a      	ands	r2, r1
 8007948:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	689a      	ldr	r2, [r3, #8]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	212a      	movs	r1, #42	; 0x2a
 8007956:	438a      	bics	r2, r1
 8007958:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	681a      	ldr	r2, [r3, #0]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	2101      	movs	r1, #1
 8007966:	430a      	orrs	r2, r1
 8007968:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	0018      	movs	r0, r3
 800796e:	f001 f86b 	bl	8008a48 <UART_CheckIdleState>
 8007972:	0003      	movs	r3, r0
}
 8007974:	0018      	movs	r0, r3
 8007976:	46bd      	mov	sp, r7
 8007978:	b002      	add	sp, #8
 800797a:	bd80      	pop	{r7, pc}
 800797c:	ffffb7ff 	.word	0xffffb7ff

08007980 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b08c      	sub	sp, #48	; 0x30
 8007984:	af00      	add	r7, sp, #0
 8007986:	60f8      	str	r0, [r7, #12]
 8007988:	60b9      	str	r1, [r7, #8]
 800798a:	1dbb      	adds	r3, r7, #6
 800798c:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2288      	movs	r2, #136	; 0x88
 8007992:	589b      	ldr	r3, [r3, r2]
 8007994:	2b20      	cmp	r3, #32
 8007996:	d000      	beq.n	800799a <HAL_UART_Transmit_IT+0x1a>
 8007998:	e08d      	b.n	8007ab6 <HAL_UART_Transmit_IT+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 800799a:	68bb      	ldr	r3, [r7, #8]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d003      	beq.n	80079a8 <HAL_UART_Transmit_IT+0x28>
 80079a0:	1dbb      	adds	r3, r7, #6
 80079a2:	881b      	ldrh	r3, [r3, #0]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d101      	bne.n	80079ac <HAL_UART_Transmit_IT+0x2c>
    {
      return HAL_ERROR;
 80079a8:	2301      	movs	r3, #1
 80079aa:	e085      	b.n	8007ab8 <HAL_UART_Transmit_IT+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	689a      	ldr	r2, [r3, #8]
 80079b0:	2380      	movs	r3, #128	; 0x80
 80079b2:	015b      	lsls	r3, r3, #5
 80079b4:	429a      	cmp	r2, r3
 80079b6:	d109      	bne.n	80079cc <HAL_UART_Transmit_IT+0x4c>
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	691b      	ldr	r3, [r3, #16]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d105      	bne.n	80079cc <HAL_UART_Transmit_IT+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	2201      	movs	r2, #1
 80079c4:	4013      	ands	r3, r2
 80079c6:	d001      	beq.n	80079cc <HAL_UART_Transmit_IT+0x4c>
      {
        return  HAL_ERROR;
 80079c8:	2301      	movs	r3, #1
 80079ca:	e075      	b.n	8007ab8 <HAL_UART_Transmit_IT+0x138>
      }
    }

    huart->pTxBuffPtr  = pData;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	68ba      	ldr	r2, [r7, #8]
 80079d0:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	1dba      	adds	r2, r7, #6
 80079d6:	2154      	movs	r1, #84	; 0x54
 80079d8:	8812      	ldrh	r2, [r2, #0]
 80079da:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	1dba      	adds	r2, r7, #6
 80079e0:	2156      	movs	r1, #86	; 0x56
 80079e2:	8812      	ldrh	r2, [r2, #0]
 80079e4:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2200      	movs	r2, #0
 80079ea:	679a      	str	r2, [r3, #120]	; 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	2290      	movs	r2, #144	; 0x90
 80079f0:	2100      	movs	r1, #0
 80079f2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	2288      	movs	r2, #136	; 0x88
 80079f8:	2121      	movs	r1, #33	; 0x21
 80079fa:	5099      	str	r1, [r3, r2]

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8007a00:	2380      	movs	r3, #128	; 0x80
 8007a02:	059b      	lsls	r3, r3, #22
 8007a04:	429a      	cmp	r2, r3
 8007a06:	d12a      	bne.n	8007a5e <HAL_UART_Transmit_IT+0xde>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	689a      	ldr	r2, [r3, #8]
 8007a0c:	2380      	movs	r3, #128	; 0x80
 8007a0e:	015b      	lsls	r3, r3, #5
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d107      	bne.n	8007a24 <HAL_UART_Transmit_IT+0xa4>
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	691b      	ldr	r3, [r3, #16]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d103      	bne.n	8007a24 <HAL_UART_Transmit_IT+0xa4>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	4a28      	ldr	r2, [pc, #160]	; (8007ac0 <HAL_UART_Transmit_IT+0x140>)
 8007a20:	679a      	str	r2, [r3, #120]	; 0x78
 8007a22:	e002      	b.n	8007a2a <HAL_UART_Transmit_IT+0xaa>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	4a27      	ldr	r2, [pc, #156]	; (8007ac4 <HAL_UART_Transmit_IT+0x144>)
 8007a28:	679a      	str	r2, [r3, #120]	; 0x78
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a2a:	f3ef 8310 	mrs	r3, PRIMASK
 8007a2e:	61fb      	str	r3, [r7, #28]
  return(result);
 8007a30:	69fb      	ldr	r3, [r7, #28]
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8007a32:	62bb      	str	r3, [r7, #40]	; 0x28
 8007a34:	2301      	movs	r3, #1
 8007a36:	623b      	str	r3, [r7, #32]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a38:	6a3b      	ldr	r3, [r7, #32]
 8007a3a:	f383 8810 	msr	PRIMASK, r3
}
 8007a3e:	46c0      	nop			; (mov r8, r8)
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	689a      	ldr	r2, [r3, #8]
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	2180      	movs	r1, #128	; 0x80
 8007a4c:	0409      	lsls	r1, r1, #16
 8007a4e:	430a      	orrs	r2, r1
 8007a50:	609a      	str	r2, [r3, #8]
 8007a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a54:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a58:	f383 8810 	msr	PRIMASK, r3
}
 8007a5c:	e029      	b.n	8007ab2 <HAL_UART_Transmit_IT+0x132>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	689a      	ldr	r2, [r3, #8]
 8007a62:	2380      	movs	r3, #128	; 0x80
 8007a64:	015b      	lsls	r3, r3, #5
 8007a66:	429a      	cmp	r2, r3
 8007a68:	d107      	bne.n	8007a7a <HAL_UART_Transmit_IT+0xfa>
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	691b      	ldr	r3, [r3, #16]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d103      	bne.n	8007a7a <HAL_UART_Transmit_IT+0xfa>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	4a14      	ldr	r2, [pc, #80]	; (8007ac8 <HAL_UART_Transmit_IT+0x148>)
 8007a76:	679a      	str	r2, [r3, #120]	; 0x78
 8007a78:	e002      	b.n	8007a80 <HAL_UART_Transmit_IT+0x100>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	4a13      	ldr	r2, [pc, #76]	; (8007acc <HAL_UART_Transmit_IT+0x14c>)
 8007a7e:	679a      	str	r2, [r3, #120]	; 0x78
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a80:	f3ef 8310 	mrs	r3, PRIMASK
 8007a84:	613b      	str	r3, [r7, #16]
  return(result);
 8007a86:	693b      	ldr	r3, [r7, #16]
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007a88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	f383 8810 	msr	PRIMASK, r3
}
 8007a94:	46c0      	nop			; (mov r8, r8)
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	681a      	ldr	r2, [r3, #0]
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	2180      	movs	r1, #128	; 0x80
 8007aa2:	430a      	orrs	r2, r1
 8007aa4:	601a      	str	r2, [r3, #0]
 8007aa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aa8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007aaa:	69bb      	ldr	r3, [r7, #24]
 8007aac:	f383 8810 	msr	PRIMASK, r3
}
 8007ab0:	46c0      	nop			; (mov r8, r8)
    }

    return HAL_OK;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	e000      	b.n	8007ab8 <HAL_UART_Transmit_IT+0x138>
  }
  else
  {
    return HAL_BUSY;
 8007ab6:	2302      	movs	r3, #2
  }
}
 8007ab8:	0018      	movs	r0, r3
 8007aba:	46bd      	mov	sp, r7
 8007abc:	b00c      	add	sp, #48	; 0x30
 8007abe:	bd80      	pop	{r7, pc}
 8007ac0:	08009215 	.word	0x08009215
 8007ac4:	08009129 	.word	0x08009129
 8007ac8:	0800906b 	.word	0x0800906b
 8007acc:	08008fb7 	.word	0x08008fb7

08007ad0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b088      	sub	sp, #32
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	60f8      	str	r0, [r7, #12]
 8007ad8:	60b9      	str	r1, [r7, #8]
 8007ada:	1dbb      	adds	r3, r7, #6
 8007adc:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	228c      	movs	r2, #140	; 0x8c
 8007ae2:	589b      	ldr	r3, [r3, r2]
 8007ae4:	2b20      	cmp	r3, #32
 8007ae6:	d14f      	bne.n	8007b88 <HAL_UART_Receive_IT+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d003      	beq.n	8007af6 <HAL_UART_Receive_IT+0x26>
 8007aee:	1dbb      	adds	r3, r7, #6
 8007af0:	881b      	ldrh	r3, [r3, #0]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d101      	bne.n	8007afa <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007af6:	2301      	movs	r3, #1
 8007af8:	e047      	b.n	8007b8a <HAL_UART_Receive_IT+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	689a      	ldr	r2, [r3, #8]
 8007afe:	2380      	movs	r3, #128	; 0x80
 8007b00:	015b      	lsls	r3, r3, #5
 8007b02:	429a      	cmp	r2, r3
 8007b04:	d109      	bne.n	8007b1a <HAL_UART_Receive_IT+0x4a>
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	691b      	ldr	r3, [r3, #16]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d105      	bne.n	8007b1a <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	2201      	movs	r2, #1
 8007b12:	4013      	ands	r3, r2
 8007b14:	d001      	beq.n	8007b1a <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8007b16:	2301      	movs	r3, #1
 8007b18:	e037      	b.n	8007b8a <HAL_UART_Receive_IT+0xba>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4a1b      	ldr	r2, [pc, #108]	; (8007b94 <HAL_UART_Receive_IT+0xc4>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d025      	beq.n	8007b76 <HAL_UART_Receive_IT+0xa6>
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a1a      	ldr	r2, [pc, #104]	; (8007b98 <HAL_UART_Receive_IT+0xc8>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d020      	beq.n	8007b76 <HAL_UART_Receive_IT+0xa6>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	685a      	ldr	r2, [r3, #4]
 8007b3a:	2380      	movs	r3, #128	; 0x80
 8007b3c:	041b      	lsls	r3, r3, #16
 8007b3e:	4013      	ands	r3, r2
 8007b40:	d019      	beq.n	8007b76 <HAL_UART_Receive_IT+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b42:	f3ef 8310 	mrs	r3, PRIMASK
 8007b46:	613b      	str	r3, [r7, #16]
  return(result);
 8007b48:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007b4a:	61fb      	str	r3, [r7, #28]
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	f383 8810 	msr	PRIMASK, r3
}
 8007b56:	46c0      	nop			; (mov r8, r8)
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	681a      	ldr	r2, [r3, #0]
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	2180      	movs	r1, #128	; 0x80
 8007b64:	04c9      	lsls	r1, r1, #19
 8007b66:	430a      	orrs	r2, r1
 8007b68:	601a      	str	r2, [r3, #0]
 8007b6a:	69fb      	ldr	r3, [r7, #28]
 8007b6c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b6e:	69bb      	ldr	r3, [r7, #24]
 8007b70:	f383 8810 	msr	PRIMASK, r3
}
 8007b74:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007b76:	1dbb      	adds	r3, r7, #6
 8007b78:	881a      	ldrh	r2, [r3, #0]
 8007b7a:	68b9      	ldr	r1, [r7, #8]
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	0018      	movs	r0, r3
 8007b80:	f001 f878 	bl	8008c74 <UART_Start_Receive_IT>
 8007b84:	0003      	movs	r3, r0
 8007b86:	e000      	b.n	8007b8a <HAL_UART_Receive_IT+0xba>
  }
  else
  {
    return HAL_BUSY;
 8007b88:	2302      	movs	r3, #2
  }
}
 8007b8a:	0018      	movs	r0, r3
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	b008      	add	sp, #32
 8007b90:	bd80      	pop	{r7, pc}
 8007b92:	46c0      	nop			; (mov r8, r8)
 8007b94:	40008000 	.word	0x40008000
 8007b98:	40008400 	.word	0x40008400

08007b9c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007b9c:	b5b0      	push	{r4, r5, r7, lr}
 8007b9e:	b0aa      	sub	sp, #168	; 0xa8
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	69db      	ldr	r3, [r3, #28]
 8007baa:	22a4      	movs	r2, #164	; 0xa4
 8007bac:	18b9      	adds	r1, r7, r2
 8007bae:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	20a0      	movs	r0, #160	; 0xa0
 8007bb8:	1839      	adds	r1, r7, r0
 8007bba:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	689b      	ldr	r3, [r3, #8]
 8007bc2:	249c      	movs	r4, #156	; 0x9c
 8007bc4:	1939      	adds	r1, r7, r4
 8007bc6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007bc8:	0011      	movs	r1, r2
 8007bca:	18bb      	adds	r3, r7, r2
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4aa2      	ldr	r2, [pc, #648]	; (8007e58 <HAL_UART_IRQHandler+0x2bc>)
 8007bd0:	4013      	ands	r3, r2
 8007bd2:	2298      	movs	r2, #152	; 0x98
 8007bd4:	18bd      	adds	r5, r7, r2
 8007bd6:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8007bd8:	18bb      	adds	r3, r7, r2
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d11a      	bne.n	8007c16 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007be0:	187b      	adds	r3, r7, r1
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	2220      	movs	r2, #32
 8007be6:	4013      	ands	r3, r2
 8007be8:	d015      	beq.n	8007c16 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007bea:	183b      	adds	r3, r7, r0
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	2220      	movs	r2, #32
 8007bf0:	4013      	ands	r3, r2
 8007bf2:	d105      	bne.n	8007c00 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007bf4:	193b      	adds	r3, r7, r4
 8007bf6:	681a      	ldr	r2, [r3, #0]
 8007bf8:	2380      	movs	r3, #128	; 0x80
 8007bfa:	055b      	lsls	r3, r3, #21
 8007bfc:	4013      	ands	r3, r2
 8007bfe:	d00a      	beq.n	8007c16 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d100      	bne.n	8007c0a <HAL_UART_IRQHandler+0x6e>
 8007c08:	e2dc      	b.n	80081c4 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c0e:	687a      	ldr	r2, [r7, #4]
 8007c10:	0010      	movs	r0, r2
 8007c12:	4798      	blx	r3
      }
      return;
 8007c14:	e2d6      	b.n	80081c4 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007c16:	2398      	movs	r3, #152	; 0x98
 8007c18:	18fb      	adds	r3, r7, r3
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d100      	bne.n	8007c22 <HAL_UART_IRQHandler+0x86>
 8007c20:	e122      	b.n	8007e68 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007c22:	239c      	movs	r3, #156	; 0x9c
 8007c24:	18fb      	adds	r3, r7, r3
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4a8c      	ldr	r2, [pc, #560]	; (8007e5c <HAL_UART_IRQHandler+0x2c0>)
 8007c2a:	4013      	ands	r3, r2
 8007c2c:	d106      	bne.n	8007c3c <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007c2e:	23a0      	movs	r3, #160	; 0xa0
 8007c30:	18fb      	adds	r3, r7, r3
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	4a8a      	ldr	r2, [pc, #552]	; (8007e60 <HAL_UART_IRQHandler+0x2c4>)
 8007c36:	4013      	ands	r3, r2
 8007c38:	d100      	bne.n	8007c3c <HAL_UART_IRQHandler+0xa0>
 8007c3a:	e115      	b.n	8007e68 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007c3c:	23a4      	movs	r3, #164	; 0xa4
 8007c3e:	18fb      	adds	r3, r7, r3
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	2201      	movs	r2, #1
 8007c44:	4013      	ands	r3, r2
 8007c46:	d012      	beq.n	8007c6e <HAL_UART_IRQHandler+0xd2>
 8007c48:	23a0      	movs	r3, #160	; 0xa0
 8007c4a:	18fb      	adds	r3, r7, r3
 8007c4c:	681a      	ldr	r2, [r3, #0]
 8007c4e:	2380      	movs	r3, #128	; 0x80
 8007c50:	005b      	lsls	r3, r3, #1
 8007c52:	4013      	ands	r3, r2
 8007c54:	d00b      	beq.n	8007c6e <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2290      	movs	r2, #144	; 0x90
 8007c62:	589b      	ldr	r3, [r3, r2]
 8007c64:	2201      	movs	r2, #1
 8007c66:	431a      	orrs	r2, r3
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2190      	movs	r1, #144	; 0x90
 8007c6c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c6e:	23a4      	movs	r3, #164	; 0xa4
 8007c70:	18fb      	adds	r3, r7, r3
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	2202      	movs	r2, #2
 8007c76:	4013      	ands	r3, r2
 8007c78:	d011      	beq.n	8007c9e <HAL_UART_IRQHandler+0x102>
 8007c7a:	239c      	movs	r3, #156	; 0x9c
 8007c7c:	18fb      	adds	r3, r7, r3
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2201      	movs	r2, #1
 8007c82:	4013      	ands	r3, r2
 8007c84:	d00b      	beq.n	8007c9e <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	2202      	movs	r2, #2
 8007c8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2290      	movs	r2, #144	; 0x90
 8007c92:	589b      	ldr	r3, [r3, r2]
 8007c94:	2204      	movs	r2, #4
 8007c96:	431a      	orrs	r2, r3
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2190      	movs	r1, #144	; 0x90
 8007c9c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c9e:	23a4      	movs	r3, #164	; 0xa4
 8007ca0:	18fb      	adds	r3, r7, r3
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	2204      	movs	r2, #4
 8007ca6:	4013      	ands	r3, r2
 8007ca8:	d011      	beq.n	8007cce <HAL_UART_IRQHandler+0x132>
 8007caa:	239c      	movs	r3, #156	; 0x9c
 8007cac:	18fb      	adds	r3, r7, r3
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	2201      	movs	r2, #1
 8007cb2:	4013      	ands	r3, r2
 8007cb4:	d00b      	beq.n	8007cce <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	2204      	movs	r2, #4
 8007cbc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2290      	movs	r2, #144	; 0x90
 8007cc2:	589b      	ldr	r3, [r3, r2]
 8007cc4:	2202      	movs	r2, #2
 8007cc6:	431a      	orrs	r2, r3
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2190      	movs	r1, #144	; 0x90
 8007ccc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007cce:	23a4      	movs	r3, #164	; 0xa4
 8007cd0:	18fb      	adds	r3, r7, r3
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	2208      	movs	r2, #8
 8007cd6:	4013      	ands	r3, r2
 8007cd8:	d017      	beq.n	8007d0a <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007cda:	23a0      	movs	r3, #160	; 0xa0
 8007cdc:	18fb      	adds	r3, r7, r3
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	2220      	movs	r2, #32
 8007ce2:	4013      	ands	r3, r2
 8007ce4:	d105      	bne.n	8007cf2 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007ce6:	239c      	movs	r3, #156	; 0x9c
 8007ce8:	18fb      	adds	r3, r7, r3
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a5b      	ldr	r2, [pc, #364]	; (8007e5c <HAL_UART_IRQHandler+0x2c0>)
 8007cee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007cf0:	d00b      	beq.n	8007d0a <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	2208      	movs	r2, #8
 8007cf8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2290      	movs	r2, #144	; 0x90
 8007cfe:	589b      	ldr	r3, [r3, r2]
 8007d00:	2208      	movs	r2, #8
 8007d02:	431a      	orrs	r2, r3
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2190      	movs	r1, #144	; 0x90
 8007d08:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007d0a:	23a4      	movs	r3, #164	; 0xa4
 8007d0c:	18fb      	adds	r3, r7, r3
 8007d0e:	681a      	ldr	r2, [r3, #0]
 8007d10:	2380      	movs	r3, #128	; 0x80
 8007d12:	011b      	lsls	r3, r3, #4
 8007d14:	4013      	ands	r3, r2
 8007d16:	d013      	beq.n	8007d40 <HAL_UART_IRQHandler+0x1a4>
 8007d18:	23a0      	movs	r3, #160	; 0xa0
 8007d1a:	18fb      	adds	r3, r7, r3
 8007d1c:	681a      	ldr	r2, [r3, #0]
 8007d1e:	2380      	movs	r3, #128	; 0x80
 8007d20:	04db      	lsls	r3, r3, #19
 8007d22:	4013      	ands	r3, r2
 8007d24:	d00c      	beq.n	8007d40 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	2280      	movs	r2, #128	; 0x80
 8007d2c:	0112      	lsls	r2, r2, #4
 8007d2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2290      	movs	r2, #144	; 0x90
 8007d34:	589b      	ldr	r3, [r3, r2]
 8007d36:	2220      	movs	r2, #32
 8007d38:	431a      	orrs	r2, r3
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2190      	movs	r1, #144	; 0x90
 8007d3e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2290      	movs	r2, #144	; 0x90
 8007d44:	589b      	ldr	r3, [r3, r2]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d100      	bne.n	8007d4c <HAL_UART_IRQHandler+0x1b0>
 8007d4a:	e23d      	b.n	80081c8 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007d4c:	23a4      	movs	r3, #164	; 0xa4
 8007d4e:	18fb      	adds	r3, r7, r3
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	2220      	movs	r2, #32
 8007d54:	4013      	ands	r3, r2
 8007d56:	d015      	beq.n	8007d84 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007d58:	23a0      	movs	r3, #160	; 0xa0
 8007d5a:	18fb      	adds	r3, r7, r3
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	2220      	movs	r2, #32
 8007d60:	4013      	ands	r3, r2
 8007d62:	d106      	bne.n	8007d72 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007d64:	239c      	movs	r3, #156	; 0x9c
 8007d66:	18fb      	adds	r3, r7, r3
 8007d68:	681a      	ldr	r2, [r3, #0]
 8007d6a:	2380      	movs	r3, #128	; 0x80
 8007d6c:	055b      	lsls	r3, r3, #21
 8007d6e:	4013      	ands	r3, r2
 8007d70:	d008      	beq.n	8007d84 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d004      	beq.n	8007d84 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d7e:	687a      	ldr	r2, [r7, #4]
 8007d80:	0010      	movs	r0, r2
 8007d82:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2290      	movs	r2, #144	; 0x90
 8007d88:	589b      	ldr	r3, [r3, r2]
 8007d8a:	2194      	movs	r1, #148	; 0x94
 8007d8c:	187a      	adds	r2, r7, r1
 8007d8e:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	689b      	ldr	r3, [r3, #8]
 8007d96:	2240      	movs	r2, #64	; 0x40
 8007d98:	4013      	ands	r3, r2
 8007d9a:	2b40      	cmp	r3, #64	; 0x40
 8007d9c:	d004      	beq.n	8007da8 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007d9e:	187b      	adds	r3, r7, r1
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	2228      	movs	r2, #40	; 0x28
 8007da4:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007da6:	d04c      	beq.n	8007e42 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	0018      	movs	r0, r3
 8007dac:	f001 f886 	bl	8008ebc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	689b      	ldr	r3, [r3, #8]
 8007db6:	2240      	movs	r2, #64	; 0x40
 8007db8:	4013      	ands	r3, r2
 8007dba:	2b40      	cmp	r3, #64	; 0x40
 8007dbc:	d13c      	bne.n	8007e38 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007dbe:	f3ef 8310 	mrs	r3, PRIMASK
 8007dc2:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8007dc4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007dc6:	2090      	movs	r0, #144	; 0x90
 8007dc8:	183a      	adds	r2, r7, r0
 8007dca:	6013      	str	r3, [r2, #0]
 8007dcc:	2301      	movs	r3, #1
 8007dce:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007dd0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007dd2:	f383 8810 	msr	PRIMASK, r3
}
 8007dd6:	46c0      	nop			; (mov r8, r8)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	689a      	ldr	r2, [r3, #8]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	2140      	movs	r1, #64	; 0x40
 8007de4:	438a      	bics	r2, r1
 8007de6:	609a      	str	r2, [r3, #8]
 8007de8:	183b      	adds	r3, r7, r0
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007dee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007df0:	f383 8810 	msr	PRIMASK, r3
}
 8007df4:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2280      	movs	r2, #128	; 0x80
 8007dfa:	589b      	ldr	r3, [r3, r2]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d016      	beq.n	8007e2e <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2280      	movs	r2, #128	; 0x80
 8007e04:	589b      	ldr	r3, [r3, r2]
 8007e06:	4a17      	ldr	r2, [pc, #92]	; (8007e64 <HAL_UART_IRQHandler+0x2c8>)
 8007e08:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2280      	movs	r2, #128	; 0x80
 8007e0e:	589b      	ldr	r3, [r3, r2]
 8007e10:	0018      	movs	r0, r3
 8007e12:	f7fd fa8f 	bl	8005334 <HAL_DMA_Abort_IT>
 8007e16:	1e03      	subs	r3, r0, #0
 8007e18:	d01c      	beq.n	8007e54 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2280      	movs	r2, #128	; 0x80
 8007e1e:	589b      	ldr	r3, [r3, r2]
 8007e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e22:	687a      	ldr	r2, [r7, #4]
 8007e24:	2180      	movs	r1, #128	; 0x80
 8007e26:	5852      	ldr	r2, [r2, r1]
 8007e28:	0010      	movs	r0, r2
 8007e2a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e2c:	e012      	b.n	8007e54 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	0018      	movs	r0, r3
 8007e32:	f7fc fc2d 	bl	8004690 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e36:	e00d      	b.n	8007e54 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	0018      	movs	r0, r3
 8007e3c:	f7fc fc28 	bl	8004690 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e40:	e008      	b.n	8007e54 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	0018      	movs	r0, r3
 8007e46:	f7fc fc23 	bl	8004690 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2290      	movs	r2, #144	; 0x90
 8007e4e:	2100      	movs	r1, #0
 8007e50:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8007e52:	e1b9      	b.n	80081c8 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e54:	46c0      	nop			; (mov r8, r8)
    return;
 8007e56:	e1b7      	b.n	80081c8 <HAL_UART_IRQHandler+0x62c>
 8007e58:	0000080f 	.word	0x0000080f
 8007e5c:	10000001 	.word	0x10000001
 8007e60:	04000120 	.word	0x04000120
 8007e64:	08008f89 	.word	0x08008f89

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e6c:	2b01      	cmp	r3, #1
 8007e6e:	d000      	beq.n	8007e72 <HAL_UART_IRQHandler+0x2d6>
 8007e70:	e13e      	b.n	80080f0 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007e72:	23a4      	movs	r3, #164	; 0xa4
 8007e74:	18fb      	adds	r3, r7, r3
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	2210      	movs	r2, #16
 8007e7a:	4013      	ands	r3, r2
 8007e7c:	d100      	bne.n	8007e80 <HAL_UART_IRQHandler+0x2e4>
 8007e7e:	e137      	b.n	80080f0 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007e80:	23a0      	movs	r3, #160	; 0xa0
 8007e82:	18fb      	adds	r3, r7, r3
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	2210      	movs	r2, #16
 8007e88:	4013      	ands	r3, r2
 8007e8a:	d100      	bne.n	8007e8e <HAL_UART_IRQHandler+0x2f2>
 8007e8c:	e130      	b.n	80080f0 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	2210      	movs	r2, #16
 8007e94:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	2240      	movs	r2, #64	; 0x40
 8007e9e:	4013      	ands	r3, r2
 8007ea0:	2b40      	cmp	r3, #64	; 0x40
 8007ea2:	d000      	beq.n	8007ea6 <HAL_UART_IRQHandler+0x30a>
 8007ea4:	e0a4      	b.n	8007ff0 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2280      	movs	r2, #128	; 0x80
 8007eaa:	589b      	ldr	r3, [r3, r2]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	685a      	ldr	r2, [r3, #4]
 8007eb0:	217e      	movs	r1, #126	; 0x7e
 8007eb2:	187b      	adds	r3, r7, r1
 8007eb4:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8007eb6:	187b      	adds	r3, r7, r1
 8007eb8:	881b      	ldrh	r3, [r3, #0]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d100      	bne.n	8007ec0 <HAL_UART_IRQHandler+0x324>
 8007ebe:	e185      	b.n	80081cc <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	225c      	movs	r2, #92	; 0x5c
 8007ec4:	5a9b      	ldrh	r3, [r3, r2]
 8007ec6:	187a      	adds	r2, r7, r1
 8007ec8:	8812      	ldrh	r2, [r2, #0]
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	d300      	bcc.n	8007ed0 <HAL_UART_IRQHandler+0x334>
 8007ece:	e17d      	b.n	80081cc <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	187a      	adds	r2, r7, r1
 8007ed4:	215e      	movs	r1, #94	; 0x5e
 8007ed6:	8812      	ldrh	r2, [r2, #0]
 8007ed8:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2280      	movs	r2, #128	; 0x80
 8007ede:	589b      	ldr	r3, [r3, r2]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	2220      	movs	r2, #32
 8007ee6:	4013      	ands	r3, r2
 8007ee8:	d170      	bne.n	8007fcc <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007eea:	f3ef 8310 	mrs	r3, PRIMASK
 8007eee:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8007ef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ef2:	67bb      	str	r3, [r7, #120]	; 0x78
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007efa:	f383 8810 	msr	PRIMASK, r3
}
 8007efe:	46c0      	nop			; (mov r8, r8)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	681a      	ldr	r2, [r3, #0]
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	49b4      	ldr	r1, [pc, #720]	; (80081dc <HAL_UART_IRQHandler+0x640>)
 8007f0c:	400a      	ands	r2, r1
 8007f0e:	601a      	str	r2, [r3, #0]
 8007f10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007f12:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f16:	f383 8810 	msr	PRIMASK, r3
}
 8007f1a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f1c:	f3ef 8310 	mrs	r3, PRIMASK
 8007f20:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8007f22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f24:	677b      	str	r3, [r7, #116]	; 0x74
 8007f26:	2301      	movs	r3, #1
 8007f28:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f2c:	f383 8810 	msr	PRIMASK, r3
}
 8007f30:	46c0      	nop			; (mov r8, r8)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	689a      	ldr	r2, [r3, #8]
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	2101      	movs	r1, #1
 8007f3e:	438a      	bics	r2, r1
 8007f40:	609a      	str	r2, [r3, #8]
 8007f42:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f44:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f48:	f383 8810 	msr	PRIMASK, r3
}
 8007f4c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f4e:	f3ef 8310 	mrs	r3, PRIMASK
 8007f52:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8007f54:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f56:	673b      	str	r3, [r7, #112]	; 0x70
 8007f58:	2301      	movs	r3, #1
 8007f5a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f5e:	f383 8810 	msr	PRIMASK, r3
}
 8007f62:	46c0      	nop			; (mov r8, r8)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	689a      	ldr	r2, [r3, #8]
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	2140      	movs	r1, #64	; 0x40
 8007f70:	438a      	bics	r2, r1
 8007f72:	609a      	str	r2, [r3, #8]
 8007f74:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007f76:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f78:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f7a:	f383 8810 	msr	PRIMASK, r3
}
 8007f7e:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	228c      	movs	r2, #140	; 0x8c
 8007f84:	2120      	movs	r1, #32
 8007f86:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f8e:	f3ef 8310 	mrs	r3, PRIMASK
 8007f92:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8007f94:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f96:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007f98:	2301      	movs	r3, #1
 8007f9a:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f9c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007f9e:	f383 8810 	msr	PRIMASK, r3
}
 8007fa2:	46c0      	nop			; (mov r8, r8)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	681a      	ldr	r2, [r3, #0]
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	2110      	movs	r1, #16
 8007fb0:	438a      	bics	r2, r1
 8007fb2:	601a      	str	r2, [r3, #0]
 8007fb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007fb6:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fb8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007fba:	f383 8810 	msr	PRIMASK, r3
}
 8007fbe:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2280      	movs	r2, #128	; 0x80
 8007fc4:	589b      	ldr	r3, [r3, r2]
 8007fc6:	0018      	movs	r0, r3
 8007fc8:	f7fd f954 	bl	8005274 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2202      	movs	r2, #2
 8007fd0:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	225c      	movs	r2, #92	; 0x5c
 8007fd6:	5a9a      	ldrh	r2, [r3, r2]
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	215e      	movs	r1, #94	; 0x5e
 8007fdc:	5a5b      	ldrh	r3, [r3, r1]
 8007fde:	b29b      	uxth	r3, r3
 8007fe0:	1ad3      	subs	r3, r2, r3
 8007fe2:	b29a      	uxth	r2, r3
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	0011      	movs	r1, r2
 8007fe8:	0018      	movs	r0, r3
 8007fea:	f000 f905 	bl	80081f8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007fee:	e0ed      	b.n	80081cc <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	225c      	movs	r2, #92	; 0x5c
 8007ff4:	5a99      	ldrh	r1, [r3, r2]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	225e      	movs	r2, #94	; 0x5e
 8007ffa:	5a9b      	ldrh	r3, [r3, r2]
 8007ffc:	b29a      	uxth	r2, r3
 8007ffe:	208e      	movs	r0, #142	; 0x8e
 8008000:	183b      	adds	r3, r7, r0
 8008002:	1a8a      	subs	r2, r1, r2
 8008004:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	225e      	movs	r2, #94	; 0x5e
 800800a:	5a9b      	ldrh	r3, [r3, r2]
 800800c:	b29b      	uxth	r3, r3
 800800e:	2b00      	cmp	r3, #0
 8008010:	d100      	bne.n	8008014 <HAL_UART_IRQHandler+0x478>
 8008012:	e0dd      	b.n	80081d0 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8008014:	183b      	adds	r3, r7, r0
 8008016:	881b      	ldrh	r3, [r3, #0]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d100      	bne.n	800801e <HAL_UART_IRQHandler+0x482>
 800801c:	e0d8      	b.n	80081d0 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800801e:	f3ef 8310 	mrs	r3, PRIMASK
 8008022:	60fb      	str	r3, [r7, #12]
  return(result);
 8008024:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008026:	2488      	movs	r4, #136	; 0x88
 8008028:	193a      	adds	r2, r7, r4
 800802a:	6013      	str	r3, [r2, #0]
 800802c:	2301      	movs	r3, #1
 800802e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008030:	693b      	ldr	r3, [r7, #16]
 8008032:	f383 8810 	msr	PRIMASK, r3
}
 8008036:	46c0      	nop			; (mov r8, r8)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	681a      	ldr	r2, [r3, #0]
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4967      	ldr	r1, [pc, #412]	; (80081e0 <HAL_UART_IRQHandler+0x644>)
 8008044:	400a      	ands	r2, r1
 8008046:	601a      	str	r2, [r3, #0]
 8008048:	193b      	adds	r3, r7, r4
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	f383 8810 	msr	PRIMASK, r3
}
 8008054:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008056:	f3ef 8310 	mrs	r3, PRIMASK
 800805a:	61bb      	str	r3, [r7, #24]
  return(result);
 800805c:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800805e:	2484      	movs	r4, #132	; 0x84
 8008060:	193a      	adds	r2, r7, r4
 8008062:	6013      	str	r3, [r2, #0]
 8008064:	2301      	movs	r3, #1
 8008066:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008068:	69fb      	ldr	r3, [r7, #28]
 800806a:	f383 8810 	msr	PRIMASK, r3
}
 800806e:	46c0      	nop			; (mov r8, r8)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	689a      	ldr	r2, [r3, #8]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	495a      	ldr	r1, [pc, #360]	; (80081e4 <HAL_UART_IRQHandler+0x648>)
 800807c:	400a      	ands	r2, r1
 800807e:	609a      	str	r2, [r3, #8]
 8008080:	193b      	adds	r3, r7, r4
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008086:	6a3b      	ldr	r3, [r7, #32]
 8008088:	f383 8810 	msr	PRIMASK, r3
}
 800808c:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	228c      	movs	r2, #140	; 0x8c
 8008092:	2120      	movs	r1, #32
 8008094:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2200      	movs	r2, #0
 800809a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080a2:	f3ef 8310 	mrs	r3, PRIMASK
 80080a6:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80080a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080aa:	2480      	movs	r4, #128	; 0x80
 80080ac:	193a      	adds	r2, r7, r4
 80080ae:	6013      	str	r3, [r2, #0]
 80080b0:	2301      	movs	r3, #1
 80080b2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080b6:	f383 8810 	msr	PRIMASK, r3
}
 80080ba:	46c0      	nop			; (mov r8, r8)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	681a      	ldr	r2, [r3, #0]
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	2110      	movs	r1, #16
 80080c8:	438a      	bics	r2, r1
 80080ca:	601a      	str	r2, [r3, #0]
 80080cc:	193b      	adds	r3, r7, r4
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080d4:	f383 8810 	msr	PRIMASK, r3
}
 80080d8:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2202      	movs	r2, #2
 80080de:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80080e0:	183b      	adds	r3, r7, r0
 80080e2:	881a      	ldrh	r2, [r3, #0]
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	0011      	movs	r1, r2
 80080e8:	0018      	movs	r0, r3
 80080ea:	f000 f885 	bl	80081f8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80080ee:	e06f      	b.n	80081d0 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80080f0:	23a4      	movs	r3, #164	; 0xa4
 80080f2:	18fb      	adds	r3, r7, r3
 80080f4:	681a      	ldr	r2, [r3, #0]
 80080f6:	2380      	movs	r3, #128	; 0x80
 80080f8:	035b      	lsls	r3, r3, #13
 80080fa:	4013      	ands	r3, r2
 80080fc:	d010      	beq.n	8008120 <HAL_UART_IRQHandler+0x584>
 80080fe:	239c      	movs	r3, #156	; 0x9c
 8008100:	18fb      	adds	r3, r7, r3
 8008102:	681a      	ldr	r2, [r3, #0]
 8008104:	2380      	movs	r3, #128	; 0x80
 8008106:	03db      	lsls	r3, r3, #15
 8008108:	4013      	ands	r3, r2
 800810a:	d009      	beq.n	8008120 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	2280      	movs	r2, #128	; 0x80
 8008112:	0352      	lsls	r2, r2, #13
 8008114:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	0018      	movs	r0, r3
 800811a:	f001 fd81 	bl	8009c20 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800811e:	e05a      	b.n	80081d6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008120:	23a4      	movs	r3, #164	; 0xa4
 8008122:	18fb      	adds	r3, r7, r3
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	2280      	movs	r2, #128	; 0x80
 8008128:	4013      	ands	r3, r2
 800812a:	d016      	beq.n	800815a <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800812c:	23a0      	movs	r3, #160	; 0xa0
 800812e:	18fb      	adds	r3, r7, r3
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	2280      	movs	r2, #128	; 0x80
 8008134:	4013      	ands	r3, r2
 8008136:	d106      	bne.n	8008146 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008138:	239c      	movs	r3, #156	; 0x9c
 800813a:	18fb      	adds	r3, r7, r3
 800813c:	681a      	ldr	r2, [r3, #0]
 800813e:	2380      	movs	r3, #128	; 0x80
 8008140:	041b      	lsls	r3, r3, #16
 8008142:	4013      	ands	r3, r2
 8008144:	d009      	beq.n	800815a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800814a:	2b00      	cmp	r3, #0
 800814c:	d042      	beq.n	80081d4 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008152:	687a      	ldr	r2, [r7, #4]
 8008154:	0010      	movs	r0, r2
 8008156:	4798      	blx	r3
    }
    return;
 8008158:	e03c      	b.n	80081d4 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800815a:	23a4      	movs	r3, #164	; 0xa4
 800815c:	18fb      	adds	r3, r7, r3
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	2240      	movs	r2, #64	; 0x40
 8008162:	4013      	ands	r3, r2
 8008164:	d00a      	beq.n	800817c <HAL_UART_IRQHandler+0x5e0>
 8008166:	23a0      	movs	r3, #160	; 0xa0
 8008168:	18fb      	adds	r3, r7, r3
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	2240      	movs	r2, #64	; 0x40
 800816e:	4013      	ands	r3, r2
 8008170:	d004      	beq.n	800817c <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	0018      	movs	r0, r3
 8008176:	f001 f8c7 	bl	8009308 <UART_EndTransmit_IT>
    return;
 800817a:	e02c      	b.n	80081d6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800817c:	23a4      	movs	r3, #164	; 0xa4
 800817e:	18fb      	adds	r3, r7, r3
 8008180:	681a      	ldr	r2, [r3, #0]
 8008182:	2380      	movs	r3, #128	; 0x80
 8008184:	041b      	lsls	r3, r3, #16
 8008186:	4013      	ands	r3, r2
 8008188:	d00b      	beq.n	80081a2 <HAL_UART_IRQHandler+0x606>
 800818a:	23a0      	movs	r3, #160	; 0xa0
 800818c:	18fb      	adds	r3, r7, r3
 800818e:	681a      	ldr	r2, [r3, #0]
 8008190:	2380      	movs	r3, #128	; 0x80
 8008192:	05db      	lsls	r3, r3, #23
 8008194:	4013      	ands	r3, r2
 8008196:	d004      	beq.n	80081a2 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	0018      	movs	r0, r3
 800819c:	f001 fd50 	bl	8009c40 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80081a0:	e019      	b.n	80081d6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80081a2:	23a4      	movs	r3, #164	; 0xa4
 80081a4:	18fb      	adds	r3, r7, r3
 80081a6:	681a      	ldr	r2, [r3, #0]
 80081a8:	2380      	movs	r3, #128	; 0x80
 80081aa:	045b      	lsls	r3, r3, #17
 80081ac:	4013      	ands	r3, r2
 80081ae:	d012      	beq.n	80081d6 <HAL_UART_IRQHandler+0x63a>
 80081b0:	23a0      	movs	r3, #160	; 0xa0
 80081b2:	18fb      	adds	r3, r7, r3
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	da0d      	bge.n	80081d6 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	0018      	movs	r0, r3
 80081be:	f001 fd37 	bl	8009c30 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80081c2:	e008      	b.n	80081d6 <HAL_UART_IRQHandler+0x63a>
      return;
 80081c4:	46c0      	nop			; (mov r8, r8)
 80081c6:	e006      	b.n	80081d6 <HAL_UART_IRQHandler+0x63a>
    return;
 80081c8:	46c0      	nop			; (mov r8, r8)
 80081ca:	e004      	b.n	80081d6 <HAL_UART_IRQHandler+0x63a>
      return;
 80081cc:	46c0      	nop			; (mov r8, r8)
 80081ce:	e002      	b.n	80081d6 <HAL_UART_IRQHandler+0x63a>
      return;
 80081d0:	46c0      	nop			; (mov r8, r8)
 80081d2:	e000      	b.n	80081d6 <HAL_UART_IRQHandler+0x63a>
    return;
 80081d4:	46c0      	nop			; (mov r8, r8)
  }
}
 80081d6:	46bd      	mov	sp, r7
 80081d8:	b02a      	add	sp, #168	; 0xa8
 80081da:	bdb0      	pop	{r4, r5, r7, pc}
 80081dc:	fffffeff 	.word	0xfffffeff
 80081e0:	fffffedf 	.word	0xfffffedf
 80081e4:	effffffe 	.word	0xeffffffe

080081e8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b082      	sub	sp, #8
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80081f0:	46c0      	nop			; (mov r8, r8)
 80081f2:	46bd      	mov	sp, r7
 80081f4:	b002      	add	sp, #8
 80081f6:	bd80      	pop	{r7, pc}

080081f8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b082      	sub	sp, #8
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
 8008200:	000a      	movs	r2, r1
 8008202:	1cbb      	adds	r3, r7, #2
 8008204:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008206:	46c0      	nop			; (mov r8, r8)
 8008208:	46bd      	mov	sp, r7
 800820a:	b002      	add	sp, #8
 800820c:	bd80      	pop	{r7, pc}

0800820e <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 800820e:	b580      	push	{r7, lr}
 8008210:	b084      	sub	sp, #16
 8008212:	af00      	add	r7, sp, #0
 8008214:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2288      	movs	r2, #136	; 0x88
 800821a:	589b      	ldr	r3, [r3, r2]
 800821c:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	228c      	movs	r2, #140	; 0x8c
 8008222:	589b      	ldr	r3, [r3, r2]
 8008224:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8008226:	68fa      	ldr	r2, [r7, #12]
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	4313      	orrs	r3, r2
}
 800822c:	0018      	movs	r0, r3
 800822e:	46bd      	mov	sp, r7
 8008230:	b004      	add	sp, #16
 8008232:	bd80      	pop	{r7, pc}

08008234 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008234:	b5b0      	push	{r4, r5, r7, lr}
 8008236:	b090      	sub	sp, #64	; 0x40
 8008238:	af00      	add	r7, sp, #0
 800823a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800823c:	231a      	movs	r3, #26
 800823e:	2220      	movs	r2, #32
 8008240:	189b      	adds	r3, r3, r2
 8008242:	19db      	adds	r3, r3, r7
 8008244:	2200      	movs	r2, #0
 8008246:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800824a:	689a      	ldr	r2, [r3, #8]
 800824c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800824e:	691b      	ldr	r3, [r3, #16]
 8008250:	431a      	orrs	r2, r3
 8008252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008254:	695b      	ldr	r3, [r3, #20]
 8008256:	431a      	orrs	r2, r3
 8008258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800825a:	69db      	ldr	r3, [r3, #28]
 800825c:	4313      	orrs	r3, r2
 800825e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4ac1      	ldr	r2, [pc, #772]	; (800856c <UART_SetConfig+0x338>)
 8008268:	4013      	ands	r3, r2
 800826a:	0019      	movs	r1, r3
 800826c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800826e:	681a      	ldr	r2, [r3, #0]
 8008270:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008272:	430b      	orrs	r3, r1
 8008274:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	4abc      	ldr	r2, [pc, #752]	; (8008570 <UART_SetConfig+0x33c>)
 800827e:	4013      	ands	r3, r2
 8008280:	0018      	movs	r0, r3
 8008282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008284:	68d9      	ldr	r1, [r3, #12]
 8008286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008288:	681a      	ldr	r2, [r3, #0]
 800828a:	0003      	movs	r3, r0
 800828c:	430b      	orrs	r3, r1
 800828e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008292:	699b      	ldr	r3, [r3, #24]
 8008294:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	4ab6      	ldr	r2, [pc, #728]	; (8008574 <UART_SetConfig+0x340>)
 800829c:	4293      	cmp	r3, r2
 800829e:	d009      	beq.n	80082b4 <UART_SetConfig+0x80>
 80082a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4ab4      	ldr	r2, [pc, #720]	; (8008578 <UART_SetConfig+0x344>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d004      	beq.n	80082b4 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80082aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ac:	6a1b      	ldr	r3, [r3, #32]
 80082ae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80082b0:	4313      	orrs	r3, r2
 80082b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80082b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	689b      	ldr	r3, [r3, #8]
 80082ba:	4ab0      	ldr	r2, [pc, #704]	; (800857c <UART_SetConfig+0x348>)
 80082bc:	4013      	ands	r3, r2
 80082be:	0019      	movs	r1, r3
 80082c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082c2:	681a      	ldr	r2, [r3, #0]
 80082c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082c6:	430b      	orrs	r3, r1
 80082c8:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80082ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082d0:	220f      	movs	r2, #15
 80082d2:	4393      	bics	r3, r2
 80082d4:	0018      	movs	r0, r3
 80082d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082d8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80082da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	0003      	movs	r3, r0
 80082e0:	430b      	orrs	r3, r1
 80082e2:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80082e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4aa5      	ldr	r2, [pc, #660]	; (8008580 <UART_SetConfig+0x34c>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d131      	bne.n	8008352 <UART_SetConfig+0x11e>
 80082ee:	4ba5      	ldr	r3, [pc, #660]	; (8008584 <UART_SetConfig+0x350>)
 80082f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082f2:	2203      	movs	r2, #3
 80082f4:	4013      	ands	r3, r2
 80082f6:	2b03      	cmp	r3, #3
 80082f8:	d01d      	beq.n	8008336 <UART_SetConfig+0x102>
 80082fa:	d823      	bhi.n	8008344 <UART_SetConfig+0x110>
 80082fc:	2b02      	cmp	r3, #2
 80082fe:	d00c      	beq.n	800831a <UART_SetConfig+0xe6>
 8008300:	d820      	bhi.n	8008344 <UART_SetConfig+0x110>
 8008302:	2b00      	cmp	r3, #0
 8008304:	d002      	beq.n	800830c <UART_SetConfig+0xd8>
 8008306:	2b01      	cmp	r3, #1
 8008308:	d00e      	beq.n	8008328 <UART_SetConfig+0xf4>
 800830a:	e01b      	b.n	8008344 <UART_SetConfig+0x110>
 800830c:	231b      	movs	r3, #27
 800830e:	2220      	movs	r2, #32
 8008310:	189b      	adds	r3, r3, r2
 8008312:	19db      	adds	r3, r3, r7
 8008314:	2200      	movs	r2, #0
 8008316:	701a      	strb	r2, [r3, #0]
 8008318:	e154      	b.n	80085c4 <UART_SetConfig+0x390>
 800831a:	231b      	movs	r3, #27
 800831c:	2220      	movs	r2, #32
 800831e:	189b      	adds	r3, r3, r2
 8008320:	19db      	adds	r3, r3, r7
 8008322:	2202      	movs	r2, #2
 8008324:	701a      	strb	r2, [r3, #0]
 8008326:	e14d      	b.n	80085c4 <UART_SetConfig+0x390>
 8008328:	231b      	movs	r3, #27
 800832a:	2220      	movs	r2, #32
 800832c:	189b      	adds	r3, r3, r2
 800832e:	19db      	adds	r3, r3, r7
 8008330:	2204      	movs	r2, #4
 8008332:	701a      	strb	r2, [r3, #0]
 8008334:	e146      	b.n	80085c4 <UART_SetConfig+0x390>
 8008336:	231b      	movs	r3, #27
 8008338:	2220      	movs	r2, #32
 800833a:	189b      	adds	r3, r3, r2
 800833c:	19db      	adds	r3, r3, r7
 800833e:	2208      	movs	r2, #8
 8008340:	701a      	strb	r2, [r3, #0]
 8008342:	e13f      	b.n	80085c4 <UART_SetConfig+0x390>
 8008344:	231b      	movs	r3, #27
 8008346:	2220      	movs	r2, #32
 8008348:	189b      	adds	r3, r3, r2
 800834a:	19db      	adds	r3, r3, r7
 800834c:	2210      	movs	r2, #16
 800834e:	701a      	strb	r2, [r3, #0]
 8008350:	e138      	b.n	80085c4 <UART_SetConfig+0x390>
 8008352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4a8c      	ldr	r2, [pc, #560]	; (8008588 <UART_SetConfig+0x354>)
 8008358:	4293      	cmp	r3, r2
 800835a:	d131      	bne.n	80083c0 <UART_SetConfig+0x18c>
 800835c:	4b89      	ldr	r3, [pc, #548]	; (8008584 <UART_SetConfig+0x350>)
 800835e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008360:	220c      	movs	r2, #12
 8008362:	4013      	ands	r3, r2
 8008364:	2b0c      	cmp	r3, #12
 8008366:	d01d      	beq.n	80083a4 <UART_SetConfig+0x170>
 8008368:	d823      	bhi.n	80083b2 <UART_SetConfig+0x17e>
 800836a:	2b08      	cmp	r3, #8
 800836c:	d00c      	beq.n	8008388 <UART_SetConfig+0x154>
 800836e:	d820      	bhi.n	80083b2 <UART_SetConfig+0x17e>
 8008370:	2b00      	cmp	r3, #0
 8008372:	d002      	beq.n	800837a <UART_SetConfig+0x146>
 8008374:	2b04      	cmp	r3, #4
 8008376:	d00e      	beq.n	8008396 <UART_SetConfig+0x162>
 8008378:	e01b      	b.n	80083b2 <UART_SetConfig+0x17e>
 800837a:	231b      	movs	r3, #27
 800837c:	2220      	movs	r2, #32
 800837e:	189b      	adds	r3, r3, r2
 8008380:	19db      	adds	r3, r3, r7
 8008382:	2200      	movs	r2, #0
 8008384:	701a      	strb	r2, [r3, #0]
 8008386:	e11d      	b.n	80085c4 <UART_SetConfig+0x390>
 8008388:	231b      	movs	r3, #27
 800838a:	2220      	movs	r2, #32
 800838c:	189b      	adds	r3, r3, r2
 800838e:	19db      	adds	r3, r3, r7
 8008390:	2202      	movs	r2, #2
 8008392:	701a      	strb	r2, [r3, #0]
 8008394:	e116      	b.n	80085c4 <UART_SetConfig+0x390>
 8008396:	231b      	movs	r3, #27
 8008398:	2220      	movs	r2, #32
 800839a:	189b      	adds	r3, r3, r2
 800839c:	19db      	adds	r3, r3, r7
 800839e:	2204      	movs	r2, #4
 80083a0:	701a      	strb	r2, [r3, #0]
 80083a2:	e10f      	b.n	80085c4 <UART_SetConfig+0x390>
 80083a4:	231b      	movs	r3, #27
 80083a6:	2220      	movs	r2, #32
 80083a8:	189b      	adds	r3, r3, r2
 80083aa:	19db      	adds	r3, r3, r7
 80083ac:	2208      	movs	r2, #8
 80083ae:	701a      	strb	r2, [r3, #0]
 80083b0:	e108      	b.n	80085c4 <UART_SetConfig+0x390>
 80083b2:	231b      	movs	r3, #27
 80083b4:	2220      	movs	r2, #32
 80083b6:	189b      	adds	r3, r3, r2
 80083b8:	19db      	adds	r3, r3, r7
 80083ba:	2210      	movs	r2, #16
 80083bc:	701a      	strb	r2, [r3, #0]
 80083be:	e101      	b.n	80085c4 <UART_SetConfig+0x390>
 80083c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	4a71      	ldr	r2, [pc, #452]	; (800858c <UART_SetConfig+0x358>)
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d131      	bne.n	800842e <UART_SetConfig+0x1fa>
 80083ca:	4b6e      	ldr	r3, [pc, #440]	; (8008584 <UART_SetConfig+0x350>)
 80083cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083ce:	2230      	movs	r2, #48	; 0x30
 80083d0:	4013      	ands	r3, r2
 80083d2:	2b30      	cmp	r3, #48	; 0x30
 80083d4:	d01d      	beq.n	8008412 <UART_SetConfig+0x1de>
 80083d6:	d823      	bhi.n	8008420 <UART_SetConfig+0x1ec>
 80083d8:	2b20      	cmp	r3, #32
 80083da:	d00c      	beq.n	80083f6 <UART_SetConfig+0x1c2>
 80083dc:	d820      	bhi.n	8008420 <UART_SetConfig+0x1ec>
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d002      	beq.n	80083e8 <UART_SetConfig+0x1b4>
 80083e2:	2b10      	cmp	r3, #16
 80083e4:	d00e      	beq.n	8008404 <UART_SetConfig+0x1d0>
 80083e6:	e01b      	b.n	8008420 <UART_SetConfig+0x1ec>
 80083e8:	231b      	movs	r3, #27
 80083ea:	2220      	movs	r2, #32
 80083ec:	189b      	adds	r3, r3, r2
 80083ee:	19db      	adds	r3, r3, r7
 80083f0:	2200      	movs	r2, #0
 80083f2:	701a      	strb	r2, [r3, #0]
 80083f4:	e0e6      	b.n	80085c4 <UART_SetConfig+0x390>
 80083f6:	231b      	movs	r3, #27
 80083f8:	2220      	movs	r2, #32
 80083fa:	189b      	adds	r3, r3, r2
 80083fc:	19db      	adds	r3, r3, r7
 80083fe:	2202      	movs	r2, #2
 8008400:	701a      	strb	r2, [r3, #0]
 8008402:	e0df      	b.n	80085c4 <UART_SetConfig+0x390>
 8008404:	231b      	movs	r3, #27
 8008406:	2220      	movs	r2, #32
 8008408:	189b      	adds	r3, r3, r2
 800840a:	19db      	adds	r3, r3, r7
 800840c:	2204      	movs	r2, #4
 800840e:	701a      	strb	r2, [r3, #0]
 8008410:	e0d8      	b.n	80085c4 <UART_SetConfig+0x390>
 8008412:	231b      	movs	r3, #27
 8008414:	2220      	movs	r2, #32
 8008416:	189b      	adds	r3, r3, r2
 8008418:	19db      	adds	r3, r3, r7
 800841a:	2208      	movs	r2, #8
 800841c:	701a      	strb	r2, [r3, #0]
 800841e:	e0d1      	b.n	80085c4 <UART_SetConfig+0x390>
 8008420:	231b      	movs	r3, #27
 8008422:	2220      	movs	r2, #32
 8008424:	189b      	adds	r3, r3, r2
 8008426:	19db      	adds	r3, r3, r7
 8008428:	2210      	movs	r2, #16
 800842a:	701a      	strb	r2, [r3, #0]
 800842c:	e0ca      	b.n	80085c4 <UART_SetConfig+0x390>
 800842e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4a57      	ldr	r2, [pc, #348]	; (8008590 <UART_SetConfig+0x35c>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d106      	bne.n	8008446 <UART_SetConfig+0x212>
 8008438:	231b      	movs	r3, #27
 800843a:	2220      	movs	r2, #32
 800843c:	189b      	adds	r3, r3, r2
 800843e:	19db      	adds	r3, r3, r7
 8008440:	2200      	movs	r2, #0
 8008442:	701a      	strb	r2, [r3, #0]
 8008444:	e0be      	b.n	80085c4 <UART_SetConfig+0x390>
 8008446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4a52      	ldr	r2, [pc, #328]	; (8008594 <UART_SetConfig+0x360>)
 800844c:	4293      	cmp	r3, r2
 800844e:	d106      	bne.n	800845e <UART_SetConfig+0x22a>
 8008450:	231b      	movs	r3, #27
 8008452:	2220      	movs	r2, #32
 8008454:	189b      	adds	r3, r3, r2
 8008456:	19db      	adds	r3, r3, r7
 8008458:	2200      	movs	r2, #0
 800845a:	701a      	strb	r2, [r3, #0]
 800845c:	e0b2      	b.n	80085c4 <UART_SetConfig+0x390>
 800845e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4a4d      	ldr	r2, [pc, #308]	; (8008598 <UART_SetConfig+0x364>)
 8008464:	4293      	cmp	r3, r2
 8008466:	d106      	bne.n	8008476 <UART_SetConfig+0x242>
 8008468:	231b      	movs	r3, #27
 800846a:	2220      	movs	r2, #32
 800846c:	189b      	adds	r3, r3, r2
 800846e:	19db      	adds	r3, r3, r7
 8008470:	2200      	movs	r2, #0
 8008472:	701a      	strb	r2, [r3, #0]
 8008474:	e0a6      	b.n	80085c4 <UART_SetConfig+0x390>
 8008476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	4a3e      	ldr	r2, [pc, #248]	; (8008574 <UART_SetConfig+0x340>)
 800847c:	4293      	cmp	r3, r2
 800847e:	d13e      	bne.n	80084fe <UART_SetConfig+0x2ca>
 8008480:	4b40      	ldr	r3, [pc, #256]	; (8008584 <UART_SetConfig+0x350>)
 8008482:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008484:	23c0      	movs	r3, #192	; 0xc0
 8008486:	011b      	lsls	r3, r3, #4
 8008488:	4013      	ands	r3, r2
 800848a:	22c0      	movs	r2, #192	; 0xc0
 800848c:	0112      	lsls	r2, r2, #4
 800848e:	4293      	cmp	r3, r2
 8008490:	d027      	beq.n	80084e2 <UART_SetConfig+0x2ae>
 8008492:	22c0      	movs	r2, #192	; 0xc0
 8008494:	0112      	lsls	r2, r2, #4
 8008496:	4293      	cmp	r3, r2
 8008498:	d82a      	bhi.n	80084f0 <UART_SetConfig+0x2bc>
 800849a:	2280      	movs	r2, #128	; 0x80
 800849c:	0112      	lsls	r2, r2, #4
 800849e:	4293      	cmp	r3, r2
 80084a0:	d011      	beq.n	80084c6 <UART_SetConfig+0x292>
 80084a2:	2280      	movs	r2, #128	; 0x80
 80084a4:	0112      	lsls	r2, r2, #4
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d822      	bhi.n	80084f0 <UART_SetConfig+0x2bc>
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d004      	beq.n	80084b8 <UART_SetConfig+0x284>
 80084ae:	2280      	movs	r2, #128	; 0x80
 80084b0:	00d2      	lsls	r2, r2, #3
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d00e      	beq.n	80084d4 <UART_SetConfig+0x2a0>
 80084b6:	e01b      	b.n	80084f0 <UART_SetConfig+0x2bc>
 80084b8:	231b      	movs	r3, #27
 80084ba:	2220      	movs	r2, #32
 80084bc:	189b      	adds	r3, r3, r2
 80084be:	19db      	adds	r3, r3, r7
 80084c0:	2200      	movs	r2, #0
 80084c2:	701a      	strb	r2, [r3, #0]
 80084c4:	e07e      	b.n	80085c4 <UART_SetConfig+0x390>
 80084c6:	231b      	movs	r3, #27
 80084c8:	2220      	movs	r2, #32
 80084ca:	189b      	adds	r3, r3, r2
 80084cc:	19db      	adds	r3, r3, r7
 80084ce:	2202      	movs	r2, #2
 80084d0:	701a      	strb	r2, [r3, #0]
 80084d2:	e077      	b.n	80085c4 <UART_SetConfig+0x390>
 80084d4:	231b      	movs	r3, #27
 80084d6:	2220      	movs	r2, #32
 80084d8:	189b      	adds	r3, r3, r2
 80084da:	19db      	adds	r3, r3, r7
 80084dc:	2204      	movs	r2, #4
 80084de:	701a      	strb	r2, [r3, #0]
 80084e0:	e070      	b.n	80085c4 <UART_SetConfig+0x390>
 80084e2:	231b      	movs	r3, #27
 80084e4:	2220      	movs	r2, #32
 80084e6:	189b      	adds	r3, r3, r2
 80084e8:	19db      	adds	r3, r3, r7
 80084ea:	2208      	movs	r2, #8
 80084ec:	701a      	strb	r2, [r3, #0]
 80084ee:	e069      	b.n	80085c4 <UART_SetConfig+0x390>
 80084f0:	231b      	movs	r3, #27
 80084f2:	2220      	movs	r2, #32
 80084f4:	189b      	adds	r3, r3, r2
 80084f6:	19db      	adds	r3, r3, r7
 80084f8:	2210      	movs	r2, #16
 80084fa:	701a      	strb	r2, [r3, #0]
 80084fc:	e062      	b.n	80085c4 <UART_SetConfig+0x390>
 80084fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4a1d      	ldr	r2, [pc, #116]	; (8008578 <UART_SetConfig+0x344>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d157      	bne.n	80085b8 <UART_SetConfig+0x384>
 8008508:	4b1e      	ldr	r3, [pc, #120]	; (8008584 <UART_SetConfig+0x350>)
 800850a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800850c:	23c0      	movs	r3, #192	; 0xc0
 800850e:	009b      	lsls	r3, r3, #2
 8008510:	4013      	ands	r3, r2
 8008512:	22c0      	movs	r2, #192	; 0xc0
 8008514:	0092      	lsls	r2, r2, #2
 8008516:	4293      	cmp	r3, r2
 8008518:	d040      	beq.n	800859c <UART_SetConfig+0x368>
 800851a:	22c0      	movs	r2, #192	; 0xc0
 800851c:	0092      	lsls	r2, r2, #2
 800851e:	4293      	cmp	r3, r2
 8008520:	d843      	bhi.n	80085aa <UART_SetConfig+0x376>
 8008522:	2280      	movs	r2, #128	; 0x80
 8008524:	0092      	lsls	r2, r2, #2
 8008526:	4293      	cmp	r3, r2
 8008528:	d011      	beq.n	800854e <UART_SetConfig+0x31a>
 800852a:	2280      	movs	r2, #128	; 0x80
 800852c:	0092      	lsls	r2, r2, #2
 800852e:	4293      	cmp	r3, r2
 8008530:	d83b      	bhi.n	80085aa <UART_SetConfig+0x376>
 8008532:	2b00      	cmp	r3, #0
 8008534:	d004      	beq.n	8008540 <UART_SetConfig+0x30c>
 8008536:	2280      	movs	r2, #128	; 0x80
 8008538:	0052      	lsls	r2, r2, #1
 800853a:	4293      	cmp	r3, r2
 800853c:	d00e      	beq.n	800855c <UART_SetConfig+0x328>
 800853e:	e034      	b.n	80085aa <UART_SetConfig+0x376>
 8008540:	231b      	movs	r3, #27
 8008542:	2220      	movs	r2, #32
 8008544:	189b      	adds	r3, r3, r2
 8008546:	19db      	adds	r3, r3, r7
 8008548:	2200      	movs	r2, #0
 800854a:	701a      	strb	r2, [r3, #0]
 800854c:	e03a      	b.n	80085c4 <UART_SetConfig+0x390>
 800854e:	231b      	movs	r3, #27
 8008550:	2220      	movs	r2, #32
 8008552:	189b      	adds	r3, r3, r2
 8008554:	19db      	adds	r3, r3, r7
 8008556:	2202      	movs	r2, #2
 8008558:	701a      	strb	r2, [r3, #0]
 800855a:	e033      	b.n	80085c4 <UART_SetConfig+0x390>
 800855c:	231b      	movs	r3, #27
 800855e:	2220      	movs	r2, #32
 8008560:	189b      	adds	r3, r3, r2
 8008562:	19db      	adds	r3, r3, r7
 8008564:	2204      	movs	r2, #4
 8008566:	701a      	strb	r2, [r3, #0]
 8008568:	e02c      	b.n	80085c4 <UART_SetConfig+0x390>
 800856a:	46c0      	nop			; (mov r8, r8)
 800856c:	cfff69f3 	.word	0xcfff69f3
 8008570:	ffffcfff 	.word	0xffffcfff
 8008574:	40008000 	.word	0x40008000
 8008578:	40008400 	.word	0x40008400
 800857c:	11fff4ff 	.word	0x11fff4ff
 8008580:	40013800 	.word	0x40013800
 8008584:	40021000 	.word	0x40021000
 8008588:	40004400 	.word	0x40004400
 800858c:	40004800 	.word	0x40004800
 8008590:	40004c00 	.word	0x40004c00
 8008594:	40005000 	.word	0x40005000
 8008598:	40013c00 	.word	0x40013c00
 800859c:	231b      	movs	r3, #27
 800859e:	2220      	movs	r2, #32
 80085a0:	189b      	adds	r3, r3, r2
 80085a2:	19db      	adds	r3, r3, r7
 80085a4:	2208      	movs	r2, #8
 80085a6:	701a      	strb	r2, [r3, #0]
 80085a8:	e00c      	b.n	80085c4 <UART_SetConfig+0x390>
 80085aa:	231b      	movs	r3, #27
 80085ac:	2220      	movs	r2, #32
 80085ae:	189b      	adds	r3, r3, r2
 80085b0:	19db      	adds	r3, r3, r7
 80085b2:	2210      	movs	r2, #16
 80085b4:	701a      	strb	r2, [r3, #0]
 80085b6:	e005      	b.n	80085c4 <UART_SetConfig+0x390>
 80085b8:	231b      	movs	r3, #27
 80085ba:	2220      	movs	r2, #32
 80085bc:	189b      	adds	r3, r3, r2
 80085be:	19db      	adds	r3, r3, r7
 80085c0:	2210      	movs	r2, #16
 80085c2:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80085c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4ac1      	ldr	r2, [pc, #772]	; (80088d0 <UART_SetConfig+0x69c>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d005      	beq.n	80085da <UART_SetConfig+0x3a6>
 80085ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	4ac0      	ldr	r2, [pc, #768]	; (80088d4 <UART_SetConfig+0x6a0>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d000      	beq.n	80085da <UART_SetConfig+0x3a6>
 80085d8:	e093      	b.n	8008702 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80085da:	231b      	movs	r3, #27
 80085dc:	2220      	movs	r2, #32
 80085de:	189b      	adds	r3, r3, r2
 80085e0:	19db      	adds	r3, r3, r7
 80085e2:	781b      	ldrb	r3, [r3, #0]
 80085e4:	2b08      	cmp	r3, #8
 80085e6:	d015      	beq.n	8008614 <UART_SetConfig+0x3e0>
 80085e8:	dc18      	bgt.n	800861c <UART_SetConfig+0x3e8>
 80085ea:	2b04      	cmp	r3, #4
 80085ec:	d00d      	beq.n	800860a <UART_SetConfig+0x3d6>
 80085ee:	dc15      	bgt.n	800861c <UART_SetConfig+0x3e8>
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d002      	beq.n	80085fa <UART_SetConfig+0x3c6>
 80085f4:	2b02      	cmp	r3, #2
 80085f6:	d005      	beq.n	8008604 <UART_SetConfig+0x3d0>
 80085f8:	e010      	b.n	800861c <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085fa:	f7fe fc39 	bl	8006e70 <HAL_RCC_GetPCLK1Freq>
 80085fe:	0003      	movs	r3, r0
 8008600:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008602:	e014      	b.n	800862e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008604:	4bb4      	ldr	r3, [pc, #720]	; (80088d8 <UART_SetConfig+0x6a4>)
 8008606:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008608:	e011      	b.n	800862e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800860a:	f7fe fba5 	bl	8006d58 <HAL_RCC_GetSysClockFreq>
 800860e:	0003      	movs	r3, r0
 8008610:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008612:	e00c      	b.n	800862e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008614:	2380      	movs	r3, #128	; 0x80
 8008616:	021b      	lsls	r3, r3, #8
 8008618:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800861a:	e008      	b.n	800862e <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 800861c:	2300      	movs	r3, #0
 800861e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8008620:	231a      	movs	r3, #26
 8008622:	2220      	movs	r2, #32
 8008624:	189b      	adds	r3, r3, r2
 8008626:	19db      	adds	r3, r3, r7
 8008628:	2201      	movs	r2, #1
 800862a:	701a      	strb	r2, [r3, #0]
        break;
 800862c:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800862e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008630:	2b00      	cmp	r3, #0
 8008632:	d100      	bne.n	8008636 <UART_SetConfig+0x402>
 8008634:	e135      	b.n	80088a2 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008638:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800863a:	4ba8      	ldr	r3, [pc, #672]	; (80088dc <UART_SetConfig+0x6a8>)
 800863c:	0052      	lsls	r2, r2, #1
 800863e:	5ad3      	ldrh	r3, [r2, r3]
 8008640:	0019      	movs	r1, r3
 8008642:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008644:	f7f7 fd86 	bl	8000154 <__udivsi3>
 8008648:	0003      	movs	r3, r0
 800864a:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800864c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800864e:	685a      	ldr	r2, [r3, #4]
 8008650:	0013      	movs	r3, r2
 8008652:	005b      	lsls	r3, r3, #1
 8008654:	189b      	adds	r3, r3, r2
 8008656:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008658:	429a      	cmp	r2, r3
 800865a:	d305      	bcc.n	8008668 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800865c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800865e:	685b      	ldr	r3, [r3, #4]
 8008660:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008662:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008664:	429a      	cmp	r2, r3
 8008666:	d906      	bls.n	8008676 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8008668:	231a      	movs	r3, #26
 800866a:	2220      	movs	r2, #32
 800866c:	189b      	adds	r3, r3, r2
 800866e:	19db      	adds	r3, r3, r7
 8008670:	2201      	movs	r2, #1
 8008672:	701a      	strb	r2, [r3, #0]
 8008674:	e044      	b.n	8008700 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008676:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008678:	61bb      	str	r3, [r7, #24]
 800867a:	2300      	movs	r3, #0
 800867c:	61fb      	str	r3, [r7, #28]
 800867e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008680:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008682:	4b96      	ldr	r3, [pc, #600]	; (80088dc <UART_SetConfig+0x6a8>)
 8008684:	0052      	lsls	r2, r2, #1
 8008686:	5ad3      	ldrh	r3, [r2, r3]
 8008688:	613b      	str	r3, [r7, #16]
 800868a:	2300      	movs	r3, #0
 800868c:	617b      	str	r3, [r7, #20]
 800868e:	693a      	ldr	r2, [r7, #16]
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	69b8      	ldr	r0, [r7, #24]
 8008694:	69f9      	ldr	r1, [r7, #28]
 8008696:	f7f7 ff4b 	bl	8000530 <__aeabi_uldivmod>
 800869a:	0002      	movs	r2, r0
 800869c:	000b      	movs	r3, r1
 800869e:	0e11      	lsrs	r1, r2, #24
 80086a0:	021d      	lsls	r5, r3, #8
 80086a2:	430d      	orrs	r5, r1
 80086a4:	0214      	lsls	r4, r2, #8
 80086a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086a8:	685b      	ldr	r3, [r3, #4]
 80086aa:	085b      	lsrs	r3, r3, #1
 80086ac:	60bb      	str	r3, [r7, #8]
 80086ae:	2300      	movs	r3, #0
 80086b0:	60fb      	str	r3, [r7, #12]
 80086b2:	68b8      	ldr	r0, [r7, #8]
 80086b4:	68f9      	ldr	r1, [r7, #12]
 80086b6:	1900      	adds	r0, r0, r4
 80086b8:	4169      	adcs	r1, r5
 80086ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086bc:	685b      	ldr	r3, [r3, #4]
 80086be:	603b      	str	r3, [r7, #0]
 80086c0:	2300      	movs	r3, #0
 80086c2:	607b      	str	r3, [r7, #4]
 80086c4:	683a      	ldr	r2, [r7, #0]
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	f7f7 ff32 	bl	8000530 <__aeabi_uldivmod>
 80086cc:	0002      	movs	r2, r0
 80086ce:	000b      	movs	r3, r1
 80086d0:	0013      	movs	r3, r2
 80086d2:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80086d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086d6:	23c0      	movs	r3, #192	; 0xc0
 80086d8:	009b      	lsls	r3, r3, #2
 80086da:	429a      	cmp	r2, r3
 80086dc:	d309      	bcc.n	80086f2 <UART_SetConfig+0x4be>
 80086de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086e0:	2380      	movs	r3, #128	; 0x80
 80086e2:	035b      	lsls	r3, r3, #13
 80086e4:	429a      	cmp	r2, r3
 80086e6:	d204      	bcs.n	80086f2 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 80086e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086ee:	60da      	str	r2, [r3, #12]
 80086f0:	e006      	b.n	8008700 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 80086f2:	231a      	movs	r3, #26
 80086f4:	2220      	movs	r2, #32
 80086f6:	189b      	adds	r3, r3, r2
 80086f8:	19db      	adds	r3, r3, r7
 80086fa:	2201      	movs	r2, #1
 80086fc:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 80086fe:	e0d0      	b.n	80088a2 <UART_SetConfig+0x66e>
 8008700:	e0cf      	b.n	80088a2 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008704:	69da      	ldr	r2, [r3, #28]
 8008706:	2380      	movs	r3, #128	; 0x80
 8008708:	021b      	lsls	r3, r3, #8
 800870a:	429a      	cmp	r2, r3
 800870c:	d000      	beq.n	8008710 <UART_SetConfig+0x4dc>
 800870e:	e070      	b.n	80087f2 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8008710:	231b      	movs	r3, #27
 8008712:	2220      	movs	r2, #32
 8008714:	189b      	adds	r3, r3, r2
 8008716:	19db      	adds	r3, r3, r7
 8008718:	781b      	ldrb	r3, [r3, #0]
 800871a:	2b08      	cmp	r3, #8
 800871c:	d015      	beq.n	800874a <UART_SetConfig+0x516>
 800871e:	dc18      	bgt.n	8008752 <UART_SetConfig+0x51e>
 8008720:	2b04      	cmp	r3, #4
 8008722:	d00d      	beq.n	8008740 <UART_SetConfig+0x50c>
 8008724:	dc15      	bgt.n	8008752 <UART_SetConfig+0x51e>
 8008726:	2b00      	cmp	r3, #0
 8008728:	d002      	beq.n	8008730 <UART_SetConfig+0x4fc>
 800872a:	2b02      	cmp	r3, #2
 800872c:	d005      	beq.n	800873a <UART_SetConfig+0x506>
 800872e:	e010      	b.n	8008752 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008730:	f7fe fb9e 	bl	8006e70 <HAL_RCC_GetPCLK1Freq>
 8008734:	0003      	movs	r3, r0
 8008736:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008738:	e014      	b.n	8008764 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800873a:	4b67      	ldr	r3, [pc, #412]	; (80088d8 <UART_SetConfig+0x6a4>)
 800873c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800873e:	e011      	b.n	8008764 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008740:	f7fe fb0a 	bl	8006d58 <HAL_RCC_GetSysClockFreq>
 8008744:	0003      	movs	r3, r0
 8008746:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008748:	e00c      	b.n	8008764 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800874a:	2380      	movs	r3, #128	; 0x80
 800874c:	021b      	lsls	r3, r3, #8
 800874e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008750:	e008      	b.n	8008764 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8008752:	2300      	movs	r3, #0
 8008754:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8008756:	231a      	movs	r3, #26
 8008758:	2220      	movs	r2, #32
 800875a:	189b      	adds	r3, r3, r2
 800875c:	19db      	adds	r3, r3, r7
 800875e:	2201      	movs	r2, #1
 8008760:	701a      	strb	r2, [r3, #0]
        break;
 8008762:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008764:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008766:	2b00      	cmp	r3, #0
 8008768:	d100      	bne.n	800876c <UART_SetConfig+0x538>
 800876a:	e09a      	b.n	80088a2 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800876c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800876e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008770:	4b5a      	ldr	r3, [pc, #360]	; (80088dc <UART_SetConfig+0x6a8>)
 8008772:	0052      	lsls	r2, r2, #1
 8008774:	5ad3      	ldrh	r3, [r2, r3]
 8008776:	0019      	movs	r1, r3
 8008778:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800877a:	f7f7 fceb 	bl	8000154 <__udivsi3>
 800877e:	0003      	movs	r3, r0
 8008780:	005a      	lsls	r2, r3, #1
 8008782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008784:	685b      	ldr	r3, [r3, #4]
 8008786:	085b      	lsrs	r3, r3, #1
 8008788:	18d2      	adds	r2, r2, r3
 800878a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800878c:	685b      	ldr	r3, [r3, #4]
 800878e:	0019      	movs	r1, r3
 8008790:	0010      	movs	r0, r2
 8008792:	f7f7 fcdf 	bl	8000154 <__udivsi3>
 8008796:	0003      	movs	r3, r0
 8008798:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800879a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800879c:	2b0f      	cmp	r3, #15
 800879e:	d921      	bls.n	80087e4 <UART_SetConfig+0x5b0>
 80087a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087a2:	2380      	movs	r3, #128	; 0x80
 80087a4:	025b      	lsls	r3, r3, #9
 80087a6:	429a      	cmp	r2, r3
 80087a8:	d21c      	bcs.n	80087e4 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80087aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087ac:	b29a      	uxth	r2, r3
 80087ae:	200e      	movs	r0, #14
 80087b0:	2420      	movs	r4, #32
 80087b2:	1903      	adds	r3, r0, r4
 80087b4:	19db      	adds	r3, r3, r7
 80087b6:	210f      	movs	r1, #15
 80087b8:	438a      	bics	r2, r1
 80087ba:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80087bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087be:	085b      	lsrs	r3, r3, #1
 80087c0:	b29b      	uxth	r3, r3
 80087c2:	2207      	movs	r2, #7
 80087c4:	4013      	ands	r3, r2
 80087c6:	b299      	uxth	r1, r3
 80087c8:	1903      	adds	r3, r0, r4
 80087ca:	19db      	adds	r3, r3, r7
 80087cc:	1902      	adds	r2, r0, r4
 80087ce:	19d2      	adds	r2, r2, r7
 80087d0:	8812      	ldrh	r2, [r2, #0]
 80087d2:	430a      	orrs	r2, r1
 80087d4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80087d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	1902      	adds	r2, r0, r4
 80087dc:	19d2      	adds	r2, r2, r7
 80087de:	8812      	ldrh	r2, [r2, #0]
 80087e0:	60da      	str	r2, [r3, #12]
 80087e2:	e05e      	b.n	80088a2 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80087e4:	231a      	movs	r3, #26
 80087e6:	2220      	movs	r2, #32
 80087e8:	189b      	adds	r3, r3, r2
 80087ea:	19db      	adds	r3, r3, r7
 80087ec:	2201      	movs	r2, #1
 80087ee:	701a      	strb	r2, [r3, #0]
 80087f0:	e057      	b.n	80088a2 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80087f2:	231b      	movs	r3, #27
 80087f4:	2220      	movs	r2, #32
 80087f6:	189b      	adds	r3, r3, r2
 80087f8:	19db      	adds	r3, r3, r7
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	2b08      	cmp	r3, #8
 80087fe:	d015      	beq.n	800882c <UART_SetConfig+0x5f8>
 8008800:	dc18      	bgt.n	8008834 <UART_SetConfig+0x600>
 8008802:	2b04      	cmp	r3, #4
 8008804:	d00d      	beq.n	8008822 <UART_SetConfig+0x5ee>
 8008806:	dc15      	bgt.n	8008834 <UART_SetConfig+0x600>
 8008808:	2b00      	cmp	r3, #0
 800880a:	d002      	beq.n	8008812 <UART_SetConfig+0x5de>
 800880c:	2b02      	cmp	r3, #2
 800880e:	d005      	beq.n	800881c <UART_SetConfig+0x5e8>
 8008810:	e010      	b.n	8008834 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008812:	f7fe fb2d 	bl	8006e70 <HAL_RCC_GetPCLK1Freq>
 8008816:	0003      	movs	r3, r0
 8008818:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800881a:	e014      	b.n	8008846 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800881c:	4b2e      	ldr	r3, [pc, #184]	; (80088d8 <UART_SetConfig+0x6a4>)
 800881e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008820:	e011      	b.n	8008846 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008822:	f7fe fa99 	bl	8006d58 <HAL_RCC_GetSysClockFreq>
 8008826:	0003      	movs	r3, r0
 8008828:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800882a:	e00c      	b.n	8008846 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800882c:	2380      	movs	r3, #128	; 0x80
 800882e:	021b      	lsls	r3, r3, #8
 8008830:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008832:	e008      	b.n	8008846 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8008834:	2300      	movs	r3, #0
 8008836:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8008838:	231a      	movs	r3, #26
 800883a:	2220      	movs	r2, #32
 800883c:	189b      	adds	r3, r3, r2
 800883e:	19db      	adds	r3, r3, r7
 8008840:	2201      	movs	r2, #1
 8008842:	701a      	strb	r2, [r3, #0]
        break;
 8008844:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8008846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008848:	2b00      	cmp	r3, #0
 800884a:	d02a      	beq.n	80088a2 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800884c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800884e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008850:	4b22      	ldr	r3, [pc, #136]	; (80088dc <UART_SetConfig+0x6a8>)
 8008852:	0052      	lsls	r2, r2, #1
 8008854:	5ad3      	ldrh	r3, [r2, r3]
 8008856:	0019      	movs	r1, r3
 8008858:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800885a:	f7f7 fc7b 	bl	8000154 <__udivsi3>
 800885e:	0003      	movs	r3, r0
 8008860:	001a      	movs	r2, r3
 8008862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008864:	685b      	ldr	r3, [r3, #4]
 8008866:	085b      	lsrs	r3, r3, #1
 8008868:	18d2      	adds	r2, r2, r3
 800886a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800886c:	685b      	ldr	r3, [r3, #4]
 800886e:	0019      	movs	r1, r3
 8008870:	0010      	movs	r0, r2
 8008872:	f7f7 fc6f 	bl	8000154 <__udivsi3>
 8008876:	0003      	movs	r3, r0
 8008878:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800887a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800887c:	2b0f      	cmp	r3, #15
 800887e:	d90a      	bls.n	8008896 <UART_SetConfig+0x662>
 8008880:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008882:	2380      	movs	r3, #128	; 0x80
 8008884:	025b      	lsls	r3, r3, #9
 8008886:	429a      	cmp	r2, r3
 8008888:	d205      	bcs.n	8008896 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800888a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800888c:	b29a      	uxth	r2, r3
 800888e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	60da      	str	r2, [r3, #12]
 8008894:	e005      	b.n	80088a2 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8008896:	231a      	movs	r3, #26
 8008898:	2220      	movs	r2, #32
 800889a:	189b      	adds	r3, r3, r2
 800889c:	19db      	adds	r3, r3, r7
 800889e:	2201      	movs	r2, #1
 80088a0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80088a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a4:	226a      	movs	r2, #106	; 0x6a
 80088a6:	2101      	movs	r1, #1
 80088a8:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80088aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ac:	2268      	movs	r2, #104	; 0x68
 80088ae:	2101      	movs	r1, #1
 80088b0:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80088b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088b4:	2200      	movs	r2, #0
 80088b6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80088b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ba:	2200      	movs	r2, #0
 80088bc:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80088be:	231a      	movs	r3, #26
 80088c0:	2220      	movs	r2, #32
 80088c2:	189b      	adds	r3, r3, r2
 80088c4:	19db      	adds	r3, r3, r7
 80088c6:	781b      	ldrb	r3, [r3, #0]
}
 80088c8:	0018      	movs	r0, r3
 80088ca:	46bd      	mov	sp, r7
 80088cc:	b010      	add	sp, #64	; 0x40
 80088ce:	bdb0      	pop	{r4, r5, r7, pc}
 80088d0:	40008000 	.word	0x40008000
 80088d4:	40008400 	.word	0x40008400
 80088d8:	00f42400 	.word	0x00f42400
 80088dc:	0800f56c 	.word	0x0800f56c

080088e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b082      	sub	sp, #8
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088ec:	2201      	movs	r2, #1
 80088ee:	4013      	ands	r3, r2
 80088f0:	d00b      	beq.n	800890a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	4a4a      	ldr	r2, [pc, #296]	; (8008a24 <UART_AdvFeatureConfig+0x144>)
 80088fa:	4013      	ands	r3, r2
 80088fc:	0019      	movs	r1, r3
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	430a      	orrs	r2, r1
 8008908:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800890e:	2202      	movs	r2, #2
 8008910:	4013      	ands	r3, r2
 8008912:	d00b      	beq.n	800892c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	4a43      	ldr	r2, [pc, #268]	; (8008a28 <UART_AdvFeatureConfig+0x148>)
 800891c:	4013      	ands	r3, r2
 800891e:	0019      	movs	r1, r3
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	430a      	orrs	r2, r1
 800892a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008930:	2204      	movs	r2, #4
 8008932:	4013      	ands	r3, r2
 8008934:	d00b      	beq.n	800894e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	685b      	ldr	r3, [r3, #4]
 800893c:	4a3b      	ldr	r2, [pc, #236]	; (8008a2c <UART_AdvFeatureConfig+0x14c>)
 800893e:	4013      	ands	r3, r2
 8008940:	0019      	movs	r1, r3
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	430a      	orrs	r2, r1
 800894c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008952:	2208      	movs	r2, #8
 8008954:	4013      	ands	r3, r2
 8008956:	d00b      	beq.n	8008970 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	685b      	ldr	r3, [r3, #4]
 800895e:	4a34      	ldr	r2, [pc, #208]	; (8008a30 <UART_AdvFeatureConfig+0x150>)
 8008960:	4013      	ands	r3, r2
 8008962:	0019      	movs	r1, r3
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	430a      	orrs	r2, r1
 800896e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008974:	2210      	movs	r2, #16
 8008976:	4013      	ands	r3, r2
 8008978:	d00b      	beq.n	8008992 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	689b      	ldr	r3, [r3, #8]
 8008980:	4a2c      	ldr	r2, [pc, #176]	; (8008a34 <UART_AdvFeatureConfig+0x154>)
 8008982:	4013      	ands	r3, r2
 8008984:	0019      	movs	r1, r3
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	430a      	orrs	r2, r1
 8008990:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008996:	2220      	movs	r2, #32
 8008998:	4013      	ands	r3, r2
 800899a:	d00b      	beq.n	80089b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	689b      	ldr	r3, [r3, #8]
 80089a2:	4a25      	ldr	r2, [pc, #148]	; (8008a38 <UART_AdvFeatureConfig+0x158>)
 80089a4:	4013      	ands	r3, r2
 80089a6:	0019      	movs	r1, r3
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	430a      	orrs	r2, r1
 80089b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089b8:	2240      	movs	r2, #64	; 0x40
 80089ba:	4013      	ands	r3, r2
 80089bc:	d01d      	beq.n	80089fa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	4a1d      	ldr	r2, [pc, #116]	; (8008a3c <UART_AdvFeatureConfig+0x15c>)
 80089c6:	4013      	ands	r3, r2
 80089c8:	0019      	movs	r1, r3
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	430a      	orrs	r2, r1
 80089d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089da:	2380      	movs	r3, #128	; 0x80
 80089dc:	035b      	lsls	r3, r3, #13
 80089de:	429a      	cmp	r2, r3
 80089e0:	d10b      	bne.n	80089fa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	685b      	ldr	r3, [r3, #4]
 80089e8:	4a15      	ldr	r2, [pc, #84]	; (8008a40 <UART_AdvFeatureConfig+0x160>)
 80089ea:	4013      	ands	r3, r2
 80089ec:	0019      	movs	r1, r3
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	430a      	orrs	r2, r1
 80089f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089fe:	2280      	movs	r2, #128	; 0x80
 8008a00:	4013      	ands	r3, r2
 8008a02:	d00b      	beq.n	8008a1c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	4a0e      	ldr	r2, [pc, #56]	; (8008a44 <UART_AdvFeatureConfig+0x164>)
 8008a0c:	4013      	ands	r3, r2
 8008a0e:	0019      	movs	r1, r3
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	430a      	orrs	r2, r1
 8008a1a:	605a      	str	r2, [r3, #4]
  }
}
 8008a1c:	46c0      	nop			; (mov r8, r8)
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	b002      	add	sp, #8
 8008a22:	bd80      	pop	{r7, pc}
 8008a24:	fffdffff 	.word	0xfffdffff
 8008a28:	fffeffff 	.word	0xfffeffff
 8008a2c:	fffbffff 	.word	0xfffbffff
 8008a30:	ffff7fff 	.word	0xffff7fff
 8008a34:	ffffefff 	.word	0xffffefff
 8008a38:	ffffdfff 	.word	0xffffdfff
 8008a3c:	ffefffff 	.word	0xffefffff
 8008a40:	ff9fffff 	.word	0xff9fffff
 8008a44:	fff7ffff 	.word	0xfff7ffff

08008a48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b086      	sub	sp, #24
 8008a4c:	af02      	add	r7, sp, #8
 8008a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2290      	movs	r2, #144	; 0x90
 8008a54:	2100      	movs	r1, #0
 8008a56:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008a58:	f7fc fb3e 	bl	80050d8 <HAL_GetTick>
 8008a5c:	0003      	movs	r3, r0
 8008a5e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	2208      	movs	r2, #8
 8008a68:	4013      	ands	r3, r2
 8008a6a:	2b08      	cmp	r3, #8
 8008a6c:	d10c      	bne.n	8008a88 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	2280      	movs	r2, #128	; 0x80
 8008a72:	0391      	lsls	r1, r2, #14
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	4a1a      	ldr	r2, [pc, #104]	; (8008ae0 <UART_CheckIdleState+0x98>)
 8008a78:	9200      	str	r2, [sp, #0]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	f000 f832 	bl	8008ae4 <UART_WaitOnFlagUntilTimeout>
 8008a80:	1e03      	subs	r3, r0, #0
 8008a82:	d001      	beq.n	8008a88 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a84:	2303      	movs	r3, #3
 8008a86:	e026      	b.n	8008ad6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	2204      	movs	r2, #4
 8008a90:	4013      	ands	r3, r2
 8008a92:	2b04      	cmp	r3, #4
 8008a94:	d10c      	bne.n	8008ab0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	2280      	movs	r2, #128	; 0x80
 8008a9a:	03d1      	lsls	r1, r2, #15
 8008a9c:	6878      	ldr	r0, [r7, #4]
 8008a9e:	4a10      	ldr	r2, [pc, #64]	; (8008ae0 <UART_CheckIdleState+0x98>)
 8008aa0:	9200      	str	r2, [sp, #0]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	f000 f81e 	bl	8008ae4 <UART_WaitOnFlagUntilTimeout>
 8008aa8:	1e03      	subs	r3, r0, #0
 8008aaa:	d001      	beq.n	8008ab0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008aac:	2303      	movs	r3, #3
 8008aae:	e012      	b.n	8008ad6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2288      	movs	r2, #136	; 0x88
 8008ab4:	2120      	movs	r1, #32
 8008ab6:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	228c      	movs	r2, #140	; 0x8c
 8008abc:	2120      	movs	r1, #32
 8008abe:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2284      	movs	r2, #132	; 0x84
 8008ad0:	2100      	movs	r1, #0
 8008ad2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008ad4:	2300      	movs	r3, #0
}
 8008ad6:	0018      	movs	r0, r3
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	b004      	add	sp, #16
 8008adc:	bd80      	pop	{r7, pc}
 8008ade:	46c0      	nop			; (mov r8, r8)
 8008ae0:	01ffffff 	.word	0x01ffffff

08008ae4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b094      	sub	sp, #80	; 0x50
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	60f8      	str	r0, [r7, #12]
 8008aec:	60b9      	str	r1, [r7, #8]
 8008aee:	603b      	str	r3, [r7, #0]
 8008af0:	1dfb      	adds	r3, r7, #7
 8008af2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008af4:	e0a7      	b.n	8008c46 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008af6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008af8:	3301      	adds	r3, #1
 8008afa:	d100      	bne.n	8008afe <UART_WaitOnFlagUntilTimeout+0x1a>
 8008afc:	e0a3      	b.n	8008c46 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008afe:	f7fc faeb 	bl	80050d8 <HAL_GetTick>
 8008b02:	0002      	movs	r2, r0
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	1ad3      	subs	r3, r2, r3
 8008b08:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008b0a:	429a      	cmp	r2, r3
 8008b0c:	d302      	bcc.n	8008b14 <UART_WaitOnFlagUntilTimeout+0x30>
 8008b0e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d13f      	bne.n	8008b94 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b14:	f3ef 8310 	mrs	r3, PRIMASK
 8008b18:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8008b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008b1c:	647b      	str	r3, [r7, #68]	; 0x44
 8008b1e:	2301      	movs	r3, #1
 8008b20:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b24:	f383 8810 	msr	PRIMASK, r3
}
 8008b28:	46c0      	nop			; (mov r8, r8)
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	681a      	ldr	r2, [r3, #0]
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	494e      	ldr	r1, [pc, #312]	; (8008c70 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8008b36:	400a      	ands	r2, r1
 8008b38:	601a      	str	r2, [r3, #0]
 8008b3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008b3c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b40:	f383 8810 	msr	PRIMASK, r3
}
 8008b44:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b46:	f3ef 8310 	mrs	r3, PRIMASK
 8008b4a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8008b4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b4e:	643b      	str	r3, [r7, #64]	; 0x40
 8008b50:	2301      	movs	r3, #1
 8008b52:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b56:	f383 8810 	msr	PRIMASK, r3
}
 8008b5a:	46c0      	nop			; (mov r8, r8)
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	689a      	ldr	r2, [r3, #8]
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	2101      	movs	r1, #1
 8008b68:	438a      	bics	r2, r1
 8008b6a:	609a      	str	r2, [r3, #8]
 8008b6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b6e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b72:	f383 8810 	msr	PRIMASK, r3
}
 8008b76:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	2288      	movs	r2, #136	; 0x88
 8008b7c:	2120      	movs	r1, #32
 8008b7e:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	228c      	movs	r2, #140	; 0x8c
 8008b84:	2120      	movs	r1, #32
 8008b86:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	2284      	movs	r2, #132	; 0x84
 8008b8c:	2100      	movs	r1, #0
 8008b8e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008b90:	2303      	movs	r3, #3
 8008b92:	e069      	b.n	8008c68 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	2204      	movs	r2, #4
 8008b9c:	4013      	ands	r3, r2
 8008b9e:	d052      	beq.n	8008c46 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	69da      	ldr	r2, [r3, #28]
 8008ba6:	2380      	movs	r3, #128	; 0x80
 8008ba8:	011b      	lsls	r3, r3, #4
 8008baa:	401a      	ands	r2, r3
 8008bac:	2380      	movs	r3, #128	; 0x80
 8008bae:	011b      	lsls	r3, r3, #4
 8008bb0:	429a      	cmp	r2, r3
 8008bb2:	d148      	bne.n	8008c46 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	2280      	movs	r2, #128	; 0x80
 8008bba:	0112      	lsls	r2, r2, #4
 8008bbc:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008bbe:	f3ef 8310 	mrs	r3, PRIMASK
 8008bc2:	613b      	str	r3, [r7, #16]
  return(result);
 8008bc4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008bc6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008bc8:	2301      	movs	r3, #1
 8008bca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bcc:	697b      	ldr	r3, [r7, #20]
 8008bce:	f383 8810 	msr	PRIMASK, r3
}
 8008bd2:	46c0      	nop			; (mov r8, r8)
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	681a      	ldr	r2, [r3, #0]
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	4924      	ldr	r1, [pc, #144]	; (8008c70 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8008be0:	400a      	ands	r2, r1
 8008be2:	601a      	str	r2, [r3, #0]
 8008be4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008be6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008be8:	69bb      	ldr	r3, [r7, #24]
 8008bea:	f383 8810 	msr	PRIMASK, r3
}
 8008bee:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008bf0:	f3ef 8310 	mrs	r3, PRIMASK
 8008bf4:	61fb      	str	r3, [r7, #28]
  return(result);
 8008bf6:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bf8:	64bb      	str	r3, [r7, #72]	; 0x48
 8008bfa:	2301      	movs	r3, #1
 8008bfc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bfe:	6a3b      	ldr	r3, [r7, #32]
 8008c00:	f383 8810 	msr	PRIMASK, r3
}
 8008c04:	46c0      	nop			; (mov r8, r8)
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	689a      	ldr	r2, [r3, #8]
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	2101      	movs	r1, #1
 8008c12:	438a      	bics	r2, r1
 8008c14:	609a      	str	r2, [r3, #8]
 8008c16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c18:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c1c:	f383 8810 	msr	PRIMASK, r3
}
 8008c20:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	2288      	movs	r2, #136	; 0x88
 8008c26:	2120      	movs	r1, #32
 8008c28:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	228c      	movs	r2, #140	; 0x8c
 8008c2e:	2120      	movs	r1, #32
 8008c30:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	2290      	movs	r2, #144	; 0x90
 8008c36:	2120      	movs	r1, #32
 8008c38:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	2284      	movs	r2, #132	; 0x84
 8008c3e:	2100      	movs	r1, #0
 8008c40:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008c42:	2303      	movs	r3, #3
 8008c44:	e010      	b.n	8008c68 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	69db      	ldr	r3, [r3, #28]
 8008c4c:	68ba      	ldr	r2, [r7, #8]
 8008c4e:	4013      	ands	r3, r2
 8008c50:	68ba      	ldr	r2, [r7, #8]
 8008c52:	1ad3      	subs	r3, r2, r3
 8008c54:	425a      	negs	r2, r3
 8008c56:	4153      	adcs	r3, r2
 8008c58:	b2db      	uxtb	r3, r3
 8008c5a:	001a      	movs	r2, r3
 8008c5c:	1dfb      	adds	r3, r7, #7
 8008c5e:	781b      	ldrb	r3, [r3, #0]
 8008c60:	429a      	cmp	r2, r3
 8008c62:	d100      	bne.n	8008c66 <UART_WaitOnFlagUntilTimeout+0x182>
 8008c64:	e747      	b.n	8008af6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008c66:	2300      	movs	r3, #0
}
 8008c68:	0018      	movs	r0, r3
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	b014      	add	sp, #80	; 0x50
 8008c6e:	bd80      	pop	{r7, pc}
 8008c70:	fffffe5f 	.word	0xfffffe5f

08008c74 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b098      	sub	sp, #96	; 0x60
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	60f8      	str	r0, [r7, #12]
 8008c7c:	60b9      	str	r1, [r7, #8]
 8008c7e:	1dbb      	adds	r3, r7, #6
 8008c80:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	68ba      	ldr	r2, [r7, #8]
 8008c86:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	1dba      	adds	r2, r7, #6
 8008c8c:	215c      	movs	r1, #92	; 0x5c
 8008c8e:	8812      	ldrh	r2, [r2, #0]
 8008c90:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	1dba      	adds	r2, r7, #6
 8008c96:	215e      	movs	r1, #94	; 0x5e
 8008c98:	8812      	ldrh	r2, [r2, #0]
 8008c9a:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	689a      	ldr	r2, [r3, #8]
 8008ca6:	2380      	movs	r3, #128	; 0x80
 8008ca8:	015b      	lsls	r3, r3, #5
 8008caa:	429a      	cmp	r2, r3
 8008cac:	d10d      	bne.n	8008cca <UART_Start_Receive_IT+0x56>
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	691b      	ldr	r3, [r3, #16]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d104      	bne.n	8008cc0 <UART_Start_Receive_IT+0x4c>
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	2260      	movs	r2, #96	; 0x60
 8008cba:	497b      	ldr	r1, [pc, #492]	; (8008ea8 <UART_Start_Receive_IT+0x234>)
 8008cbc:	5299      	strh	r1, [r3, r2]
 8008cbe:	e02e      	b.n	8008d1e <UART_Start_Receive_IT+0xaa>
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	2260      	movs	r2, #96	; 0x60
 8008cc4:	21ff      	movs	r1, #255	; 0xff
 8008cc6:	5299      	strh	r1, [r3, r2]
 8008cc8:	e029      	b.n	8008d1e <UART_Start_Receive_IT+0xaa>
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	689b      	ldr	r3, [r3, #8]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d10d      	bne.n	8008cee <UART_Start_Receive_IT+0x7a>
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	691b      	ldr	r3, [r3, #16]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d104      	bne.n	8008ce4 <UART_Start_Receive_IT+0x70>
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	2260      	movs	r2, #96	; 0x60
 8008cde:	21ff      	movs	r1, #255	; 0xff
 8008ce0:	5299      	strh	r1, [r3, r2]
 8008ce2:	e01c      	b.n	8008d1e <UART_Start_Receive_IT+0xaa>
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	2260      	movs	r2, #96	; 0x60
 8008ce8:	217f      	movs	r1, #127	; 0x7f
 8008cea:	5299      	strh	r1, [r3, r2]
 8008cec:	e017      	b.n	8008d1e <UART_Start_Receive_IT+0xaa>
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	689a      	ldr	r2, [r3, #8]
 8008cf2:	2380      	movs	r3, #128	; 0x80
 8008cf4:	055b      	lsls	r3, r3, #21
 8008cf6:	429a      	cmp	r2, r3
 8008cf8:	d10d      	bne.n	8008d16 <UART_Start_Receive_IT+0xa2>
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	691b      	ldr	r3, [r3, #16]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d104      	bne.n	8008d0c <UART_Start_Receive_IT+0x98>
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	2260      	movs	r2, #96	; 0x60
 8008d06:	217f      	movs	r1, #127	; 0x7f
 8008d08:	5299      	strh	r1, [r3, r2]
 8008d0a:	e008      	b.n	8008d1e <UART_Start_Receive_IT+0xaa>
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	2260      	movs	r2, #96	; 0x60
 8008d10:	213f      	movs	r1, #63	; 0x3f
 8008d12:	5299      	strh	r1, [r3, r2]
 8008d14:	e003      	b.n	8008d1e <UART_Start_Receive_IT+0xaa>
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	2260      	movs	r2, #96	; 0x60
 8008d1a:	2100      	movs	r1, #0
 8008d1c:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	2290      	movs	r2, #144	; 0x90
 8008d22:	2100      	movs	r1, #0
 8008d24:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	228c      	movs	r2, #140	; 0x8c
 8008d2a:	2122      	movs	r1, #34	; 0x22
 8008d2c:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d2e:	f3ef 8310 	mrs	r3, PRIMASK
 8008d32:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 8008d34:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d36:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008d38:	2301      	movs	r3, #1
 8008d3a:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d3e:	f383 8810 	msr	PRIMASK, r3
}
 8008d42:	46c0      	nop			; (mov r8, r8)
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	689a      	ldr	r2, [r3, #8]
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	2101      	movs	r1, #1
 8008d50:	430a      	orrs	r2, r1
 8008d52:	609a      	str	r2, [r3, #8]
 8008d54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008d56:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d5a:	f383 8810 	msr	PRIMASK, r3
}
 8008d5e:	46c0      	nop			; (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8008d64:	2380      	movs	r3, #128	; 0x80
 8008d66:	059b      	lsls	r3, r3, #22
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d150      	bne.n	8008e0e <UART_Start_Receive_IT+0x19a>
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	2268      	movs	r2, #104	; 0x68
 8008d70:	5a9b      	ldrh	r3, [r3, r2]
 8008d72:	1dba      	adds	r2, r7, #6
 8008d74:	8812      	ldrh	r2, [r2, #0]
 8008d76:	429a      	cmp	r2, r3
 8008d78:	d349      	bcc.n	8008e0e <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	689a      	ldr	r2, [r3, #8]
 8008d7e:	2380      	movs	r3, #128	; 0x80
 8008d80:	015b      	lsls	r3, r3, #5
 8008d82:	429a      	cmp	r2, r3
 8008d84:	d107      	bne.n	8008d96 <UART_Start_Receive_IT+0x122>
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	691b      	ldr	r3, [r3, #16]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d103      	bne.n	8008d96 <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	4a46      	ldr	r2, [pc, #280]	; (8008eac <UART_Start_Receive_IT+0x238>)
 8008d92:	675a      	str	r2, [r3, #116]	; 0x74
 8008d94:	e002      	b.n	8008d9c <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	4a45      	ldr	r2, [pc, #276]	; (8008eb0 <UART_Start_Receive_IT+0x23c>)
 8008d9a:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	691b      	ldr	r3, [r3, #16]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d019      	beq.n	8008dd8 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008da4:	f3ef 8310 	mrs	r3, PRIMASK
 8008da8:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8008daa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008dac:	65bb      	str	r3, [r7, #88]	; 0x58
 8008dae:	2301      	movs	r3, #1
 8008db0:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008db4:	f383 8810 	msr	PRIMASK, r3
}
 8008db8:	46c0      	nop			; (mov r8, r8)
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	681a      	ldr	r2, [r3, #0]
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	2180      	movs	r1, #128	; 0x80
 8008dc6:	0049      	lsls	r1, r1, #1
 8008dc8:	430a      	orrs	r2, r1
 8008dca:	601a      	str	r2, [r3, #0]
 8008dcc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008dce:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008dd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008dd2:	f383 8810 	msr	PRIMASK, r3
}
 8008dd6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008dd8:	f3ef 8310 	mrs	r3, PRIMASK
 8008ddc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8008dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008de0:	657b      	str	r3, [r7, #84]	; 0x54
 8008de2:	2301      	movs	r3, #1
 8008de4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008de6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008de8:	f383 8810 	msr	PRIMASK, r3
}
 8008dec:	46c0      	nop			; (mov r8, r8)
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	689a      	ldr	r2, [r3, #8]
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	2180      	movs	r1, #128	; 0x80
 8008dfa:	0549      	lsls	r1, r1, #21
 8008dfc:	430a      	orrs	r2, r1
 8008dfe:	609a      	str	r2, [r3, #8]
 8008e00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008e02:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e06:	f383 8810 	msr	PRIMASK, r3
}
 8008e0a:	46c0      	nop			; (mov r8, r8)
 8008e0c:	e047      	b.n	8008e9e <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	689a      	ldr	r2, [r3, #8]
 8008e12:	2380      	movs	r3, #128	; 0x80
 8008e14:	015b      	lsls	r3, r3, #5
 8008e16:	429a      	cmp	r2, r3
 8008e18:	d107      	bne.n	8008e2a <UART_Start_Receive_IT+0x1b6>
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	691b      	ldr	r3, [r3, #16]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d103      	bne.n	8008e2a <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	4a23      	ldr	r2, [pc, #140]	; (8008eb4 <UART_Start_Receive_IT+0x240>)
 8008e26:	675a      	str	r2, [r3, #116]	; 0x74
 8008e28:	e002      	b.n	8008e30 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	4a22      	ldr	r2, [pc, #136]	; (8008eb8 <UART_Start_Receive_IT+0x244>)
 8008e2e:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	691b      	ldr	r3, [r3, #16]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d019      	beq.n	8008e6c <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e38:	f3ef 8310 	mrs	r3, PRIMASK
 8008e3c:	61fb      	str	r3, [r7, #28]
  return(result);
 8008e3e:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008e40:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008e42:	2301      	movs	r3, #1
 8008e44:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e46:	6a3b      	ldr	r3, [r7, #32]
 8008e48:	f383 8810 	msr	PRIMASK, r3
}
 8008e4c:	46c0      	nop			; (mov r8, r8)
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	681a      	ldr	r2, [r3, #0]
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	2190      	movs	r1, #144	; 0x90
 8008e5a:	0049      	lsls	r1, r1, #1
 8008e5c:	430a      	orrs	r2, r1
 8008e5e:	601a      	str	r2, [r3, #0]
 8008e60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e62:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e66:	f383 8810 	msr	PRIMASK, r3
}
 8008e6a:	e018      	b.n	8008e9e <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e6c:	f3ef 8310 	mrs	r3, PRIMASK
 8008e70:	613b      	str	r3, [r7, #16]
  return(result);
 8008e72:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008e74:	653b      	str	r3, [r7, #80]	; 0x50
 8008e76:	2301      	movs	r3, #1
 8008e78:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e7a:	697b      	ldr	r3, [r7, #20]
 8008e7c:	f383 8810 	msr	PRIMASK, r3
}
 8008e80:	46c0      	nop			; (mov r8, r8)
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	681a      	ldr	r2, [r3, #0]
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	2120      	movs	r1, #32
 8008e8e:	430a      	orrs	r2, r1
 8008e90:	601a      	str	r2, [r3, #0]
 8008e92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e94:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e96:	69bb      	ldr	r3, [r7, #24]
 8008e98:	f383 8810 	msr	PRIMASK, r3
}
 8008e9c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return HAL_OK;
 8008e9e:	2300      	movs	r3, #0
}
 8008ea0:	0018      	movs	r0, r3
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	b018      	add	sp, #96	; 0x60
 8008ea6:	bd80      	pop	{r7, pc}
 8008ea8:	000001ff 	.word	0x000001ff
 8008eac:	08009935 	.word	0x08009935
 8008eb0:	08009649 	.word	0x08009649
 8008eb4:	080094d5 	.word	0x080094d5
 8008eb8:	08009361 	.word	0x08009361

08008ebc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b08e      	sub	sp, #56	; 0x38
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ec4:	f3ef 8310 	mrs	r3, PRIMASK
 8008ec8:	617b      	str	r3, [r7, #20]
  return(result);
 8008eca:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ecc:	637b      	str	r3, [r7, #52]	; 0x34
 8008ece:	2301      	movs	r3, #1
 8008ed0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ed2:	69bb      	ldr	r3, [r7, #24]
 8008ed4:	f383 8810 	msr	PRIMASK, r3
}
 8008ed8:	46c0      	nop			; (mov r8, r8)
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	681a      	ldr	r2, [r3, #0]
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	4926      	ldr	r1, [pc, #152]	; (8008f80 <UART_EndRxTransfer+0xc4>)
 8008ee6:	400a      	ands	r2, r1
 8008ee8:	601a      	str	r2, [r3, #0]
 8008eea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008eec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008eee:	69fb      	ldr	r3, [r7, #28]
 8008ef0:	f383 8810 	msr	PRIMASK, r3
}
 8008ef4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ef6:	f3ef 8310 	mrs	r3, PRIMASK
 8008efa:	623b      	str	r3, [r7, #32]
  return(result);
 8008efc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008efe:	633b      	str	r3, [r7, #48]	; 0x30
 8008f00:	2301      	movs	r3, #1
 8008f02:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f06:	f383 8810 	msr	PRIMASK, r3
}
 8008f0a:	46c0      	nop			; (mov r8, r8)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	689a      	ldr	r2, [r3, #8]
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	491b      	ldr	r1, [pc, #108]	; (8008f84 <UART_EndRxTransfer+0xc8>)
 8008f18:	400a      	ands	r2, r1
 8008f1a:	609a      	str	r2, [r3, #8]
 8008f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f1e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f22:	f383 8810 	msr	PRIMASK, r3
}
 8008f26:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f2c:	2b01      	cmp	r3, #1
 8008f2e:	d118      	bne.n	8008f62 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f30:	f3ef 8310 	mrs	r3, PRIMASK
 8008f34:	60bb      	str	r3, [r7, #8]
  return(result);
 8008f36:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	f383 8810 	msr	PRIMASK, r3
}
 8008f44:	46c0      	nop			; (mov r8, r8)
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	681a      	ldr	r2, [r3, #0]
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	2110      	movs	r1, #16
 8008f52:	438a      	bics	r2, r1
 8008f54:	601a      	str	r2, [r3, #0]
 8008f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f58:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f5a:	693b      	ldr	r3, [r7, #16]
 8008f5c:	f383 8810 	msr	PRIMASK, r3
}
 8008f60:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	228c      	movs	r2, #140	; 0x8c
 8008f66:	2120      	movs	r1, #32
 8008f68:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2200      	movs	r2, #0
 8008f74:	675a      	str	r2, [r3, #116]	; 0x74
}
 8008f76:	46c0      	nop			; (mov r8, r8)
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	b00e      	add	sp, #56	; 0x38
 8008f7c:	bd80      	pop	{r7, pc}
 8008f7e:	46c0      	nop			; (mov r8, r8)
 8008f80:	fffffedf 	.word	0xfffffedf
 8008f84:	effffffe 	.word	0xeffffffe

08008f88 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b084      	sub	sp, #16
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f94:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	225e      	movs	r2, #94	; 0x5e
 8008f9a:	2100      	movs	r1, #0
 8008f9c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2256      	movs	r2, #86	; 0x56
 8008fa2:	2100      	movs	r1, #0
 8008fa4:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	0018      	movs	r0, r3
 8008faa:	f7fb fb71 	bl	8004690 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008fae:	46c0      	nop			; (mov r8, r8)
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	b004      	add	sp, #16
 8008fb4:	bd80      	pop	{r7, pc}

08008fb6 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008fb6:	b580      	push	{r7, lr}
 8008fb8:	b08a      	sub	sp, #40	; 0x28
 8008fba:	af00      	add	r7, sp, #0
 8008fbc:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2288      	movs	r2, #136	; 0x88
 8008fc2:	589b      	ldr	r3, [r3, r2]
 8008fc4:	2b21      	cmp	r3, #33	; 0x21
 8008fc6:	d14c      	bne.n	8009062 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	2256      	movs	r2, #86	; 0x56
 8008fcc:	5a9b      	ldrh	r3, [r3, r2]
 8008fce:	b29b      	uxth	r3, r3
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d132      	bne.n	800903a <UART_TxISR_8BIT+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008fd4:	f3ef 8310 	mrs	r3, PRIMASK
 8008fd8:	60bb      	str	r3, [r7, #8]
  return(result);
 8008fda:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008fdc:	627b      	str	r3, [r7, #36]	; 0x24
 8008fde:	2301      	movs	r3, #1
 8008fe0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	f383 8810 	msr	PRIMASK, r3
}
 8008fe8:	46c0      	nop			; (mov r8, r8)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	681a      	ldr	r2, [r3, #0]
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	2180      	movs	r1, #128	; 0x80
 8008ff6:	438a      	bics	r2, r1
 8008ff8:	601a      	str	r2, [r3, #0]
 8008ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ffc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	f383 8810 	msr	PRIMASK, r3
}
 8009004:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009006:	f3ef 8310 	mrs	r3, PRIMASK
 800900a:	617b      	str	r3, [r7, #20]
  return(result);
 800900c:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800900e:	623b      	str	r3, [r7, #32]
 8009010:	2301      	movs	r3, #1
 8009012:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009014:	69bb      	ldr	r3, [r7, #24]
 8009016:	f383 8810 	msr	PRIMASK, r3
}
 800901a:	46c0      	nop			; (mov r8, r8)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	681a      	ldr	r2, [r3, #0]
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	2140      	movs	r1, #64	; 0x40
 8009028:	430a      	orrs	r2, r1
 800902a:	601a      	str	r2, [r3, #0]
 800902c:	6a3b      	ldr	r3, [r7, #32]
 800902e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009030:	69fb      	ldr	r3, [r7, #28]
 8009032:	f383 8810 	msr	PRIMASK, r3
}
 8009036:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8009038:	e013      	b.n	8009062 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800903e:	781a      	ldrb	r2, [r3, #0]
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800904a:	1c5a      	adds	r2, r3, #1
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2256      	movs	r2, #86	; 0x56
 8009054:	5a9b      	ldrh	r3, [r3, r2]
 8009056:	b29b      	uxth	r3, r3
 8009058:	3b01      	subs	r3, #1
 800905a:	b299      	uxth	r1, r3
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2256      	movs	r2, #86	; 0x56
 8009060:	5299      	strh	r1, [r3, r2]
}
 8009062:	46c0      	nop			; (mov r8, r8)
 8009064:	46bd      	mov	sp, r7
 8009066:	b00a      	add	sp, #40	; 0x28
 8009068:	bd80      	pop	{r7, pc}

0800906a <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800906a:	b580      	push	{r7, lr}
 800906c:	b08c      	sub	sp, #48	; 0x30
 800906e:	af00      	add	r7, sp, #0
 8009070:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2288      	movs	r2, #136	; 0x88
 8009076:	589b      	ldr	r3, [r3, r2]
 8009078:	2b21      	cmp	r3, #33	; 0x21
 800907a:	d151      	bne.n	8009120 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2256      	movs	r2, #86	; 0x56
 8009080:	5a9b      	ldrh	r3, [r3, r2]
 8009082:	b29b      	uxth	r3, r3
 8009084:	2b00      	cmp	r3, #0
 8009086:	d132      	bne.n	80090ee <UART_TxISR_16BIT+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009088:	f3ef 8310 	mrs	r3, PRIMASK
 800908c:	60fb      	str	r3, [r7, #12]
  return(result);
 800908e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8009090:	62bb      	str	r3, [r7, #40]	; 0x28
 8009092:	2301      	movs	r3, #1
 8009094:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009096:	693b      	ldr	r3, [r7, #16]
 8009098:	f383 8810 	msr	PRIMASK, r3
}
 800909c:	46c0      	nop			; (mov r8, r8)
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	681a      	ldr	r2, [r3, #0]
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	2180      	movs	r1, #128	; 0x80
 80090aa:	438a      	bics	r2, r1
 80090ac:	601a      	str	r2, [r3, #0]
 80090ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090b0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090b2:	697b      	ldr	r3, [r7, #20]
 80090b4:	f383 8810 	msr	PRIMASK, r3
}
 80090b8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090ba:	f3ef 8310 	mrs	r3, PRIMASK
 80090be:	61bb      	str	r3, [r7, #24]
  return(result);
 80090c0:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80090c2:	627b      	str	r3, [r7, #36]	; 0x24
 80090c4:	2301      	movs	r3, #1
 80090c6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090c8:	69fb      	ldr	r3, [r7, #28]
 80090ca:	f383 8810 	msr	PRIMASK, r3
}
 80090ce:	46c0      	nop			; (mov r8, r8)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	681a      	ldr	r2, [r3, #0]
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	2140      	movs	r1, #64	; 0x40
 80090dc:	430a      	orrs	r2, r1
 80090de:	601a      	str	r2, [r3, #0]
 80090e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090e2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090e4:	6a3b      	ldr	r3, [r7, #32]
 80090e6:	f383 8810 	msr	PRIMASK, r3
}
 80090ea:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80090ec:	e018      	b.n	8009120 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090f2:	62fb      	str	r3, [r7, #44]	; 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80090f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090f6:	881b      	ldrh	r3, [r3, #0]
 80090f8:	001a      	movs	r2, r3
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	05d2      	lsls	r2, r2, #23
 8009100:	0dd2      	lsrs	r2, r2, #23
 8009102:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009108:	1c9a      	adds	r2, r3, #2
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2256      	movs	r2, #86	; 0x56
 8009112:	5a9b      	ldrh	r3, [r3, r2]
 8009114:	b29b      	uxth	r3, r3
 8009116:	3b01      	subs	r3, #1
 8009118:	b299      	uxth	r1, r3
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2256      	movs	r2, #86	; 0x56
 800911e:	5299      	strh	r1, [r3, r2]
}
 8009120:	46c0      	nop			; (mov r8, r8)
 8009122:	46bd      	mov	sp, r7
 8009124:	b00c      	add	sp, #48	; 0x30
 8009126:	bd80      	pop	{r7, pc}

08009128 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b08c      	sub	sp, #48	; 0x30
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2288      	movs	r2, #136	; 0x88
 8009134:	589b      	ldr	r3, [r3, r2]
 8009136:	2b21      	cmp	r3, #33	; 0x21
 8009138:	d165      	bne.n	8009206 <UART_TxISR_8BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800913a:	232e      	movs	r3, #46	; 0x2e
 800913c:	18fb      	adds	r3, r7, r3
 800913e:	687a      	ldr	r2, [r7, #4]
 8009140:	216a      	movs	r1, #106	; 0x6a
 8009142:	5a52      	ldrh	r2, [r2, r1]
 8009144:	801a      	strh	r2, [r3, #0]
 8009146:	e059      	b.n	80091fc <UART_TxISR_8BIT_FIFOEN+0xd4>
    {
      if (huart->TxXferCount == 0U)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2256      	movs	r2, #86	; 0x56
 800914c:	5a9b      	ldrh	r3, [r3, r2]
 800914e:	b29b      	uxth	r3, r3
 8009150:	2b00      	cmp	r3, #0
 8009152:	d133      	bne.n	80091bc <UART_TxISR_8BIT_FIFOEN+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009154:	f3ef 8310 	mrs	r3, PRIMASK
 8009158:	60fb      	str	r3, [r7, #12]
  return(result);
 800915a:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800915c:	62bb      	str	r3, [r7, #40]	; 0x28
 800915e:	2301      	movs	r3, #1
 8009160:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009162:	693b      	ldr	r3, [r7, #16]
 8009164:	f383 8810 	msr	PRIMASK, r3
}
 8009168:	46c0      	nop			; (mov r8, r8)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	689a      	ldr	r2, [r3, #8]
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	4926      	ldr	r1, [pc, #152]	; (8009210 <UART_TxISR_8BIT_FIFOEN+0xe8>)
 8009176:	400a      	ands	r2, r1
 8009178:	609a      	str	r2, [r3, #8]
 800917a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800917c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	f383 8810 	msr	PRIMASK, r3
}
 8009184:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009186:	f3ef 8310 	mrs	r3, PRIMASK
 800918a:	61bb      	str	r3, [r7, #24]
  return(result);
 800918c:	69bb      	ldr	r3, [r7, #24]

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800918e:	627b      	str	r3, [r7, #36]	; 0x24
 8009190:	2301      	movs	r3, #1
 8009192:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009194:	69fb      	ldr	r3, [r7, #28]
 8009196:	f383 8810 	msr	PRIMASK, r3
}
 800919a:	46c0      	nop			; (mov r8, r8)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	681a      	ldr	r2, [r3, #0]
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	2140      	movs	r1, #64	; 0x40
 80091a8:	430a      	orrs	r2, r1
 80091aa:	601a      	str	r2, [r3, #0]
 80091ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ae:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091b0:	6a3b      	ldr	r3, [r7, #32]
 80091b2:	f383 8810 	msr	PRIMASK, r3
}
 80091b6:	46c0      	nop			; (mov r8, r8)

        break; /* force exit loop */
 80091b8:	46c0      	nop			; (mov r8, r8)
      {
        /* Nothing to do */
      }
    }
  }
}
 80091ba:	e024      	b.n	8009206 <UART_TxISR_8BIT_FIFOEN+0xde>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	69db      	ldr	r3, [r3, #28]
 80091c2:	2280      	movs	r2, #128	; 0x80
 80091c4:	4013      	ands	r3, r2
 80091c6:	d013      	beq.n	80091f0 <UART_TxISR_8BIT_FIFOEN+0xc8>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091cc:	781a      	ldrb	r2, [r3, #0]
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091d8:	1c5a      	adds	r2, r3, #1
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	2256      	movs	r2, #86	; 0x56
 80091e2:	5a9b      	ldrh	r3, [r3, r2]
 80091e4:	b29b      	uxth	r3, r3
 80091e6:	3b01      	subs	r3, #1
 80091e8:	b299      	uxth	r1, r3
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2256      	movs	r2, #86	; 0x56
 80091ee:	5299      	strh	r1, [r3, r2]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80091f0:	212e      	movs	r1, #46	; 0x2e
 80091f2:	187b      	adds	r3, r7, r1
 80091f4:	881a      	ldrh	r2, [r3, #0]
 80091f6:	187b      	adds	r3, r7, r1
 80091f8:	3a01      	subs	r2, #1
 80091fa:	801a      	strh	r2, [r3, #0]
 80091fc:	232e      	movs	r3, #46	; 0x2e
 80091fe:	18fb      	adds	r3, r7, r3
 8009200:	881b      	ldrh	r3, [r3, #0]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d1a0      	bne.n	8009148 <UART_TxISR_8BIT_FIFOEN+0x20>
}
 8009206:	46c0      	nop			; (mov r8, r8)
 8009208:	46bd      	mov	sp, r7
 800920a:	b00c      	add	sp, #48	; 0x30
 800920c:	bd80      	pop	{r7, pc}
 800920e:	46c0      	nop			; (mov r8, r8)
 8009210:	ff7fffff 	.word	0xff7fffff

08009214 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b08c      	sub	sp, #48	; 0x30
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2288      	movs	r2, #136	; 0x88
 8009220:	589b      	ldr	r3, [r3, r2]
 8009222:	2b21      	cmp	r3, #33	; 0x21
 8009224:	d16a      	bne.n	80092fc <UART_TxISR_16BIT_FIFOEN+0xe8>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009226:	232e      	movs	r3, #46	; 0x2e
 8009228:	18fb      	adds	r3, r7, r3
 800922a:	687a      	ldr	r2, [r7, #4]
 800922c:	216a      	movs	r1, #106	; 0x6a
 800922e:	5a52      	ldrh	r2, [r2, r1]
 8009230:	801a      	strh	r2, [r3, #0]
 8009232:	e05e      	b.n	80092f2 <UART_TxISR_16BIT_FIFOEN+0xde>
    {
      if (huart->TxXferCount == 0U)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2256      	movs	r2, #86	; 0x56
 8009238:	5a9b      	ldrh	r3, [r3, r2]
 800923a:	b29b      	uxth	r3, r3
 800923c:	2b00      	cmp	r3, #0
 800923e:	d133      	bne.n	80092a8 <UART_TxISR_16BIT_FIFOEN+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009240:	f3ef 8310 	mrs	r3, PRIMASK
 8009244:	60bb      	str	r3, [r7, #8]
  return(result);
 8009246:	68bb      	ldr	r3, [r7, #8]
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8009248:	627b      	str	r3, [r7, #36]	; 0x24
 800924a:	2301      	movs	r3, #1
 800924c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	f383 8810 	msr	PRIMASK, r3
}
 8009254:	46c0      	nop			; (mov r8, r8)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	689a      	ldr	r2, [r3, #8]
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	4928      	ldr	r1, [pc, #160]	; (8009304 <UART_TxISR_16BIT_FIFOEN+0xf0>)
 8009262:	400a      	ands	r2, r1
 8009264:	609a      	str	r2, [r3, #8]
 8009266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009268:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800926a:	693b      	ldr	r3, [r7, #16]
 800926c:	f383 8810 	msr	PRIMASK, r3
}
 8009270:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009272:	f3ef 8310 	mrs	r3, PRIMASK
 8009276:	617b      	str	r3, [r7, #20]
  return(result);
 8009278:	697b      	ldr	r3, [r7, #20]

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800927a:	623b      	str	r3, [r7, #32]
 800927c:	2301      	movs	r3, #1
 800927e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009280:	69bb      	ldr	r3, [r7, #24]
 8009282:	f383 8810 	msr	PRIMASK, r3
}
 8009286:	46c0      	nop			; (mov r8, r8)
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	681a      	ldr	r2, [r3, #0]
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	2140      	movs	r1, #64	; 0x40
 8009294:	430a      	orrs	r2, r1
 8009296:	601a      	str	r2, [r3, #0]
 8009298:	6a3b      	ldr	r3, [r7, #32]
 800929a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800929c:	69fb      	ldr	r3, [r7, #28]
 800929e:	f383 8810 	msr	PRIMASK, r3
}
 80092a2:	46c0      	nop			; (mov r8, r8)

        break; /* force exit loop */
 80092a4:	46c0      	nop			; (mov r8, r8)
      {
        /* Nothing to do */
      }
    }
  }
}
 80092a6:	e029      	b.n	80092fc <UART_TxISR_16BIT_FIFOEN+0xe8>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	69db      	ldr	r3, [r3, #28]
 80092ae:	2280      	movs	r2, #128	; 0x80
 80092b0:	4013      	ands	r3, r2
 80092b2:	d018      	beq.n	80092e6 <UART_TxISR_16BIT_FIFOEN+0xd2>
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092b8:	62bb      	str	r3, [r7, #40]	; 0x28
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80092ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092bc:	881b      	ldrh	r3, [r3, #0]
 80092be:	001a      	movs	r2, r3
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	05d2      	lsls	r2, r2, #23
 80092c6:	0dd2      	lsrs	r2, r2, #23
 80092c8:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092ce:	1c9a      	adds	r2, r3, #2
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2256      	movs	r2, #86	; 0x56
 80092d8:	5a9b      	ldrh	r3, [r3, r2]
 80092da:	b29b      	uxth	r3, r3
 80092dc:	3b01      	subs	r3, #1
 80092de:	b299      	uxth	r1, r3
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2256      	movs	r2, #86	; 0x56
 80092e4:	5299      	strh	r1, [r3, r2]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80092e6:	212e      	movs	r1, #46	; 0x2e
 80092e8:	187b      	adds	r3, r7, r1
 80092ea:	881a      	ldrh	r2, [r3, #0]
 80092ec:	187b      	adds	r3, r7, r1
 80092ee:	3a01      	subs	r2, #1
 80092f0:	801a      	strh	r2, [r3, #0]
 80092f2:	232e      	movs	r3, #46	; 0x2e
 80092f4:	18fb      	adds	r3, r7, r3
 80092f6:	881b      	ldrh	r3, [r3, #0]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d19b      	bne.n	8009234 <UART_TxISR_16BIT_FIFOEN+0x20>
}
 80092fc:	46c0      	nop			; (mov r8, r8)
 80092fe:	46bd      	mov	sp, r7
 8009300:	b00c      	add	sp, #48	; 0x30
 8009302:	bd80      	pop	{r7, pc}
 8009304:	ff7fffff 	.word	0xff7fffff

08009308 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009308:	b580      	push	{r7, lr}
 800930a:	b086      	sub	sp, #24
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009310:	f3ef 8310 	mrs	r3, PRIMASK
 8009314:	60bb      	str	r3, [r7, #8]
  return(result);
 8009316:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009318:	617b      	str	r3, [r7, #20]
 800931a:	2301      	movs	r3, #1
 800931c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	f383 8810 	msr	PRIMASK, r3
}
 8009324:	46c0      	nop			; (mov r8, r8)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	681a      	ldr	r2, [r3, #0]
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	2140      	movs	r1, #64	; 0x40
 8009332:	438a      	bics	r2, r1
 8009334:	601a      	str	r2, [r3, #0]
 8009336:	697b      	ldr	r3, [r7, #20]
 8009338:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800933a:	693b      	ldr	r3, [r7, #16]
 800933c:	f383 8810 	msr	PRIMASK, r3
}
 8009340:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2288      	movs	r2, #136	; 0x88
 8009346:	2120      	movs	r1, #32
 8009348:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2200      	movs	r2, #0
 800934e:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	0018      	movs	r0, r3
 8009354:	f7fe ff48 	bl	80081e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009358:	46c0      	nop			; (mov r8, r8)
 800935a:	46bd      	mov	sp, r7
 800935c:	b006      	add	sp, #24
 800935e:	bd80      	pop	{r7, pc}

08009360 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b090      	sub	sp, #64	; 0x40
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009368:	203e      	movs	r0, #62	; 0x3e
 800936a:	183b      	adds	r3, r7, r0
 800936c:	687a      	ldr	r2, [r7, #4]
 800936e:	2160      	movs	r1, #96	; 0x60
 8009370:	5a52      	ldrh	r2, [r2, r1]
 8009372:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	228c      	movs	r2, #140	; 0x8c
 8009378:	589b      	ldr	r3, [r3, r2]
 800937a:	2b22      	cmp	r3, #34	; 0x22
 800937c:	d000      	beq.n	8009380 <UART_RxISR_8BIT+0x20>
 800937e:	e09a      	b.n	80094b6 <UART_RxISR_8BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009386:	213c      	movs	r1, #60	; 0x3c
 8009388:	187b      	adds	r3, r7, r1
 800938a:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800938c:	187b      	adds	r3, r7, r1
 800938e:	881b      	ldrh	r3, [r3, #0]
 8009390:	b2da      	uxtb	r2, r3
 8009392:	183b      	adds	r3, r7, r0
 8009394:	881b      	ldrh	r3, [r3, #0]
 8009396:	b2d9      	uxtb	r1, r3
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800939c:	400a      	ands	r2, r1
 800939e:	b2d2      	uxtb	r2, r2
 80093a0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093a6:	1c5a      	adds	r2, r3, #1
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	225e      	movs	r2, #94	; 0x5e
 80093b0:	5a9b      	ldrh	r3, [r3, r2]
 80093b2:	b29b      	uxth	r3, r3
 80093b4:	3b01      	subs	r3, #1
 80093b6:	b299      	uxth	r1, r3
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	225e      	movs	r2, #94	; 0x5e
 80093bc:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	225e      	movs	r2, #94	; 0x5e
 80093c2:	5a9b      	ldrh	r3, [r3, r2]
 80093c4:	b29b      	uxth	r3, r3
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d000      	beq.n	80093cc <UART_RxISR_8BIT+0x6c>
 80093ca:	e07c      	b.n	80094c6 <UART_RxISR_8BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80093cc:	f3ef 8310 	mrs	r3, PRIMASK
 80093d0:	61bb      	str	r3, [r7, #24]
  return(result);
 80093d2:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80093d4:	63bb      	str	r3, [r7, #56]	; 0x38
 80093d6:	2301      	movs	r3, #1
 80093d8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80093da:	69fb      	ldr	r3, [r7, #28]
 80093dc:	f383 8810 	msr	PRIMASK, r3
}
 80093e0:	46c0      	nop			; (mov r8, r8)
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	681a      	ldr	r2, [r3, #0]
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	4938      	ldr	r1, [pc, #224]	; (80094d0 <UART_RxISR_8BIT+0x170>)
 80093ee:	400a      	ands	r2, r1
 80093f0:	601a      	str	r2, [r3, #0]
 80093f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093f4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80093f6:	6a3b      	ldr	r3, [r7, #32]
 80093f8:	f383 8810 	msr	PRIMASK, r3
}
 80093fc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80093fe:	f3ef 8310 	mrs	r3, PRIMASK
 8009402:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8009404:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009406:	637b      	str	r3, [r7, #52]	; 0x34
 8009408:	2301      	movs	r3, #1
 800940a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800940c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800940e:	f383 8810 	msr	PRIMASK, r3
}
 8009412:	46c0      	nop			; (mov r8, r8)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	689a      	ldr	r2, [r3, #8]
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	2101      	movs	r1, #1
 8009420:	438a      	bics	r2, r1
 8009422:	609a      	str	r2, [r3, #8]
 8009424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009426:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800942a:	f383 8810 	msr	PRIMASK, r3
}
 800942e:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	228c      	movs	r2, #140	; 0x8c
 8009434:	2120      	movs	r1, #32
 8009436:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2200      	movs	r2, #0
 800943c:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2200      	movs	r2, #0
 8009442:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009448:	2b01      	cmp	r3, #1
 800944a:	d12f      	bne.n	80094ac <UART_RxISR_8BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2200      	movs	r2, #0
 8009450:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009452:	f3ef 8310 	mrs	r3, PRIMASK
 8009456:	60fb      	str	r3, [r7, #12]
  return(result);
 8009458:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800945a:	633b      	str	r3, [r7, #48]	; 0x30
 800945c:	2301      	movs	r3, #1
 800945e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	f383 8810 	msr	PRIMASK, r3
}
 8009466:	46c0      	nop			; (mov r8, r8)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	681a      	ldr	r2, [r3, #0]
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	2110      	movs	r1, #16
 8009474:	438a      	bics	r2, r1
 8009476:	601a      	str	r2, [r3, #0]
 8009478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800947a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800947c:	697b      	ldr	r3, [r7, #20]
 800947e:	f383 8810 	msr	PRIMASK, r3
}
 8009482:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	69db      	ldr	r3, [r3, #28]
 800948a:	2210      	movs	r2, #16
 800948c:	4013      	ands	r3, r2
 800948e:	2b10      	cmp	r3, #16
 8009490:	d103      	bne.n	800949a <UART_RxISR_8BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	2210      	movs	r2, #16
 8009498:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	225c      	movs	r2, #92	; 0x5c
 800949e:	5a9a      	ldrh	r2, [r3, r2]
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	0011      	movs	r1, r2
 80094a4:	0018      	movs	r0, r3
 80094a6:	f7fe fea7 	bl	80081f8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80094aa:	e00c      	b.n	80094c6 <UART_RxISR_8BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	0018      	movs	r0, r3
 80094b0:	f7fb f8c2 	bl	8004638 <HAL_UART_RxCpltCallback>
}
 80094b4:	e007      	b.n	80094c6 <UART_RxISR_8BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	699a      	ldr	r2, [r3, #24]
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	2108      	movs	r1, #8
 80094c2:	430a      	orrs	r2, r1
 80094c4:	619a      	str	r2, [r3, #24]
}
 80094c6:	46c0      	nop			; (mov r8, r8)
 80094c8:	46bd      	mov	sp, r7
 80094ca:	b010      	add	sp, #64	; 0x40
 80094cc:	bd80      	pop	{r7, pc}
 80094ce:	46c0      	nop			; (mov r8, r8)
 80094d0:	fffffedf 	.word	0xfffffedf

080094d4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b090      	sub	sp, #64	; 0x40
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80094dc:	203e      	movs	r0, #62	; 0x3e
 80094de:	183b      	adds	r3, r7, r0
 80094e0:	687a      	ldr	r2, [r7, #4]
 80094e2:	2160      	movs	r1, #96	; 0x60
 80094e4:	5a52      	ldrh	r2, [r2, r1]
 80094e6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	228c      	movs	r2, #140	; 0x8c
 80094ec:	589b      	ldr	r3, [r3, r2]
 80094ee:	2b22      	cmp	r3, #34	; 0x22
 80094f0:	d000      	beq.n	80094f4 <UART_RxISR_16BIT+0x20>
 80094f2:	e09a      	b.n	800962a <UART_RxISR_16BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80094fa:	213c      	movs	r1, #60	; 0x3c
 80094fc:	187b      	adds	r3, r7, r1
 80094fe:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009504:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 8009506:	187b      	adds	r3, r7, r1
 8009508:	183a      	adds	r2, r7, r0
 800950a:	881b      	ldrh	r3, [r3, #0]
 800950c:	8812      	ldrh	r2, [r2, #0]
 800950e:	4013      	ands	r3, r2
 8009510:	b29a      	uxth	r2, r3
 8009512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009514:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800951a:	1c9a      	adds	r2, r3, #2
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	225e      	movs	r2, #94	; 0x5e
 8009524:	5a9b      	ldrh	r3, [r3, r2]
 8009526:	b29b      	uxth	r3, r3
 8009528:	3b01      	subs	r3, #1
 800952a:	b299      	uxth	r1, r3
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	225e      	movs	r2, #94	; 0x5e
 8009530:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	225e      	movs	r2, #94	; 0x5e
 8009536:	5a9b      	ldrh	r3, [r3, r2]
 8009538:	b29b      	uxth	r3, r3
 800953a:	2b00      	cmp	r3, #0
 800953c:	d000      	beq.n	8009540 <UART_RxISR_16BIT+0x6c>
 800953e:	e07c      	b.n	800963a <UART_RxISR_16BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009540:	f3ef 8310 	mrs	r3, PRIMASK
 8009544:	617b      	str	r3, [r7, #20]
  return(result);
 8009546:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009548:	637b      	str	r3, [r7, #52]	; 0x34
 800954a:	2301      	movs	r3, #1
 800954c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800954e:	69bb      	ldr	r3, [r7, #24]
 8009550:	f383 8810 	msr	PRIMASK, r3
}
 8009554:	46c0      	nop			; (mov r8, r8)
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	681a      	ldr	r2, [r3, #0]
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4938      	ldr	r1, [pc, #224]	; (8009644 <UART_RxISR_16BIT+0x170>)
 8009562:	400a      	ands	r2, r1
 8009564:	601a      	str	r2, [r3, #0]
 8009566:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009568:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800956a:	69fb      	ldr	r3, [r7, #28]
 800956c:	f383 8810 	msr	PRIMASK, r3
}
 8009570:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009572:	f3ef 8310 	mrs	r3, PRIMASK
 8009576:	623b      	str	r3, [r7, #32]
  return(result);
 8009578:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800957a:	633b      	str	r3, [r7, #48]	; 0x30
 800957c:	2301      	movs	r3, #1
 800957e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009582:	f383 8810 	msr	PRIMASK, r3
}
 8009586:	46c0      	nop			; (mov r8, r8)
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	689a      	ldr	r2, [r3, #8]
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	2101      	movs	r1, #1
 8009594:	438a      	bics	r2, r1
 8009596:	609a      	str	r2, [r3, #8]
 8009598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800959a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800959c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800959e:	f383 8810 	msr	PRIMASK, r3
}
 80095a2:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	228c      	movs	r2, #140	; 0x8c
 80095a8:	2120      	movs	r1, #32
 80095aa:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2200      	movs	r2, #0
 80095b0:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2200      	movs	r2, #0
 80095b6:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80095bc:	2b01      	cmp	r3, #1
 80095be:	d12f      	bne.n	8009620 <UART_RxISR_16BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2200      	movs	r2, #0
 80095c4:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80095c6:	f3ef 8310 	mrs	r3, PRIMASK
 80095ca:	60bb      	str	r3, [r7, #8]
  return(result);
 80095cc:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80095d0:	2301      	movs	r3, #1
 80095d2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	f383 8810 	msr	PRIMASK, r3
}
 80095da:	46c0      	nop			; (mov r8, r8)
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	681a      	ldr	r2, [r3, #0]
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	2110      	movs	r1, #16
 80095e8:	438a      	bics	r2, r1
 80095ea:	601a      	str	r2, [r3, #0]
 80095ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80095f0:	693b      	ldr	r3, [r7, #16]
 80095f2:	f383 8810 	msr	PRIMASK, r3
}
 80095f6:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	69db      	ldr	r3, [r3, #28]
 80095fe:	2210      	movs	r2, #16
 8009600:	4013      	ands	r3, r2
 8009602:	2b10      	cmp	r3, #16
 8009604:	d103      	bne.n	800960e <UART_RxISR_16BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	2210      	movs	r2, #16
 800960c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	225c      	movs	r2, #92	; 0x5c
 8009612:	5a9a      	ldrh	r2, [r3, r2]
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	0011      	movs	r1, r2
 8009618:	0018      	movs	r0, r3
 800961a:	f7fe fded 	bl	80081f8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800961e:	e00c      	b.n	800963a <UART_RxISR_16BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	0018      	movs	r0, r3
 8009624:	f7fb f808 	bl	8004638 <HAL_UART_RxCpltCallback>
}
 8009628:	e007      	b.n	800963a <UART_RxISR_16BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	699a      	ldr	r2, [r3, #24]
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	2108      	movs	r1, #8
 8009636:	430a      	orrs	r2, r1
 8009638:	619a      	str	r2, [r3, #24]
}
 800963a:	46c0      	nop			; (mov r8, r8)
 800963c:	46bd      	mov	sp, r7
 800963e:	b010      	add	sp, #64	; 0x40
 8009640:	bd80      	pop	{r7, pc}
 8009642:	46c0      	nop			; (mov r8, r8)
 8009644:	fffffedf 	.word	0xfffffedf

08009648 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b09c      	sub	sp, #112	; 0x70
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009650:	236a      	movs	r3, #106	; 0x6a
 8009652:	18fb      	adds	r3, r7, r3
 8009654:	687a      	ldr	r2, [r7, #4]
 8009656:	2160      	movs	r1, #96	; 0x60
 8009658:	5a52      	ldrh	r2, [r2, r1]
 800965a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	69db      	ldr	r3, [r3, #28]
 8009662:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	689b      	ldr	r3, [r3, #8]
 8009672:	663b      	str	r3, [r7, #96]	; 0x60

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	228c      	movs	r2, #140	; 0x8c
 8009678:	589b      	ldr	r3, [r3, r2]
 800967a:	2b22      	cmp	r3, #34	; 0x22
 800967c:	d000      	beq.n	8009680 <UART_RxISR_8BIT_FIFOEN+0x38>
 800967e:	e144      	b.n	800990a <UART_RxISR_8BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009680:	235e      	movs	r3, #94	; 0x5e
 8009682:	18fb      	adds	r3, r7, r3
 8009684:	687a      	ldr	r2, [r7, #4]
 8009686:	2168      	movs	r1, #104	; 0x68
 8009688:	5a52      	ldrh	r2, [r2, r1]
 800968a:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800968c:	e0eb      	b.n	8009866 <UART_RxISR_8BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009694:	215c      	movs	r1, #92	; 0x5c
 8009696:	187b      	adds	r3, r7, r1
 8009698:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800969a:	187b      	adds	r3, r7, r1
 800969c:	881b      	ldrh	r3, [r3, #0]
 800969e:	b2da      	uxtb	r2, r3
 80096a0:	236a      	movs	r3, #106	; 0x6a
 80096a2:	18fb      	adds	r3, r7, r3
 80096a4:	881b      	ldrh	r3, [r3, #0]
 80096a6:	b2d9      	uxtb	r1, r3
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096ac:	400a      	ands	r2, r1
 80096ae:	b2d2      	uxtb	r2, r2
 80096b0:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096b6:	1c5a      	adds	r2, r3, #1
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	225e      	movs	r2, #94	; 0x5e
 80096c0:	5a9b      	ldrh	r3, [r3, r2]
 80096c2:	b29b      	uxth	r3, r3
 80096c4:	3b01      	subs	r3, #1
 80096c6:	b299      	uxth	r1, r3
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	225e      	movs	r2, #94	; 0x5e
 80096cc:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	69db      	ldr	r3, [r3, #28]
 80096d4:	66fb      	str	r3, [r7, #108]	; 0x6c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80096d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096d8:	2207      	movs	r2, #7
 80096da:	4013      	ands	r3, r2
 80096dc:	d049      	beq.n	8009772 <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80096de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096e0:	2201      	movs	r2, #1
 80096e2:	4013      	ands	r3, r2
 80096e4:	d010      	beq.n	8009708 <UART_RxISR_8BIT_FIFOEN+0xc0>
 80096e6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80096e8:	2380      	movs	r3, #128	; 0x80
 80096ea:	005b      	lsls	r3, r3, #1
 80096ec:	4013      	ands	r3, r2
 80096ee:	d00b      	beq.n	8009708 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	2201      	movs	r2, #1
 80096f6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2290      	movs	r2, #144	; 0x90
 80096fc:	589b      	ldr	r3, [r3, r2]
 80096fe:	2201      	movs	r2, #1
 8009700:	431a      	orrs	r2, r3
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2190      	movs	r1, #144	; 0x90
 8009706:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009708:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800970a:	2202      	movs	r2, #2
 800970c:	4013      	ands	r3, r2
 800970e:	d00f      	beq.n	8009730 <UART_RxISR_8BIT_FIFOEN+0xe8>
 8009710:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009712:	2201      	movs	r2, #1
 8009714:	4013      	ands	r3, r2
 8009716:	d00b      	beq.n	8009730 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	2202      	movs	r2, #2
 800971e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2290      	movs	r2, #144	; 0x90
 8009724:	589b      	ldr	r3, [r3, r2]
 8009726:	2204      	movs	r2, #4
 8009728:	431a      	orrs	r2, r3
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	2190      	movs	r1, #144	; 0x90
 800972e:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009730:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009732:	2204      	movs	r2, #4
 8009734:	4013      	ands	r3, r2
 8009736:	d00f      	beq.n	8009758 <UART_RxISR_8BIT_FIFOEN+0x110>
 8009738:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800973a:	2201      	movs	r2, #1
 800973c:	4013      	ands	r3, r2
 800973e:	d00b      	beq.n	8009758 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	2204      	movs	r2, #4
 8009746:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2290      	movs	r2, #144	; 0x90
 800974c:	589b      	ldr	r3, [r3, r2]
 800974e:	2202      	movs	r2, #2
 8009750:	431a      	orrs	r2, r3
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2190      	movs	r1, #144	; 0x90
 8009756:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2290      	movs	r2, #144	; 0x90
 800975c:	589b      	ldr	r3, [r3, r2]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d007      	beq.n	8009772 <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	0018      	movs	r0, r3
 8009766:	f7fa ff93 	bl	8004690 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2290      	movs	r2, #144	; 0x90
 800976e:	2100      	movs	r1, #0
 8009770:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	225e      	movs	r2, #94	; 0x5e
 8009776:	5a9b      	ldrh	r3, [r3, r2]
 8009778:	b29b      	uxth	r3, r3
 800977a:	2b00      	cmp	r3, #0
 800977c:	d173      	bne.n	8009866 <UART_RxISR_8BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800977e:	f3ef 8310 	mrs	r3, PRIMASK
 8009782:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8009784:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009786:	65bb      	str	r3, [r7, #88]	; 0x58
 8009788:	2301      	movs	r3, #1
 800978a:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800978c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800978e:	f383 8810 	msr	PRIMASK, r3
}
 8009792:	46c0      	nop			; (mov r8, r8)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	681a      	ldr	r2, [r3, #0]
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	4961      	ldr	r1, [pc, #388]	; (8009924 <UART_RxISR_8BIT_FIFOEN+0x2dc>)
 80097a0:	400a      	ands	r2, r1
 80097a2:	601a      	str	r2, [r3, #0]
 80097a4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80097a6:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80097a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097aa:	f383 8810 	msr	PRIMASK, r3
}
 80097ae:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80097b0:	f3ef 8310 	mrs	r3, PRIMASK
 80097b4:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 80097b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80097b8:	657b      	str	r3, [r7, #84]	; 0x54
 80097ba:	2301      	movs	r3, #1
 80097bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80097be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097c0:	f383 8810 	msr	PRIMASK, r3
}
 80097c4:	46c0      	nop			; (mov r8, r8)
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	689a      	ldr	r2, [r3, #8]
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	4955      	ldr	r1, [pc, #340]	; (8009928 <UART_RxISR_8BIT_FIFOEN+0x2e0>)
 80097d2:	400a      	ands	r2, r1
 80097d4:	609a      	str	r2, [r3, #8]
 80097d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80097d8:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80097da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80097dc:	f383 8810 	msr	PRIMASK, r3
}
 80097e0:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	228c      	movs	r2, #140	; 0x8c
 80097e6:	2120      	movs	r1, #32
 80097e8:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2200      	movs	r2, #0
 80097ee:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2200      	movs	r2, #0
 80097f4:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80097fa:	2b01      	cmp	r3, #1
 80097fc:	d12f      	bne.n	800985e <UART_RxISR_8BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2200      	movs	r2, #0
 8009802:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009804:	f3ef 8310 	mrs	r3, PRIMASK
 8009808:	623b      	str	r3, [r7, #32]
  return(result);
 800980a:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800980c:	653b      	str	r3, [r7, #80]	; 0x50
 800980e:	2301      	movs	r3, #1
 8009810:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009814:	f383 8810 	msr	PRIMASK, r3
}
 8009818:	46c0      	nop			; (mov r8, r8)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	681a      	ldr	r2, [r3, #0]
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	2110      	movs	r1, #16
 8009826:	438a      	bics	r2, r1
 8009828:	601a      	str	r2, [r3, #0]
 800982a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800982c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800982e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009830:	f383 8810 	msr	PRIMASK, r3
}
 8009834:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	69db      	ldr	r3, [r3, #28]
 800983c:	2210      	movs	r2, #16
 800983e:	4013      	ands	r3, r2
 8009840:	2b10      	cmp	r3, #16
 8009842:	d103      	bne.n	800984c <UART_RxISR_8BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	2210      	movs	r2, #16
 800984a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	225c      	movs	r2, #92	; 0x5c
 8009850:	5a9a      	ldrh	r2, [r3, r2]
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	0011      	movs	r1, r2
 8009856:	0018      	movs	r0, r3
 8009858:	f7fe fcce 	bl	80081f8 <HAL_UARTEx_RxEventCallback>
 800985c:	e003      	b.n	8009866 <UART_RxISR_8BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	0018      	movs	r0, r3
 8009862:	f7fa fee9 	bl	8004638 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009866:	235e      	movs	r3, #94	; 0x5e
 8009868:	18fb      	adds	r3, r7, r3
 800986a:	881b      	ldrh	r3, [r3, #0]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d004      	beq.n	800987a <UART_RxISR_8BIT_FIFOEN+0x232>
 8009870:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009872:	2220      	movs	r2, #32
 8009874:	4013      	ands	r3, r2
 8009876:	d000      	beq.n	800987a <UART_RxISR_8BIT_FIFOEN+0x232>
 8009878:	e709      	b.n	800968e <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800987a:	204e      	movs	r0, #78	; 0x4e
 800987c:	183b      	adds	r3, r7, r0
 800987e:	687a      	ldr	r2, [r7, #4]
 8009880:	215e      	movs	r1, #94	; 0x5e
 8009882:	5a52      	ldrh	r2, [r2, r1]
 8009884:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009886:	0001      	movs	r1, r0
 8009888:	187b      	adds	r3, r7, r1
 800988a:	881b      	ldrh	r3, [r3, #0]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d044      	beq.n	800991a <UART_RxISR_8BIT_FIFOEN+0x2d2>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2268      	movs	r2, #104	; 0x68
 8009894:	5a9b      	ldrh	r3, [r3, r2]
 8009896:	187a      	adds	r2, r7, r1
 8009898:	8812      	ldrh	r2, [r2, #0]
 800989a:	429a      	cmp	r2, r3
 800989c:	d23d      	bcs.n	800991a <UART_RxISR_8BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800989e:	f3ef 8310 	mrs	r3, PRIMASK
 80098a2:	60bb      	str	r3, [r7, #8]
  return(result);
 80098a4:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80098a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80098a8:	2301      	movs	r3, #1
 80098aa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	f383 8810 	msr	PRIMASK, r3
}
 80098b2:	46c0      	nop			; (mov r8, r8)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	689a      	ldr	r2, [r3, #8]
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	491b      	ldr	r1, [pc, #108]	; (800992c <UART_RxISR_8BIT_FIFOEN+0x2e4>)
 80098c0:	400a      	ands	r2, r1
 80098c2:	609a      	str	r2, [r3, #8]
 80098c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80098c6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098c8:	693b      	ldr	r3, [r7, #16]
 80098ca:	f383 8810 	msr	PRIMASK, r3
}
 80098ce:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	4a17      	ldr	r2, [pc, #92]	; (8009930 <UART_RxISR_8BIT_FIFOEN+0x2e8>)
 80098d4:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80098d6:	f3ef 8310 	mrs	r3, PRIMASK
 80098da:	617b      	str	r3, [r7, #20]
  return(result);
 80098dc:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80098de:	647b      	str	r3, [r7, #68]	; 0x44
 80098e0:	2301      	movs	r3, #1
 80098e2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098e4:	69bb      	ldr	r3, [r7, #24]
 80098e6:	f383 8810 	msr	PRIMASK, r3
}
 80098ea:	46c0      	nop			; (mov r8, r8)
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	681a      	ldr	r2, [r3, #0]
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	2120      	movs	r1, #32
 80098f8:	430a      	orrs	r2, r1
 80098fa:	601a      	str	r2, [r3, #0]
 80098fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80098fe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009900:	69fb      	ldr	r3, [r7, #28]
 8009902:	f383 8810 	msr	PRIMASK, r3
}
 8009906:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009908:	e007      	b.n	800991a <UART_RxISR_8BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	699a      	ldr	r2, [r3, #24]
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	2108      	movs	r1, #8
 8009916:	430a      	orrs	r2, r1
 8009918:	619a      	str	r2, [r3, #24]
}
 800991a:	46c0      	nop			; (mov r8, r8)
 800991c:	46bd      	mov	sp, r7
 800991e:	b01c      	add	sp, #112	; 0x70
 8009920:	bd80      	pop	{r7, pc}
 8009922:	46c0      	nop			; (mov r8, r8)
 8009924:	fffffeff 	.word	0xfffffeff
 8009928:	effffffe 	.word	0xeffffffe
 800992c:	efffffff 	.word	0xefffffff
 8009930:	08009361 	.word	0x08009361

08009934 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b09e      	sub	sp, #120	; 0x78
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800993c:	2372      	movs	r3, #114	; 0x72
 800993e:	18fb      	adds	r3, r7, r3
 8009940:	687a      	ldr	r2, [r7, #4]
 8009942:	2160      	movs	r1, #96	; 0x60
 8009944:	5a52      	ldrh	r2, [r2, r1]
 8009946:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	69db      	ldr	r3, [r3, #28]
 800994e:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	689b      	ldr	r3, [r3, #8]
 800995e:	66bb      	str	r3, [r7, #104]	; 0x68

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	228c      	movs	r2, #140	; 0x8c
 8009964:	589b      	ldr	r3, [r3, r2]
 8009966:	2b22      	cmp	r3, #34	; 0x22
 8009968:	d000      	beq.n	800996c <UART_RxISR_16BIT_FIFOEN+0x38>
 800996a:	e144      	b.n	8009bf6 <UART_RxISR_16BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800996c:	2366      	movs	r3, #102	; 0x66
 800996e:	18fb      	adds	r3, r7, r3
 8009970:	687a      	ldr	r2, [r7, #4]
 8009972:	2168      	movs	r1, #104	; 0x68
 8009974:	5a52      	ldrh	r2, [r2, r1]
 8009976:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009978:	e0eb      	b.n	8009b52 <UART_RxISR_16BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009980:	2164      	movs	r1, #100	; 0x64
 8009982:	187b      	adds	r3, r7, r1
 8009984:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800998a:	663b      	str	r3, [r7, #96]	; 0x60
      *tmp = (uint16_t)(uhdata & uhMask);
 800998c:	187b      	adds	r3, r7, r1
 800998e:	2272      	movs	r2, #114	; 0x72
 8009990:	18ba      	adds	r2, r7, r2
 8009992:	881b      	ldrh	r3, [r3, #0]
 8009994:	8812      	ldrh	r2, [r2, #0]
 8009996:	4013      	ands	r3, r2
 8009998:	b29a      	uxth	r2, r3
 800999a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800999c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80099a2:	1c9a      	adds	r2, r3, #2
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	225e      	movs	r2, #94	; 0x5e
 80099ac:	5a9b      	ldrh	r3, [r3, r2]
 80099ae:	b29b      	uxth	r3, r3
 80099b0:	3b01      	subs	r3, #1
 80099b2:	b299      	uxth	r1, r3
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	225e      	movs	r2, #94	; 0x5e
 80099b8:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	69db      	ldr	r3, [r3, #28]
 80099c0:	677b      	str	r3, [r7, #116]	; 0x74

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80099c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80099c4:	2207      	movs	r2, #7
 80099c6:	4013      	ands	r3, r2
 80099c8:	d049      	beq.n	8009a5e <UART_RxISR_16BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80099ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80099cc:	2201      	movs	r2, #1
 80099ce:	4013      	ands	r3, r2
 80099d0:	d010      	beq.n	80099f4 <UART_RxISR_16BIT_FIFOEN+0xc0>
 80099d2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80099d4:	2380      	movs	r3, #128	; 0x80
 80099d6:	005b      	lsls	r3, r3, #1
 80099d8:	4013      	ands	r3, r2
 80099da:	d00b      	beq.n	80099f4 <UART_RxISR_16BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	2201      	movs	r2, #1
 80099e2:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2290      	movs	r2, #144	; 0x90
 80099e8:	589b      	ldr	r3, [r3, r2]
 80099ea:	2201      	movs	r2, #1
 80099ec:	431a      	orrs	r2, r3
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2190      	movs	r1, #144	; 0x90
 80099f2:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80099f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80099f6:	2202      	movs	r2, #2
 80099f8:	4013      	ands	r3, r2
 80099fa:	d00f      	beq.n	8009a1c <UART_RxISR_16BIT_FIFOEN+0xe8>
 80099fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80099fe:	2201      	movs	r2, #1
 8009a00:	4013      	ands	r3, r2
 8009a02:	d00b      	beq.n	8009a1c <UART_RxISR_16BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	2202      	movs	r2, #2
 8009a0a:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2290      	movs	r2, #144	; 0x90
 8009a10:	589b      	ldr	r3, [r3, r2]
 8009a12:	2204      	movs	r2, #4
 8009a14:	431a      	orrs	r2, r3
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2190      	movs	r1, #144	; 0x90
 8009a1a:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009a1c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009a1e:	2204      	movs	r2, #4
 8009a20:	4013      	ands	r3, r2
 8009a22:	d00f      	beq.n	8009a44 <UART_RxISR_16BIT_FIFOEN+0x110>
 8009a24:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009a26:	2201      	movs	r2, #1
 8009a28:	4013      	ands	r3, r2
 8009a2a:	d00b      	beq.n	8009a44 <UART_RxISR_16BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	2204      	movs	r2, #4
 8009a32:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2290      	movs	r2, #144	; 0x90
 8009a38:	589b      	ldr	r3, [r3, r2]
 8009a3a:	2202      	movs	r2, #2
 8009a3c:	431a      	orrs	r2, r3
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2190      	movs	r1, #144	; 0x90
 8009a42:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2290      	movs	r2, #144	; 0x90
 8009a48:	589b      	ldr	r3, [r3, r2]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d007      	beq.n	8009a5e <UART_RxISR_16BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	0018      	movs	r0, r3
 8009a52:	f7fa fe1d 	bl	8004690 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	2290      	movs	r2, #144	; 0x90
 8009a5a:	2100      	movs	r1, #0
 8009a5c:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	225e      	movs	r2, #94	; 0x5e
 8009a62:	5a9b      	ldrh	r3, [r3, r2]
 8009a64:	b29b      	uxth	r3, r3
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d173      	bne.n	8009b52 <UART_RxISR_16BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a6a:	f3ef 8310 	mrs	r3, PRIMASK
 8009a6e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8009a70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009a72:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009a74:	2301      	movs	r3, #1
 8009a76:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a7a:	f383 8810 	msr	PRIMASK, r3
}
 8009a7e:	46c0      	nop			; (mov r8, r8)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	681a      	ldr	r2, [r3, #0]
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	4961      	ldr	r1, [pc, #388]	; (8009c10 <UART_RxISR_16BIT_FIFOEN+0x2dc>)
 8009a8c:	400a      	ands	r2, r1
 8009a8e:	601a      	str	r2, [r3, #0]
 8009a90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009a92:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a96:	f383 8810 	msr	PRIMASK, r3
}
 8009a9a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a9c:	f3ef 8310 	mrs	r3, PRIMASK
 8009aa0:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8009aa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009aa4:	65bb      	str	r3, [r7, #88]	; 0x58
 8009aa6:	2301      	movs	r3, #1
 8009aa8:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009aaa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009aac:	f383 8810 	msr	PRIMASK, r3
}
 8009ab0:	46c0      	nop			; (mov r8, r8)
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	689a      	ldr	r2, [r3, #8]
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	4955      	ldr	r1, [pc, #340]	; (8009c14 <UART_RxISR_16BIT_FIFOEN+0x2e0>)
 8009abe:	400a      	ands	r2, r1
 8009ac0:	609a      	str	r2, [r3, #8]
 8009ac2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009ac4:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ac6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009ac8:	f383 8810 	msr	PRIMASK, r3
}
 8009acc:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	228c      	movs	r2, #140	; 0x8c
 8009ad2:	2120      	movs	r1, #32
 8009ad4:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	2200      	movs	r2, #0
 8009ada:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009ae6:	2b01      	cmp	r3, #1
 8009ae8:	d12f      	bne.n	8009b4a <UART_RxISR_16BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2200      	movs	r2, #0
 8009aee:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009af0:	f3ef 8310 	mrs	r3, PRIMASK
 8009af4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8009af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009af8:	657b      	str	r3, [r7, #84]	; 0x54
 8009afa:	2301      	movs	r3, #1
 8009afc:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b00:	f383 8810 	msr	PRIMASK, r3
}
 8009b04:	46c0      	nop			; (mov r8, r8)
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	681a      	ldr	r2, [r3, #0]
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	2110      	movs	r1, #16
 8009b12:	438a      	bics	r2, r1
 8009b14:	601a      	str	r2, [r3, #0]
 8009b16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b18:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b1c:	f383 8810 	msr	PRIMASK, r3
}
 8009b20:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	69db      	ldr	r3, [r3, #28]
 8009b28:	2210      	movs	r2, #16
 8009b2a:	4013      	ands	r3, r2
 8009b2c:	2b10      	cmp	r3, #16
 8009b2e:	d103      	bne.n	8009b38 <UART_RxISR_16BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	2210      	movs	r2, #16
 8009b36:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	225c      	movs	r2, #92	; 0x5c
 8009b3c:	5a9a      	ldrh	r2, [r3, r2]
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	0011      	movs	r1, r2
 8009b42:	0018      	movs	r0, r3
 8009b44:	f7fe fb58 	bl	80081f8 <HAL_UARTEx_RxEventCallback>
 8009b48:	e003      	b.n	8009b52 <UART_RxISR_16BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	0018      	movs	r0, r3
 8009b4e:	f7fa fd73 	bl	8004638 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009b52:	2366      	movs	r3, #102	; 0x66
 8009b54:	18fb      	adds	r3, r7, r3
 8009b56:	881b      	ldrh	r3, [r3, #0]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d004      	beq.n	8009b66 <UART_RxISR_16BIT_FIFOEN+0x232>
 8009b5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009b5e:	2220      	movs	r2, #32
 8009b60:	4013      	ands	r3, r2
 8009b62:	d000      	beq.n	8009b66 <UART_RxISR_16BIT_FIFOEN+0x232>
 8009b64:	e709      	b.n	800997a <UART_RxISR_16BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009b66:	2052      	movs	r0, #82	; 0x52
 8009b68:	183b      	adds	r3, r7, r0
 8009b6a:	687a      	ldr	r2, [r7, #4]
 8009b6c:	215e      	movs	r1, #94	; 0x5e
 8009b6e:	5a52      	ldrh	r2, [r2, r1]
 8009b70:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009b72:	0001      	movs	r1, r0
 8009b74:	187b      	adds	r3, r7, r1
 8009b76:	881b      	ldrh	r3, [r3, #0]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d044      	beq.n	8009c06 <UART_RxISR_16BIT_FIFOEN+0x2d2>
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2268      	movs	r2, #104	; 0x68
 8009b80:	5a9b      	ldrh	r3, [r3, r2]
 8009b82:	187a      	adds	r2, r7, r1
 8009b84:	8812      	ldrh	r2, [r2, #0]
 8009b86:	429a      	cmp	r2, r3
 8009b88:	d23d      	bcs.n	8009c06 <UART_RxISR_16BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009b8a:	f3ef 8310 	mrs	r3, PRIMASK
 8009b8e:	60fb      	str	r3, [r7, #12]
  return(result);
 8009b90:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009b92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009b94:	2301      	movs	r3, #1
 8009b96:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b98:	693b      	ldr	r3, [r7, #16]
 8009b9a:	f383 8810 	msr	PRIMASK, r3
}
 8009b9e:	46c0      	nop			; (mov r8, r8)
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	689a      	ldr	r2, [r3, #8]
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	491b      	ldr	r1, [pc, #108]	; (8009c18 <UART_RxISR_16BIT_FIFOEN+0x2e4>)
 8009bac:	400a      	ands	r2, r1
 8009bae:	609a      	str	r2, [r3, #8]
 8009bb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009bb2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009bb4:	697b      	ldr	r3, [r7, #20]
 8009bb6:	f383 8810 	msr	PRIMASK, r3
}
 8009bba:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	4a17      	ldr	r2, [pc, #92]	; (8009c1c <UART_RxISR_16BIT_FIFOEN+0x2e8>)
 8009bc0:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009bc2:	f3ef 8310 	mrs	r3, PRIMASK
 8009bc6:	61bb      	str	r3, [r7, #24]
  return(result);
 8009bc8:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009bca:	64bb      	str	r3, [r7, #72]	; 0x48
 8009bcc:	2301      	movs	r3, #1
 8009bce:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009bd0:	69fb      	ldr	r3, [r7, #28]
 8009bd2:	f383 8810 	msr	PRIMASK, r3
}
 8009bd6:	46c0      	nop			; (mov r8, r8)
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	681a      	ldr	r2, [r3, #0]
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	2120      	movs	r1, #32
 8009be4:	430a      	orrs	r2, r1
 8009be6:	601a      	str	r2, [r3, #0]
 8009be8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009bea:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009bec:	6a3b      	ldr	r3, [r7, #32]
 8009bee:	f383 8810 	msr	PRIMASK, r3
}
 8009bf2:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009bf4:	e007      	b.n	8009c06 <UART_RxISR_16BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	699a      	ldr	r2, [r3, #24]
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	2108      	movs	r1, #8
 8009c02:	430a      	orrs	r2, r1
 8009c04:	619a      	str	r2, [r3, #24]
}
 8009c06:	46c0      	nop			; (mov r8, r8)
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	b01e      	add	sp, #120	; 0x78
 8009c0c:	bd80      	pop	{r7, pc}
 8009c0e:	46c0      	nop			; (mov r8, r8)
 8009c10:	fffffeff 	.word	0xfffffeff
 8009c14:	effffffe 	.word	0xeffffffe
 8009c18:	efffffff 	.word	0xefffffff
 8009c1c:	080094d5 	.word	0x080094d5

08009c20 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b082      	sub	sp, #8
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009c28:	46c0      	nop			; (mov r8, r8)
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	b002      	add	sp, #8
 8009c2e:	bd80      	pop	{r7, pc}

08009c30 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b082      	sub	sp, #8
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009c38:	46c0      	nop			; (mov r8, r8)
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	b002      	add	sp, #8
 8009c3e:	bd80      	pop	{r7, pc}

08009c40 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b082      	sub	sp, #8
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009c48:	46c0      	nop			; (mov r8, r8)
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	b002      	add	sp, #8
 8009c4e:	bd80      	pop	{r7, pc}

08009c50 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b084      	sub	sp, #16
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2284      	movs	r2, #132	; 0x84
 8009c5c:	5c9b      	ldrb	r3, [r3, r2]
 8009c5e:	2b01      	cmp	r3, #1
 8009c60:	d101      	bne.n	8009c66 <HAL_UARTEx_DisableFifoMode+0x16>
 8009c62:	2302      	movs	r3, #2
 8009c64:	e027      	b.n	8009cb6 <HAL_UARTEx_DisableFifoMode+0x66>
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2284      	movs	r2, #132	; 0x84
 8009c6a:	2101      	movs	r1, #1
 8009c6c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2288      	movs	r2, #136	; 0x88
 8009c72:	2124      	movs	r1, #36	; 0x24
 8009c74:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	681a      	ldr	r2, [r3, #0]
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	2101      	movs	r1, #1
 8009c8a:	438a      	bics	r2, r1
 8009c8c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	4a0b      	ldr	r2, [pc, #44]	; (8009cc0 <HAL_UARTEx_DisableFifoMode+0x70>)
 8009c92:	4013      	ands	r3, r2
 8009c94:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2200      	movs	r2, #0
 8009c9a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	68fa      	ldr	r2, [r7, #12]
 8009ca2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2288      	movs	r2, #136	; 0x88
 8009ca8:	2120      	movs	r1, #32
 8009caa:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2284      	movs	r2, #132	; 0x84
 8009cb0:	2100      	movs	r1, #0
 8009cb2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009cb4:	2300      	movs	r3, #0
}
 8009cb6:	0018      	movs	r0, r3
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	b004      	add	sp, #16
 8009cbc:	bd80      	pop	{r7, pc}
 8009cbe:	46c0      	nop			; (mov r8, r8)
 8009cc0:	dfffffff 	.word	0xdfffffff

08009cc4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b084      	sub	sp, #16
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
 8009ccc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	2284      	movs	r2, #132	; 0x84
 8009cd2:	5c9b      	ldrb	r3, [r3, r2]
 8009cd4:	2b01      	cmp	r3, #1
 8009cd6:	d101      	bne.n	8009cdc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009cd8:	2302      	movs	r3, #2
 8009cda:	e02e      	b.n	8009d3a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	2284      	movs	r2, #132	; 0x84
 8009ce0:	2101      	movs	r1, #1
 8009ce2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2288      	movs	r2, #136	; 0x88
 8009ce8:	2124      	movs	r1, #36	; 0x24
 8009cea:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	681a      	ldr	r2, [r3, #0]
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	2101      	movs	r1, #1
 8009d00:	438a      	bics	r2, r1
 8009d02:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	689b      	ldr	r3, [r3, #8]
 8009d0a:	00db      	lsls	r3, r3, #3
 8009d0c:	08d9      	lsrs	r1, r3, #3
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	683a      	ldr	r2, [r7, #0]
 8009d14:	430a      	orrs	r2, r1
 8009d16:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	0018      	movs	r0, r3
 8009d1c:	f000 f854 	bl	8009dc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	68fa      	ldr	r2, [r7, #12]
 8009d26:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2288      	movs	r2, #136	; 0x88
 8009d2c:	2120      	movs	r1, #32
 8009d2e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2284      	movs	r2, #132	; 0x84
 8009d34:	2100      	movs	r1, #0
 8009d36:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009d38:	2300      	movs	r3, #0
}
 8009d3a:	0018      	movs	r0, r3
 8009d3c:	46bd      	mov	sp, r7
 8009d3e:	b004      	add	sp, #16
 8009d40:	bd80      	pop	{r7, pc}
	...

08009d44 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b084      	sub	sp, #16
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
 8009d4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2284      	movs	r2, #132	; 0x84
 8009d52:	5c9b      	ldrb	r3, [r3, r2]
 8009d54:	2b01      	cmp	r3, #1
 8009d56:	d101      	bne.n	8009d5c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009d58:	2302      	movs	r3, #2
 8009d5a:	e02f      	b.n	8009dbc <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2284      	movs	r2, #132	; 0x84
 8009d60:	2101      	movs	r1, #1
 8009d62:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2288      	movs	r2, #136	; 0x88
 8009d68:	2124      	movs	r1, #36	; 0x24
 8009d6a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	681a      	ldr	r2, [r3, #0]
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	2101      	movs	r1, #1
 8009d80:	438a      	bics	r2, r1
 8009d82:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	689b      	ldr	r3, [r3, #8]
 8009d8a:	4a0e      	ldr	r2, [pc, #56]	; (8009dc4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8009d8c:	4013      	ands	r3, r2
 8009d8e:	0019      	movs	r1, r3
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	683a      	ldr	r2, [r7, #0]
 8009d96:	430a      	orrs	r2, r1
 8009d98:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	0018      	movs	r0, r3
 8009d9e:	f000 f813 	bl	8009dc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	68fa      	ldr	r2, [r7, #12]
 8009da8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2288      	movs	r2, #136	; 0x88
 8009dae:	2120      	movs	r1, #32
 8009db0:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2284      	movs	r2, #132	; 0x84
 8009db6:	2100      	movs	r1, #0
 8009db8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009dba:	2300      	movs	r3, #0
}
 8009dbc:	0018      	movs	r0, r3
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	b004      	add	sp, #16
 8009dc2:	bd80      	pop	{r7, pc}
 8009dc4:	f1ffffff 	.word	0xf1ffffff

08009dc8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009dc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009dca:	b085      	sub	sp, #20
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d108      	bne.n	8009dea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	226a      	movs	r2, #106	; 0x6a
 8009ddc:	2101      	movs	r1, #1
 8009dde:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2268      	movs	r2, #104	; 0x68
 8009de4:	2101      	movs	r1, #1
 8009de6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009de8:	e043      	b.n	8009e72 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009dea:	260f      	movs	r6, #15
 8009dec:	19bb      	adds	r3, r7, r6
 8009dee:	2208      	movs	r2, #8
 8009df0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009df2:	200e      	movs	r0, #14
 8009df4:	183b      	adds	r3, r7, r0
 8009df6:	2208      	movs	r2, #8
 8009df8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	689b      	ldr	r3, [r3, #8]
 8009e00:	0e5b      	lsrs	r3, r3, #25
 8009e02:	b2da      	uxtb	r2, r3
 8009e04:	240d      	movs	r4, #13
 8009e06:	193b      	adds	r3, r7, r4
 8009e08:	2107      	movs	r1, #7
 8009e0a:	400a      	ands	r2, r1
 8009e0c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	689b      	ldr	r3, [r3, #8]
 8009e14:	0f5b      	lsrs	r3, r3, #29
 8009e16:	b2da      	uxtb	r2, r3
 8009e18:	250c      	movs	r5, #12
 8009e1a:	197b      	adds	r3, r7, r5
 8009e1c:	2107      	movs	r1, #7
 8009e1e:	400a      	ands	r2, r1
 8009e20:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009e22:	183b      	adds	r3, r7, r0
 8009e24:	781b      	ldrb	r3, [r3, #0]
 8009e26:	197a      	adds	r2, r7, r5
 8009e28:	7812      	ldrb	r2, [r2, #0]
 8009e2a:	4914      	ldr	r1, [pc, #80]	; (8009e7c <UARTEx_SetNbDataToProcess+0xb4>)
 8009e2c:	5c8a      	ldrb	r2, [r1, r2]
 8009e2e:	435a      	muls	r2, r3
 8009e30:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8009e32:	197b      	adds	r3, r7, r5
 8009e34:	781b      	ldrb	r3, [r3, #0]
 8009e36:	4a12      	ldr	r2, [pc, #72]	; (8009e80 <UARTEx_SetNbDataToProcess+0xb8>)
 8009e38:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009e3a:	0019      	movs	r1, r3
 8009e3c:	f7f6 fa14 	bl	8000268 <__divsi3>
 8009e40:	0003      	movs	r3, r0
 8009e42:	b299      	uxth	r1, r3
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	226a      	movs	r2, #106	; 0x6a
 8009e48:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009e4a:	19bb      	adds	r3, r7, r6
 8009e4c:	781b      	ldrb	r3, [r3, #0]
 8009e4e:	193a      	adds	r2, r7, r4
 8009e50:	7812      	ldrb	r2, [r2, #0]
 8009e52:	490a      	ldr	r1, [pc, #40]	; (8009e7c <UARTEx_SetNbDataToProcess+0xb4>)
 8009e54:	5c8a      	ldrb	r2, [r1, r2]
 8009e56:	435a      	muls	r2, r3
 8009e58:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8009e5a:	193b      	adds	r3, r7, r4
 8009e5c:	781b      	ldrb	r3, [r3, #0]
 8009e5e:	4a08      	ldr	r2, [pc, #32]	; (8009e80 <UARTEx_SetNbDataToProcess+0xb8>)
 8009e60:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009e62:	0019      	movs	r1, r3
 8009e64:	f7f6 fa00 	bl	8000268 <__divsi3>
 8009e68:	0003      	movs	r3, r0
 8009e6a:	b299      	uxth	r1, r3
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2268      	movs	r2, #104	; 0x68
 8009e70:	5299      	strh	r1, [r3, r2]
}
 8009e72:	46c0      	nop			; (mov r8, r8)
 8009e74:	46bd      	mov	sp, r7
 8009e76:	b005      	add	sp, #20
 8009e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e7a:	46c0      	nop			; (mov r8, r8)
 8009e7c:	0800f584 	.word	0x0800f584
 8009e80:	0800f58c 	.word	0x0800f58c

08009e84 <__NVIC_SetPriority>:
{
 8009e84:	b590      	push	{r4, r7, lr}
 8009e86:	b083      	sub	sp, #12
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	0002      	movs	r2, r0
 8009e8c:	6039      	str	r1, [r7, #0]
 8009e8e:	1dfb      	adds	r3, r7, #7
 8009e90:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8009e92:	1dfb      	adds	r3, r7, #7
 8009e94:	781b      	ldrb	r3, [r3, #0]
 8009e96:	2b7f      	cmp	r3, #127	; 0x7f
 8009e98:	d828      	bhi.n	8009eec <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009e9a:	4a2f      	ldr	r2, [pc, #188]	; (8009f58 <__NVIC_SetPriority+0xd4>)
 8009e9c:	1dfb      	adds	r3, r7, #7
 8009e9e:	781b      	ldrb	r3, [r3, #0]
 8009ea0:	b25b      	sxtb	r3, r3
 8009ea2:	089b      	lsrs	r3, r3, #2
 8009ea4:	33c0      	adds	r3, #192	; 0xc0
 8009ea6:	009b      	lsls	r3, r3, #2
 8009ea8:	589b      	ldr	r3, [r3, r2]
 8009eaa:	1dfa      	adds	r2, r7, #7
 8009eac:	7812      	ldrb	r2, [r2, #0]
 8009eae:	0011      	movs	r1, r2
 8009eb0:	2203      	movs	r2, #3
 8009eb2:	400a      	ands	r2, r1
 8009eb4:	00d2      	lsls	r2, r2, #3
 8009eb6:	21ff      	movs	r1, #255	; 0xff
 8009eb8:	4091      	lsls	r1, r2
 8009eba:	000a      	movs	r2, r1
 8009ebc:	43d2      	mvns	r2, r2
 8009ebe:	401a      	ands	r2, r3
 8009ec0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8009ec2:	683b      	ldr	r3, [r7, #0]
 8009ec4:	019b      	lsls	r3, r3, #6
 8009ec6:	22ff      	movs	r2, #255	; 0xff
 8009ec8:	401a      	ands	r2, r3
 8009eca:	1dfb      	adds	r3, r7, #7
 8009ecc:	781b      	ldrb	r3, [r3, #0]
 8009ece:	0018      	movs	r0, r3
 8009ed0:	2303      	movs	r3, #3
 8009ed2:	4003      	ands	r3, r0
 8009ed4:	00db      	lsls	r3, r3, #3
 8009ed6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009ed8:	481f      	ldr	r0, [pc, #124]	; (8009f58 <__NVIC_SetPriority+0xd4>)
 8009eda:	1dfb      	adds	r3, r7, #7
 8009edc:	781b      	ldrb	r3, [r3, #0]
 8009ede:	b25b      	sxtb	r3, r3
 8009ee0:	089b      	lsrs	r3, r3, #2
 8009ee2:	430a      	orrs	r2, r1
 8009ee4:	33c0      	adds	r3, #192	; 0xc0
 8009ee6:	009b      	lsls	r3, r3, #2
 8009ee8:	501a      	str	r2, [r3, r0]
}
 8009eea:	e031      	b.n	8009f50 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009eec:	4a1b      	ldr	r2, [pc, #108]	; (8009f5c <__NVIC_SetPriority+0xd8>)
 8009eee:	1dfb      	adds	r3, r7, #7
 8009ef0:	781b      	ldrb	r3, [r3, #0]
 8009ef2:	0019      	movs	r1, r3
 8009ef4:	230f      	movs	r3, #15
 8009ef6:	400b      	ands	r3, r1
 8009ef8:	3b08      	subs	r3, #8
 8009efa:	089b      	lsrs	r3, r3, #2
 8009efc:	3306      	adds	r3, #6
 8009efe:	009b      	lsls	r3, r3, #2
 8009f00:	18d3      	adds	r3, r2, r3
 8009f02:	3304      	adds	r3, #4
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	1dfa      	adds	r2, r7, #7
 8009f08:	7812      	ldrb	r2, [r2, #0]
 8009f0a:	0011      	movs	r1, r2
 8009f0c:	2203      	movs	r2, #3
 8009f0e:	400a      	ands	r2, r1
 8009f10:	00d2      	lsls	r2, r2, #3
 8009f12:	21ff      	movs	r1, #255	; 0xff
 8009f14:	4091      	lsls	r1, r2
 8009f16:	000a      	movs	r2, r1
 8009f18:	43d2      	mvns	r2, r2
 8009f1a:	401a      	ands	r2, r3
 8009f1c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8009f1e:	683b      	ldr	r3, [r7, #0]
 8009f20:	019b      	lsls	r3, r3, #6
 8009f22:	22ff      	movs	r2, #255	; 0xff
 8009f24:	401a      	ands	r2, r3
 8009f26:	1dfb      	adds	r3, r7, #7
 8009f28:	781b      	ldrb	r3, [r3, #0]
 8009f2a:	0018      	movs	r0, r3
 8009f2c:	2303      	movs	r3, #3
 8009f2e:	4003      	ands	r3, r0
 8009f30:	00db      	lsls	r3, r3, #3
 8009f32:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009f34:	4809      	ldr	r0, [pc, #36]	; (8009f5c <__NVIC_SetPriority+0xd8>)
 8009f36:	1dfb      	adds	r3, r7, #7
 8009f38:	781b      	ldrb	r3, [r3, #0]
 8009f3a:	001c      	movs	r4, r3
 8009f3c:	230f      	movs	r3, #15
 8009f3e:	4023      	ands	r3, r4
 8009f40:	3b08      	subs	r3, #8
 8009f42:	089b      	lsrs	r3, r3, #2
 8009f44:	430a      	orrs	r2, r1
 8009f46:	3306      	adds	r3, #6
 8009f48:	009b      	lsls	r3, r3, #2
 8009f4a:	18c3      	adds	r3, r0, r3
 8009f4c:	3304      	adds	r3, #4
 8009f4e:	601a      	str	r2, [r3, #0]
}
 8009f50:	46c0      	nop			; (mov r8, r8)
 8009f52:	46bd      	mov	sp, r7
 8009f54:	b003      	add	sp, #12
 8009f56:	bd90      	pop	{r4, r7, pc}
 8009f58:	e000e100 	.word	0xe000e100
 8009f5c:	e000ed00 	.word	0xe000ed00

08009f60 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009f60:	b580      	push	{r7, lr}
 8009f62:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009f64:	4b05      	ldr	r3, [pc, #20]	; (8009f7c <SysTick_Handler+0x1c>)
 8009f66:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009f68:	f001 fbbe 	bl	800b6e8 <xTaskGetSchedulerState>
 8009f6c:	0003      	movs	r3, r0
 8009f6e:	2b01      	cmp	r3, #1
 8009f70:	d001      	beq.n	8009f76 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009f72:	f002 f891 	bl	800c098 <xPortSysTickHandler>
  }
}
 8009f76:	46c0      	nop			; (mov r8, r8)
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	bd80      	pop	{r7, pc}
 8009f7c:	e000e010 	.word	0xe000e010

08009f80 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009f80:	b580      	push	{r7, lr}
 8009f82:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009f84:	2305      	movs	r3, #5
 8009f86:	425b      	negs	r3, r3
 8009f88:	2100      	movs	r1, #0
 8009f8a:	0018      	movs	r0, r3
 8009f8c:	f7ff ff7a 	bl	8009e84 <__NVIC_SetPriority>
#endif
}
 8009f90:	46c0      	nop			; (mov r8, r8)
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}
	...

08009f98 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b082      	sub	sp, #8
 8009f9c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009f9e:	f3ef 8305 	mrs	r3, IPSR
 8009fa2:	603b      	str	r3, [r7, #0]
  return(result);
 8009fa4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d003      	beq.n	8009fb2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009faa:	2306      	movs	r3, #6
 8009fac:	425b      	negs	r3, r3
 8009fae:	607b      	str	r3, [r7, #4]
 8009fb0:	e00c      	b.n	8009fcc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009fb2:	4b09      	ldr	r3, [pc, #36]	; (8009fd8 <osKernelInitialize+0x40>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d105      	bne.n	8009fc6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009fba:	4b07      	ldr	r3, [pc, #28]	; (8009fd8 <osKernelInitialize+0x40>)
 8009fbc:	2201      	movs	r2, #1
 8009fbe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	607b      	str	r3, [r7, #4]
 8009fc4:	e002      	b.n	8009fcc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	425b      	negs	r3, r3
 8009fca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009fcc:	687b      	ldr	r3, [r7, #4]
}
 8009fce:	0018      	movs	r0, r3
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	b002      	add	sp, #8
 8009fd4:	bd80      	pop	{r7, pc}
 8009fd6:	46c0      	nop			; (mov r8, r8)
 8009fd8:	20000f00 	.word	0x20000f00

08009fdc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b082      	sub	sp, #8
 8009fe0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009fe2:	f3ef 8305 	mrs	r3, IPSR
 8009fe6:	603b      	str	r3, [r7, #0]
  return(result);
 8009fe8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d003      	beq.n	8009ff6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8009fee:	2306      	movs	r3, #6
 8009ff0:	425b      	negs	r3, r3
 8009ff2:	607b      	str	r3, [r7, #4]
 8009ff4:	e010      	b.n	800a018 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009ff6:	4b0b      	ldr	r3, [pc, #44]	; (800a024 <osKernelStart+0x48>)
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	2b01      	cmp	r3, #1
 8009ffc:	d109      	bne.n	800a012 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009ffe:	f7ff ffbf 	bl	8009f80 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a002:	4b08      	ldr	r3, [pc, #32]	; (800a024 <osKernelStart+0x48>)
 800a004:	2202      	movs	r2, #2
 800a006:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a008:	f000 ff84 	bl	800af14 <vTaskStartScheduler>
      stat = osOK;
 800a00c:	2300      	movs	r3, #0
 800a00e:	607b      	str	r3, [r7, #4]
 800a010:	e002      	b.n	800a018 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a012:	2301      	movs	r3, #1
 800a014:	425b      	negs	r3, r3
 800a016:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a018:	687b      	ldr	r3, [r7, #4]
}
 800a01a:	0018      	movs	r0, r3
 800a01c:	46bd      	mov	sp, r7
 800a01e:	b002      	add	sp, #8
 800a020:	bd80      	pop	{r7, pc}
 800a022:	46c0      	nop			; (mov r8, r8)
 800a024:	20000f00 	.word	0x20000f00

0800a028 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a028:	b5b0      	push	{r4, r5, r7, lr}
 800a02a:	b08e      	sub	sp, #56	; 0x38
 800a02c:	af04      	add	r7, sp, #16
 800a02e:	60f8      	str	r0, [r7, #12]
 800a030:	60b9      	str	r1, [r7, #8]
 800a032:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a034:	2300      	movs	r3, #0
 800a036:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a038:	f3ef 8305 	mrs	r3, IPSR
 800a03c:	617b      	str	r3, [r7, #20]
  return(result);
 800a03e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a040:	2b00      	cmp	r3, #0
 800a042:	d000      	beq.n	800a046 <osThreadNew+0x1e>
 800a044:	e081      	b.n	800a14a <osThreadNew+0x122>
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d100      	bne.n	800a04e <osThreadNew+0x26>
 800a04c:	e07d      	b.n	800a14a <osThreadNew+0x122>
    stack = configMINIMAL_STACK_SIZE;
 800a04e:	2380      	movs	r3, #128	; 0x80
 800a050:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a052:	2318      	movs	r3, #24
 800a054:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a056:	2300      	movs	r3, #0
 800a058:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800a05a:	2301      	movs	r3, #1
 800a05c:	425b      	negs	r3, r3
 800a05e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d044      	beq.n	800a0f0 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d002      	beq.n	800a074 <osThreadNew+0x4c>
        name = attr->name;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	699b      	ldr	r3, [r3, #24]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d002      	beq.n	800a082 <osThreadNew+0x5a>
        prio = (UBaseType_t)attr->priority;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	699b      	ldr	r3, [r3, #24]
 800a080:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a082:	69fb      	ldr	r3, [r7, #28]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d007      	beq.n	800a098 <osThreadNew+0x70>
 800a088:	69fb      	ldr	r3, [r7, #28]
 800a08a:	2b38      	cmp	r3, #56	; 0x38
 800a08c:	d804      	bhi.n	800a098 <osThreadNew+0x70>
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	685b      	ldr	r3, [r3, #4]
 800a092:	2201      	movs	r2, #1
 800a094:	4013      	ands	r3, r2
 800a096:	d001      	beq.n	800a09c <osThreadNew+0x74>
        return (NULL);
 800a098:	2300      	movs	r3, #0
 800a09a:	e057      	b.n	800a14c <osThreadNew+0x124>
      }

      if (attr->stack_size > 0U) {
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	695b      	ldr	r3, [r3, #20]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d003      	beq.n	800a0ac <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	695b      	ldr	r3, [r3, #20]
 800a0a8:	089b      	lsrs	r3, r3, #2
 800a0aa:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	689b      	ldr	r3, [r3, #8]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d00e      	beq.n	800a0d2 <osThreadNew+0xaa>
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	68db      	ldr	r3, [r3, #12]
 800a0b8:	2ba7      	cmp	r3, #167	; 0xa7
 800a0ba:	d90a      	bls.n	800a0d2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d006      	beq.n	800a0d2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	695b      	ldr	r3, [r3, #20]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d002      	beq.n	800a0d2 <osThreadNew+0xaa>
        mem = 1;
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	61bb      	str	r3, [r7, #24]
 800a0d0:	e010      	b.n	800a0f4 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	689b      	ldr	r3, [r3, #8]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d10c      	bne.n	800a0f4 <osThreadNew+0xcc>
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	68db      	ldr	r3, [r3, #12]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d108      	bne.n	800a0f4 <osThreadNew+0xcc>
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	691b      	ldr	r3, [r3, #16]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d104      	bne.n	800a0f4 <osThreadNew+0xcc>
          mem = 0;
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	61bb      	str	r3, [r7, #24]
 800a0ee:	e001      	b.n	800a0f4 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a0f4:	69bb      	ldr	r3, [r7, #24]
 800a0f6:	2b01      	cmp	r3, #1
 800a0f8:	d112      	bne.n	800a120 <osThreadNew+0xf8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	691a      	ldr	r2, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	689b      	ldr	r3, [r3, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a102:	68bd      	ldr	r5, [r7, #8]
 800a104:	6a3c      	ldr	r4, [r7, #32]
 800a106:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a108:	68f8      	ldr	r0, [r7, #12]
 800a10a:	9302      	str	r3, [sp, #8]
 800a10c:	9201      	str	r2, [sp, #4]
 800a10e:	69fb      	ldr	r3, [r7, #28]
 800a110:	9300      	str	r3, [sp, #0]
 800a112:	002b      	movs	r3, r5
 800a114:	0022      	movs	r2, r4
 800a116:	f000 fd3e 	bl	800ab96 <xTaskCreateStatic>
 800a11a:	0003      	movs	r3, r0
 800a11c:	613b      	str	r3, [r7, #16]
 800a11e:	e014      	b.n	800a14a <osThreadNew+0x122>
      #endif
    }
    else {
      if (mem == 0) {
 800a120:	69bb      	ldr	r3, [r7, #24]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d111      	bne.n	800a14a <osThreadNew+0x122>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a126:	6a3b      	ldr	r3, [r7, #32]
 800a128:	b29a      	uxth	r2, r3
 800a12a:	68bc      	ldr	r4, [r7, #8]
 800a12c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a12e:	68f8      	ldr	r0, [r7, #12]
 800a130:	2310      	movs	r3, #16
 800a132:	18fb      	adds	r3, r7, r3
 800a134:	9301      	str	r3, [sp, #4]
 800a136:	69fb      	ldr	r3, [r7, #28]
 800a138:	9300      	str	r3, [sp, #0]
 800a13a:	0023      	movs	r3, r4
 800a13c:	f000 fd6f 	bl	800ac1e <xTaskCreate>
 800a140:	0003      	movs	r3, r0
 800a142:	2b01      	cmp	r3, #1
 800a144:	d001      	beq.n	800a14a <osThreadNew+0x122>
            hTask = NULL;
 800a146:	2300      	movs	r3, #0
 800a148:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a14a:	693b      	ldr	r3, [r7, #16]
}
 800a14c:	0018      	movs	r0, r3
 800a14e:	46bd      	mov	sp, r7
 800a150:	b00a      	add	sp, #40	; 0x28
 800a152:	bdb0      	pop	{r4, r5, r7, pc}

0800a154 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a154:	b580      	push	{r7, lr}
 800a156:	b084      	sub	sp, #16
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a15c:	f3ef 8305 	mrs	r3, IPSR
 800a160:	60bb      	str	r3, [r7, #8]
  return(result);
 800a162:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a164:	2b00      	cmp	r3, #0
 800a166:	d003      	beq.n	800a170 <osDelay+0x1c>
    stat = osErrorISR;
 800a168:	2306      	movs	r3, #6
 800a16a:	425b      	negs	r3, r3
 800a16c:	60fb      	str	r3, [r7, #12]
 800a16e:	e008      	b.n	800a182 <osDelay+0x2e>
  }
  else {
    stat = osOK;
 800a170:	2300      	movs	r3, #0
 800a172:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d003      	beq.n	800a182 <osDelay+0x2e>
      vTaskDelay(ticks);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	0018      	movs	r0, r3
 800a17e:	f000 fea3 	bl	800aec8 <vTaskDelay>
    }
  }

  return (stat);
 800a182:	68fb      	ldr	r3, [r7, #12]
}
 800a184:	0018      	movs	r0, r3
 800a186:	46bd      	mov	sp, r7
 800a188:	b004      	add	sp, #16
 800a18a:	bd80      	pop	{r7, pc}

0800a18c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b084      	sub	sp, #16
 800a190:	af00      	add	r7, sp, #0
 800a192:	60f8      	str	r0, [r7, #12]
 800a194:	60b9      	str	r1, [r7, #8]
 800a196:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	4a06      	ldr	r2, [pc, #24]	; (800a1b4 <vApplicationGetIdleTaskMemory+0x28>)
 800a19c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a19e:	68bb      	ldr	r3, [r7, #8]
 800a1a0:	4a05      	ldr	r2, [pc, #20]	; (800a1b8 <vApplicationGetIdleTaskMemory+0x2c>)
 800a1a2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2280      	movs	r2, #128	; 0x80
 800a1a8:	601a      	str	r2, [r3, #0]
}
 800a1aa:	46c0      	nop			; (mov r8, r8)
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	b004      	add	sp, #16
 800a1b0:	bd80      	pop	{r7, pc}
 800a1b2:	46c0      	nop			; (mov r8, r8)
 800a1b4:	20000f04 	.word	0x20000f04
 800a1b8:	20000fac 	.word	0x20000fac

0800a1bc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b084      	sub	sp, #16
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	60f8      	str	r0, [r7, #12]
 800a1c4:	60b9      	str	r1, [r7, #8]
 800a1c6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	4a06      	ldr	r2, [pc, #24]	; (800a1e4 <vApplicationGetTimerTaskMemory+0x28>)
 800a1cc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	4a05      	ldr	r2, [pc, #20]	; (800a1e8 <vApplicationGetTimerTaskMemory+0x2c>)
 800a1d2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2280      	movs	r2, #128	; 0x80
 800a1d8:	0052      	lsls	r2, r2, #1
 800a1da:	601a      	str	r2, [r3, #0]
}
 800a1dc:	46c0      	nop			; (mov r8, r8)
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	b004      	add	sp, #16
 800a1e2:	bd80      	pop	{r7, pc}
 800a1e4:	200011ac 	.word	0x200011ac
 800a1e8:	20001254 	.word	0x20001254

0800a1ec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b082      	sub	sp, #8
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	3308      	adds	r3, #8
 800a1f8:	001a      	movs	r2, r3
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	2201      	movs	r2, #1
 800a202:	4252      	negs	r2, r2
 800a204:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	3308      	adds	r3, #8
 800a20a:	001a      	movs	r2, r3
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	3308      	adds	r3, #8
 800a214:	001a      	movs	r2, r3
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2200      	movs	r2, #0
 800a21e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a220:	46c0      	nop			; (mov r8, r8)
 800a222:	46bd      	mov	sp, r7
 800a224:	b002      	add	sp, #8
 800a226:	bd80      	pop	{r7, pc}

0800a228 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b082      	sub	sp, #8
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	2200      	movs	r2, #0
 800a234:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a236:	46c0      	nop			; (mov r8, r8)
 800a238:	46bd      	mov	sp, r7
 800a23a:	b002      	add	sp, #8
 800a23c:	bd80      	pop	{r7, pc}

0800a23e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a23e:	b580      	push	{r7, lr}
 800a240:	b084      	sub	sp, #16
 800a242:	af00      	add	r7, sp, #0
 800a244:	6078      	str	r0, [r7, #4]
 800a246:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	685b      	ldr	r3, [r3, #4]
 800a24c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a24e:	683b      	ldr	r3, [r7, #0]
 800a250:	68fa      	ldr	r2, [r7, #12]
 800a252:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	689a      	ldr	r2, [r3, #8]
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	689b      	ldr	r3, [r3, #8]
 800a260:	683a      	ldr	r2, [r7, #0]
 800a262:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	683a      	ldr	r2, [r7, #0]
 800a268:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	687a      	ldr	r2, [r7, #4]
 800a26e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	1c5a      	adds	r2, r3, #1
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	601a      	str	r2, [r3, #0]
}
 800a27a:	46c0      	nop			; (mov r8, r8)
 800a27c:	46bd      	mov	sp, r7
 800a27e:	b004      	add	sp, #16
 800a280:	bd80      	pop	{r7, pc}

0800a282 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a282:	b580      	push	{r7, lr}
 800a284:	b084      	sub	sp, #16
 800a286:	af00      	add	r7, sp, #0
 800a288:	6078      	str	r0, [r7, #4]
 800a28a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a28c:	683b      	ldr	r3, [r7, #0]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a292:	68bb      	ldr	r3, [r7, #8]
 800a294:	3301      	adds	r3, #1
 800a296:	d103      	bne.n	800a2a0 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	691b      	ldr	r3, [r3, #16]
 800a29c:	60fb      	str	r3, [r7, #12]
 800a29e:	e00c      	b.n	800a2ba <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	3308      	adds	r3, #8
 800a2a4:	60fb      	str	r3, [r7, #12]
 800a2a6:	e002      	b.n	800a2ae <vListInsert+0x2c>
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	685b      	ldr	r3, [r3, #4]
 800a2ac:	60fb      	str	r3, [r7, #12]
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	685b      	ldr	r3, [r3, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	68ba      	ldr	r2, [r7, #8]
 800a2b6:	429a      	cmp	r2, r3
 800a2b8:	d2f6      	bcs.n	800a2a8 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	685a      	ldr	r2, [r3, #4]
 800a2be:	683b      	ldr	r3, [r7, #0]
 800a2c0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	685b      	ldr	r3, [r3, #4]
 800a2c6:	683a      	ldr	r2, [r7, #0]
 800a2c8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	68fa      	ldr	r2, [r7, #12]
 800a2ce:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	683a      	ldr	r2, [r7, #0]
 800a2d4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a2d6:	683b      	ldr	r3, [r7, #0]
 800a2d8:	687a      	ldr	r2, [r7, #4]
 800a2da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	1c5a      	adds	r2, r3, #1
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	601a      	str	r2, [r3, #0]
}
 800a2e6:	46c0      	nop			; (mov r8, r8)
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	b004      	add	sp, #16
 800a2ec:	bd80      	pop	{r7, pc}

0800a2ee <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a2ee:	b580      	push	{r7, lr}
 800a2f0:	b084      	sub	sp, #16
 800a2f2:	af00      	add	r7, sp, #0
 800a2f4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	691b      	ldr	r3, [r3, #16]
 800a2fa:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	685b      	ldr	r3, [r3, #4]
 800a300:	687a      	ldr	r2, [r7, #4]
 800a302:	6892      	ldr	r2, [r2, #8]
 800a304:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	689b      	ldr	r3, [r3, #8]
 800a30a:	687a      	ldr	r2, [r7, #4]
 800a30c:	6852      	ldr	r2, [r2, #4]
 800a30e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	685b      	ldr	r3, [r3, #4]
 800a314:	687a      	ldr	r2, [r7, #4]
 800a316:	429a      	cmp	r2, r3
 800a318:	d103      	bne.n	800a322 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	689a      	ldr	r2, [r3, #8]
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2200      	movs	r2, #0
 800a326:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	1e5a      	subs	r2, r3, #1
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	681b      	ldr	r3, [r3, #0]
}
 800a336:	0018      	movs	r0, r3
 800a338:	46bd      	mov	sp, r7
 800a33a:	b004      	add	sp, #16
 800a33c:	bd80      	pop	{r7, pc}

0800a33e <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a33e:	b580      	push	{r7, lr}
 800a340:	b084      	sub	sp, #16
 800a342:	af00      	add	r7, sp, #0
 800a344:	6078      	str	r0, [r7, #4]
 800a346:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d101      	bne.n	800a356 <xQueueGenericReset+0x18>
 800a352:	b672      	cpsid	i
 800a354:	e7fe      	b.n	800a354 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 800a356:	f001 fe43 	bl	800bfe0 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	681a      	ldr	r2, [r3, #0]
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a366:	434b      	muls	r3, r1
 800a368:	18d2      	adds	r2, r2, r3
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	2200      	movs	r2, #0
 800a372:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	681a      	ldr	r2, [r3, #0]
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	681a      	ldr	r2, [r3, #0]
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a384:	1e59      	subs	r1, r3, #1
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a38a:	434b      	muls	r3, r1
 800a38c:	18d2      	adds	r2, r2, r3
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	2244      	movs	r2, #68	; 0x44
 800a396:	21ff      	movs	r1, #255	; 0xff
 800a398:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	2245      	movs	r2, #69	; 0x45
 800a39e:	21ff      	movs	r1, #255	; 0xff
 800a3a0:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d10d      	bne.n	800a3c4 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	691b      	ldr	r3, [r3, #16]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d013      	beq.n	800a3d8 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	3310      	adds	r3, #16
 800a3b4:	0018      	movs	r0, r3
 800a3b6:	f000 ffff 	bl	800b3b8 <xTaskRemoveFromEventList>
 800a3ba:	1e03      	subs	r3, r0, #0
 800a3bc:	d00c      	beq.n	800a3d8 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a3be:	f001 fdff 	bl	800bfc0 <vPortYield>
 800a3c2:	e009      	b.n	800a3d8 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	3310      	adds	r3, #16
 800a3c8:	0018      	movs	r0, r3
 800a3ca:	f7ff ff0f 	bl	800a1ec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	3324      	adds	r3, #36	; 0x24
 800a3d2:	0018      	movs	r0, r3
 800a3d4:	f7ff ff0a 	bl	800a1ec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a3d8:	f001 fe14 	bl	800c004 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a3dc:	2301      	movs	r3, #1
}
 800a3de:	0018      	movs	r0, r3
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	b004      	add	sp, #16
 800a3e4:	bd80      	pop	{r7, pc}

0800a3e6 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a3e6:	b590      	push	{r4, r7, lr}
 800a3e8:	b089      	sub	sp, #36	; 0x24
 800a3ea:	af02      	add	r7, sp, #8
 800a3ec:	60f8      	str	r0, [r7, #12]
 800a3ee:	60b9      	str	r1, [r7, #8]
 800a3f0:	607a      	str	r2, [r7, #4]
 800a3f2:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d101      	bne.n	800a3fe <xQueueGenericCreateStatic+0x18>
 800a3fa:	b672      	cpsid	i
 800a3fc:	e7fe      	b.n	800a3fc <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d101      	bne.n	800a408 <xQueueGenericCreateStatic+0x22>
 800a404:	b672      	cpsid	i
 800a406:	e7fe      	b.n	800a406 <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d002      	beq.n	800a414 <xQueueGenericCreateStatic+0x2e>
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d001      	beq.n	800a418 <xQueueGenericCreateStatic+0x32>
 800a414:	2301      	movs	r3, #1
 800a416:	e000      	b.n	800a41a <xQueueGenericCreateStatic+0x34>
 800a418:	2300      	movs	r3, #0
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d101      	bne.n	800a422 <xQueueGenericCreateStatic+0x3c>
 800a41e:	b672      	cpsid	i
 800a420:	e7fe      	b.n	800a420 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d102      	bne.n	800a42e <xQueueGenericCreateStatic+0x48>
 800a428:	68bb      	ldr	r3, [r7, #8]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d101      	bne.n	800a432 <xQueueGenericCreateStatic+0x4c>
 800a42e:	2301      	movs	r3, #1
 800a430:	e000      	b.n	800a434 <xQueueGenericCreateStatic+0x4e>
 800a432:	2300      	movs	r3, #0
 800a434:	2b00      	cmp	r3, #0
 800a436:	d101      	bne.n	800a43c <xQueueGenericCreateStatic+0x56>
 800a438:	b672      	cpsid	i
 800a43a:	e7fe      	b.n	800a43a <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a43c:	2350      	movs	r3, #80	; 0x50
 800a43e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a440:	693b      	ldr	r3, [r7, #16]
 800a442:	2b50      	cmp	r3, #80	; 0x50
 800a444:	d001      	beq.n	800a44a <xQueueGenericCreateStatic+0x64>
 800a446:	b672      	cpsid	i
 800a448:	e7fe      	b.n	800a448 <xQueueGenericCreateStatic+0x62>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a44a:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a44c:	683b      	ldr	r3, [r7, #0]
 800a44e:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800a450:	697b      	ldr	r3, [r7, #20]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d00e      	beq.n	800a474 <xQueueGenericCreateStatic+0x8e>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a456:	697b      	ldr	r3, [r7, #20]
 800a458:	2246      	movs	r2, #70	; 0x46
 800a45a:	2101      	movs	r1, #1
 800a45c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a45e:	2328      	movs	r3, #40	; 0x28
 800a460:	18fb      	adds	r3, r7, r3
 800a462:	781c      	ldrb	r4, [r3, #0]
 800a464:	687a      	ldr	r2, [r7, #4]
 800a466:	68b9      	ldr	r1, [r7, #8]
 800a468:	68f8      	ldr	r0, [r7, #12]
 800a46a:	697b      	ldr	r3, [r7, #20]
 800a46c:	9300      	str	r3, [sp, #0]
 800a46e:	0023      	movs	r3, r4
 800a470:	f000 f805 	bl	800a47e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a474:	697b      	ldr	r3, [r7, #20]
	}
 800a476:	0018      	movs	r0, r3
 800a478:	46bd      	mov	sp, r7
 800a47a:	b007      	add	sp, #28
 800a47c:	bd90      	pop	{r4, r7, pc}

0800a47e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a47e:	b580      	push	{r7, lr}
 800a480:	b084      	sub	sp, #16
 800a482:	af00      	add	r7, sp, #0
 800a484:	60f8      	str	r0, [r7, #12]
 800a486:	60b9      	str	r1, [r7, #8]
 800a488:	607a      	str	r2, [r7, #4]
 800a48a:	001a      	movs	r2, r3
 800a48c:	1cfb      	adds	r3, r7, #3
 800a48e:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a490:	68bb      	ldr	r3, [r7, #8]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d103      	bne.n	800a49e <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a496:	69bb      	ldr	r3, [r7, #24]
 800a498:	69ba      	ldr	r2, [r7, #24]
 800a49a:	601a      	str	r2, [r3, #0]
 800a49c:	e002      	b.n	800a4a4 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a49e:	69bb      	ldr	r3, [r7, #24]
 800a4a0:	687a      	ldr	r2, [r7, #4]
 800a4a2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a4a4:	69bb      	ldr	r3, [r7, #24]
 800a4a6:	68fa      	ldr	r2, [r7, #12]
 800a4a8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a4aa:	69bb      	ldr	r3, [r7, #24]
 800a4ac:	68ba      	ldr	r2, [r7, #8]
 800a4ae:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a4b0:	69bb      	ldr	r3, [r7, #24]
 800a4b2:	2101      	movs	r1, #1
 800a4b4:	0018      	movs	r0, r3
 800a4b6:	f7ff ff42 	bl	800a33e <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a4ba:	69bb      	ldr	r3, [r7, #24]
 800a4bc:	1cfa      	adds	r2, r7, #3
 800a4be:	214c      	movs	r1, #76	; 0x4c
 800a4c0:	7812      	ldrb	r2, [r2, #0]
 800a4c2:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a4c4:	46c0      	nop			; (mov r8, r8)
 800a4c6:	46bd      	mov	sp, r7
 800a4c8:	b004      	add	sp, #16
 800a4ca:	bd80      	pop	{r7, pc}

0800a4cc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	b08a      	sub	sp, #40	; 0x28
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	60f8      	str	r0, [r7, #12]
 800a4d4:	60b9      	str	r1, [r7, #8]
 800a4d6:	607a      	str	r2, [r7, #4]
 800a4d8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a4da:	2300      	movs	r3, #0
 800a4dc:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800a4e2:	6a3b      	ldr	r3, [r7, #32]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d101      	bne.n	800a4ec <xQueueGenericSend+0x20>
 800a4e8:	b672      	cpsid	i
 800a4ea:	e7fe      	b.n	800a4ea <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a4ec:	68bb      	ldr	r3, [r7, #8]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d103      	bne.n	800a4fa <xQueueGenericSend+0x2e>
 800a4f2:	6a3b      	ldr	r3, [r7, #32]
 800a4f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d101      	bne.n	800a4fe <xQueueGenericSend+0x32>
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	e000      	b.n	800a500 <xQueueGenericSend+0x34>
 800a4fe:	2300      	movs	r3, #0
 800a500:	2b00      	cmp	r3, #0
 800a502:	d101      	bne.n	800a508 <xQueueGenericSend+0x3c>
 800a504:	b672      	cpsid	i
 800a506:	e7fe      	b.n	800a506 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a508:	683b      	ldr	r3, [r7, #0]
 800a50a:	2b02      	cmp	r3, #2
 800a50c:	d103      	bne.n	800a516 <xQueueGenericSend+0x4a>
 800a50e:	6a3b      	ldr	r3, [r7, #32]
 800a510:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a512:	2b01      	cmp	r3, #1
 800a514:	d101      	bne.n	800a51a <xQueueGenericSend+0x4e>
 800a516:	2301      	movs	r3, #1
 800a518:	e000      	b.n	800a51c <xQueueGenericSend+0x50>
 800a51a:	2300      	movs	r3, #0
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d101      	bne.n	800a524 <xQueueGenericSend+0x58>
 800a520:	b672      	cpsid	i
 800a522:	e7fe      	b.n	800a522 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a524:	f001 f8e0 	bl	800b6e8 <xTaskGetSchedulerState>
 800a528:	1e03      	subs	r3, r0, #0
 800a52a:	d102      	bne.n	800a532 <xQueueGenericSend+0x66>
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d101      	bne.n	800a536 <xQueueGenericSend+0x6a>
 800a532:	2301      	movs	r3, #1
 800a534:	e000      	b.n	800a538 <xQueueGenericSend+0x6c>
 800a536:	2300      	movs	r3, #0
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d101      	bne.n	800a540 <xQueueGenericSend+0x74>
 800a53c:	b672      	cpsid	i
 800a53e:	e7fe      	b.n	800a53e <xQueueGenericSend+0x72>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a540:	f001 fd4e 	bl	800bfe0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a544:	6a3b      	ldr	r3, [r7, #32]
 800a546:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a548:	6a3b      	ldr	r3, [r7, #32]
 800a54a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a54c:	429a      	cmp	r2, r3
 800a54e:	d302      	bcc.n	800a556 <xQueueGenericSend+0x8a>
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	2b02      	cmp	r3, #2
 800a554:	d11e      	bne.n	800a594 <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a556:	683a      	ldr	r2, [r7, #0]
 800a558:	68b9      	ldr	r1, [r7, #8]
 800a55a:	6a3b      	ldr	r3, [r7, #32]
 800a55c:	0018      	movs	r0, r3
 800a55e:	f000 f9a2 	bl	800a8a6 <prvCopyDataToQueue>
 800a562:	0003      	movs	r3, r0
 800a564:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a566:	6a3b      	ldr	r3, [r7, #32]
 800a568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d009      	beq.n	800a582 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a56e:	6a3b      	ldr	r3, [r7, #32]
 800a570:	3324      	adds	r3, #36	; 0x24
 800a572:	0018      	movs	r0, r3
 800a574:	f000 ff20 	bl	800b3b8 <xTaskRemoveFromEventList>
 800a578:	1e03      	subs	r3, r0, #0
 800a57a:	d007      	beq.n	800a58c <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a57c:	f001 fd20 	bl	800bfc0 <vPortYield>
 800a580:	e004      	b.n	800a58c <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a582:	69fb      	ldr	r3, [r7, #28]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d001      	beq.n	800a58c <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a588:	f001 fd1a 	bl	800bfc0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a58c:	f001 fd3a 	bl	800c004 <vPortExitCritical>
				return pdPASS;
 800a590:	2301      	movs	r3, #1
 800a592:	e05b      	b.n	800a64c <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d103      	bne.n	800a5a2 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a59a:	f001 fd33 	bl	800c004 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a59e:	2300      	movs	r3, #0
 800a5a0:	e054      	b.n	800a64c <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a5a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d106      	bne.n	800a5b6 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a5a8:	2314      	movs	r3, #20
 800a5aa:	18fb      	adds	r3, r7, r3
 800a5ac:	0018      	movs	r0, r3
 800a5ae:	f000 ff5f 	bl	800b470 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a5b2:	2301      	movs	r3, #1
 800a5b4:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a5b6:	f001 fd25 	bl	800c004 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a5ba:	f000 fd09 	bl	800afd0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a5be:	f001 fd0f 	bl	800bfe0 <vPortEnterCritical>
 800a5c2:	6a3b      	ldr	r3, [r7, #32]
 800a5c4:	2244      	movs	r2, #68	; 0x44
 800a5c6:	5c9b      	ldrb	r3, [r3, r2]
 800a5c8:	b25b      	sxtb	r3, r3
 800a5ca:	3301      	adds	r3, #1
 800a5cc:	d103      	bne.n	800a5d6 <xQueueGenericSend+0x10a>
 800a5ce:	6a3b      	ldr	r3, [r7, #32]
 800a5d0:	2244      	movs	r2, #68	; 0x44
 800a5d2:	2100      	movs	r1, #0
 800a5d4:	5499      	strb	r1, [r3, r2]
 800a5d6:	6a3b      	ldr	r3, [r7, #32]
 800a5d8:	2245      	movs	r2, #69	; 0x45
 800a5da:	5c9b      	ldrb	r3, [r3, r2]
 800a5dc:	b25b      	sxtb	r3, r3
 800a5de:	3301      	adds	r3, #1
 800a5e0:	d103      	bne.n	800a5ea <xQueueGenericSend+0x11e>
 800a5e2:	6a3b      	ldr	r3, [r7, #32]
 800a5e4:	2245      	movs	r2, #69	; 0x45
 800a5e6:	2100      	movs	r1, #0
 800a5e8:	5499      	strb	r1, [r3, r2]
 800a5ea:	f001 fd0b 	bl	800c004 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a5ee:	1d3a      	adds	r2, r7, #4
 800a5f0:	2314      	movs	r3, #20
 800a5f2:	18fb      	adds	r3, r7, r3
 800a5f4:	0011      	movs	r1, r2
 800a5f6:	0018      	movs	r0, r3
 800a5f8:	f000 ff4e 	bl	800b498 <xTaskCheckForTimeOut>
 800a5fc:	1e03      	subs	r3, r0, #0
 800a5fe:	d11e      	bne.n	800a63e <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a600:	6a3b      	ldr	r3, [r7, #32]
 800a602:	0018      	movs	r0, r3
 800a604:	f000 fa54 	bl	800aab0 <prvIsQueueFull>
 800a608:	1e03      	subs	r3, r0, #0
 800a60a:	d011      	beq.n	800a630 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a60c:	6a3b      	ldr	r3, [r7, #32]
 800a60e:	3310      	adds	r3, #16
 800a610:	687a      	ldr	r2, [r7, #4]
 800a612:	0011      	movs	r1, r2
 800a614:	0018      	movs	r0, r3
 800a616:	f000 fe8b 	bl	800b330 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a61a:	6a3b      	ldr	r3, [r7, #32]
 800a61c:	0018      	movs	r0, r3
 800a61e:	f000 f9d3 	bl	800a9c8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a622:	f000 fce1 	bl	800afe8 <xTaskResumeAll>
 800a626:	1e03      	subs	r3, r0, #0
 800a628:	d18a      	bne.n	800a540 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 800a62a:	f001 fcc9 	bl	800bfc0 <vPortYield>
 800a62e:	e787      	b.n	800a540 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a630:	6a3b      	ldr	r3, [r7, #32]
 800a632:	0018      	movs	r0, r3
 800a634:	f000 f9c8 	bl	800a9c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a638:	f000 fcd6 	bl	800afe8 <xTaskResumeAll>
 800a63c:	e780      	b.n	800a540 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a63e:	6a3b      	ldr	r3, [r7, #32]
 800a640:	0018      	movs	r0, r3
 800a642:	f000 f9c1 	bl	800a9c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a646:	f000 fccf 	bl	800afe8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a64a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a64c:	0018      	movs	r0, r3
 800a64e:	46bd      	mov	sp, r7
 800a650:	b00a      	add	sp, #40	; 0x28
 800a652:	bd80      	pop	{r7, pc}

0800a654 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a654:	b590      	push	{r4, r7, lr}
 800a656:	b08b      	sub	sp, #44	; 0x2c
 800a658:	af00      	add	r7, sp, #0
 800a65a:	60f8      	str	r0, [r7, #12]
 800a65c:	60b9      	str	r1, [r7, #8]
 800a65e:	607a      	str	r2, [r7, #4]
 800a660:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800a666:	6a3b      	ldr	r3, [r7, #32]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d101      	bne.n	800a670 <xQueueGenericSendFromISR+0x1c>
 800a66c:	b672      	cpsid	i
 800a66e:	e7fe      	b.n	800a66e <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a670:	68bb      	ldr	r3, [r7, #8]
 800a672:	2b00      	cmp	r3, #0
 800a674:	d103      	bne.n	800a67e <xQueueGenericSendFromISR+0x2a>
 800a676:	6a3b      	ldr	r3, [r7, #32]
 800a678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d101      	bne.n	800a682 <xQueueGenericSendFromISR+0x2e>
 800a67e:	2301      	movs	r3, #1
 800a680:	e000      	b.n	800a684 <xQueueGenericSendFromISR+0x30>
 800a682:	2300      	movs	r3, #0
 800a684:	2b00      	cmp	r3, #0
 800a686:	d101      	bne.n	800a68c <xQueueGenericSendFromISR+0x38>
 800a688:	b672      	cpsid	i
 800a68a:	e7fe      	b.n	800a68a <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a68c:	683b      	ldr	r3, [r7, #0]
 800a68e:	2b02      	cmp	r3, #2
 800a690:	d103      	bne.n	800a69a <xQueueGenericSendFromISR+0x46>
 800a692:	6a3b      	ldr	r3, [r7, #32]
 800a694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a696:	2b01      	cmp	r3, #1
 800a698:	d101      	bne.n	800a69e <xQueueGenericSendFromISR+0x4a>
 800a69a:	2301      	movs	r3, #1
 800a69c:	e000      	b.n	800a6a0 <xQueueGenericSendFromISR+0x4c>
 800a69e:	2300      	movs	r3, #0
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d101      	bne.n	800a6a8 <xQueueGenericSendFromISR+0x54>
 800a6a4:	b672      	cpsid	i
 800a6a6:	e7fe      	b.n	800a6a6 <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a6a8:	f001 fcc4 	bl	800c034 <ulSetInterruptMaskFromISR>
 800a6ac:	0003      	movs	r3, r0
 800a6ae:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a6b0:	6a3b      	ldr	r3, [r7, #32]
 800a6b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a6b4:	6a3b      	ldr	r3, [r7, #32]
 800a6b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6b8:	429a      	cmp	r2, r3
 800a6ba:	d302      	bcc.n	800a6c2 <xQueueGenericSendFromISR+0x6e>
 800a6bc:	683b      	ldr	r3, [r7, #0]
 800a6be:	2b02      	cmp	r3, #2
 800a6c0:	d131      	bne.n	800a726 <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a6c2:	241b      	movs	r4, #27
 800a6c4:	193b      	adds	r3, r7, r4
 800a6c6:	6a3a      	ldr	r2, [r7, #32]
 800a6c8:	2145      	movs	r1, #69	; 0x45
 800a6ca:	5c52      	ldrb	r2, [r2, r1]
 800a6cc:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a6ce:	6a3b      	ldr	r3, [r7, #32]
 800a6d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6d2:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a6d4:	683a      	ldr	r2, [r7, #0]
 800a6d6:	68b9      	ldr	r1, [r7, #8]
 800a6d8:	6a3b      	ldr	r3, [r7, #32]
 800a6da:	0018      	movs	r0, r3
 800a6dc:	f000 f8e3 	bl	800a8a6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a6e0:	193b      	adds	r3, r7, r4
 800a6e2:	781b      	ldrb	r3, [r3, #0]
 800a6e4:	b25b      	sxtb	r3, r3
 800a6e6:	3301      	adds	r3, #1
 800a6e8:	d111      	bne.n	800a70e <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a6ea:	6a3b      	ldr	r3, [r7, #32]
 800a6ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d016      	beq.n	800a720 <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a6f2:	6a3b      	ldr	r3, [r7, #32]
 800a6f4:	3324      	adds	r3, #36	; 0x24
 800a6f6:	0018      	movs	r0, r3
 800a6f8:	f000 fe5e 	bl	800b3b8 <xTaskRemoveFromEventList>
 800a6fc:	1e03      	subs	r3, r0, #0
 800a6fe:	d00f      	beq.n	800a720 <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d00c      	beq.n	800a720 <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2201      	movs	r2, #1
 800a70a:	601a      	str	r2, [r3, #0]
 800a70c:	e008      	b.n	800a720 <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a70e:	231b      	movs	r3, #27
 800a710:	18fb      	adds	r3, r7, r3
 800a712:	781b      	ldrb	r3, [r3, #0]
 800a714:	3301      	adds	r3, #1
 800a716:	b2db      	uxtb	r3, r3
 800a718:	b259      	sxtb	r1, r3
 800a71a:	6a3b      	ldr	r3, [r7, #32]
 800a71c:	2245      	movs	r2, #69	; 0x45
 800a71e:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800a720:	2301      	movs	r3, #1
 800a722:	627b      	str	r3, [r7, #36]	; 0x24
		{
 800a724:	e001      	b.n	800a72a <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a726:	2300      	movs	r3, #0
 800a728:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800a72a:	69fb      	ldr	r3, [r7, #28]
 800a72c:	0018      	movs	r0, r3
 800a72e:	f001 fc87 	bl	800c040 <vClearInterruptMaskFromISR>

	return xReturn;
 800a732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a734:	0018      	movs	r0, r3
 800a736:	46bd      	mov	sp, r7
 800a738:	b00b      	add	sp, #44	; 0x2c
 800a73a:	bd90      	pop	{r4, r7, pc}

0800a73c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b08a      	sub	sp, #40	; 0x28
 800a740:	af00      	add	r7, sp, #0
 800a742:	60f8      	str	r0, [r7, #12]
 800a744:	60b9      	str	r1, [r7, #8]
 800a746:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a748:	2300      	movs	r3, #0
 800a74a:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a750:	6a3b      	ldr	r3, [r7, #32]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d101      	bne.n	800a75a <xQueueReceive+0x1e>
 800a756:	b672      	cpsid	i
 800a758:	e7fe      	b.n	800a758 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a75a:	68bb      	ldr	r3, [r7, #8]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d103      	bne.n	800a768 <xQueueReceive+0x2c>
 800a760:	6a3b      	ldr	r3, [r7, #32]
 800a762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a764:	2b00      	cmp	r3, #0
 800a766:	d101      	bne.n	800a76c <xQueueReceive+0x30>
 800a768:	2301      	movs	r3, #1
 800a76a:	e000      	b.n	800a76e <xQueueReceive+0x32>
 800a76c:	2300      	movs	r3, #0
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d101      	bne.n	800a776 <xQueueReceive+0x3a>
 800a772:	b672      	cpsid	i
 800a774:	e7fe      	b.n	800a774 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a776:	f000 ffb7 	bl	800b6e8 <xTaskGetSchedulerState>
 800a77a:	1e03      	subs	r3, r0, #0
 800a77c:	d102      	bne.n	800a784 <xQueueReceive+0x48>
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d101      	bne.n	800a788 <xQueueReceive+0x4c>
 800a784:	2301      	movs	r3, #1
 800a786:	e000      	b.n	800a78a <xQueueReceive+0x4e>
 800a788:	2300      	movs	r3, #0
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d101      	bne.n	800a792 <xQueueReceive+0x56>
 800a78e:	b672      	cpsid	i
 800a790:	e7fe      	b.n	800a790 <xQueueReceive+0x54>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a792:	f001 fc25 	bl	800bfe0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a796:	6a3b      	ldr	r3, [r7, #32]
 800a798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a79a:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a79c:	69fb      	ldr	r3, [r7, #28]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d01a      	beq.n	800a7d8 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a7a2:	68ba      	ldr	r2, [r7, #8]
 800a7a4:	6a3b      	ldr	r3, [r7, #32]
 800a7a6:	0011      	movs	r1, r2
 800a7a8:	0018      	movs	r0, r3
 800a7aa:	f000 f8e7 	bl	800a97c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a7ae:	69fb      	ldr	r3, [r7, #28]
 800a7b0:	1e5a      	subs	r2, r3, #1
 800a7b2:	6a3b      	ldr	r3, [r7, #32]
 800a7b4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a7b6:	6a3b      	ldr	r3, [r7, #32]
 800a7b8:	691b      	ldr	r3, [r3, #16]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d008      	beq.n	800a7d0 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a7be:	6a3b      	ldr	r3, [r7, #32]
 800a7c0:	3310      	adds	r3, #16
 800a7c2:	0018      	movs	r0, r3
 800a7c4:	f000 fdf8 	bl	800b3b8 <xTaskRemoveFromEventList>
 800a7c8:	1e03      	subs	r3, r0, #0
 800a7ca:	d001      	beq.n	800a7d0 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a7cc:	f001 fbf8 	bl	800bfc0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a7d0:	f001 fc18 	bl	800c004 <vPortExitCritical>
				return pdPASS;
 800a7d4:	2301      	movs	r3, #1
 800a7d6:	e062      	b.n	800a89e <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d103      	bne.n	800a7e6 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a7de:	f001 fc11 	bl	800c004 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	e05b      	b.n	800a89e <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a7e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d106      	bne.n	800a7fa <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a7ec:	2314      	movs	r3, #20
 800a7ee:	18fb      	adds	r3, r7, r3
 800a7f0:	0018      	movs	r0, r3
 800a7f2:	f000 fe3d 	bl	800b470 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a7f6:	2301      	movs	r3, #1
 800a7f8:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a7fa:	f001 fc03 	bl	800c004 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a7fe:	f000 fbe7 	bl	800afd0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a802:	f001 fbed 	bl	800bfe0 <vPortEnterCritical>
 800a806:	6a3b      	ldr	r3, [r7, #32]
 800a808:	2244      	movs	r2, #68	; 0x44
 800a80a:	5c9b      	ldrb	r3, [r3, r2]
 800a80c:	b25b      	sxtb	r3, r3
 800a80e:	3301      	adds	r3, #1
 800a810:	d103      	bne.n	800a81a <xQueueReceive+0xde>
 800a812:	6a3b      	ldr	r3, [r7, #32]
 800a814:	2244      	movs	r2, #68	; 0x44
 800a816:	2100      	movs	r1, #0
 800a818:	5499      	strb	r1, [r3, r2]
 800a81a:	6a3b      	ldr	r3, [r7, #32]
 800a81c:	2245      	movs	r2, #69	; 0x45
 800a81e:	5c9b      	ldrb	r3, [r3, r2]
 800a820:	b25b      	sxtb	r3, r3
 800a822:	3301      	adds	r3, #1
 800a824:	d103      	bne.n	800a82e <xQueueReceive+0xf2>
 800a826:	6a3b      	ldr	r3, [r7, #32]
 800a828:	2245      	movs	r2, #69	; 0x45
 800a82a:	2100      	movs	r1, #0
 800a82c:	5499      	strb	r1, [r3, r2]
 800a82e:	f001 fbe9 	bl	800c004 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a832:	1d3a      	adds	r2, r7, #4
 800a834:	2314      	movs	r3, #20
 800a836:	18fb      	adds	r3, r7, r3
 800a838:	0011      	movs	r1, r2
 800a83a:	0018      	movs	r0, r3
 800a83c:	f000 fe2c 	bl	800b498 <xTaskCheckForTimeOut>
 800a840:	1e03      	subs	r3, r0, #0
 800a842:	d11e      	bne.n	800a882 <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a844:	6a3b      	ldr	r3, [r7, #32]
 800a846:	0018      	movs	r0, r3
 800a848:	f000 f91c 	bl	800aa84 <prvIsQueueEmpty>
 800a84c:	1e03      	subs	r3, r0, #0
 800a84e:	d011      	beq.n	800a874 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a850:	6a3b      	ldr	r3, [r7, #32]
 800a852:	3324      	adds	r3, #36	; 0x24
 800a854:	687a      	ldr	r2, [r7, #4]
 800a856:	0011      	movs	r1, r2
 800a858:	0018      	movs	r0, r3
 800a85a:	f000 fd69 	bl	800b330 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a85e:	6a3b      	ldr	r3, [r7, #32]
 800a860:	0018      	movs	r0, r3
 800a862:	f000 f8b1 	bl	800a9c8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a866:	f000 fbbf 	bl	800afe8 <xTaskResumeAll>
 800a86a:	1e03      	subs	r3, r0, #0
 800a86c:	d191      	bne.n	800a792 <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 800a86e:	f001 fba7 	bl	800bfc0 <vPortYield>
 800a872:	e78e      	b.n	800a792 <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a874:	6a3b      	ldr	r3, [r7, #32]
 800a876:	0018      	movs	r0, r3
 800a878:	f000 f8a6 	bl	800a9c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a87c:	f000 fbb4 	bl	800afe8 <xTaskResumeAll>
 800a880:	e787      	b.n	800a792 <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a882:	6a3b      	ldr	r3, [r7, #32]
 800a884:	0018      	movs	r0, r3
 800a886:	f000 f89f 	bl	800a9c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a88a:	f000 fbad 	bl	800afe8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a88e:	6a3b      	ldr	r3, [r7, #32]
 800a890:	0018      	movs	r0, r3
 800a892:	f000 f8f7 	bl	800aa84 <prvIsQueueEmpty>
 800a896:	1e03      	subs	r3, r0, #0
 800a898:	d100      	bne.n	800a89c <xQueueReceive+0x160>
 800a89a:	e77a      	b.n	800a792 <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a89c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a89e:	0018      	movs	r0, r3
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	b00a      	add	sp, #40	; 0x28
 800a8a4:	bd80      	pop	{r7, pc}

0800a8a6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a8a6:	b580      	push	{r7, lr}
 800a8a8:	b086      	sub	sp, #24
 800a8aa:	af00      	add	r7, sp, #0
 800a8ac:	60f8      	str	r0, [r7, #12]
 800a8ae:	60b9      	str	r1, [r7, #8]
 800a8b0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8ba:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d10e      	bne.n	800a8e2 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d14e      	bne.n	800a96a <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	689b      	ldr	r3, [r3, #8]
 800a8d0:	0018      	movs	r0, r3
 800a8d2:	f000 ff25 	bl	800b720 <xTaskPriorityDisinherit>
 800a8d6:	0003      	movs	r3, r0
 800a8d8:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	2200      	movs	r2, #0
 800a8de:	609a      	str	r2, [r3, #8]
 800a8e0:	e043      	b.n	800a96a <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d119      	bne.n	800a91c <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	6858      	ldr	r0, [r3, #4]
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a8f0:	68bb      	ldr	r3, [r7, #8]
 800a8f2:	0019      	movs	r1, r3
 800a8f4:	f002 fe05 	bl	800d502 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	685a      	ldr	r2, [r3, #4]
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a900:	18d2      	adds	r2, r2, r3
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	685a      	ldr	r2, [r3, #4]
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	689b      	ldr	r3, [r3, #8]
 800a90e:	429a      	cmp	r2, r3
 800a910:	d32b      	bcc.n	800a96a <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	681a      	ldr	r2, [r3, #0]
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	605a      	str	r2, [r3, #4]
 800a91a:	e026      	b.n	800a96a <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	68d8      	ldr	r0, [r3, #12]
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a924:	68bb      	ldr	r3, [r7, #8]
 800a926:	0019      	movs	r1, r3
 800a928:	f002 fdeb 	bl	800d502 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	68da      	ldr	r2, [r3, #12]
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a934:	425b      	negs	r3, r3
 800a936:	18d2      	adds	r2, r2, r3
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	68da      	ldr	r2, [r3, #12]
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	429a      	cmp	r2, r3
 800a946:	d207      	bcs.n	800a958 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	689a      	ldr	r2, [r3, #8]
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a950:	425b      	negs	r3, r3
 800a952:	18d2      	adds	r2, r2, r3
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2b02      	cmp	r3, #2
 800a95c:	d105      	bne.n	800a96a <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a95e:	693b      	ldr	r3, [r7, #16]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d002      	beq.n	800a96a <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a964:	693b      	ldr	r3, [r7, #16]
 800a966:	3b01      	subs	r3, #1
 800a968:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a96a:	693b      	ldr	r3, [r7, #16]
 800a96c:	1c5a      	adds	r2, r3, #1
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a972:	697b      	ldr	r3, [r7, #20]
}
 800a974:	0018      	movs	r0, r3
 800a976:	46bd      	mov	sp, r7
 800a978:	b006      	add	sp, #24
 800a97a:	bd80      	pop	{r7, pc}

0800a97c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b082      	sub	sp, #8
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]
 800a984:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d018      	beq.n	800a9c0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	68da      	ldr	r2, [r3, #12]
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a996:	18d2      	adds	r2, r2, r3
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	68da      	ldr	r2, [r3, #12]
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	689b      	ldr	r3, [r3, #8]
 800a9a4:	429a      	cmp	r2, r3
 800a9a6:	d303      	bcc.n	800a9b0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681a      	ldr	r2, [r3, #0]
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	68d9      	ldr	r1, [r3, #12]
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	0018      	movs	r0, r3
 800a9bc:	f002 fda1 	bl	800d502 <memcpy>
	}
}
 800a9c0:	46c0      	nop			; (mov r8, r8)
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	b002      	add	sp, #8
 800a9c6:	bd80      	pop	{r7, pc}

0800a9c8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b084      	sub	sp, #16
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a9d0:	f001 fb06 	bl	800bfe0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a9d4:	230f      	movs	r3, #15
 800a9d6:	18fb      	adds	r3, r7, r3
 800a9d8:	687a      	ldr	r2, [r7, #4]
 800a9da:	2145      	movs	r1, #69	; 0x45
 800a9dc:	5c52      	ldrb	r2, [r2, r1]
 800a9de:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a9e0:	e013      	b.n	800aa0a <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d016      	beq.n	800aa18 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	3324      	adds	r3, #36	; 0x24
 800a9ee:	0018      	movs	r0, r3
 800a9f0:	f000 fce2 	bl	800b3b8 <xTaskRemoveFromEventList>
 800a9f4:	1e03      	subs	r3, r0, #0
 800a9f6:	d001      	beq.n	800a9fc <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a9f8:	f000 fd9e 	bl	800b538 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a9fc:	210f      	movs	r1, #15
 800a9fe:	187b      	adds	r3, r7, r1
 800aa00:	781b      	ldrb	r3, [r3, #0]
 800aa02:	3b01      	subs	r3, #1
 800aa04:	b2da      	uxtb	r2, r3
 800aa06:	187b      	adds	r3, r7, r1
 800aa08:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800aa0a:	230f      	movs	r3, #15
 800aa0c:	18fb      	adds	r3, r7, r3
 800aa0e:	781b      	ldrb	r3, [r3, #0]
 800aa10:	b25b      	sxtb	r3, r3
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	dce5      	bgt.n	800a9e2 <prvUnlockQueue+0x1a>
 800aa16:	e000      	b.n	800aa1a <prvUnlockQueue+0x52>
					break;
 800aa18:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	2245      	movs	r2, #69	; 0x45
 800aa1e:	21ff      	movs	r1, #255	; 0xff
 800aa20:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800aa22:	f001 faef 	bl	800c004 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800aa26:	f001 fadb 	bl	800bfe0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800aa2a:	230e      	movs	r3, #14
 800aa2c:	18fb      	adds	r3, r7, r3
 800aa2e:	687a      	ldr	r2, [r7, #4]
 800aa30:	2144      	movs	r1, #68	; 0x44
 800aa32:	5c52      	ldrb	r2, [r2, r1]
 800aa34:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800aa36:	e013      	b.n	800aa60 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	691b      	ldr	r3, [r3, #16]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d016      	beq.n	800aa6e <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	3310      	adds	r3, #16
 800aa44:	0018      	movs	r0, r3
 800aa46:	f000 fcb7 	bl	800b3b8 <xTaskRemoveFromEventList>
 800aa4a:	1e03      	subs	r3, r0, #0
 800aa4c:	d001      	beq.n	800aa52 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 800aa4e:	f000 fd73 	bl	800b538 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800aa52:	210e      	movs	r1, #14
 800aa54:	187b      	adds	r3, r7, r1
 800aa56:	781b      	ldrb	r3, [r3, #0]
 800aa58:	3b01      	subs	r3, #1
 800aa5a:	b2da      	uxtb	r2, r3
 800aa5c:	187b      	adds	r3, r7, r1
 800aa5e:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800aa60:	230e      	movs	r3, #14
 800aa62:	18fb      	adds	r3, r7, r3
 800aa64:	781b      	ldrb	r3, [r3, #0]
 800aa66:	b25b      	sxtb	r3, r3
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	dce5      	bgt.n	800aa38 <prvUnlockQueue+0x70>
 800aa6c:	e000      	b.n	800aa70 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 800aa6e:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	2244      	movs	r2, #68	; 0x44
 800aa74:	21ff      	movs	r1, #255	; 0xff
 800aa76:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800aa78:	f001 fac4 	bl	800c004 <vPortExitCritical>
}
 800aa7c:	46c0      	nop			; (mov r8, r8)
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	b004      	add	sp, #16
 800aa82:	bd80      	pop	{r7, pc}

0800aa84 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b084      	sub	sp, #16
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800aa8c:	f001 faa8 	bl	800bfe0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d102      	bne.n	800aa9e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800aa98:	2301      	movs	r3, #1
 800aa9a:	60fb      	str	r3, [r7, #12]
 800aa9c:	e001      	b.n	800aaa2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800aaa2:	f001 faaf 	bl	800c004 <vPortExitCritical>

	return xReturn;
 800aaa6:	68fb      	ldr	r3, [r7, #12]
}
 800aaa8:	0018      	movs	r0, r3
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	b004      	add	sp, #16
 800aaae:	bd80      	pop	{r7, pc}

0800aab0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b084      	sub	sp, #16
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800aab8:	f001 fa92 	bl	800bfe0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aac4:	429a      	cmp	r2, r3
 800aac6:	d102      	bne.n	800aace <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800aac8:	2301      	movs	r3, #1
 800aaca:	60fb      	str	r3, [r7, #12]
 800aacc:	e001      	b.n	800aad2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800aace:	2300      	movs	r3, #0
 800aad0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800aad2:	f001 fa97 	bl	800c004 <vPortExitCritical>

	return xReturn;
 800aad6:	68fb      	ldr	r3, [r7, #12]
}
 800aad8:	0018      	movs	r0, r3
 800aada:	46bd      	mov	sp, r7
 800aadc:	b004      	add	sp, #16
 800aade:	bd80      	pop	{r7, pc}

0800aae0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b084      	sub	sp, #16
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
 800aae8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aaea:	2300      	movs	r3, #0
 800aaec:	60fb      	str	r3, [r7, #12]
 800aaee:	e015      	b.n	800ab1c <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800aaf0:	4b0e      	ldr	r3, [pc, #56]	; (800ab2c <vQueueAddToRegistry+0x4c>)
 800aaf2:	68fa      	ldr	r2, [r7, #12]
 800aaf4:	00d2      	lsls	r2, r2, #3
 800aaf6:	58d3      	ldr	r3, [r2, r3]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d10c      	bne.n	800ab16 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800aafc:	4b0b      	ldr	r3, [pc, #44]	; (800ab2c <vQueueAddToRegistry+0x4c>)
 800aafe:	68fa      	ldr	r2, [r7, #12]
 800ab00:	00d2      	lsls	r2, r2, #3
 800ab02:	6839      	ldr	r1, [r7, #0]
 800ab04:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ab06:	4a09      	ldr	r2, [pc, #36]	; (800ab2c <vQueueAddToRegistry+0x4c>)
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	00db      	lsls	r3, r3, #3
 800ab0c:	18d3      	adds	r3, r2, r3
 800ab0e:	3304      	adds	r3, #4
 800ab10:	687a      	ldr	r2, [r7, #4]
 800ab12:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ab14:	e006      	b.n	800ab24 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	3301      	adds	r3, #1
 800ab1a:	60fb      	str	r3, [r7, #12]
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	2b07      	cmp	r3, #7
 800ab20:	d9e6      	bls.n	800aaf0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ab22:	46c0      	nop			; (mov r8, r8)
 800ab24:	46c0      	nop			; (mov r8, r8)
 800ab26:	46bd      	mov	sp, r7
 800ab28:	b004      	add	sp, #16
 800ab2a:	bd80      	pop	{r7, pc}
 800ab2c:	20001654 	.word	0x20001654

0800ab30 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b086      	sub	sp, #24
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	60f8      	str	r0, [r7, #12]
 800ab38:	60b9      	str	r1, [r7, #8]
 800ab3a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ab40:	f001 fa4e 	bl	800bfe0 <vPortEnterCritical>
 800ab44:	697b      	ldr	r3, [r7, #20]
 800ab46:	2244      	movs	r2, #68	; 0x44
 800ab48:	5c9b      	ldrb	r3, [r3, r2]
 800ab4a:	b25b      	sxtb	r3, r3
 800ab4c:	3301      	adds	r3, #1
 800ab4e:	d103      	bne.n	800ab58 <vQueueWaitForMessageRestricted+0x28>
 800ab50:	697b      	ldr	r3, [r7, #20]
 800ab52:	2244      	movs	r2, #68	; 0x44
 800ab54:	2100      	movs	r1, #0
 800ab56:	5499      	strb	r1, [r3, r2]
 800ab58:	697b      	ldr	r3, [r7, #20]
 800ab5a:	2245      	movs	r2, #69	; 0x45
 800ab5c:	5c9b      	ldrb	r3, [r3, r2]
 800ab5e:	b25b      	sxtb	r3, r3
 800ab60:	3301      	adds	r3, #1
 800ab62:	d103      	bne.n	800ab6c <vQueueWaitForMessageRestricted+0x3c>
 800ab64:	697b      	ldr	r3, [r7, #20]
 800ab66:	2245      	movs	r2, #69	; 0x45
 800ab68:	2100      	movs	r1, #0
 800ab6a:	5499      	strb	r1, [r3, r2]
 800ab6c:	f001 fa4a 	bl	800c004 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ab70:	697b      	ldr	r3, [r7, #20]
 800ab72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d106      	bne.n	800ab86 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ab78:	697b      	ldr	r3, [r7, #20]
 800ab7a:	3324      	adds	r3, #36	; 0x24
 800ab7c:	687a      	ldr	r2, [r7, #4]
 800ab7e:	68b9      	ldr	r1, [r7, #8]
 800ab80:	0018      	movs	r0, r3
 800ab82:	f000 fbf3 	bl	800b36c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ab86:	697b      	ldr	r3, [r7, #20]
 800ab88:	0018      	movs	r0, r3
 800ab8a:	f7ff ff1d 	bl	800a9c8 <prvUnlockQueue>
	}
 800ab8e:	46c0      	nop			; (mov r8, r8)
 800ab90:	46bd      	mov	sp, r7
 800ab92:	b006      	add	sp, #24
 800ab94:	bd80      	pop	{r7, pc}

0800ab96 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ab96:	b590      	push	{r4, r7, lr}
 800ab98:	b08d      	sub	sp, #52	; 0x34
 800ab9a:	af04      	add	r7, sp, #16
 800ab9c:	60f8      	str	r0, [r7, #12]
 800ab9e:	60b9      	str	r1, [r7, #8]
 800aba0:	607a      	str	r2, [r7, #4]
 800aba2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800aba4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d101      	bne.n	800abae <xTaskCreateStatic+0x18>
 800abaa:	b672      	cpsid	i
 800abac:	e7fe      	b.n	800abac <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 800abae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d101      	bne.n	800abb8 <xTaskCreateStatic+0x22>
 800abb4:	b672      	cpsid	i
 800abb6:	e7fe      	b.n	800abb6 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800abb8:	23a8      	movs	r3, #168	; 0xa8
 800abba:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	2ba8      	cmp	r3, #168	; 0xa8
 800abc0:	d001      	beq.n	800abc6 <xTaskCreateStatic+0x30>
 800abc2:	b672      	cpsid	i
 800abc4:	e7fe      	b.n	800abc4 <xTaskCreateStatic+0x2e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800abc6:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800abc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d020      	beq.n	800ac10 <xTaskCreateStatic+0x7a>
 800abce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d01d      	beq.n	800ac10 <xTaskCreateStatic+0x7a>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800abd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abd6:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800abd8:	69fb      	ldr	r3, [r7, #28]
 800abda:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800abdc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800abde:	69fb      	ldr	r3, [r7, #28]
 800abe0:	22a5      	movs	r2, #165	; 0xa5
 800abe2:	2102      	movs	r1, #2
 800abe4:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800abe6:	683c      	ldr	r4, [r7, #0]
 800abe8:	687a      	ldr	r2, [r7, #4]
 800abea:	68b9      	ldr	r1, [r7, #8]
 800abec:	68f8      	ldr	r0, [r7, #12]
 800abee:	2300      	movs	r3, #0
 800abf0:	9303      	str	r3, [sp, #12]
 800abf2:	69fb      	ldr	r3, [r7, #28]
 800abf4:	9302      	str	r3, [sp, #8]
 800abf6:	2318      	movs	r3, #24
 800abf8:	18fb      	adds	r3, r7, r3
 800abfa:	9301      	str	r3, [sp, #4]
 800abfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abfe:	9300      	str	r3, [sp, #0]
 800ac00:	0023      	movs	r3, r4
 800ac02:	f000 f859 	bl	800acb8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ac06:	69fb      	ldr	r3, [r7, #28]
 800ac08:	0018      	movs	r0, r3
 800ac0a:	f000 f8f5 	bl	800adf8 <prvAddNewTaskToReadyList>
 800ac0e:	e001      	b.n	800ac14 <xTaskCreateStatic+0x7e>
		}
		else
		{
			xReturn = NULL;
 800ac10:	2300      	movs	r3, #0
 800ac12:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ac14:	69bb      	ldr	r3, [r7, #24]
	}
 800ac16:	0018      	movs	r0, r3
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	b009      	add	sp, #36	; 0x24
 800ac1c:	bd90      	pop	{r4, r7, pc}

0800ac1e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ac1e:	b590      	push	{r4, r7, lr}
 800ac20:	b08d      	sub	sp, #52	; 0x34
 800ac22:	af04      	add	r7, sp, #16
 800ac24:	60f8      	str	r0, [r7, #12]
 800ac26:	60b9      	str	r1, [r7, #8]
 800ac28:	603b      	str	r3, [r7, #0]
 800ac2a:	1dbb      	adds	r3, r7, #6
 800ac2c:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ac2e:	1dbb      	adds	r3, r7, #6
 800ac30:	881b      	ldrh	r3, [r3, #0]
 800ac32:	009b      	lsls	r3, r3, #2
 800ac34:	0018      	movs	r0, r3
 800ac36:	f001 fa6b 	bl	800c110 <pvPortMalloc>
 800ac3a:	0003      	movs	r3, r0
 800ac3c:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 800ac3e:	697b      	ldr	r3, [r7, #20]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d010      	beq.n	800ac66 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ac44:	20a8      	movs	r0, #168	; 0xa8
 800ac46:	f001 fa63 	bl	800c110 <pvPortMalloc>
 800ac4a:	0003      	movs	r3, r0
 800ac4c:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 800ac4e:	69fb      	ldr	r3, [r7, #28]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d003      	beq.n	800ac5c <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ac54:	69fb      	ldr	r3, [r7, #28]
 800ac56:	697a      	ldr	r2, [r7, #20]
 800ac58:	631a      	str	r2, [r3, #48]	; 0x30
 800ac5a:	e006      	b.n	800ac6a <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ac5c:	697b      	ldr	r3, [r7, #20]
 800ac5e:	0018      	movs	r0, r3
 800ac60:	f001 fb02 	bl	800c268 <vPortFree>
 800ac64:	e001      	b.n	800ac6a <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ac66:	2300      	movs	r3, #0
 800ac68:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ac6a:	69fb      	ldr	r3, [r7, #28]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d01a      	beq.n	800aca6 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ac70:	69fb      	ldr	r3, [r7, #28]
 800ac72:	22a5      	movs	r2, #165	; 0xa5
 800ac74:	2100      	movs	r1, #0
 800ac76:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ac78:	1dbb      	adds	r3, r7, #6
 800ac7a:	881a      	ldrh	r2, [r3, #0]
 800ac7c:	683c      	ldr	r4, [r7, #0]
 800ac7e:	68b9      	ldr	r1, [r7, #8]
 800ac80:	68f8      	ldr	r0, [r7, #12]
 800ac82:	2300      	movs	r3, #0
 800ac84:	9303      	str	r3, [sp, #12]
 800ac86:	69fb      	ldr	r3, [r7, #28]
 800ac88:	9302      	str	r3, [sp, #8]
 800ac8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ac8c:	9301      	str	r3, [sp, #4]
 800ac8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac90:	9300      	str	r3, [sp, #0]
 800ac92:	0023      	movs	r3, r4
 800ac94:	f000 f810 	bl	800acb8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ac98:	69fb      	ldr	r3, [r7, #28]
 800ac9a:	0018      	movs	r0, r3
 800ac9c:	f000 f8ac 	bl	800adf8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800aca0:	2301      	movs	r3, #1
 800aca2:	61bb      	str	r3, [r7, #24]
 800aca4:	e002      	b.n	800acac <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800aca6:	2301      	movs	r3, #1
 800aca8:	425b      	negs	r3, r3
 800acaa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800acac:	69bb      	ldr	r3, [r7, #24]
	}
 800acae:	0018      	movs	r0, r3
 800acb0:	46bd      	mov	sp, r7
 800acb2:	b009      	add	sp, #36	; 0x24
 800acb4:	bd90      	pop	{r4, r7, pc}
	...

0800acb8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800acb8:	b580      	push	{r7, lr}
 800acba:	b086      	sub	sp, #24
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	60f8      	str	r0, [r7, #12]
 800acc0:	60b9      	str	r1, [r7, #8]
 800acc2:	607a      	str	r2, [r7, #4]
 800acc4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800acc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acc8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	009b      	lsls	r3, r3, #2
 800acce:	001a      	movs	r2, r3
 800acd0:	21a5      	movs	r1, #165	; 0xa5
 800acd2:	f002 fb23 	bl	800d31c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800acd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	4942      	ldr	r1, [pc, #264]	; (800ade8 <prvInitialiseNewTask+0x130>)
 800acde:	468c      	mov	ip, r1
 800ace0:	4463      	add	r3, ip
 800ace2:	009b      	lsls	r3, r3, #2
 800ace4:	18d3      	adds	r3, r2, r3
 800ace6:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ace8:	693b      	ldr	r3, [r7, #16]
 800acea:	2207      	movs	r2, #7
 800acec:	4393      	bics	r3, r2
 800acee:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800acf0:	693b      	ldr	r3, [r7, #16]
 800acf2:	2207      	movs	r2, #7
 800acf4:	4013      	ands	r3, r2
 800acf6:	d001      	beq.n	800acfc <prvInitialiseNewTask+0x44>
 800acf8:	b672      	cpsid	i
 800acfa:	e7fe      	b.n	800acfa <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800acfc:	68bb      	ldr	r3, [r7, #8]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d020      	beq.n	800ad44 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ad02:	2300      	movs	r3, #0
 800ad04:	617b      	str	r3, [r7, #20]
 800ad06:	e013      	b.n	800ad30 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ad08:	68ba      	ldr	r2, [r7, #8]
 800ad0a:	697b      	ldr	r3, [r7, #20]
 800ad0c:	18d3      	adds	r3, r2, r3
 800ad0e:	7818      	ldrb	r0, [r3, #0]
 800ad10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ad12:	2134      	movs	r1, #52	; 0x34
 800ad14:	697b      	ldr	r3, [r7, #20]
 800ad16:	18d3      	adds	r3, r2, r3
 800ad18:	185b      	adds	r3, r3, r1
 800ad1a:	1c02      	adds	r2, r0, #0
 800ad1c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ad1e:	68ba      	ldr	r2, [r7, #8]
 800ad20:	697b      	ldr	r3, [r7, #20]
 800ad22:	18d3      	adds	r3, r2, r3
 800ad24:	781b      	ldrb	r3, [r3, #0]
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d006      	beq.n	800ad38 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ad2a:	697b      	ldr	r3, [r7, #20]
 800ad2c:	3301      	adds	r3, #1
 800ad2e:	617b      	str	r3, [r7, #20]
 800ad30:	697b      	ldr	r3, [r7, #20]
 800ad32:	2b0f      	cmp	r3, #15
 800ad34:	d9e8      	bls.n	800ad08 <prvInitialiseNewTask+0x50>
 800ad36:	e000      	b.n	800ad3a <prvInitialiseNewTask+0x82>
			{
				break;
 800ad38:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ad3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad3c:	2243      	movs	r2, #67	; 0x43
 800ad3e:	2100      	movs	r1, #0
 800ad40:	5499      	strb	r1, [r3, r2]
 800ad42:	e003      	b.n	800ad4c <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ad44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad46:	2234      	movs	r2, #52	; 0x34
 800ad48:	2100      	movs	r1, #0
 800ad4a:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ad4c:	6a3b      	ldr	r3, [r7, #32]
 800ad4e:	2b37      	cmp	r3, #55	; 0x37
 800ad50:	d901      	bls.n	800ad56 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ad52:	2337      	movs	r3, #55	; 0x37
 800ad54:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ad56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad58:	6a3a      	ldr	r2, [r7, #32]
 800ad5a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ad5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad5e:	6a3a      	ldr	r2, [r7, #32]
 800ad60:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ad62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad64:	2200      	movs	r2, #0
 800ad66:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ad68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad6a:	3304      	adds	r3, #4
 800ad6c:	0018      	movs	r0, r3
 800ad6e:	f7ff fa5b 	bl	800a228 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ad72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad74:	3318      	adds	r3, #24
 800ad76:	0018      	movs	r0, r3
 800ad78:	f7ff fa56 	bl	800a228 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ad7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ad80:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad82:	6a3b      	ldr	r3, [r7, #32]
 800ad84:	2238      	movs	r2, #56	; 0x38
 800ad86:	1ad2      	subs	r2, r2, r3
 800ad88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad8a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ad8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ad90:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ad92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad94:	22a0      	movs	r2, #160	; 0xa0
 800ad96:	2100      	movs	r1, #0
 800ad98:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ad9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad9c:	22a4      	movs	r2, #164	; 0xa4
 800ad9e:	2100      	movs	r1, #0
 800ada0:	5499      	strb	r1, [r3, r2]
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ada2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ada4:	3354      	adds	r3, #84	; 0x54
 800ada6:	224c      	movs	r2, #76	; 0x4c
 800ada8:	2100      	movs	r1, #0
 800adaa:	0018      	movs	r0, r3
 800adac:	f002 fab6 	bl	800d31c <memset>
 800adb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adb2:	4a0e      	ldr	r2, [pc, #56]	; (800adec <prvInitialiseNewTask+0x134>)
 800adb4:	659a      	str	r2, [r3, #88]	; 0x58
 800adb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adb8:	4a0d      	ldr	r2, [pc, #52]	; (800adf0 <prvInitialiseNewTask+0x138>)
 800adba:	65da      	str	r2, [r3, #92]	; 0x5c
 800adbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adbe:	4a0d      	ldr	r2, [pc, #52]	; (800adf4 <prvInitialiseNewTask+0x13c>)
 800adc0:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800adc2:	683a      	ldr	r2, [r7, #0]
 800adc4:	68f9      	ldr	r1, [r7, #12]
 800adc6:	693b      	ldr	r3, [r7, #16]
 800adc8:	0018      	movs	r0, r3
 800adca:	f001 f86b 	bl	800bea4 <pxPortInitialiseStack>
 800adce:	0002      	movs	r2, r0
 800add0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800add2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800add4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800add6:	2b00      	cmp	r3, #0
 800add8:	d002      	beq.n	800ade0 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800adda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800addc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800adde:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ade0:	46c0      	nop			; (mov r8, r8)
 800ade2:	46bd      	mov	sp, r7
 800ade4:	b006      	add	sp, #24
 800ade6:	bd80      	pop	{r7, pc}
 800ade8:	3fffffff 	.word	0x3fffffff
 800adec:	200028e0 	.word	0x200028e0
 800adf0:	20002948 	.word	0x20002948
 800adf4:	200029b0 	.word	0x200029b0

0800adf8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b082      	sub	sp, #8
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ae00:	f001 f8ee 	bl	800bfe0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ae04:	4b2a      	ldr	r3, [pc, #168]	; (800aeb0 <prvAddNewTaskToReadyList+0xb8>)
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	1c5a      	adds	r2, r3, #1
 800ae0a:	4b29      	ldr	r3, [pc, #164]	; (800aeb0 <prvAddNewTaskToReadyList+0xb8>)
 800ae0c:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800ae0e:	4b29      	ldr	r3, [pc, #164]	; (800aeb4 <prvAddNewTaskToReadyList+0xbc>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d109      	bne.n	800ae2a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ae16:	4b27      	ldr	r3, [pc, #156]	; (800aeb4 <prvAddNewTaskToReadyList+0xbc>)
 800ae18:	687a      	ldr	r2, [r7, #4]
 800ae1a:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ae1c:	4b24      	ldr	r3, [pc, #144]	; (800aeb0 <prvAddNewTaskToReadyList+0xb8>)
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	2b01      	cmp	r3, #1
 800ae22:	d110      	bne.n	800ae46 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ae24:	f000 fba2 	bl	800b56c <prvInitialiseTaskLists>
 800ae28:	e00d      	b.n	800ae46 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ae2a:	4b23      	ldr	r3, [pc, #140]	; (800aeb8 <prvAddNewTaskToReadyList+0xc0>)
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d109      	bne.n	800ae46 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ae32:	4b20      	ldr	r3, [pc, #128]	; (800aeb4 <prvAddNewTaskToReadyList+0xbc>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae3c:	429a      	cmp	r2, r3
 800ae3e:	d802      	bhi.n	800ae46 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ae40:	4b1c      	ldr	r3, [pc, #112]	; (800aeb4 <prvAddNewTaskToReadyList+0xbc>)
 800ae42:	687a      	ldr	r2, [r7, #4]
 800ae44:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ae46:	4b1d      	ldr	r3, [pc, #116]	; (800aebc <prvAddNewTaskToReadyList+0xc4>)
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	1c5a      	adds	r2, r3, #1
 800ae4c:	4b1b      	ldr	r3, [pc, #108]	; (800aebc <prvAddNewTaskToReadyList+0xc4>)
 800ae4e:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ae50:	4b1a      	ldr	r3, [pc, #104]	; (800aebc <prvAddNewTaskToReadyList+0xc4>)
 800ae52:	681a      	ldr	r2, [r3, #0]
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae5c:	4b18      	ldr	r3, [pc, #96]	; (800aec0 <prvAddNewTaskToReadyList+0xc8>)
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	429a      	cmp	r2, r3
 800ae62:	d903      	bls.n	800ae6c <prvAddNewTaskToReadyList+0x74>
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae68:	4b15      	ldr	r3, [pc, #84]	; (800aec0 <prvAddNewTaskToReadyList+0xc8>)
 800ae6a:	601a      	str	r2, [r3, #0]
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae70:	0013      	movs	r3, r2
 800ae72:	009b      	lsls	r3, r3, #2
 800ae74:	189b      	adds	r3, r3, r2
 800ae76:	009b      	lsls	r3, r3, #2
 800ae78:	4a12      	ldr	r2, [pc, #72]	; (800aec4 <prvAddNewTaskToReadyList+0xcc>)
 800ae7a:	189a      	adds	r2, r3, r2
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	3304      	adds	r3, #4
 800ae80:	0019      	movs	r1, r3
 800ae82:	0010      	movs	r0, r2
 800ae84:	f7ff f9db 	bl	800a23e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ae88:	f001 f8bc 	bl	800c004 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ae8c:	4b0a      	ldr	r3, [pc, #40]	; (800aeb8 <prvAddNewTaskToReadyList+0xc0>)
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d008      	beq.n	800aea6 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ae94:	4b07      	ldr	r3, [pc, #28]	; (800aeb4 <prvAddNewTaskToReadyList+0xbc>)
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae9e:	429a      	cmp	r2, r3
 800aea0:	d201      	bcs.n	800aea6 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800aea2:	f001 f88d 	bl	800bfc0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aea6:	46c0      	nop			; (mov r8, r8)
 800aea8:	46bd      	mov	sp, r7
 800aeaa:	b002      	add	sp, #8
 800aeac:	bd80      	pop	{r7, pc}
 800aeae:	46c0      	nop			; (mov r8, r8)
 800aeb0:	20001b68 	.word	0x20001b68
 800aeb4:	20001694 	.word	0x20001694
 800aeb8:	20001b74 	.word	0x20001b74
 800aebc:	20001b84 	.word	0x20001b84
 800aec0:	20001b70 	.word	0x20001b70
 800aec4:	20001698 	.word	0x20001698

0800aec8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b084      	sub	sp, #16
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800aed0:	2300      	movs	r3, #0
 800aed2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d010      	beq.n	800aefc <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800aeda:	4b0d      	ldr	r3, [pc, #52]	; (800af10 <vTaskDelay+0x48>)
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d001      	beq.n	800aee6 <vTaskDelay+0x1e>
 800aee2:	b672      	cpsid	i
 800aee4:	e7fe      	b.n	800aee4 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800aee6:	f000 f873 	bl	800afd0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	2100      	movs	r1, #0
 800aeee:	0018      	movs	r0, r3
 800aef0:	f000 fc72 	bl	800b7d8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800aef4:	f000 f878 	bl	800afe8 <xTaskResumeAll>
 800aef8:	0003      	movs	r3, r0
 800aefa:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d101      	bne.n	800af06 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 800af02:	f001 f85d 	bl	800bfc0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800af06:	46c0      	nop			; (mov r8, r8)
 800af08:	46bd      	mov	sp, r7
 800af0a:	b004      	add	sp, #16
 800af0c:	bd80      	pop	{r7, pc}
 800af0e:	46c0      	nop			; (mov r8, r8)
 800af10:	20001b90 	.word	0x20001b90

0800af14 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800af14:	b590      	push	{r4, r7, lr}
 800af16:	b089      	sub	sp, #36	; 0x24
 800af18:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800af1a:	2300      	movs	r3, #0
 800af1c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800af1e:	2300      	movs	r3, #0
 800af20:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800af22:	003a      	movs	r2, r7
 800af24:	1d39      	adds	r1, r7, #4
 800af26:	2308      	movs	r3, #8
 800af28:	18fb      	adds	r3, r7, r3
 800af2a:	0018      	movs	r0, r3
 800af2c:	f7ff f92e 	bl	800a18c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800af30:	683c      	ldr	r4, [r7, #0]
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	68ba      	ldr	r2, [r7, #8]
 800af36:	491e      	ldr	r1, [pc, #120]	; (800afb0 <vTaskStartScheduler+0x9c>)
 800af38:	481e      	ldr	r0, [pc, #120]	; (800afb4 <vTaskStartScheduler+0xa0>)
 800af3a:	9202      	str	r2, [sp, #8]
 800af3c:	9301      	str	r3, [sp, #4]
 800af3e:	2300      	movs	r3, #0
 800af40:	9300      	str	r3, [sp, #0]
 800af42:	2300      	movs	r3, #0
 800af44:	0022      	movs	r2, r4
 800af46:	f7ff fe26 	bl	800ab96 <xTaskCreateStatic>
 800af4a:	0002      	movs	r2, r0
 800af4c:	4b1a      	ldr	r3, [pc, #104]	; (800afb8 <vTaskStartScheduler+0xa4>)
 800af4e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800af50:	4b19      	ldr	r3, [pc, #100]	; (800afb8 <vTaskStartScheduler+0xa4>)
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d002      	beq.n	800af5e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800af58:	2301      	movs	r3, #1
 800af5a:	60fb      	str	r3, [r7, #12]
 800af5c:	e001      	b.n	800af62 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800af5e:	2300      	movs	r3, #0
 800af60:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	2b01      	cmp	r3, #1
 800af66:	d103      	bne.n	800af70 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 800af68:	f000 fc8a 	bl	800b880 <xTimerCreateTimerTask>
 800af6c:	0003      	movs	r3, r0
 800af6e:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	2b01      	cmp	r3, #1
 800af74:	d113      	bne.n	800af9e <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 800af76:	b672      	cpsid	i
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800af78:	4b10      	ldr	r3, [pc, #64]	; (800afbc <vTaskStartScheduler+0xa8>)
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	3354      	adds	r3, #84	; 0x54
 800af7e:	001a      	movs	r2, r3
 800af80:	4b0f      	ldr	r3, [pc, #60]	; (800afc0 <vTaskStartScheduler+0xac>)
 800af82:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800af84:	4b0f      	ldr	r3, [pc, #60]	; (800afc4 <vTaskStartScheduler+0xb0>)
 800af86:	2201      	movs	r2, #1
 800af88:	4252      	negs	r2, r2
 800af8a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800af8c:	4b0e      	ldr	r3, [pc, #56]	; (800afc8 <vTaskStartScheduler+0xb4>)
 800af8e:	2201      	movs	r2, #1
 800af90:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800af92:	4b0e      	ldr	r3, [pc, #56]	; (800afcc <vTaskStartScheduler+0xb8>)
 800af94:	2200      	movs	r2, #0
 800af96:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800af98:	f000 ffee 	bl	800bf78 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800af9c:	e004      	b.n	800afa8 <vTaskStartScheduler+0x94>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	3301      	adds	r3, #1
 800afa2:	d101      	bne.n	800afa8 <vTaskStartScheduler+0x94>
 800afa4:	b672      	cpsid	i
 800afa6:	e7fe      	b.n	800afa6 <vTaskStartScheduler+0x92>
}
 800afa8:	46c0      	nop			; (mov r8, r8)
 800afaa:	46bd      	mov	sp, r7
 800afac:	b005      	add	sp, #20
 800afae:	bd90      	pop	{r4, r7, pc}
 800afb0:	0800f374 	.word	0x0800f374
 800afb4:	0800b54d 	.word	0x0800b54d
 800afb8:	20001b8c 	.word	0x20001b8c
 800afbc:	20001694 	.word	0x20001694
 800afc0:	200001d4 	.word	0x200001d4
 800afc4:	20001b88 	.word	0x20001b88
 800afc8:	20001b74 	.word	0x20001b74
 800afcc:	20001b6c 	.word	0x20001b6c

0800afd0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800afd4:	4b03      	ldr	r3, [pc, #12]	; (800afe4 <vTaskSuspendAll+0x14>)
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	1c5a      	adds	r2, r3, #1
 800afda:	4b02      	ldr	r3, [pc, #8]	; (800afe4 <vTaskSuspendAll+0x14>)
 800afdc:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800afde:	46c0      	nop			; (mov r8, r8)
 800afe0:	46bd      	mov	sp, r7
 800afe2:	bd80      	pop	{r7, pc}
 800afe4:	20001b90 	.word	0x20001b90

0800afe8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800afe8:	b580      	push	{r7, lr}
 800afea:	b084      	sub	sp, #16
 800afec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800afee:	2300      	movs	r3, #0
 800aff0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800aff2:	2300      	movs	r3, #0
 800aff4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800aff6:	4b3a      	ldr	r3, [pc, #232]	; (800b0e0 <xTaskResumeAll+0xf8>)
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d101      	bne.n	800b002 <xTaskResumeAll+0x1a>
 800affe:	b672      	cpsid	i
 800b000:	e7fe      	b.n	800b000 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b002:	f000 ffed 	bl	800bfe0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b006:	4b36      	ldr	r3, [pc, #216]	; (800b0e0 <xTaskResumeAll+0xf8>)
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	1e5a      	subs	r2, r3, #1
 800b00c:	4b34      	ldr	r3, [pc, #208]	; (800b0e0 <xTaskResumeAll+0xf8>)
 800b00e:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b010:	4b33      	ldr	r3, [pc, #204]	; (800b0e0 <xTaskResumeAll+0xf8>)
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d15b      	bne.n	800b0d0 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b018:	4b32      	ldr	r3, [pc, #200]	; (800b0e4 <xTaskResumeAll+0xfc>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d057      	beq.n	800b0d0 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b020:	e02f      	b.n	800b082 <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b022:	4b31      	ldr	r3, [pc, #196]	; (800b0e8 <xTaskResumeAll+0x100>)
 800b024:	68db      	ldr	r3, [r3, #12]
 800b026:	68db      	ldr	r3, [r3, #12]
 800b028:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	3318      	adds	r3, #24
 800b02e:	0018      	movs	r0, r3
 800b030:	f7ff f95d 	bl	800a2ee <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	3304      	adds	r3, #4
 800b038:	0018      	movs	r0, r3
 800b03a:	f7ff f958 	bl	800a2ee <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b042:	4b2a      	ldr	r3, [pc, #168]	; (800b0ec <xTaskResumeAll+0x104>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	429a      	cmp	r2, r3
 800b048:	d903      	bls.n	800b052 <xTaskResumeAll+0x6a>
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b04e:	4b27      	ldr	r3, [pc, #156]	; (800b0ec <xTaskResumeAll+0x104>)
 800b050:	601a      	str	r2, [r3, #0]
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b056:	0013      	movs	r3, r2
 800b058:	009b      	lsls	r3, r3, #2
 800b05a:	189b      	adds	r3, r3, r2
 800b05c:	009b      	lsls	r3, r3, #2
 800b05e:	4a24      	ldr	r2, [pc, #144]	; (800b0f0 <xTaskResumeAll+0x108>)
 800b060:	189a      	adds	r2, r3, r2
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	3304      	adds	r3, #4
 800b066:	0019      	movs	r1, r3
 800b068:	0010      	movs	r0, r2
 800b06a:	f7ff f8e8 	bl	800a23e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b072:	4b20      	ldr	r3, [pc, #128]	; (800b0f4 <xTaskResumeAll+0x10c>)
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b078:	429a      	cmp	r2, r3
 800b07a:	d302      	bcc.n	800b082 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 800b07c:	4b1e      	ldr	r3, [pc, #120]	; (800b0f8 <xTaskResumeAll+0x110>)
 800b07e:	2201      	movs	r2, #1
 800b080:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b082:	4b19      	ldr	r3, [pc, #100]	; (800b0e8 <xTaskResumeAll+0x100>)
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	2b00      	cmp	r3, #0
 800b088:	d1cb      	bne.n	800b022 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d001      	beq.n	800b094 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b090:	f000 fb0c 	bl	800b6ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b094:	4b19      	ldr	r3, [pc, #100]	; (800b0fc <xTaskResumeAll+0x114>)
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d00f      	beq.n	800b0c0 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b0a0:	f000 f83c 	bl	800b11c <xTaskIncrementTick>
 800b0a4:	1e03      	subs	r3, r0, #0
 800b0a6:	d002      	beq.n	800b0ae <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 800b0a8:	4b13      	ldr	r3, [pc, #76]	; (800b0f8 <xTaskResumeAll+0x110>)
 800b0aa:	2201      	movs	r2, #1
 800b0ac:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	3b01      	subs	r3, #1
 800b0b2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d1f2      	bne.n	800b0a0 <xTaskResumeAll+0xb8>

						xPendedTicks = 0;
 800b0ba:	4b10      	ldr	r3, [pc, #64]	; (800b0fc <xTaskResumeAll+0x114>)
 800b0bc:	2200      	movs	r2, #0
 800b0be:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b0c0:	4b0d      	ldr	r3, [pc, #52]	; (800b0f8 <xTaskResumeAll+0x110>)
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d003      	beq.n	800b0d0 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b0c8:	2301      	movs	r3, #1
 800b0ca:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b0cc:	f000 ff78 	bl	800bfc0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b0d0:	f000 ff98 	bl	800c004 <vPortExitCritical>

	return xAlreadyYielded;
 800b0d4:	68bb      	ldr	r3, [r7, #8]
}
 800b0d6:	0018      	movs	r0, r3
 800b0d8:	46bd      	mov	sp, r7
 800b0da:	b004      	add	sp, #16
 800b0dc:	bd80      	pop	{r7, pc}
 800b0de:	46c0      	nop			; (mov r8, r8)
 800b0e0:	20001b90 	.word	0x20001b90
 800b0e4:	20001b68 	.word	0x20001b68
 800b0e8:	20001b28 	.word	0x20001b28
 800b0ec:	20001b70 	.word	0x20001b70
 800b0f0:	20001698 	.word	0x20001698
 800b0f4:	20001694 	.word	0x20001694
 800b0f8:	20001b7c 	.word	0x20001b7c
 800b0fc:	20001b78 	.word	0x20001b78

0800b100 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b082      	sub	sp, #8
 800b104:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b106:	4b04      	ldr	r3, [pc, #16]	; (800b118 <xTaskGetTickCount+0x18>)
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b10c:	687b      	ldr	r3, [r7, #4]
}
 800b10e:	0018      	movs	r0, r3
 800b110:	46bd      	mov	sp, r7
 800b112:	b002      	add	sp, #8
 800b114:	bd80      	pop	{r7, pc}
 800b116:	46c0      	nop			; (mov r8, r8)
 800b118:	20001b6c 	.word	0x20001b6c

0800b11c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b086      	sub	sp, #24
 800b120:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b122:	2300      	movs	r3, #0
 800b124:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b126:	4b4a      	ldr	r3, [pc, #296]	; (800b250 <xTaskIncrementTick+0x134>)
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d000      	beq.n	800b130 <xTaskIncrementTick+0x14>
 800b12e:	e084      	b.n	800b23a <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b130:	4b48      	ldr	r3, [pc, #288]	; (800b254 <xTaskIncrementTick+0x138>)
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	3301      	adds	r3, #1
 800b136:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b138:	4b46      	ldr	r3, [pc, #280]	; (800b254 <xTaskIncrementTick+0x138>)
 800b13a:	693a      	ldr	r2, [r7, #16]
 800b13c:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b13e:	693b      	ldr	r3, [r7, #16]
 800b140:	2b00      	cmp	r3, #0
 800b142:	d117      	bne.n	800b174 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 800b144:	4b44      	ldr	r3, [pc, #272]	; (800b258 <xTaskIncrementTick+0x13c>)
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d001      	beq.n	800b152 <xTaskIncrementTick+0x36>
 800b14e:	b672      	cpsid	i
 800b150:	e7fe      	b.n	800b150 <xTaskIncrementTick+0x34>
 800b152:	4b41      	ldr	r3, [pc, #260]	; (800b258 <xTaskIncrementTick+0x13c>)
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	60fb      	str	r3, [r7, #12]
 800b158:	4b40      	ldr	r3, [pc, #256]	; (800b25c <xTaskIncrementTick+0x140>)
 800b15a:	681a      	ldr	r2, [r3, #0]
 800b15c:	4b3e      	ldr	r3, [pc, #248]	; (800b258 <xTaskIncrementTick+0x13c>)
 800b15e:	601a      	str	r2, [r3, #0]
 800b160:	4b3e      	ldr	r3, [pc, #248]	; (800b25c <xTaskIncrementTick+0x140>)
 800b162:	68fa      	ldr	r2, [r7, #12]
 800b164:	601a      	str	r2, [r3, #0]
 800b166:	4b3e      	ldr	r3, [pc, #248]	; (800b260 <xTaskIncrementTick+0x144>)
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	1c5a      	adds	r2, r3, #1
 800b16c:	4b3c      	ldr	r3, [pc, #240]	; (800b260 <xTaskIncrementTick+0x144>)
 800b16e:	601a      	str	r2, [r3, #0]
 800b170:	f000 fa9c 	bl	800b6ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b174:	4b3b      	ldr	r3, [pc, #236]	; (800b264 <xTaskIncrementTick+0x148>)
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	693a      	ldr	r2, [r7, #16]
 800b17a:	429a      	cmp	r2, r3
 800b17c:	d349      	bcc.n	800b212 <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b17e:	4b36      	ldr	r3, [pc, #216]	; (800b258 <xTaskIncrementTick+0x13c>)
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	2b00      	cmp	r3, #0
 800b186:	d104      	bne.n	800b192 <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b188:	4b36      	ldr	r3, [pc, #216]	; (800b264 <xTaskIncrementTick+0x148>)
 800b18a:	2201      	movs	r2, #1
 800b18c:	4252      	negs	r2, r2
 800b18e:	601a      	str	r2, [r3, #0]
					break;
 800b190:	e03f      	b.n	800b212 <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b192:	4b31      	ldr	r3, [pc, #196]	; (800b258 <xTaskIncrementTick+0x13c>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	68db      	ldr	r3, [r3, #12]
 800b198:	68db      	ldr	r3, [r3, #12]
 800b19a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b19c:	68bb      	ldr	r3, [r7, #8]
 800b19e:	685b      	ldr	r3, [r3, #4]
 800b1a0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b1a2:	693a      	ldr	r2, [r7, #16]
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	429a      	cmp	r2, r3
 800b1a8:	d203      	bcs.n	800b1b2 <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b1aa:	4b2e      	ldr	r3, [pc, #184]	; (800b264 <xTaskIncrementTick+0x148>)
 800b1ac:	687a      	ldr	r2, [r7, #4]
 800b1ae:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b1b0:	e02f      	b.n	800b212 <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b1b2:	68bb      	ldr	r3, [r7, #8]
 800b1b4:	3304      	adds	r3, #4
 800b1b6:	0018      	movs	r0, r3
 800b1b8:	f7ff f899 	bl	800a2ee <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b1bc:	68bb      	ldr	r3, [r7, #8]
 800b1be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d004      	beq.n	800b1ce <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b1c4:	68bb      	ldr	r3, [r7, #8]
 800b1c6:	3318      	adds	r3, #24
 800b1c8:	0018      	movs	r0, r3
 800b1ca:	f7ff f890 	bl	800a2ee <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b1ce:	68bb      	ldr	r3, [r7, #8]
 800b1d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1d2:	4b25      	ldr	r3, [pc, #148]	; (800b268 <xTaskIncrementTick+0x14c>)
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	429a      	cmp	r2, r3
 800b1d8:	d903      	bls.n	800b1e2 <xTaskIncrementTick+0xc6>
 800b1da:	68bb      	ldr	r3, [r7, #8]
 800b1dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1de:	4b22      	ldr	r3, [pc, #136]	; (800b268 <xTaskIncrementTick+0x14c>)
 800b1e0:	601a      	str	r2, [r3, #0]
 800b1e2:	68bb      	ldr	r3, [r7, #8]
 800b1e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1e6:	0013      	movs	r3, r2
 800b1e8:	009b      	lsls	r3, r3, #2
 800b1ea:	189b      	adds	r3, r3, r2
 800b1ec:	009b      	lsls	r3, r3, #2
 800b1ee:	4a1f      	ldr	r2, [pc, #124]	; (800b26c <xTaskIncrementTick+0x150>)
 800b1f0:	189a      	adds	r2, r3, r2
 800b1f2:	68bb      	ldr	r3, [r7, #8]
 800b1f4:	3304      	adds	r3, #4
 800b1f6:	0019      	movs	r1, r3
 800b1f8:	0010      	movs	r0, r2
 800b1fa:	f7ff f820 	bl	800a23e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b202:	4b1b      	ldr	r3, [pc, #108]	; (800b270 <xTaskIncrementTick+0x154>)
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b208:	429a      	cmp	r2, r3
 800b20a:	d3b8      	bcc.n	800b17e <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 800b20c:	2301      	movs	r3, #1
 800b20e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b210:	e7b5      	b.n	800b17e <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b212:	4b17      	ldr	r3, [pc, #92]	; (800b270 <xTaskIncrementTick+0x154>)
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b218:	4914      	ldr	r1, [pc, #80]	; (800b26c <xTaskIncrementTick+0x150>)
 800b21a:	0013      	movs	r3, r2
 800b21c:	009b      	lsls	r3, r3, #2
 800b21e:	189b      	adds	r3, r3, r2
 800b220:	009b      	lsls	r3, r3, #2
 800b222:	585b      	ldr	r3, [r3, r1]
 800b224:	2b01      	cmp	r3, #1
 800b226:	d901      	bls.n	800b22c <xTaskIncrementTick+0x110>
			{
				xSwitchRequired = pdTRUE;
 800b228:	2301      	movs	r3, #1
 800b22a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b22c:	4b11      	ldr	r3, [pc, #68]	; (800b274 <xTaskIncrementTick+0x158>)
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d007      	beq.n	800b244 <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 800b234:	2301      	movs	r3, #1
 800b236:	617b      	str	r3, [r7, #20]
 800b238:	e004      	b.n	800b244 <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b23a:	4b0f      	ldr	r3, [pc, #60]	; (800b278 <xTaskIncrementTick+0x15c>)
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	1c5a      	adds	r2, r3, #1
 800b240:	4b0d      	ldr	r3, [pc, #52]	; (800b278 <xTaskIncrementTick+0x15c>)
 800b242:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b244:	697b      	ldr	r3, [r7, #20]
}
 800b246:	0018      	movs	r0, r3
 800b248:	46bd      	mov	sp, r7
 800b24a:	b006      	add	sp, #24
 800b24c:	bd80      	pop	{r7, pc}
 800b24e:	46c0      	nop			; (mov r8, r8)
 800b250:	20001b90 	.word	0x20001b90
 800b254:	20001b6c 	.word	0x20001b6c
 800b258:	20001b20 	.word	0x20001b20
 800b25c:	20001b24 	.word	0x20001b24
 800b260:	20001b80 	.word	0x20001b80
 800b264:	20001b88 	.word	0x20001b88
 800b268:	20001b70 	.word	0x20001b70
 800b26c:	20001698 	.word	0x20001698
 800b270:	20001694 	.word	0x20001694
 800b274:	20001b7c 	.word	0x20001b7c
 800b278:	20001b78 	.word	0x20001b78

0800b27c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b082      	sub	sp, #8
 800b280:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b282:	4b25      	ldr	r3, [pc, #148]	; (800b318 <vTaskSwitchContext+0x9c>)
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	2b00      	cmp	r3, #0
 800b288:	d003      	beq.n	800b292 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b28a:	4b24      	ldr	r3, [pc, #144]	; (800b31c <vTaskSwitchContext+0xa0>)
 800b28c:	2201      	movs	r2, #1
 800b28e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b290:	e03d      	b.n	800b30e <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 800b292:	4b22      	ldr	r3, [pc, #136]	; (800b31c <vTaskSwitchContext+0xa0>)
 800b294:	2200      	movs	r2, #0
 800b296:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b298:	4b21      	ldr	r3, [pc, #132]	; (800b320 <vTaskSwitchContext+0xa4>)
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	607b      	str	r3, [r7, #4]
 800b29e:	e007      	b.n	800b2b0 <vTaskSwitchContext+0x34>
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d101      	bne.n	800b2aa <vTaskSwitchContext+0x2e>
 800b2a6:	b672      	cpsid	i
 800b2a8:	e7fe      	b.n	800b2a8 <vTaskSwitchContext+0x2c>
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	3b01      	subs	r3, #1
 800b2ae:	607b      	str	r3, [r7, #4]
 800b2b0:	491c      	ldr	r1, [pc, #112]	; (800b324 <vTaskSwitchContext+0xa8>)
 800b2b2:	687a      	ldr	r2, [r7, #4]
 800b2b4:	0013      	movs	r3, r2
 800b2b6:	009b      	lsls	r3, r3, #2
 800b2b8:	189b      	adds	r3, r3, r2
 800b2ba:	009b      	lsls	r3, r3, #2
 800b2bc:	585b      	ldr	r3, [r3, r1]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d0ee      	beq.n	800b2a0 <vTaskSwitchContext+0x24>
 800b2c2:	687a      	ldr	r2, [r7, #4]
 800b2c4:	0013      	movs	r3, r2
 800b2c6:	009b      	lsls	r3, r3, #2
 800b2c8:	189b      	adds	r3, r3, r2
 800b2ca:	009b      	lsls	r3, r3, #2
 800b2cc:	4a15      	ldr	r2, [pc, #84]	; (800b324 <vTaskSwitchContext+0xa8>)
 800b2ce:	189b      	adds	r3, r3, r2
 800b2d0:	603b      	str	r3, [r7, #0]
 800b2d2:	683b      	ldr	r3, [r7, #0]
 800b2d4:	685b      	ldr	r3, [r3, #4]
 800b2d6:	685a      	ldr	r2, [r3, #4]
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	605a      	str	r2, [r3, #4]
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	685a      	ldr	r2, [r3, #4]
 800b2e0:	683b      	ldr	r3, [r7, #0]
 800b2e2:	3308      	adds	r3, #8
 800b2e4:	429a      	cmp	r2, r3
 800b2e6:	d104      	bne.n	800b2f2 <vTaskSwitchContext+0x76>
 800b2e8:	683b      	ldr	r3, [r7, #0]
 800b2ea:	685b      	ldr	r3, [r3, #4]
 800b2ec:	685a      	ldr	r2, [r3, #4]
 800b2ee:	683b      	ldr	r3, [r7, #0]
 800b2f0:	605a      	str	r2, [r3, #4]
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	685b      	ldr	r3, [r3, #4]
 800b2f6:	68da      	ldr	r2, [r3, #12]
 800b2f8:	4b0b      	ldr	r3, [pc, #44]	; (800b328 <vTaskSwitchContext+0xac>)
 800b2fa:	601a      	str	r2, [r3, #0]
 800b2fc:	4b08      	ldr	r3, [pc, #32]	; (800b320 <vTaskSwitchContext+0xa4>)
 800b2fe:	687a      	ldr	r2, [r7, #4]
 800b300:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b302:	4b09      	ldr	r3, [pc, #36]	; (800b328 <vTaskSwitchContext+0xac>)
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	3354      	adds	r3, #84	; 0x54
 800b308:	001a      	movs	r2, r3
 800b30a:	4b08      	ldr	r3, [pc, #32]	; (800b32c <vTaskSwitchContext+0xb0>)
 800b30c:	601a      	str	r2, [r3, #0]
}
 800b30e:	46c0      	nop			; (mov r8, r8)
 800b310:	46bd      	mov	sp, r7
 800b312:	b002      	add	sp, #8
 800b314:	bd80      	pop	{r7, pc}
 800b316:	46c0      	nop			; (mov r8, r8)
 800b318:	20001b90 	.word	0x20001b90
 800b31c:	20001b7c 	.word	0x20001b7c
 800b320:	20001b70 	.word	0x20001b70
 800b324:	20001698 	.word	0x20001698
 800b328:	20001694 	.word	0x20001694
 800b32c:	200001d4 	.word	0x200001d4

0800b330 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b330:	b580      	push	{r7, lr}
 800b332:	b082      	sub	sp, #8
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
 800b338:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d101      	bne.n	800b344 <vTaskPlaceOnEventList+0x14>
 800b340:	b672      	cpsid	i
 800b342:	e7fe      	b.n	800b342 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b344:	4b08      	ldr	r3, [pc, #32]	; (800b368 <vTaskPlaceOnEventList+0x38>)
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	3318      	adds	r3, #24
 800b34a:	001a      	movs	r2, r3
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	0011      	movs	r1, r2
 800b350:	0018      	movs	r0, r3
 800b352:	f7fe ff96 	bl	800a282 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	2101      	movs	r1, #1
 800b35a:	0018      	movs	r0, r3
 800b35c:	f000 fa3c 	bl	800b7d8 <prvAddCurrentTaskToDelayedList>
}
 800b360:	46c0      	nop			; (mov r8, r8)
 800b362:	46bd      	mov	sp, r7
 800b364:	b002      	add	sp, #8
 800b366:	bd80      	pop	{r7, pc}
 800b368:	20001694 	.word	0x20001694

0800b36c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b084      	sub	sp, #16
 800b370:	af00      	add	r7, sp, #0
 800b372:	60f8      	str	r0, [r7, #12]
 800b374:	60b9      	str	r1, [r7, #8]
 800b376:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d101      	bne.n	800b382 <vTaskPlaceOnEventListRestricted+0x16>
 800b37e:	b672      	cpsid	i
 800b380:	e7fe      	b.n	800b380 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b382:	4b0c      	ldr	r3, [pc, #48]	; (800b3b4 <vTaskPlaceOnEventListRestricted+0x48>)
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	3318      	adds	r3, #24
 800b388:	001a      	movs	r2, r3
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	0011      	movs	r1, r2
 800b38e:	0018      	movs	r0, r3
 800b390:	f7fe ff55 	bl	800a23e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d002      	beq.n	800b3a0 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 800b39a:	2301      	movs	r3, #1
 800b39c:	425b      	negs	r3, r3
 800b39e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b3a0:	687a      	ldr	r2, [r7, #4]
 800b3a2:	68bb      	ldr	r3, [r7, #8]
 800b3a4:	0011      	movs	r1, r2
 800b3a6:	0018      	movs	r0, r3
 800b3a8:	f000 fa16 	bl	800b7d8 <prvAddCurrentTaskToDelayedList>
	}
 800b3ac:	46c0      	nop			; (mov r8, r8)
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	b004      	add	sp, #16
 800b3b2:	bd80      	pop	{r7, pc}
 800b3b4:	20001694 	.word	0x20001694

0800b3b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b084      	sub	sp, #16
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	68db      	ldr	r3, [r3, #12]
 800b3c4:	68db      	ldr	r3, [r3, #12]
 800b3c6:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 800b3c8:	68bb      	ldr	r3, [r7, #8]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d101      	bne.n	800b3d2 <xTaskRemoveFromEventList+0x1a>
 800b3ce:	b672      	cpsid	i
 800b3d0:	e7fe      	b.n	800b3d0 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b3d2:	68bb      	ldr	r3, [r7, #8]
 800b3d4:	3318      	adds	r3, #24
 800b3d6:	0018      	movs	r0, r3
 800b3d8:	f7fe ff89 	bl	800a2ee <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b3dc:	4b1e      	ldr	r3, [pc, #120]	; (800b458 <xTaskRemoveFromEventList+0xa0>)
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d11d      	bne.n	800b420 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b3e4:	68bb      	ldr	r3, [r7, #8]
 800b3e6:	3304      	adds	r3, #4
 800b3e8:	0018      	movs	r0, r3
 800b3ea:	f7fe ff80 	bl	800a2ee <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b3ee:	68bb      	ldr	r3, [r7, #8]
 800b3f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3f2:	4b1a      	ldr	r3, [pc, #104]	; (800b45c <xTaskRemoveFromEventList+0xa4>)
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	429a      	cmp	r2, r3
 800b3f8:	d903      	bls.n	800b402 <xTaskRemoveFromEventList+0x4a>
 800b3fa:	68bb      	ldr	r3, [r7, #8]
 800b3fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3fe:	4b17      	ldr	r3, [pc, #92]	; (800b45c <xTaskRemoveFromEventList+0xa4>)
 800b400:	601a      	str	r2, [r3, #0]
 800b402:	68bb      	ldr	r3, [r7, #8]
 800b404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b406:	0013      	movs	r3, r2
 800b408:	009b      	lsls	r3, r3, #2
 800b40a:	189b      	adds	r3, r3, r2
 800b40c:	009b      	lsls	r3, r3, #2
 800b40e:	4a14      	ldr	r2, [pc, #80]	; (800b460 <xTaskRemoveFromEventList+0xa8>)
 800b410:	189a      	adds	r2, r3, r2
 800b412:	68bb      	ldr	r3, [r7, #8]
 800b414:	3304      	adds	r3, #4
 800b416:	0019      	movs	r1, r3
 800b418:	0010      	movs	r0, r2
 800b41a:	f7fe ff10 	bl	800a23e <vListInsertEnd>
 800b41e:	e007      	b.n	800b430 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b420:	68bb      	ldr	r3, [r7, #8]
 800b422:	3318      	adds	r3, #24
 800b424:	001a      	movs	r2, r3
 800b426:	4b0f      	ldr	r3, [pc, #60]	; (800b464 <xTaskRemoveFromEventList+0xac>)
 800b428:	0011      	movs	r1, r2
 800b42a:	0018      	movs	r0, r3
 800b42c:	f7fe ff07 	bl	800a23e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b430:	68bb      	ldr	r3, [r7, #8]
 800b432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b434:	4b0c      	ldr	r3, [pc, #48]	; (800b468 <xTaskRemoveFromEventList+0xb0>)
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b43a:	429a      	cmp	r2, r3
 800b43c:	d905      	bls.n	800b44a <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b43e:	2301      	movs	r3, #1
 800b440:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b442:	4b0a      	ldr	r3, [pc, #40]	; (800b46c <xTaskRemoveFromEventList+0xb4>)
 800b444:	2201      	movs	r2, #1
 800b446:	601a      	str	r2, [r3, #0]
 800b448:	e001      	b.n	800b44e <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 800b44a:	2300      	movs	r3, #0
 800b44c:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 800b44e:	68fb      	ldr	r3, [r7, #12]
}
 800b450:	0018      	movs	r0, r3
 800b452:	46bd      	mov	sp, r7
 800b454:	b004      	add	sp, #16
 800b456:	bd80      	pop	{r7, pc}
 800b458:	20001b90 	.word	0x20001b90
 800b45c:	20001b70 	.word	0x20001b70
 800b460:	20001698 	.word	0x20001698
 800b464:	20001b28 	.word	0x20001b28
 800b468:	20001694 	.word	0x20001694
 800b46c:	20001b7c 	.word	0x20001b7c

0800b470 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b082      	sub	sp, #8
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b478:	4b05      	ldr	r3, [pc, #20]	; (800b490 <vTaskInternalSetTimeOutState+0x20>)
 800b47a:	681a      	ldr	r2, [r3, #0]
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b480:	4b04      	ldr	r3, [pc, #16]	; (800b494 <vTaskInternalSetTimeOutState+0x24>)
 800b482:	681a      	ldr	r2, [r3, #0]
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	605a      	str	r2, [r3, #4]
}
 800b488:	46c0      	nop			; (mov r8, r8)
 800b48a:	46bd      	mov	sp, r7
 800b48c:	b002      	add	sp, #8
 800b48e:	bd80      	pop	{r7, pc}
 800b490:	20001b80 	.word	0x20001b80
 800b494:	20001b6c 	.word	0x20001b6c

0800b498 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b086      	sub	sp, #24
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
 800b4a0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d101      	bne.n	800b4ac <xTaskCheckForTimeOut+0x14>
 800b4a8:	b672      	cpsid	i
 800b4aa:	e7fe      	b.n	800b4aa <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d101      	bne.n	800b4b6 <xTaskCheckForTimeOut+0x1e>
 800b4b2:	b672      	cpsid	i
 800b4b4:	e7fe      	b.n	800b4b4 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 800b4b6:	f000 fd93 	bl	800bfe0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b4ba:	4b1d      	ldr	r3, [pc, #116]	; (800b530 <xTaskCheckForTimeOut+0x98>)
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	685b      	ldr	r3, [r3, #4]
 800b4c4:	693a      	ldr	r2, [r7, #16]
 800b4c6:	1ad3      	subs	r3, r2, r3
 800b4c8:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	3301      	adds	r3, #1
 800b4d0:	d102      	bne.n	800b4d8 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b4d2:	2300      	movs	r3, #0
 800b4d4:	617b      	str	r3, [r7, #20]
 800b4d6:	e024      	b.n	800b522 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681a      	ldr	r2, [r3, #0]
 800b4dc:	4b15      	ldr	r3, [pc, #84]	; (800b534 <xTaskCheckForTimeOut+0x9c>)
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	429a      	cmp	r2, r3
 800b4e2:	d007      	beq.n	800b4f4 <xTaskCheckForTimeOut+0x5c>
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	685b      	ldr	r3, [r3, #4]
 800b4e8:	693a      	ldr	r2, [r7, #16]
 800b4ea:	429a      	cmp	r2, r3
 800b4ec:	d302      	bcc.n	800b4f4 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b4ee:	2301      	movs	r3, #1
 800b4f0:	617b      	str	r3, [r7, #20]
 800b4f2:	e016      	b.n	800b522 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	68fa      	ldr	r2, [r7, #12]
 800b4fa:	429a      	cmp	r2, r3
 800b4fc:	d20c      	bcs.n	800b518 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	681a      	ldr	r2, [r3, #0]
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	1ad2      	subs	r2, r2, r3
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	0018      	movs	r0, r3
 800b50e:	f7ff ffaf 	bl	800b470 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b512:	2300      	movs	r3, #0
 800b514:	617b      	str	r3, [r7, #20]
 800b516:	e004      	b.n	800b522 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	2200      	movs	r2, #0
 800b51c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b51e:	2301      	movs	r3, #1
 800b520:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800b522:	f000 fd6f 	bl	800c004 <vPortExitCritical>

	return xReturn;
 800b526:	697b      	ldr	r3, [r7, #20]
}
 800b528:	0018      	movs	r0, r3
 800b52a:	46bd      	mov	sp, r7
 800b52c:	b006      	add	sp, #24
 800b52e:	bd80      	pop	{r7, pc}
 800b530:	20001b6c 	.word	0x20001b6c
 800b534:	20001b80 	.word	0x20001b80

0800b538 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b538:	b580      	push	{r7, lr}
 800b53a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b53c:	4b02      	ldr	r3, [pc, #8]	; (800b548 <vTaskMissedYield+0x10>)
 800b53e:	2201      	movs	r2, #1
 800b540:	601a      	str	r2, [r3, #0]
}
 800b542:	46c0      	nop			; (mov r8, r8)
 800b544:	46bd      	mov	sp, r7
 800b546:	bd80      	pop	{r7, pc}
 800b548:	20001b7c 	.word	0x20001b7c

0800b54c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b082      	sub	sp, #8
 800b550:	af00      	add	r7, sp, #0
 800b552:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b554:	f000 f84e 	bl	800b5f4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b558:	4b03      	ldr	r3, [pc, #12]	; (800b568 <prvIdleTask+0x1c>)
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	2b01      	cmp	r3, #1
 800b55e:	d9f9      	bls.n	800b554 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b560:	f000 fd2e 	bl	800bfc0 <vPortYield>
		prvCheckTasksWaitingTermination();
 800b564:	e7f6      	b.n	800b554 <prvIdleTask+0x8>
 800b566:	46c0      	nop			; (mov r8, r8)
 800b568:	20001698 	.word	0x20001698

0800b56c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b56c:	b580      	push	{r7, lr}
 800b56e:	b082      	sub	sp, #8
 800b570:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b572:	2300      	movs	r3, #0
 800b574:	607b      	str	r3, [r7, #4]
 800b576:	e00c      	b.n	800b592 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b578:	687a      	ldr	r2, [r7, #4]
 800b57a:	0013      	movs	r3, r2
 800b57c:	009b      	lsls	r3, r3, #2
 800b57e:	189b      	adds	r3, r3, r2
 800b580:	009b      	lsls	r3, r3, #2
 800b582:	4a14      	ldr	r2, [pc, #80]	; (800b5d4 <prvInitialiseTaskLists+0x68>)
 800b584:	189b      	adds	r3, r3, r2
 800b586:	0018      	movs	r0, r3
 800b588:	f7fe fe30 	bl	800a1ec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	3301      	adds	r3, #1
 800b590:	607b      	str	r3, [r7, #4]
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	2b37      	cmp	r3, #55	; 0x37
 800b596:	d9ef      	bls.n	800b578 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b598:	4b0f      	ldr	r3, [pc, #60]	; (800b5d8 <prvInitialiseTaskLists+0x6c>)
 800b59a:	0018      	movs	r0, r3
 800b59c:	f7fe fe26 	bl	800a1ec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b5a0:	4b0e      	ldr	r3, [pc, #56]	; (800b5dc <prvInitialiseTaskLists+0x70>)
 800b5a2:	0018      	movs	r0, r3
 800b5a4:	f7fe fe22 	bl	800a1ec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b5a8:	4b0d      	ldr	r3, [pc, #52]	; (800b5e0 <prvInitialiseTaskLists+0x74>)
 800b5aa:	0018      	movs	r0, r3
 800b5ac:	f7fe fe1e 	bl	800a1ec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b5b0:	4b0c      	ldr	r3, [pc, #48]	; (800b5e4 <prvInitialiseTaskLists+0x78>)
 800b5b2:	0018      	movs	r0, r3
 800b5b4:	f7fe fe1a 	bl	800a1ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b5b8:	4b0b      	ldr	r3, [pc, #44]	; (800b5e8 <prvInitialiseTaskLists+0x7c>)
 800b5ba:	0018      	movs	r0, r3
 800b5bc:	f7fe fe16 	bl	800a1ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b5c0:	4b0a      	ldr	r3, [pc, #40]	; (800b5ec <prvInitialiseTaskLists+0x80>)
 800b5c2:	4a05      	ldr	r2, [pc, #20]	; (800b5d8 <prvInitialiseTaskLists+0x6c>)
 800b5c4:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b5c6:	4b0a      	ldr	r3, [pc, #40]	; (800b5f0 <prvInitialiseTaskLists+0x84>)
 800b5c8:	4a04      	ldr	r2, [pc, #16]	; (800b5dc <prvInitialiseTaskLists+0x70>)
 800b5ca:	601a      	str	r2, [r3, #0]
}
 800b5cc:	46c0      	nop			; (mov r8, r8)
 800b5ce:	46bd      	mov	sp, r7
 800b5d0:	b002      	add	sp, #8
 800b5d2:	bd80      	pop	{r7, pc}
 800b5d4:	20001698 	.word	0x20001698
 800b5d8:	20001af8 	.word	0x20001af8
 800b5dc:	20001b0c 	.word	0x20001b0c
 800b5e0:	20001b28 	.word	0x20001b28
 800b5e4:	20001b3c 	.word	0x20001b3c
 800b5e8:	20001b54 	.word	0x20001b54
 800b5ec:	20001b20 	.word	0x20001b20
 800b5f0:	20001b24 	.word	0x20001b24

0800b5f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b082      	sub	sp, #8
 800b5f8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b5fa:	e01a      	b.n	800b632 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 800b5fc:	f000 fcf0 	bl	800bfe0 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b600:	4b10      	ldr	r3, [pc, #64]	; (800b644 <prvCheckTasksWaitingTermination+0x50>)
 800b602:	68db      	ldr	r3, [r3, #12]
 800b604:	68db      	ldr	r3, [r3, #12]
 800b606:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	3304      	adds	r3, #4
 800b60c:	0018      	movs	r0, r3
 800b60e:	f7fe fe6e 	bl	800a2ee <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b612:	4b0d      	ldr	r3, [pc, #52]	; (800b648 <prvCheckTasksWaitingTermination+0x54>)
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	1e5a      	subs	r2, r3, #1
 800b618:	4b0b      	ldr	r3, [pc, #44]	; (800b648 <prvCheckTasksWaitingTermination+0x54>)
 800b61a:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b61c:	4b0b      	ldr	r3, [pc, #44]	; (800b64c <prvCheckTasksWaitingTermination+0x58>)
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	1e5a      	subs	r2, r3, #1
 800b622:	4b0a      	ldr	r3, [pc, #40]	; (800b64c <prvCheckTasksWaitingTermination+0x58>)
 800b624:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800b626:	f000 fced 	bl	800c004 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	0018      	movs	r0, r3
 800b62e:	f000 f80f 	bl	800b650 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b632:	4b06      	ldr	r3, [pc, #24]	; (800b64c <prvCheckTasksWaitingTermination+0x58>)
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d1e0      	bne.n	800b5fc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b63a:	46c0      	nop			; (mov r8, r8)
 800b63c:	46c0      	nop			; (mov r8, r8)
 800b63e:	46bd      	mov	sp, r7
 800b640:	b002      	add	sp, #8
 800b642:	bd80      	pop	{r7, pc}
 800b644:	20001b3c 	.word	0x20001b3c
 800b648:	20001b68 	.word	0x20001b68
 800b64c:	20001b50 	.word	0x20001b50

0800b650 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b650:	b580      	push	{r7, lr}
 800b652:	b082      	sub	sp, #8
 800b654:	af00      	add	r7, sp, #0
 800b656:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	3354      	adds	r3, #84	; 0x54
 800b65c:	0018      	movs	r0, r3
 800b65e:	f001 fe89 	bl	800d374 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	22a5      	movs	r2, #165	; 0xa5
 800b666:	5c9b      	ldrb	r3, [r3, r2]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d109      	bne.n	800b680 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b670:	0018      	movs	r0, r3
 800b672:	f000 fdf9 	bl	800c268 <vPortFree>
				vPortFree( pxTCB );
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	0018      	movs	r0, r3
 800b67a:	f000 fdf5 	bl	800c268 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b67e:	e010      	b.n	800b6a2 <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	22a5      	movs	r2, #165	; 0xa5
 800b684:	5c9b      	ldrb	r3, [r3, r2]
 800b686:	2b01      	cmp	r3, #1
 800b688:	d104      	bne.n	800b694 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	0018      	movs	r0, r3
 800b68e:	f000 fdeb 	bl	800c268 <vPortFree>
	}
 800b692:	e006      	b.n	800b6a2 <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	22a5      	movs	r2, #165	; 0xa5
 800b698:	5c9b      	ldrb	r3, [r3, r2]
 800b69a:	2b02      	cmp	r3, #2
 800b69c:	d001      	beq.n	800b6a2 <prvDeleteTCB+0x52>
 800b69e:	b672      	cpsid	i
 800b6a0:	e7fe      	b.n	800b6a0 <prvDeleteTCB+0x50>
	}
 800b6a2:	46c0      	nop			; (mov r8, r8)
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	b002      	add	sp, #8
 800b6a8:	bd80      	pop	{r7, pc}
	...

0800b6ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b082      	sub	sp, #8
 800b6b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b6b2:	4b0b      	ldr	r3, [pc, #44]	; (800b6e0 <prvResetNextTaskUnblockTime+0x34>)
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d104      	bne.n	800b6c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b6bc:	4b09      	ldr	r3, [pc, #36]	; (800b6e4 <prvResetNextTaskUnblockTime+0x38>)
 800b6be:	2201      	movs	r2, #1
 800b6c0:	4252      	negs	r2, r2
 800b6c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b6c4:	e008      	b.n	800b6d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6c6:	4b06      	ldr	r3, [pc, #24]	; (800b6e0 <prvResetNextTaskUnblockTime+0x34>)
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	68db      	ldr	r3, [r3, #12]
 800b6cc:	68db      	ldr	r3, [r3, #12]
 800b6ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	685a      	ldr	r2, [r3, #4]
 800b6d4:	4b03      	ldr	r3, [pc, #12]	; (800b6e4 <prvResetNextTaskUnblockTime+0x38>)
 800b6d6:	601a      	str	r2, [r3, #0]
}
 800b6d8:	46c0      	nop			; (mov r8, r8)
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	b002      	add	sp, #8
 800b6de:	bd80      	pop	{r7, pc}
 800b6e0:	20001b20 	.word	0x20001b20
 800b6e4:	20001b88 	.word	0x20001b88

0800b6e8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b082      	sub	sp, #8
 800b6ec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b6ee:	4b0a      	ldr	r3, [pc, #40]	; (800b718 <xTaskGetSchedulerState+0x30>)
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d102      	bne.n	800b6fc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	607b      	str	r3, [r7, #4]
 800b6fa:	e008      	b.n	800b70e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b6fc:	4b07      	ldr	r3, [pc, #28]	; (800b71c <xTaskGetSchedulerState+0x34>)
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d102      	bne.n	800b70a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b704:	2302      	movs	r3, #2
 800b706:	607b      	str	r3, [r7, #4]
 800b708:	e001      	b.n	800b70e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b70a:	2300      	movs	r3, #0
 800b70c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b70e:	687b      	ldr	r3, [r7, #4]
	}
 800b710:	0018      	movs	r0, r3
 800b712:	46bd      	mov	sp, r7
 800b714:	b002      	add	sp, #8
 800b716:	bd80      	pop	{r7, pc}
 800b718:	20001b74 	.word	0x20001b74
 800b71c:	20001b90 	.word	0x20001b90

0800b720 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b720:	b580      	push	{r7, lr}
 800b722:	b084      	sub	sp, #16
 800b724:	af00      	add	r7, sp, #0
 800b726:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b72c:	2300      	movs	r3, #0
 800b72e:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d044      	beq.n	800b7c0 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b736:	4b25      	ldr	r3, [pc, #148]	; (800b7cc <xTaskPriorityDisinherit+0xac>)
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	68ba      	ldr	r2, [r7, #8]
 800b73c:	429a      	cmp	r2, r3
 800b73e:	d001      	beq.n	800b744 <xTaskPriorityDisinherit+0x24>
 800b740:	b672      	cpsid	i
 800b742:	e7fe      	b.n	800b742 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800b744:	68bb      	ldr	r3, [r7, #8]
 800b746:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d101      	bne.n	800b750 <xTaskPriorityDisinherit+0x30>
 800b74c:	b672      	cpsid	i
 800b74e:	e7fe      	b.n	800b74e <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 800b750:	68bb      	ldr	r3, [r7, #8]
 800b752:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b754:	1e5a      	subs	r2, r3, #1
 800b756:	68bb      	ldr	r3, [r7, #8]
 800b758:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b75a:	68bb      	ldr	r3, [r7, #8]
 800b75c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b75e:	68bb      	ldr	r3, [r7, #8]
 800b760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b762:	429a      	cmp	r2, r3
 800b764:	d02c      	beq.n	800b7c0 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b766:	68bb      	ldr	r3, [r7, #8]
 800b768:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d128      	bne.n	800b7c0 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b76e:	68bb      	ldr	r3, [r7, #8]
 800b770:	3304      	adds	r3, #4
 800b772:	0018      	movs	r0, r3
 800b774:	f7fe fdbb 	bl	800a2ee <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b778:	68bb      	ldr	r3, [r7, #8]
 800b77a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b77c:	68bb      	ldr	r3, [r7, #8]
 800b77e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b780:	68bb      	ldr	r3, [r7, #8]
 800b782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b784:	2238      	movs	r2, #56	; 0x38
 800b786:	1ad2      	subs	r2, r2, r3
 800b788:	68bb      	ldr	r3, [r7, #8]
 800b78a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b78c:	68bb      	ldr	r3, [r7, #8]
 800b78e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b790:	4b0f      	ldr	r3, [pc, #60]	; (800b7d0 <xTaskPriorityDisinherit+0xb0>)
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	429a      	cmp	r2, r3
 800b796:	d903      	bls.n	800b7a0 <xTaskPriorityDisinherit+0x80>
 800b798:	68bb      	ldr	r3, [r7, #8]
 800b79a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b79c:	4b0c      	ldr	r3, [pc, #48]	; (800b7d0 <xTaskPriorityDisinherit+0xb0>)
 800b79e:	601a      	str	r2, [r3, #0]
 800b7a0:	68bb      	ldr	r3, [r7, #8]
 800b7a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7a4:	0013      	movs	r3, r2
 800b7a6:	009b      	lsls	r3, r3, #2
 800b7a8:	189b      	adds	r3, r3, r2
 800b7aa:	009b      	lsls	r3, r3, #2
 800b7ac:	4a09      	ldr	r2, [pc, #36]	; (800b7d4 <xTaskPriorityDisinherit+0xb4>)
 800b7ae:	189a      	adds	r2, r3, r2
 800b7b0:	68bb      	ldr	r3, [r7, #8]
 800b7b2:	3304      	adds	r3, #4
 800b7b4:	0019      	movs	r1, r3
 800b7b6:	0010      	movs	r0, r2
 800b7b8:	f7fe fd41 	bl	800a23e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b7bc:	2301      	movs	r3, #1
 800b7be:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b7c0:	68fb      	ldr	r3, [r7, #12]
	}
 800b7c2:	0018      	movs	r0, r3
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	b004      	add	sp, #16
 800b7c8:	bd80      	pop	{r7, pc}
 800b7ca:	46c0      	nop			; (mov r8, r8)
 800b7cc:	20001694 	.word	0x20001694
 800b7d0:	20001b70 	.word	0x20001b70
 800b7d4:	20001698 	.word	0x20001698

0800b7d8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b084      	sub	sp, #16
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
 800b7e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b7e2:	4b21      	ldr	r3, [pc, #132]	; (800b868 <prvAddCurrentTaskToDelayedList+0x90>)
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b7e8:	4b20      	ldr	r3, [pc, #128]	; (800b86c <prvAddCurrentTaskToDelayedList+0x94>)
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	3304      	adds	r3, #4
 800b7ee:	0018      	movs	r0, r3
 800b7f0:	f7fe fd7d 	bl	800a2ee <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	3301      	adds	r3, #1
 800b7f8:	d10b      	bne.n	800b812 <prvAddCurrentTaskToDelayedList+0x3a>
 800b7fa:	683b      	ldr	r3, [r7, #0]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d008      	beq.n	800b812 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b800:	4b1a      	ldr	r3, [pc, #104]	; (800b86c <prvAddCurrentTaskToDelayedList+0x94>)
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	1d1a      	adds	r2, r3, #4
 800b806:	4b1a      	ldr	r3, [pc, #104]	; (800b870 <prvAddCurrentTaskToDelayedList+0x98>)
 800b808:	0011      	movs	r1, r2
 800b80a:	0018      	movs	r0, r3
 800b80c:	f7fe fd17 	bl	800a23e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b810:	e026      	b.n	800b860 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b812:	68fa      	ldr	r2, [r7, #12]
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	18d3      	adds	r3, r2, r3
 800b818:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b81a:	4b14      	ldr	r3, [pc, #80]	; (800b86c <prvAddCurrentTaskToDelayedList+0x94>)
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	68ba      	ldr	r2, [r7, #8]
 800b820:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b822:	68ba      	ldr	r2, [r7, #8]
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	429a      	cmp	r2, r3
 800b828:	d209      	bcs.n	800b83e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b82a:	4b12      	ldr	r3, [pc, #72]	; (800b874 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b82c:	681a      	ldr	r2, [r3, #0]
 800b82e:	4b0f      	ldr	r3, [pc, #60]	; (800b86c <prvAddCurrentTaskToDelayedList+0x94>)
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	3304      	adds	r3, #4
 800b834:	0019      	movs	r1, r3
 800b836:	0010      	movs	r0, r2
 800b838:	f7fe fd23 	bl	800a282 <vListInsert>
}
 800b83c:	e010      	b.n	800b860 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b83e:	4b0e      	ldr	r3, [pc, #56]	; (800b878 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b840:	681a      	ldr	r2, [r3, #0]
 800b842:	4b0a      	ldr	r3, [pc, #40]	; (800b86c <prvAddCurrentTaskToDelayedList+0x94>)
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	3304      	adds	r3, #4
 800b848:	0019      	movs	r1, r3
 800b84a:	0010      	movs	r0, r2
 800b84c:	f7fe fd19 	bl	800a282 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b850:	4b0a      	ldr	r3, [pc, #40]	; (800b87c <prvAddCurrentTaskToDelayedList+0xa4>)
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	68ba      	ldr	r2, [r7, #8]
 800b856:	429a      	cmp	r2, r3
 800b858:	d202      	bcs.n	800b860 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b85a:	4b08      	ldr	r3, [pc, #32]	; (800b87c <prvAddCurrentTaskToDelayedList+0xa4>)
 800b85c:	68ba      	ldr	r2, [r7, #8]
 800b85e:	601a      	str	r2, [r3, #0]
}
 800b860:	46c0      	nop			; (mov r8, r8)
 800b862:	46bd      	mov	sp, r7
 800b864:	b004      	add	sp, #16
 800b866:	bd80      	pop	{r7, pc}
 800b868:	20001b6c 	.word	0x20001b6c
 800b86c:	20001694 	.word	0x20001694
 800b870:	20001b54 	.word	0x20001b54
 800b874:	20001b24 	.word	0x20001b24
 800b878:	20001b20 	.word	0x20001b20
 800b87c:	20001b88 	.word	0x20001b88

0800b880 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b880:	b590      	push	{r4, r7, lr}
 800b882:	b089      	sub	sp, #36	; 0x24
 800b884:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b886:	2300      	movs	r3, #0
 800b888:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b88a:	f000 fac9 	bl	800be20 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b88e:	4b17      	ldr	r3, [pc, #92]	; (800b8ec <xTimerCreateTimerTask+0x6c>)
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	2b00      	cmp	r3, #0
 800b894:	d020      	beq.n	800b8d8 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b896:	2300      	movs	r3, #0
 800b898:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b89a:	2300      	movs	r3, #0
 800b89c:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b89e:	003a      	movs	r2, r7
 800b8a0:	1d39      	adds	r1, r7, #4
 800b8a2:	2308      	movs	r3, #8
 800b8a4:	18fb      	adds	r3, r7, r3
 800b8a6:	0018      	movs	r0, r3
 800b8a8:	f7fe fc88 	bl	800a1bc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b8ac:	683c      	ldr	r4, [r7, #0]
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	68ba      	ldr	r2, [r7, #8]
 800b8b2:	490f      	ldr	r1, [pc, #60]	; (800b8f0 <xTimerCreateTimerTask+0x70>)
 800b8b4:	480f      	ldr	r0, [pc, #60]	; (800b8f4 <xTimerCreateTimerTask+0x74>)
 800b8b6:	9202      	str	r2, [sp, #8]
 800b8b8:	9301      	str	r3, [sp, #4]
 800b8ba:	2302      	movs	r3, #2
 800b8bc:	9300      	str	r3, [sp, #0]
 800b8be:	2300      	movs	r3, #0
 800b8c0:	0022      	movs	r2, r4
 800b8c2:	f7ff f968 	bl	800ab96 <xTaskCreateStatic>
 800b8c6:	0002      	movs	r2, r0
 800b8c8:	4b0b      	ldr	r3, [pc, #44]	; (800b8f8 <xTimerCreateTimerTask+0x78>)
 800b8ca:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b8cc:	4b0a      	ldr	r3, [pc, #40]	; (800b8f8 <xTimerCreateTimerTask+0x78>)
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d001      	beq.n	800b8d8 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 800b8d4:	2301      	movs	r3, #1
 800b8d6:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d101      	bne.n	800b8e2 <xTimerCreateTimerTask+0x62>
 800b8de:	b672      	cpsid	i
 800b8e0:	e7fe      	b.n	800b8e0 <xTimerCreateTimerTask+0x60>
	return xReturn;
 800b8e2:	68fb      	ldr	r3, [r7, #12]
}
 800b8e4:	0018      	movs	r0, r3
 800b8e6:	46bd      	mov	sp, r7
 800b8e8:	b005      	add	sp, #20
 800b8ea:	bd90      	pop	{r4, r7, pc}
 800b8ec:	20001bc4 	.word	0x20001bc4
 800b8f0:	0800f37c 	.word	0x0800f37c
 800b8f4:	0800ba19 	.word	0x0800ba19
 800b8f8:	20001bc8 	.word	0x20001bc8

0800b8fc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b8fc:	b590      	push	{r4, r7, lr}
 800b8fe:	b08b      	sub	sp, #44	; 0x2c
 800b900:	af00      	add	r7, sp, #0
 800b902:	60f8      	str	r0, [r7, #12]
 800b904:	60b9      	str	r1, [r7, #8]
 800b906:	607a      	str	r2, [r7, #4]
 800b908:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b90a:	2300      	movs	r3, #0
 800b90c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d101      	bne.n	800b918 <xTimerGenericCommand+0x1c>
 800b914:	b672      	cpsid	i
 800b916:	e7fe      	b.n	800b916 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b918:	4b1c      	ldr	r3, [pc, #112]	; (800b98c <xTimerGenericCommand+0x90>)
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d030      	beq.n	800b982 <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b920:	2414      	movs	r4, #20
 800b922:	193b      	adds	r3, r7, r4
 800b924:	68ba      	ldr	r2, [r7, #8]
 800b926:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b928:	193b      	adds	r3, r7, r4
 800b92a:	687a      	ldr	r2, [r7, #4]
 800b92c:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b92e:	193b      	adds	r3, r7, r4
 800b930:	68fa      	ldr	r2, [r7, #12]
 800b932:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b934:	68bb      	ldr	r3, [r7, #8]
 800b936:	2b05      	cmp	r3, #5
 800b938:	dc19      	bgt.n	800b96e <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b93a:	f7ff fed5 	bl	800b6e8 <xTaskGetSchedulerState>
 800b93e:	0003      	movs	r3, r0
 800b940:	2b02      	cmp	r3, #2
 800b942:	d109      	bne.n	800b958 <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b944:	4b11      	ldr	r3, [pc, #68]	; (800b98c <xTimerGenericCommand+0x90>)
 800b946:	6818      	ldr	r0, [r3, #0]
 800b948:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b94a:	1939      	adds	r1, r7, r4
 800b94c:	2300      	movs	r3, #0
 800b94e:	f7fe fdbd 	bl	800a4cc <xQueueGenericSend>
 800b952:	0003      	movs	r3, r0
 800b954:	627b      	str	r3, [r7, #36]	; 0x24
 800b956:	e014      	b.n	800b982 <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b958:	4b0c      	ldr	r3, [pc, #48]	; (800b98c <xTimerGenericCommand+0x90>)
 800b95a:	6818      	ldr	r0, [r3, #0]
 800b95c:	2314      	movs	r3, #20
 800b95e:	18f9      	adds	r1, r7, r3
 800b960:	2300      	movs	r3, #0
 800b962:	2200      	movs	r2, #0
 800b964:	f7fe fdb2 	bl	800a4cc <xQueueGenericSend>
 800b968:	0003      	movs	r3, r0
 800b96a:	627b      	str	r3, [r7, #36]	; 0x24
 800b96c:	e009      	b.n	800b982 <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b96e:	4b07      	ldr	r3, [pc, #28]	; (800b98c <xTimerGenericCommand+0x90>)
 800b970:	6818      	ldr	r0, [r3, #0]
 800b972:	683a      	ldr	r2, [r7, #0]
 800b974:	2314      	movs	r3, #20
 800b976:	18f9      	adds	r1, r7, r3
 800b978:	2300      	movs	r3, #0
 800b97a:	f7fe fe6b 	bl	800a654 <xQueueGenericSendFromISR>
 800b97e:	0003      	movs	r3, r0
 800b980:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b984:	0018      	movs	r0, r3
 800b986:	46bd      	mov	sp, r7
 800b988:	b00b      	add	sp, #44	; 0x2c
 800b98a:	bd90      	pop	{r4, r7, pc}
 800b98c:	20001bc4 	.word	0x20001bc4

0800b990 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b086      	sub	sp, #24
 800b994:	af02      	add	r7, sp, #8
 800b996:	6078      	str	r0, [r7, #4]
 800b998:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b99a:	4b1e      	ldr	r3, [pc, #120]	; (800ba14 <prvProcessExpiredTimer+0x84>)
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	68db      	ldr	r3, [r3, #12]
 800b9a0:	68db      	ldr	r3, [r3, #12]
 800b9a2:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	3304      	adds	r3, #4
 800b9a8:	0018      	movs	r0, r3
 800b9aa:	f7fe fca0 	bl	800a2ee <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	2228      	movs	r2, #40	; 0x28
 800b9b2:	5c9b      	ldrb	r3, [r3, r2]
 800b9b4:	001a      	movs	r2, r3
 800b9b6:	2304      	movs	r3, #4
 800b9b8:	4013      	ands	r3, r2
 800b9ba:	d019      	beq.n	800b9f0 <prvProcessExpiredTimer+0x60>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	699a      	ldr	r2, [r3, #24]
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	18d1      	adds	r1, r2, r3
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	683a      	ldr	r2, [r7, #0]
 800b9c8:	68f8      	ldr	r0, [r7, #12]
 800b9ca:	f000 f8c3 	bl	800bb54 <prvInsertTimerInActiveList>
 800b9ce:	1e03      	subs	r3, r0, #0
 800b9d0:	d017      	beq.n	800ba02 <prvProcessExpiredTimer+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b9d2:	687a      	ldr	r2, [r7, #4]
 800b9d4:	68f8      	ldr	r0, [r7, #12]
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	9300      	str	r3, [sp, #0]
 800b9da:	2300      	movs	r3, #0
 800b9dc:	2100      	movs	r1, #0
 800b9de:	f7ff ff8d 	bl	800b8fc <xTimerGenericCommand>
 800b9e2:	0003      	movs	r3, r0
 800b9e4:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 800b9e6:	68bb      	ldr	r3, [r7, #8]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d10a      	bne.n	800ba02 <prvProcessExpiredTimer+0x72>
 800b9ec:	b672      	cpsid	i
 800b9ee:	e7fe      	b.n	800b9ee <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	2228      	movs	r2, #40	; 0x28
 800b9f4:	5c9b      	ldrb	r3, [r3, r2]
 800b9f6:	2201      	movs	r2, #1
 800b9f8:	4393      	bics	r3, r2
 800b9fa:	b2d9      	uxtb	r1, r3
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	2228      	movs	r2, #40	; 0x28
 800ba00:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	6a1b      	ldr	r3, [r3, #32]
 800ba06:	68fa      	ldr	r2, [r7, #12]
 800ba08:	0010      	movs	r0, r2
 800ba0a:	4798      	blx	r3
}
 800ba0c:	46c0      	nop			; (mov r8, r8)
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	b004      	add	sp, #16
 800ba12:	bd80      	pop	{r7, pc}
 800ba14:	20001bbc 	.word	0x20001bbc

0800ba18 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ba18:	b580      	push	{r7, lr}
 800ba1a:	b084      	sub	sp, #16
 800ba1c:	af00      	add	r7, sp, #0
 800ba1e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ba20:	2308      	movs	r3, #8
 800ba22:	18fb      	adds	r3, r7, r3
 800ba24:	0018      	movs	r0, r3
 800ba26:	f000 f853 	bl	800bad0 <prvGetNextExpireTime>
 800ba2a:	0003      	movs	r3, r0
 800ba2c:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ba2e:	68ba      	ldr	r2, [r7, #8]
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	0011      	movs	r1, r2
 800ba34:	0018      	movs	r0, r3
 800ba36:	f000 f803 	bl	800ba40 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ba3a:	f000 f8cd 	bl	800bbd8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ba3e:	e7ef      	b.n	800ba20 <prvTimerTask+0x8>

0800ba40 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b084      	sub	sp, #16
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
 800ba48:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ba4a:	f7ff fac1 	bl	800afd0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ba4e:	2308      	movs	r3, #8
 800ba50:	18fb      	adds	r3, r7, r3
 800ba52:	0018      	movs	r0, r3
 800ba54:	f000 f85e 	bl	800bb14 <prvSampleTimeNow>
 800ba58:	0003      	movs	r3, r0
 800ba5a:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ba5c:	68bb      	ldr	r3, [r7, #8]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d12b      	bne.n	800baba <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ba62:	683b      	ldr	r3, [r7, #0]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d10c      	bne.n	800ba82 <prvProcessTimerOrBlockTask+0x42>
 800ba68:	687a      	ldr	r2, [r7, #4]
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	429a      	cmp	r2, r3
 800ba6e:	d808      	bhi.n	800ba82 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 800ba70:	f7ff faba 	bl	800afe8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ba74:	68fa      	ldr	r2, [r7, #12]
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	0011      	movs	r1, r2
 800ba7a:	0018      	movs	r0, r3
 800ba7c:	f7ff ff88 	bl	800b990 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ba80:	e01d      	b.n	800babe <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 800ba82:	683b      	ldr	r3, [r7, #0]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d008      	beq.n	800ba9a <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ba88:	4b0f      	ldr	r3, [pc, #60]	; (800bac8 <prvProcessTimerOrBlockTask+0x88>)
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d101      	bne.n	800ba96 <prvProcessTimerOrBlockTask+0x56>
 800ba92:	2301      	movs	r3, #1
 800ba94:	e000      	b.n	800ba98 <prvProcessTimerOrBlockTask+0x58>
 800ba96:	2300      	movs	r3, #0
 800ba98:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ba9a:	4b0c      	ldr	r3, [pc, #48]	; (800bacc <prvProcessTimerOrBlockTask+0x8c>)
 800ba9c:	6818      	ldr	r0, [r3, #0]
 800ba9e:	687a      	ldr	r2, [r7, #4]
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	1ad3      	subs	r3, r2, r3
 800baa4:	683a      	ldr	r2, [r7, #0]
 800baa6:	0019      	movs	r1, r3
 800baa8:	f7ff f842 	bl	800ab30 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800baac:	f7ff fa9c 	bl	800afe8 <xTaskResumeAll>
 800bab0:	1e03      	subs	r3, r0, #0
 800bab2:	d104      	bne.n	800babe <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 800bab4:	f000 fa84 	bl	800bfc0 <vPortYield>
}
 800bab8:	e001      	b.n	800babe <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 800baba:	f7ff fa95 	bl	800afe8 <xTaskResumeAll>
}
 800babe:	46c0      	nop			; (mov r8, r8)
 800bac0:	46bd      	mov	sp, r7
 800bac2:	b004      	add	sp, #16
 800bac4:	bd80      	pop	{r7, pc}
 800bac6:	46c0      	nop			; (mov r8, r8)
 800bac8:	20001bc0 	.word	0x20001bc0
 800bacc:	20001bc4 	.word	0x20001bc4

0800bad0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b084      	sub	sp, #16
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bad8:	4b0d      	ldr	r3, [pc, #52]	; (800bb10 <prvGetNextExpireTime+0x40>)
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d101      	bne.n	800bae6 <prvGetNextExpireTime+0x16>
 800bae2:	2201      	movs	r2, #1
 800bae4:	e000      	b.n	800bae8 <prvGetNextExpireTime+0x18>
 800bae6:	2200      	movs	r2, #0
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d105      	bne.n	800bb00 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800baf4:	4b06      	ldr	r3, [pc, #24]	; (800bb10 <prvGetNextExpireTime+0x40>)
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	68db      	ldr	r3, [r3, #12]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	60fb      	str	r3, [r7, #12]
 800bafe:	e001      	b.n	800bb04 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bb00:	2300      	movs	r3, #0
 800bb02:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bb04:	68fb      	ldr	r3, [r7, #12]
}
 800bb06:	0018      	movs	r0, r3
 800bb08:	46bd      	mov	sp, r7
 800bb0a:	b004      	add	sp, #16
 800bb0c:	bd80      	pop	{r7, pc}
 800bb0e:	46c0      	nop			; (mov r8, r8)
 800bb10:	20001bbc 	.word	0x20001bbc

0800bb14 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b084      	sub	sp, #16
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bb1c:	f7ff faf0 	bl	800b100 <xTaskGetTickCount>
 800bb20:	0003      	movs	r3, r0
 800bb22:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 800bb24:	4b0a      	ldr	r3, [pc, #40]	; (800bb50 <prvSampleTimeNow+0x3c>)
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	68fa      	ldr	r2, [r7, #12]
 800bb2a:	429a      	cmp	r2, r3
 800bb2c:	d205      	bcs.n	800bb3a <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 800bb2e:	f000 f919 	bl	800bd64 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	2201      	movs	r2, #1
 800bb36:	601a      	str	r2, [r3, #0]
 800bb38:	e002      	b.n	800bb40 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bb40:	4b03      	ldr	r3, [pc, #12]	; (800bb50 <prvSampleTimeNow+0x3c>)
 800bb42:	68fa      	ldr	r2, [r7, #12]
 800bb44:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 800bb46:	68fb      	ldr	r3, [r7, #12]
}
 800bb48:	0018      	movs	r0, r3
 800bb4a:	46bd      	mov	sp, r7
 800bb4c:	b004      	add	sp, #16
 800bb4e:	bd80      	pop	{r7, pc}
 800bb50:	20001bcc 	.word	0x20001bcc

0800bb54 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bb54:	b580      	push	{r7, lr}
 800bb56:	b086      	sub	sp, #24
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	60f8      	str	r0, [r7, #12]
 800bb5c:	60b9      	str	r1, [r7, #8]
 800bb5e:	607a      	str	r2, [r7, #4]
 800bb60:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bb62:	2300      	movs	r3, #0
 800bb64:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	68ba      	ldr	r2, [r7, #8]
 800bb6a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	68fa      	ldr	r2, [r7, #12]
 800bb70:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bb72:	68ba      	ldr	r2, [r7, #8]
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	429a      	cmp	r2, r3
 800bb78:	d812      	bhi.n	800bba0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bb7a:	687a      	ldr	r2, [r7, #4]
 800bb7c:	683b      	ldr	r3, [r7, #0]
 800bb7e:	1ad2      	subs	r2, r2, r3
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	699b      	ldr	r3, [r3, #24]
 800bb84:	429a      	cmp	r2, r3
 800bb86:	d302      	bcc.n	800bb8e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bb88:	2301      	movs	r3, #1
 800bb8a:	617b      	str	r3, [r7, #20]
 800bb8c:	e01b      	b.n	800bbc6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bb8e:	4b10      	ldr	r3, [pc, #64]	; (800bbd0 <prvInsertTimerInActiveList+0x7c>)
 800bb90:	681a      	ldr	r2, [r3, #0]
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	3304      	adds	r3, #4
 800bb96:	0019      	movs	r1, r3
 800bb98:	0010      	movs	r0, r2
 800bb9a:	f7fe fb72 	bl	800a282 <vListInsert>
 800bb9e:	e012      	b.n	800bbc6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bba0:	687a      	ldr	r2, [r7, #4]
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	429a      	cmp	r2, r3
 800bba6:	d206      	bcs.n	800bbb6 <prvInsertTimerInActiveList+0x62>
 800bba8:	68ba      	ldr	r2, [r7, #8]
 800bbaa:	683b      	ldr	r3, [r7, #0]
 800bbac:	429a      	cmp	r2, r3
 800bbae:	d302      	bcc.n	800bbb6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bbb0:	2301      	movs	r3, #1
 800bbb2:	617b      	str	r3, [r7, #20]
 800bbb4:	e007      	b.n	800bbc6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bbb6:	4b07      	ldr	r3, [pc, #28]	; (800bbd4 <prvInsertTimerInActiveList+0x80>)
 800bbb8:	681a      	ldr	r2, [r3, #0]
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	3304      	adds	r3, #4
 800bbbe:	0019      	movs	r1, r3
 800bbc0:	0010      	movs	r0, r2
 800bbc2:	f7fe fb5e 	bl	800a282 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bbc6:	697b      	ldr	r3, [r7, #20]
}
 800bbc8:	0018      	movs	r0, r3
 800bbca:	46bd      	mov	sp, r7
 800bbcc:	b006      	add	sp, #24
 800bbce:	bd80      	pop	{r7, pc}
 800bbd0:	20001bc0 	.word	0x20001bc0
 800bbd4:	20001bbc 	.word	0x20001bbc

0800bbd8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bbd8:	b590      	push	{r4, r7, lr}
 800bbda:	b08d      	sub	sp, #52	; 0x34
 800bbdc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bbde:	e0ac      	b.n	800bd3a <prvProcessReceivedCommands+0x162>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bbe0:	2208      	movs	r2, #8
 800bbe2:	18bb      	adds	r3, r7, r2
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	da0f      	bge.n	800bc0a <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bbea:	18bb      	adds	r3, r7, r2
 800bbec:	3304      	adds	r3, #4
 800bbee:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bbf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d101      	bne.n	800bbfa <prvProcessReceivedCommands+0x22>
 800bbf6:	b672      	cpsid	i
 800bbf8:	e7fe      	b.n	800bbf8 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bbfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbfc:	681a      	ldr	r2, [r3, #0]
 800bbfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc00:	6858      	ldr	r0, [r3, #4]
 800bc02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc04:	689b      	ldr	r3, [r3, #8]
 800bc06:	0019      	movs	r1, r3
 800bc08:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bc0a:	2208      	movs	r2, #8
 800bc0c:	18bb      	adds	r3, r7, r2
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	da00      	bge.n	800bc16 <prvProcessReceivedCommands+0x3e>
 800bc14:	e091      	b.n	800bd3a <prvProcessReceivedCommands+0x162>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bc16:	18bb      	adds	r3, r7, r2
 800bc18:	689b      	ldr	r3, [r3, #8]
 800bc1a:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bc1c:	6a3b      	ldr	r3, [r7, #32]
 800bc1e:	695b      	ldr	r3, [r3, #20]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d004      	beq.n	800bc2e <prvProcessReceivedCommands+0x56>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bc24:	6a3b      	ldr	r3, [r7, #32]
 800bc26:	3304      	adds	r3, #4
 800bc28:	0018      	movs	r0, r3
 800bc2a:	f7fe fb60 	bl	800a2ee <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bc2e:	1d3b      	adds	r3, r7, #4
 800bc30:	0018      	movs	r0, r3
 800bc32:	f7ff ff6f 	bl	800bb14 <prvSampleTimeNow>
 800bc36:	0003      	movs	r3, r0
 800bc38:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 800bc3a:	2308      	movs	r3, #8
 800bc3c:	18fb      	adds	r3, r7, r3
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	2b09      	cmp	r3, #9
 800bc42:	d900      	bls.n	800bc46 <prvProcessReceivedCommands+0x6e>
 800bc44:	e078      	b.n	800bd38 <prvProcessReceivedCommands+0x160>
 800bc46:	009a      	lsls	r2, r3, #2
 800bc48:	4b44      	ldr	r3, [pc, #272]	; (800bd5c <prvProcessReceivedCommands+0x184>)
 800bc4a:	18d3      	adds	r3, r2, r3
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bc50:	6a3b      	ldr	r3, [r7, #32]
 800bc52:	2228      	movs	r2, #40	; 0x28
 800bc54:	5c9b      	ldrb	r3, [r3, r2]
 800bc56:	2201      	movs	r2, #1
 800bc58:	4313      	orrs	r3, r2
 800bc5a:	b2d9      	uxtb	r1, r3
 800bc5c:	6a3b      	ldr	r3, [r7, #32]
 800bc5e:	2228      	movs	r2, #40	; 0x28
 800bc60:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bc62:	2408      	movs	r4, #8
 800bc64:	193b      	adds	r3, r7, r4
 800bc66:	685a      	ldr	r2, [r3, #4]
 800bc68:	6a3b      	ldr	r3, [r7, #32]
 800bc6a:	699b      	ldr	r3, [r3, #24]
 800bc6c:	18d1      	adds	r1, r2, r3
 800bc6e:	193b      	adds	r3, r7, r4
 800bc70:	685b      	ldr	r3, [r3, #4]
 800bc72:	69fa      	ldr	r2, [r7, #28]
 800bc74:	6a38      	ldr	r0, [r7, #32]
 800bc76:	f7ff ff6d 	bl	800bb54 <prvInsertTimerInActiveList>
 800bc7a:	1e03      	subs	r3, r0, #0
 800bc7c:	d05d      	beq.n	800bd3a <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bc7e:	6a3b      	ldr	r3, [r7, #32]
 800bc80:	6a1b      	ldr	r3, [r3, #32]
 800bc82:	6a3a      	ldr	r2, [r7, #32]
 800bc84:	0010      	movs	r0, r2
 800bc86:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bc88:	6a3b      	ldr	r3, [r7, #32]
 800bc8a:	2228      	movs	r2, #40	; 0x28
 800bc8c:	5c9b      	ldrb	r3, [r3, r2]
 800bc8e:	001a      	movs	r2, r3
 800bc90:	2304      	movs	r3, #4
 800bc92:	4013      	ands	r3, r2
 800bc94:	d051      	beq.n	800bd3a <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bc96:	193b      	adds	r3, r7, r4
 800bc98:	685a      	ldr	r2, [r3, #4]
 800bc9a:	6a3b      	ldr	r3, [r7, #32]
 800bc9c:	699b      	ldr	r3, [r3, #24]
 800bc9e:	18d2      	adds	r2, r2, r3
 800bca0:	6a38      	ldr	r0, [r7, #32]
 800bca2:	2300      	movs	r3, #0
 800bca4:	9300      	str	r3, [sp, #0]
 800bca6:	2300      	movs	r3, #0
 800bca8:	2100      	movs	r1, #0
 800bcaa:	f7ff fe27 	bl	800b8fc <xTimerGenericCommand>
 800bcae:	0003      	movs	r3, r0
 800bcb0:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 800bcb2:	69bb      	ldr	r3, [r7, #24]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d140      	bne.n	800bd3a <prvProcessReceivedCommands+0x162>
 800bcb8:	b672      	cpsid	i
 800bcba:	e7fe      	b.n	800bcba <prvProcessReceivedCommands+0xe2>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bcbc:	6a3b      	ldr	r3, [r7, #32]
 800bcbe:	2228      	movs	r2, #40	; 0x28
 800bcc0:	5c9b      	ldrb	r3, [r3, r2]
 800bcc2:	2201      	movs	r2, #1
 800bcc4:	4393      	bics	r3, r2
 800bcc6:	b2d9      	uxtb	r1, r3
 800bcc8:	6a3b      	ldr	r3, [r7, #32]
 800bcca:	2228      	movs	r2, #40	; 0x28
 800bccc:	5499      	strb	r1, [r3, r2]
					break;
 800bcce:	e034      	b.n	800bd3a <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bcd0:	6a3b      	ldr	r3, [r7, #32]
 800bcd2:	2228      	movs	r2, #40	; 0x28
 800bcd4:	5c9b      	ldrb	r3, [r3, r2]
 800bcd6:	2201      	movs	r2, #1
 800bcd8:	4313      	orrs	r3, r2
 800bcda:	b2d9      	uxtb	r1, r3
 800bcdc:	6a3b      	ldr	r3, [r7, #32]
 800bcde:	2228      	movs	r2, #40	; 0x28
 800bce0:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bce2:	2308      	movs	r3, #8
 800bce4:	18fb      	adds	r3, r7, r3
 800bce6:	685a      	ldr	r2, [r3, #4]
 800bce8:	6a3b      	ldr	r3, [r7, #32]
 800bcea:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bcec:	6a3b      	ldr	r3, [r7, #32]
 800bcee:	699b      	ldr	r3, [r3, #24]
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d101      	bne.n	800bcf8 <prvProcessReceivedCommands+0x120>
 800bcf4:	b672      	cpsid	i
 800bcf6:	e7fe      	b.n	800bcf6 <prvProcessReceivedCommands+0x11e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bcf8:	6a3b      	ldr	r3, [r7, #32]
 800bcfa:	699a      	ldr	r2, [r3, #24]
 800bcfc:	69fb      	ldr	r3, [r7, #28]
 800bcfe:	18d1      	adds	r1, r2, r3
 800bd00:	69fb      	ldr	r3, [r7, #28]
 800bd02:	69fa      	ldr	r2, [r7, #28]
 800bd04:	6a38      	ldr	r0, [r7, #32]
 800bd06:	f7ff ff25 	bl	800bb54 <prvInsertTimerInActiveList>
					break;
 800bd0a:	e016      	b.n	800bd3a <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800bd0c:	6a3b      	ldr	r3, [r7, #32]
 800bd0e:	2228      	movs	r2, #40	; 0x28
 800bd10:	5c9b      	ldrb	r3, [r3, r2]
 800bd12:	001a      	movs	r2, r3
 800bd14:	2302      	movs	r3, #2
 800bd16:	4013      	ands	r3, r2
 800bd18:	d104      	bne.n	800bd24 <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 800bd1a:	6a3b      	ldr	r3, [r7, #32]
 800bd1c:	0018      	movs	r0, r3
 800bd1e:	f000 faa3 	bl	800c268 <vPortFree>
 800bd22:	e00a      	b.n	800bd3a <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bd24:	6a3b      	ldr	r3, [r7, #32]
 800bd26:	2228      	movs	r2, #40	; 0x28
 800bd28:	5c9b      	ldrb	r3, [r3, r2]
 800bd2a:	2201      	movs	r2, #1
 800bd2c:	4393      	bics	r3, r2
 800bd2e:	b2d9      	uxtb	r1, r3
 800bd30:	6a3b      	ldr	r3, [r7, #32]
 800bd32:	2228      	movs	r2, #40	; 0x28
 800bd34:	5499      	strb	r1, [r3, r2]
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bd36:	e000      	b.n	800bd3a <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
 800bd38:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bd3a:	4b09      	ldr	r3, [pc, #36]	; (800bd60 <prvProcessReceivedCommands+0x188>)
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	2208      	movs	r2, #8
 800bd40:	18b9      	adds	r1, r7, r2
 800bd42:	2200      	movs	r2, #0
 800bd44:	0018      	movs	r0, r3
 800bd46:	f7fe fcf9 	bl	800a73c <xQueueReceive>
 800bd4a:	1e03      	subs	r3, r0, #0
 800bd4c:	d000      	beq.n	800bd50 <prvProcessReceivedCommands+0x178>
 800bd4e:	e747      	b.n	800bbe0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800bd50:	46c0      	nop			; (mov r8, r8)
 800bd52:	46c0      	nop			; (mov r8, r8)
 800bd54:	46bd      	mov	sp, r7
 800bd56:	b00b      	add	sp, #44	; 0x2c
 800bd58:	bd90      	pop	{r4, r7, pc}
 800bd5a:	46c0      	nop			; (mov r8, r8)
 800bd5c:	0800f594 	.word	0x0800f594
 800bd60:	20001bc4 	.word	0x20001bc4

0800bd64 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b088      	sub	sp, #32
 800bd68:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bd6a:	e041      	b.n	800bdf0 <prvSwitchTimerLists+0x8c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bd6c:	4b2a      	ldr	r3, [pc, #168]	; (800be18 <prvSwitchTimerLists+0xb4>)
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	68db      	ldr	r3, [r3, #12]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd76:	4b28      	ldr	r3, [pc, #160]	; (800be18 <prvSwitchTimerLists+0xb4>)
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	68db      	ldr	r3, [r3, #12]
 800bd7c:	68db      	ldr	r3, [r3, #12]
 800bd7e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	3304      	adds	r3, #4
 800bd84:	0018      	movs	r0, r3
 800bd86:	f7fe fab2 	bl	800a2ee <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	6a1b      	ldr	r3, [r3, #32]
 800bd8e:	68fa      	ldr	r2, [r7, #12]
 800bd90:	0010      	movs	r0, r2
 800bd92:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	2228      	movs	r2, #40	; 0x28
 800bd98:	5c9b      	ldrb	r3, [r3, r2]
 800bd9a:	001a      	movs	r2, r3
 800bd9c:	2304      	movs	r3, #4
 800bd9e:	4013      	ands	r3, r2
 800bda0:	d026      	beq.n	800bdf0 <prvSwitchTimerLists+0x8c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	699b      	ldr	r3, [r3, #24]
 800bda6:	693a      	ldr	r2, [r7, #16]
 800bda8:	18d3      	adds	r3, r2, r3
 800bdaa:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bdac:	68ba      	ldr	r2, [r7, #8]
 800bdae:	693b      	ldr	r3, [r7, #16]
 800bdb0:	429a      	cmp	r2, r3
 800bdb2:	d90e      	bls.n	800bdd2 <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	68ba      	ldr	r2, [r7, #8]
 800bdb8:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	68fa      	ldr	r2, [r7, #12]
 800bdbe:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bdc0:	4b15      	ldr	r3, [pc, #84]	; (800be18 <prvSwitchTimerLists+0xb4>)
 800bdc2:	681a      	ldr	r2, [r3, #0]
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	3304      	adds	r3, #4
 800bdc8:	0019      	movs	r1, r3
 800bdca:	0010      	movs	r0, r2
 800bdcc:	f7fe fa59 	bl	800a282 <vListInsert>
 800bdd0:	e00e      	b.n	800bdf0 <prvSwitchTimerLists+0x8c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bdd2:	693a      	ldr	r2, [r7, #16]
 800bdd4:	68f8      	ldr	r0, [r7, #12]
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	9300      	str	r3, [sp, #0]
 800bdda:	2300      	movs	r3, #0
 800bddc:	2100      	movs	r1, #0
 800bdde:	f7ff fd8d 	bl	800b8fc <xTimerGenericCommand>
 800bde2:	0003      	movs	r3, r0
 800bde4:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d101      	bne.n	800bdf0 <prvSwitchTimerLists+0x8c>
 800bdec:	b672      	cpsid	i
 800bdee:	e7fe      	b.n	800bdee <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bdf0:	4b09      	ldr	r3, [pc, #36]	; (800be18 <prvSwitchTimerLists+0xb4>)
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d1b8      	bne.n	800bd6c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bdfa:	4b07      	ldr	r3, [pc, #28]	; (800be18 <prvSwitchTimerLists+0xb4>)
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800be00:	4b06      	ldr	r3, [pc, #24]	; (800be1c <prvSwitchTimerLists+0xb8>)
 800be02:	681a      	ldr	r2, [r3, #0]
 800be04:	4b04      	ldr	r3, [pc, #16]	; (800be18 <prvSwitchTimerLists+0xb4>)
 800be06:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 800be08:	4b04      	ldr	r3, [pc, #16]	; (800be1c <prvSwitchTimerLists+0xb8>)
 800be0a:	697a      	ldr	r2, [r7, #20]
 800be0c:	601a      	str	r2, [r3, #0]
}
 800be0e:	46c0      	nop			; (mov r8, r8)
 800be10:	46bd      	mov	sp, r7
 800be12:	b006      	add	sp, #24
 800be14:	bd80      	pop	{r7, pc}
 800be16:	46c0      	nop			; (mov r8, r8)
 800be18:	20001bbc 	.word	0x20001bbc
 800be1c:	20001bc0 	.word	0x20001bc0

0800be20 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800be20:	b580      	push	{r7, lr}
 800be22:	b082      	sub	sp, #8
 800be24:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800be26:	f000 f8db 	bl	800bfe0 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800be2a:	4b16      	ldr	r3, [pc, #88]	; (800be84 <prvCheckForValidListAndQueue+0x64>)
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d123      	bne.n	800be7a <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 800be32:	4b15      	ldr	r3, [pc, #84]	; (800be88 <prvCheckForValidListAndQueue+0x68>)
 800be34:	0018      	movs	r0, r3
 800be36:	f7fe f9d9 	bl	800a1ec <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800be3a:	4b14      	ldr	r3, [pc, #80]	; (800be8c <prvCheckForValidListAndQueue+0x6c>)
 800be3c:	0018      	movs	r0, r3
 800be3e:	f7fe f9d5 	bl	800a1ec <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800be42:	4b13      	ldr	r3, [pc, #76]	; (800be90 <prvCheckForValidListAndQueue+0x70>)
 800be44:	4a10      	ldr	r2, [pc, #64]	; (800be88 <prvCheckForValidListAndQueue+0x68>)
 800be46:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800be48:	4b12      	ldr	r3, [pc, #72]	; (800be94 <prvCheckForValidListAndQueue+0x74>)
 800be4a:	4a10      	ldr	r2, [pc, #64]	; (800be8c <prvCheckForValidListAndQueue+0x6c>)
 800be4c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800be4e:	4b12      	ldr	r3, [pc, #72]	; (800be98 <prvCheckForValidListAndQueue+0x78>)
 800be50:	4a12      	ldr	r2, [pc, #72]	; (800be9c <prvCheckForValidListAndQueue+0x7c>)
 800be52:	2100      	movs	r1, #0
 800be54:	9100      	str	r1, [sp, #0]
 800be56:	2110      	movs	r1, #16
 800be58:	200a      	movs	r0, #10
 800be5a:	f7fe fac4 	bl	800a3e6 <xQueueGenericCreateStatic>
 800be5e:	0002      	movs	r2, r0
 800be60:	4b08      	ldr	r3, [pc, #32]	; (800be84 <prvCheckForValidListAndQueue+0x64>)
 800be62:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800be64:	4b07      	ldr	r3, [pc, #28]	; (800be84 <prvCheckForValidListAndQueue+0x64>)
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d006      	beq.n	800be7a <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800be6c:	4b05      	ldr	r3, [pc, #20]	; (800be84 <prvCheckForValidListAndQueue+0x64>)
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	4a0b      	ldr	r2, [pc, #44]	; (800bea0 <prvCheckForValidListAndQueue+0x80>)
 800be72:	0011      	movs	r1, r2
 800be74:	0018      	movs	r0, r3
 800be76:	f7fe fe33 	bl	800aae0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800be7a:	f000 f8c3 	bl	800c004 <vPortExitCritical>
}
 800be7e:	46c0      	nop			; (mov r8, r8)
 800be80:	46bd      	mov	sp, r7
 800be82:	bd80      	pop	{r7, pc}
 800be84:	20001bc4 	.word	0x20001bc4
 800be88:	20001b94 	.word	0x20001b94
 800be8c:	20001ba8 	.word	0x20001ba8
 800be90:	20001bbc 	.word	0x20001bbc
 800be94:	20001bc0 	.word	0x20001bc0
 800be98:	20001c70 	.word	0x20001c70
 800be9c:	20001bd0 	.word	0x20001bd0
 800bea0:	0800f384 	.word	0x0800f384

0800bea4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b084      	sub	sp, #16
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	60f8      	str	r0, [r7, #12]
 800beac:	60b9      	str	r1, [r7, #8]
 800beae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	3b04      	subs	r3, #4
 800beb4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	2280      	movs	r2, #128	; 0x80
 800beba:	0452      	lsls	r2, r2, #17
 800bebc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	3b04      	subs	r3, #4
 800bec2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800bec4:	68ba      	ldr	r2, [r7, #8]
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	3b04      	subs	r3, #4
 800bece:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bed0:	4a08      	ldr	r2, [pc, #32]	; (800bef4 <pxPortInitialiseStack+0x50>)
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	3b14      	subs	r3, #20
 800beda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bedc:	687a      	ldr	r2, [r7, #4]
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	3b20      	subs	r3, #32
 800bee6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bee8:	68fb      	ldr	r3, [r7, #12]
}
 800beea:	0018      	movs	r0, r3
 800beec:	46bd      	mov	sp, r7
 800beee:	b004      	add	sp, #16
 800bef0:	bd80      	pop	{r7, pc}
 800bef2:	46c0      	nop			; (mov r8, r8)
 800bef4:	0800bef9 	.word	0x0800bef9

0800bef8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bef8:	b580      	push	{r7, lr}
 800befa:	b082      	sub	sp, #8
 800befc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800befe:	2300      	movs	r3, #0
 800bf00:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bf02:	4b08      	ldr	r3, [pc, #32]	; (800bf24 <prvTaskExitError+0x2c>)
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	3301      	adds	r3, #1
 800bf08:	d001      	beq.n	800bf0e <prvTaskExitError+0x16>
 800bf0a:	b672      	cpsid	i
 800bf0c:	e7fe      	b.n	800bf0c <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800bf0e:	b672      	cpsid	i
	while( ulDummy == 0 )
 800bf10:	46c0      	nop			; (mov r8, r8)
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d0fc      	beq.n	800bf12 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bf18:	46c0      	nop			; (mov r8, r8)
 800bf1a:	46c0      	nop			; (mov r8, r8)
 800bf1c:	46bd      	mov	sp, r7
 800bf1e:	b002      	add	sp, #8
 800bf20:	bd80      	pop	{r7, pc}
 800bf22:	46c0      	nop			; (mov r8, r8)
 800bf24:	2000000c 	.word	0x2000000c

0800bf28 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 800bf2c:	46c0      	nop			; (mov r8, r8)
 800bf2e:	46bd      	mov	sp, r7
 800bf30:	bd80      	pop	{r7, pc}
	...

0800bf40 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 800bf40:	4a0b      	ldr	r2, [pc, #44]	; (800bf70 <pxCurrentTCBConst2>)
 800bf42:	6813      	ldr	r3, [r2, #0]
 800bf44:	6818      	ldr	r0, [r3, #0]
 800bf46:	3020      	adds	r0, #32
 800bf48:	f380 8809 	msr	PSP, r0
 800bf4c:	2002      	movs	r0, #2
 800bf4e:	f380 8814 	msr	CONTROL, r0
 800bf52:	f3bf 8f6f 	isb	sy
 800bf56:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 800bf58:	46ae      	mov	lr, r5
 800bf5a:	bc08      	pop	{r3}
 800bf5c:	bc04      	pop	{r2}
 800bf5e:	b662      	cpsie	i
 800bf60:	4718      	bx	r3
 800bf62:	46c0      	nop			; (mov r8, r8)
 800bf64:	46c0      	nop			; (mov r8, r8)
 800bf66:	46c0      	nop			; (mov r8, r8)
 800bf68:	46c0      	nop			; (mov r8, r8)
 800bf6a:	46c0      	nop			; (mov r8, r8)
 800bf6c:	46c0      	nop			; (mov r8, r8)
 800bf6e:	46c0      	nop			; (mov r8, r8)

0800bf70 <pxCurrentTCBConst2>:
 800bf70:	20001694 	.word	0x20001694
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 800bf74:	46c0      	nop			; (mov r8, r8)
 800bf76:	46c0      	nop			; (mov r8, r8)

0800bf78 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bf7c:	4b0e      	ldr	r3, [pc, #56]	; (800bfb8 <xPortStartScheduler+0x40>)
 800bf7e:	681a      	ldr	r2, [r3, #0]
 800bf80:	4b0d      	ldr	r3, [pc, #52]	; (800bfb8 <xPortStartScheduler+0x40>)
 800bf82:	21ff      	movs	r1, #255	; 0xff
 800bf84:	0409      	lsls	r1, r1, #16
 800bf86:	430a      	orrs	r2, r1
 800bf88:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bf8a:	4b0b      	ldr	r3, [pc, #44]	; (800bfb8 <xPortStartScheduler+0x40>)
 800bf8c:	681a      	ldr	r2, [r3, #0]
 800bf8e:	4b0a      	ldr	r3, [pc, #40]	; (800bfb8 <xPortStartScheduler+0x40>)
 800bf90:	21ff      	movs	r1, #255	; 0xff
 800bf92:	0609      	lsls	r1, r1, #24
 800bf94:	430a      	orrs	r2, r1
 800bf96:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bf98:	f000 f898 	bl	800c0cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bf9c:	4b07      	ldr	r3, [pc, #28]	; (800bfbc <xPortStartScheduler+0x44>)
 800bf9e:	2200      	movs	r2, #0
 800bfa0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 800bfa2:	f7ff ffcd 	bl	800bf40 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bfa6:	f7ff f969 	bl	800b27c <vTaskSwitchContext>
	prvTaskExitError();
 800bfaa:	f7ff ffa5 	bl	800bef8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bfae:	2300      	movs	r3, #0
}
 800bfb0:	0018      	movs	r0, r3
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	bd80      	pop	{r7, pc}
 800bfb6:	46c0      	nop			; (mov r8, r8)
 800bfb8:	e000ed20 	.word	0xe000ed20
 800bfbc:	2000000c 	.word	0x2000000c

0800bfc0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 800bfc0:	b580      	push	{r7, lr}
 800bfc2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bfc4:	4b05      	ldr	r3, [pc, #20]	; (800bfdc <vPortYield+0x1c>)
 800bfc6:	2280      	movs	r2, #128	; 0x80
 800bfc8:	0552      	lsls	r2, r2, #21
 800bfca:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800bfcc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800bfd0:	f3bf 8f6f 	isb	sy
}
 800bfd4:	46c0      	nop			; (mov r8, r8)
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	bd80      	pop	{r7, pc}
 800bfda:	46c0      	nop			; (mov r8, r8)
 800bfdc:	e000ed04 	.word	0xe000ed04

0800bfe0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bfe0:	b580      	push	{r7, lr}
 800bfe2:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 800bfe4:	b672      	cpsid	i
	uxCriticalNesting++;
 800bfe6:	4b06      	ldr	r3, [pc, #24]	; (800c000 <vPortEnterCritical+0x20>)
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	1c5a      	adds	r2, r3, #1
 800bfec:	4b04      	ldr	r3, [pc, #16]	; (800c000 <vPortEnterCritical+0x20>)
 800bfee:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 800bff0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800bff4:	f3bf 8f6f 	isb	sy
}
 800bff8:	46c0      	nop			; (mov r8, r8)
 800bffa:	46bd      	mov	sp, r7
 800bffc:	bd80      	pop	{r7, pc}
 800bffe:	46c0      	nop			; (mov r8, r8)
 800c000:	2000000c 	.word	0x2000000c

0800c004 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c004:	b580      	push	{r7, lr}
 800c006:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c008:	4b09      	ldr	r3, [pc, #36]	; (800c030 <vPortExitCritical+0x2c>)
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d101      	bne.n	800c014 <vPortExitCritical+0x10>
 800c010:	b672      	cpsid	i
 800c012:	e7fe      	b.n	800c012 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 800c014:	4b06      	ldr	r3, [pc, #24]	; (800c030 <vPortExitCritical+0x2c>)
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	1e5a      	subs	r2, r3, #1
 800c01a:	4b05      	ldr	r3, [pc, #20]	; (800c030 <vPortExitCritical+0x2c>)
 800c01c:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 800c01e:	4b04      	ldr	r3, [pc, #16]	; (800c030 <vPortExitCritical+0x2c>)
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	2b00      	cmp	r3, #0
 800c024:	d100      	bne.n	800c028 <vPortExitCritical+0x24>
	{
		portENABLE_INTERRUPTS();
 800c026:	b662      	cpsie	i
	}
}
 800c028:	46c0      	nop			; (mov r8, r8)
 800c02a:	46bd      	mov	sp, r7
 800c02c:	bd80      	pop	{r7, pc}
 800c02e:	46c0      	nop			; (mov r8, r8)
 800c030:	2000000c 	.word	0x2000000c

0800c034 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 800c034:	f3ef 8010 	mrs	r0, PRIMASK
 800c038:	b672      	cpsid	i
 800c03a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800c03c:	46c0      	nop			; (mov r8, r8)
 800c03e:	0018      	movs	r0, r3

0800c040 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 800c040:	f380 8810 	msr	PRIMASK, r0
 800c044:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800c046:	46c0      	nop			; (mov r8, r8)
	...

0800c050 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c050:	f3ef 8009 	mrs	r0, PSP
 800c054:	4b0e      	ldr	r3, [pc, #56]	; (800c090 <pxCurrentTCBConst>)
 800c056:	681a      	ldr	r2, [r3, #0]
 800c058:	3820      	subs	r0, #32
 800c05a:	6010      	str	r0, [r2, #0]
 800c05c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800c05e:	4644      	mov	r4, r8
 800c060:	464d      	mov	r5, r9
 800c062:	4656      	mov	r6, sl
 800c064:	465f      	mov	r7, fp
 800c066:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800c068:	b508      	push	{r3, lr}
 800c06a:	b672      	cpsid	i
 800c06c:	f7ff f906 	bl	800b27c <vTaskSwitchContext>
 800c070:	b662      	cpsie	i
 800c072:	bc0c      	pop	{r2, r3}
 800c074:	6811      	ldr	r1, [r2, #0]
 800c076:	6808      	ldr	r0, [r1, #0]
 800c078:	3010      	adds	r0, #16
 800c07a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800c07c:	46a0      	mov	r8, r4
 800c07e:	46a9      	mov	r9, r5
 800c080:	46b2      	mov	sl, r6
 800c082:	46bb      	mov	fp, r7
 800c084:	f380 8809 	msr	PSP, r0
 800c088:	3820      	subs	r0, #32
 800c08a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800c08c:	4718      	bx	r3
 800c08e:	46c0      	nop			; (mov r8, r8)

0800c090 <pxCurrentTCBConst>:
 800c090:	20001694 	.word	0x20001694
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 800c094:	46c0      	nop			; (mov r8, r8)
 800c096:	46c0      	nop			; (mov r8, r8)

0800c098 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c098:	b580      	push	{r7, lr}
 800c09a:	b082      	sub	sp, #8
 800c09c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800c09e:	f7ff ffc9 	bl	800c034 <ulSetInterruptMaskFromISR>
 800c0a2:	0003      	movs	r3, r0
 800c0a4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c0a6:	f7ff f839 	bl	800b11c <xTaskIncrementTick>
 800c0aa:	1e03      	subs	r3, r0, #0
 800c0ac:	d003      	beq.n	800c0b6 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c0ae:	4b06      	ldr	r3, [pc, #24]	; (800c0c8 <xPortSysTickHandler+0x30>)
 800c0b0:	2280      	movs	r2, #128	; 0x80
 800c0b2:	0552      	lsls	r2, r2, #21
 800c0b4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	0018      	movs	r0, r3
 800c0ba:	f7ff ffc1 	bl	800c040 <vClearInterruptMaskFromISR>
}
 800c0be:	46c0      	nop			; (mov r8, r8)
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	b002      	add	sp, #8
 800c0c4:	bd80      	pop	{r7, pc}
 800c0c6:	46c0      	nop			; (mov r8, r8)
 800c0c8:	e000ed04 	.word	0xe000ed04

0800c0cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c0cc:	b580      	push	{r7, lr}
 800c0ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c0d0:	4b0b      	ldr	r3, [pc, #44]	; (800c100 <vPortSetupTimerInterrupt+0x34>)
 800c0d2:	2200      	movs	r2, #0
 800c0d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c0d6:	4b0b      	ldr	r3, [pc, #44]	; (800c104 <vPortSetupTimerInterrupt+0x38>)
 800c0d8:	2200      	movs	r2, #0
 800c0da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c0dc:	4b0a      	ldr	r3, [pc, #40]	; (800c108 <vPortSetupTimerInterrupt+0x3c>)
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	22fa      	movs	r2, #250	; 0xfa
 800c0e2:	0091      	lsls	r1, r2, #2
 800c0e4:	0018      	movs	r0, r3
 800c0e6:	f7f4 f835 	bl	8000154 <__udivsi3>
 800c0ea:	0003      	movs	r3, r0
 800c0ec:	001a      	movs	r2, r3
 800c0ee:	4b07      	ldr	r3, [pc, #28]	; (800c10c <vPortSetupTimerInterrupt+0x40>)
 800c0f0:	3a01      	subs	r2, #1
 800c0f2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 800c0f4:	4b02      	ldr	r3, [pc, #8]	; (800c100 <vPortSetupTimerInterrupt+0x34>)
 800c0f6:	2207      	movs	r2, #7
 800c0f8:	601a      	str	r2, [r3, #0]
}
 800c0fa:	46c0      	nop			; (mov r8, r8)
 800c0fc:	46bd      	mov	sp, r7
 800c0fe:	bd80      	pop	{r7, pc}
 800c100:	e000e010 	.word	0xe000e010
 800c104:	e000e018 	.word	0xe000e018
 800c108:	20000000 	.word	0x20000000
 800c10c:	e000e014 	.word	0xe000e014

0800c110 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b086      	sub	sp, #24
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c118:	2300      	movs	r3, #0
 800c11a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800c11c:	f7fe ff58 	bl	800afd0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c120:	4b4b      	ldr	r3, [pc, #300]	; (800c250 <pvPortMalloc+0x140>)
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	2b00      	cmp	r3, #0
 800c126:	d101      	bne.n	800c12c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c128:	f000 f8ec 	bl	800c304 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c12c:	4b49      	ldr	r3, [pc, #292]	; (800c254 <pvPortMalloc+0x144>)
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	687a      	ldr	r2, [r7, #4]
 800c132:	4013      	ands	r3, r2
 800c134:	d000      	beq.n	800c138 <pvPortMalloc+0x28>
 800c136:	e07e      	b.n	800c236 <pvPortMalloc+0x126>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d012      	beq.n	800c164 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800c13e:	2208      	movs	r2, #8
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	189b      	adds	r3, r3, r2
 800c144:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	2207      	movs	r2, #7
 800c14a:	4013      	ands	r3, r2
 800c14c:	d00a      	beq.n	800c164 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	2207      	movs	r2, #7
 800c152:	4393      	bics	r3, r2
 800c154:	3308      	adds	r3, #8
 800c156:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	2207      	movs	r2, #7
 800c15c:	4013      	ands	r3, r2
 800c15e:	d001      	beq.n	800c164 <pvPortMalloc+0x54>
 800c160:	b672      	cpsid	i
 800c162:	e7fe      	b.n	800c162 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d065      	beq.n	800c236 <pvPortMalloc+0x126>
 800c16a:	4b3b      	ldr	r3, [pc, #236]	; (800c258 <pvPortMalloc+0x148>)
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	687a      	ldr	r2, [r7, #4]
 800c170:	429a      	cmp	r2, r3
 800c172:	d860      	bhi.n	800c236 <pvPortMalloc+0x126>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c174:	4b39      	ldr	r3, [pc, #228]	; (800c25c <pvPortMalloc+0x14c>)
 800c176:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800c178:	4b38      	ldr	r3, [pc, #224]	; (800c25c <pvPortMalloc+0x14c>)
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c17e:	e004      	b.n	800c18a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 800c180:	697b      	ldr	r3, [r7, #20]
 800c182:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c184:	697b      	ldr	r3, [r7, #20]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c18a:	697b      	ldr	r3, [r7, #20]
 800c18c:	685b      	ldr	r3, [r3, #4]
 800c18e:	687a      	ldr	r2, [r7, #4]
 800c190:	429a      	cmp	r2, r3
 800c192:	d903      	bls.n	800c19c <pvPortMalloc+0x8c>
 800c194:	697b      	ldr	r3, [r7, #20]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d1f1      	bne.n	800c180 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c19c:	4b2c      	ldr	r3, [pc, #176]	; (800c250 <pvPortMalloc+0x140>)
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	697a      	ldr	r2, [r7, #20]
 800c1a2:	429a      	cmp	r2, r3
 800c1a4:	d047      	beq.n	800c236 <pvPortMalloc+0x126>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c1a6:	693b      	ldr	r3, [r7, #16]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	2208      	movs	r2, #8
 800c1ac:	189b      	adds	r3, r3, r2
 800c1ae:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c1b0:	697b      	ldr	r3, [r7, #20]
 800c1b2:	681a      	ldr	r2, [r3, #0]
 800c1b4:	693b      	ldr	r3, [r7, #16]
 800c1b6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c1b8:	697b      	ldr	r3, [r7, #20]
 800c1ba:	685a      	ldr	r2, [r3, #4]
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	1ad2      	subs	r2, r2, r3
 800c1c0:	2308      	movs	r3, #8
 800c1c2:	005b      	lsls	r3, r3, #1
 800c1c4:	429a      	cmp	r2, r3
 800c1c6:	d916      	bls.n	800c1f6 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c1c8:	697a      	ldr	r2, [r7, #20]
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	18d3      	adds	r3, r2, r3
 800c1ce:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c1d0:	68bb      	ldr	r3, [r7, #8]
 800c1d2:	2207      	movs	r2, #7
 800c1d4:	4013      	ands	r3, r2
 800c1d6:	d001      	beq.n	800c1dc <pvPortMalloc+0xcc>
 800c1d8:	b672      	cpsid	i
 800c1da:	e7fe      	b.n	800c1da <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c1dc:	697b      	ldr	r3, [r7, #20]
 800c1de:	685a      	ldr	r2, [r3, #4]
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	1ad2      	subs	r2, r2, r3
 800c1e4:	68bb      	ldr	r3, [r7, #8]
 800c1e6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c1e8:	697b      	ldr	r3, [r7, #20]
 800c1ea:	687a      	ldr	r2, [r7, #4]
 800c1ec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c1ee:	68bb      	ldr	r3, [r7, #8]
 800c1f0:	0018      	movs	r0, r3
 800c1f2:	f000 f8e7 	bl	800c3c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c1f6:	4b18      	ldr	r3, [pc, #96]	; (800c258 <pvPortMalloc+0x148>)
 800c1f8:	681a      	ldr	r2, [r3, #0]
 800c1fa:	697b      	ldr	r3, [r7, #20]
 800c1fc:	685b      	ldr	r3, [r3, #4]
 800c1fe:	1ad2      	subs	r2, r2, r3
 800c200:	4b15      	ldr	r3, [pc, #84]	; (800c258 <pvPortMalloc+0x148>)
 800c202:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c204:	4b14      	ldr	r3, [pc, #80]	; (800c258 <pvPortMalloc+0x148>)
 800c206:	681a      	ldr	r2, [r3, #0]
 800c208:	4b15      	ldr	r3, [pc, #84]	; (800c260 <pvPortMalloc+0x150>)
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	429a      	cmp	r2, r3
 800c20e:	d203      	bcs.n	800c218 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c210:	4b11      	ldr	r3, [pc, #68]	; (800c258 <pvPortMalloc+0x148>)
 800c212:	681a      	ldr	r2, [r3, #0]
 800c214:	4b12      	ldr	r3, [pc, #72]	; (800c260 <pvPortMalloc+0x150>)
 800c216:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c218:	697b      	ldr	r3, [r7, #20]
 800c21a:	685a      	ldr	r2, [r3, #4]
 800c21c:	4b0d      	ldr	r3, [pc, #52]	; (800c254 <pvPortMalloc+0x144>)
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	431a      	orrs	r2, r3
 800c222:	697b      	ldr	r3, [r7, #20]
 800c224:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c226:	697b      	ldr	r3, [r7, #20]
 800c228:	2200      	movs	r2, #0
 800c22a:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c22c:	4b0d      	ldr	r3, [pc, #52]	; (800c264 <pvPortMalloc+0x154>)
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	1c5a      	adds	r2, r3, #1
 800c232:	4b0c      	ldr	r3, [pc, #48]	; (800c264 <pvPortMalloc+0x154>)
 800c234:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c236:	f7fe fed7 	bl	800afe8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	2207      	movs	r2, #7
 800c23e:	4013      	ands	r3, r2
 800c240:	d001      	beq.n	800c246 <pvPortMalloc+0x136>
 800c242:	b672      	cpsid	i
 800c244:	e7fe      	b.n	800c244 <pvPortMalloc+0x134>
	return pvReturn;
 800c246:	68fb      	ldr	r3, [r7, #12]
}
 800c248:	0018      	movs	r0, r3
 800c24a:	46bd      	mov	sp, r7
 800c24c:	b006      	add	sp, #24
 800c24e:	bd80      	pop	{r7, pc}
 800c250:	200028c8 	.word	0x200028c8
 800c254:	200028dc 	.word	0x200028dc
 800c258:	200028cc 	.word	0x200028cc
 800c25c:	200028c0 	.word	0x200028c0
 800c260:	200028d0 	.word	0x200028d0
 800c264:	200028d4 	.word	0x200028d4

0800c268 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c268:	b580      	push	{r7, lr}
 800c26a:	b084      	sub	sp, #16
 800c26c:	af00      	add	r7, sp, #0
 800c26e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	2b00      	cmp	r3, #0
 800c278:	d03a      	beq.n	800c2f0 <vPortFree+0x88>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c27a:	2308      	movs	r3, #8
 800c27c:	425b      	negs	r3, r3
 800c27e:	68fa      	ldr	r2, [r7, #12]
 800c280:	18d3      	adds	r3, r2, r3
 800c282:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c288:	68bb      	ldr	r3, [r7, #8]
 800c28a:	685a      	ldr	r2, [r3, #4]
 800c28c:	4b1a      	ldr	r3, [pc, #104]	; (800c2f8 <vPortFree+0x90>)
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	4013      	ands	r3, r2
 800c292:	d101      	bne.n	800c298 <vPortFree+0x30>
 800c294:	b672      	cpsid	i
 800c296:	e7fe      	b.n	800c296 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c298:	68bb      	ldr	r3, [r7, #8]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d001      	beq.n	800c2a4 <vPortFree+0x3c>
 800c2a0:	b672      	cpsid	i
 800c2a2:	e7fe      	b.n	800c2a2 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c2a4:	68bb      	ldr	r3, [r7, #8]
 800c2a6:	685a      	ldr	r2, [r3, #4]
 800c2a8:	4b13      	ldr	r3, [pc, #76]	; (800c2f8 <vPortFree+0x90>)
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	4013      	ands	r3, r2
 800c2ae:	d01f      	beq.n	800c2f0 <vPortFree+0x88>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c2b0:	68bb      	ldr	r3, [r7, #8]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d11b      	bne.n	800c2f0 <vPortFree+0x88>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c2b8:	68bb      	ldr	r3, [r7, #8]
 800c2ba:	685a      	ldr	r2, [r3, #4]
 800c2bc:	4b0e      	ldr	r3, [pc, #56]	; (800c2f8 <vPortFree+0x90>)
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	43db      	mvns	r3, r3
 800c2c2:	401a      	ands	r2, r3
 800c2c4:	68bb      	ldr	r3, [r7, #8]
 800c2c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c2c8:	f7fe fe82 	bl	800afd0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c2cc:	68bb      	ldr	r3, [r7, #8]
 800c2ce:	685a      	ldr	r2, [r3, #4]
 800c2d0:	4b0a      	ldr	r3, [pc, #40]	; (800c2fc <vPortFree+0x94>)
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	18d2      	adds	r2, r2, r3
 800c2d6:	4b09      	ldr	r3, [pc, #36]	; (800c2fc <vPortFree+0x94>)
 800c2d8:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c2da:	68bb      	ldr	r3, [r7, #8]
 800c2dc:	0018      	movs	r0, r3
 800c2de:	f000 f871 	bl	800c3c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c2e2:	4b07      	ldr	r3, [pc, #28]	; (800c300 <vPortFree+0x98>)
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	1c5a      	adds	r2, r3, #1
 800c2e8:	4b05      	ldr	r3, [pc, #20]	; (800c300 <vPortFree+0x98>)
 800c2ea:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 800c2ec:	f7fe fe7c 	bl	800afe8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c2f0:	46c0      	nop			; (mov r8, r8)
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	b004      	add	sp, #16
 800c2f6:	bd80      	pop	{r7, pc}
 800c2f8:	200028dc 	.word	0x200028dc
 800c2fc:	200028cc 	.word	0x200028cc
 800c300:	200028d8 	.word	0x200028d8

0800c304 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c304:	b580      	push	{r7, lr}
 800c306:	b084      	sub	sp, #16
 800c308:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c30a:	23c0      	movs	r3, #192	; 0xc0
 800c30c:	011b      	lsls	r3, r3, #4
 800c30e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c310:	4b26      	ldr	r3, [pc, #152]	; (800c3ac <prvHeapInit+0xa8>)
 800c312:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	2207      	movs	r2, #7
 800c318:	4013      	ands	r3, r2
 800c31a:	d00c      	beq.n	800c336 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	3307      	adds	r3, #7
 800c320:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	2207      	movs	r2, #7
 800c326:	4393      	bics	r3, r2
 800c328:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c32a:	68ba      	ldr	r2, [r7, #8]
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	1ad2      	subs	r2, r2, r3
 800c330:	4b1e      	ldr	r3, [pc, #120]	; (800c3ac <prvHeapInit+0xa8>)
 800c332:	18d3      	adds	r3, r2, r3
 800c334:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c33a:	4b1d      	ldr	r3, [pc, #116]	; (800c3b0 <prvHeapInit+0xac>)
 800c33c:	687a      	ldr	r2, [r7, #4]
 800c33e:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c340:	4b1b      	ldr	r3, [pc, #108]	; (800c3b0 <prvHeapInit+0xac>)
 800c342:	2200      	movs	r2, #0
 800c344:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	68ba      	ldr	r2, [r7, #8]
 800c34a:	18d3      	adds	r3, r2, r3
 800c34c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c34e:	2208      	movs	r2, #8
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	1a9b      	subs	r3, r3, r2
 800c354:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	2207      	movs	r2, #7
 800c35a:	4393      	bics	r3, r2
 800c35c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c35e:	68fa      	ldr	r2, [r7, #12]
 800c360:	4b14      	ldr	r3, [pc, #80]	; (800c3b4 <prvHeapInit+0xb0>)
 800c362:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800c364:	4b13      	ldr	r3, [pc, #76]	; (800c3b4 <prvHeapInit+0xb0>)
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	2200      	movs	r2, #0
 800c36a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c36c:	4b11      	ldr	r3, [pc, #68]	; (800c3b4 <prvHeapInit+0xb0>)
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	2200      	movs	r2, #0
 800c372:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	68fa      	ldr	r2, [r7, #12]
 800c37c:	1ad2      	subs	r2, r2, r3
 800c37e:	683b      	ldr	r3, [r7, #0]
 800c380:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c382:	4b0c      	ldr	r3, [pc, #48]	; (800c3b4 <prvHeapInit+0xb0>)
 800c384:	681a      	ldr	r2, [r3, #0]
 800c386:	683b      	ldr	r3, [r7, #0]
 800c388:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c38a:	683b      	ldr	r3, [r7, #0]
 800c38c:	685a      	ldr	r2, [r3, #4]
 800c38e:	4b0a      	ldr	r3, [pc, #40]	; (800c3b8 <prvHeapInit+0xb4>)
 800c390:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c392:	683b      	ldr	r3, [r7, #0]
 800c394:	685a      	ldr	r2, [r3, #4]
 800c396:	4b09      	ldr	r3, [pc, #36]	; (800c3bc <prvHeapInit+0xb8>)
 800c398:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c39a:	4b09      	ldr	r3, [pc, #36]	; (800c3c0 <prvHeapInit+0xbc>)
 800c39c:	2280      	movs	r2, #128	; 0x80
 800c39e:	0612      	lsls	r2, r2, #24
 800c3a0:	601a      	str	r2, [r3, #0]
}
 800c3a2:	46c0      	nop			; (mov r8, r8)
 800c3a4:	46bd      	mov	sp, r7
 800c3a6:	b004      	add	sp, #16
 800c3a8:	bd80      	pop	{r7, pc}
 800c3aa:	46c0      	nop			; (mov r8, r8)
 800c3ac:	20001cc0 	.word	0x20001cc0
 800c3b0:	200028c0 	.word	0x200028c0
 800c3b4:	200028c8 	.word	0x200028c8
 800c3b8:	200028d0 	.word	0x200028d0
 800c3bc:	200028cc 	.word	0x200028cc
 800c3c0:	200028dc 	.word	0x200028dc

0800c3c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c3c4:	b580      	push	{r7, lr}
 800c3c6:	b084      	sub	sp, #16
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c3cc:	4b27      	ldr	r3, [pc, #156]	; (800c46c <prvInsertBlockIntoFreeList+0xa8>)
 800c3ce:	60fb      	str	r3, [r7, #12]
 800c3d0:	e002      	b.n	800c3d8 <prvInsertBlockIntoFreeList+0x14>
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	60fb      	str	r3, [r7, #12]
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	687a      	ldr	r2, [r7, #4]
 800c3de:	429a      	cmp	r2, r3
 800c3e0:	d8f7      	bhi.n	800c3d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	685b      	ldr	r3, [r3, #4]
 800c3ea:	68ba      	ldr	r2, [r7, #8]
 800c3ec:	18d3      	adds	r3, r2, r3
 800c3ee:	687a      	ldr	r2, [r7, #4]
 800c3f0:	429a      	cmp	r2, r3
 800c3f2:	d108      	bne.n	800c406 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	685a      	ldr	r2, [r3, #4]
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	685b      	ldr	r3, [r3, #4]
 800c3fc:	18d2      	adds	r2, r2, r3
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	685b      	ldr	r3, [r3, #4]
 800c40e:	68ba      	ldr	r2, [r7, #8]
 800c410:	18d2      	adds	r2, r2, r3
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	429a      	cmp	r2, r3
 800c418:	d118      	bne.n	800c44c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	681a      	ldr	r2, [r3, #0]
 800c41e:	4b14      	ldr	r3, [pc, #80]	; (800c470 <prvInsertBlockIntoFreeList+0xac>)
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	429a      	cmp	r2, r3
 800c424:	d00d      	beq.n	800c442 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	685a      	ldr	r2, [r3, #4]
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	685b      	ldr	r3, [r3, #4]
 800c430:	18d2      	adds	r2, r2, r3
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	681a      	ldr	r2, [r3, #0]
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	601a      	str	r2, [r3, #0]
 800c440:	e008      	b.n	800c454 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c442:	4b0b      	ldr	r3, [pc, #44]	; (800c470 <prvInsertBlockIntoFreeList+0xac>)
 800c444:	681a      	ldr	r2, [r3, #0]
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	601a      	str	r2, [r3, #0]
 800c44a:	e003      	b.n	800c454 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	681a      	ldr	r2, [r3, #0]
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c454:	68fa      	ldr	r2, [r7, #12]
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	429a      	cmp	r2, r3
 800c45a:	d002      	beq.n	800c462 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	687a      	ldr	r2, [r7, #4]
 800c460:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c462:	46c0      	nop			; (mov r8, r8)
 800c464:	46bd      	mov	sp, r7
 800c466:	b004      	add	sp, #16
 800c468:	bd80      	pop	{r7, pc}
 800c46a:	46c0      	nop			; (mov r8, r8)
 800c46c:	200028c0 	.word	0x200028c0
 800c470:	200028c8 	.word	0x200028c8

0800c474 <atof>:
 800c474:	b510      	push	{r4, lr}
 800c476:	2100      	movs	r1, #0
 800c478:	f000 fe24 	bl	800d0c4 <strtod>
 800c47c:	bd10      	pop	{r4, pc}
	...

0800c480 <sulp>:
 800c480:	b570      	push	{r4, r5, r6, lr}
 800c482:	0016      	movs	r6, r2
 800c484:	000d      	movs	r5, r1
 800c486:	f002 f83d 	bl	800e504 <__ulp>
 800c48a:	2e00      	cmp	r6, #0
 800c48c:	d00d      	beq.n	800c4aa <sulp+0x2a>
 800c48e:	236b      	movs	r3, #107	; 0x6b
 800c490:	006a      	lsls	r2, r5, #1
 800c492:	0d52      	lsrs	r2, r2, #21
 800c494:	1a9b      	subs	r3, r3, r2
 800c496:	2b00      	cmp	r3, #0
 800c498:	dd07      	ble.n	800c4aa <sulp+0x2a>
 800c49a:	2400      	movs	r4, #0
 800c49c:	4a03      	ldr	r2, [pc, #12]	; (800c4ac <sulp+0x2c>)
 800c49e:	051b      	lsls	r3, r3, #20
 800c4a0:	189d      	adds	r5, r3, r2
 800c4a2:	002b      	movs	r3, r5
 800c4a4:	0022      	movs	r2, r4
 800c4a6:	f7f5 fe03 	bl	80020b0 <__aeabi_dmul>
 800c4aa:	bd70      	pop	{r4, r5, r6, pc}
 800c4ac:	3ff00000 	.word	0x3ff00000

0800c4b0 <_strtod_l>:
 800c4b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4b2:	b0a1      	sub	sp, #132	; 0x84
 800c4b4:	9219      	str	r2, [sp, #100]	; 0x64
 800c4b6:	2200      	movs	r2, #0
 800c4b8:	2600      	movs	r6, #0
 800c4ba:	2700      	movs	r7, #0
 800c4bc:	9004      	str	r0, [sp, #16]
 800c4be:	9107      	str	r1, [sp, #28]
 800c4c0:	921c      	str	r2, [sp, #112]	; 0x70
 800c4c2:	911b      	str	r1, [sp, #108]	; 0x6c
 800c4c4:	780a      	ldrb	r2, [r1, #0]
 800c4c6:	2a2b      	cmp	r2, #43	; 0x2b
 800c4c8:	d055      	beq.n	800c576 <_strtod_l+0xc6>
 800c4ca:	d841      	bhi.n	800c550 <_strtod_l+0xa0>
 800c4cc:	2a0d      	cmp	r2, #13
 800c4ce:	d83b      	bhi.n	800c548 <_strtod_l+0x98>
 800c4d0:	2a08      	cmp	r2, #8
 800c4d2:	d83b      	bhi.n	800c54c <_strtod_l+0x9c>
 800c4d4:	2a00      	cmp	r2, #0
 800c4d6:	d044      	beq.n	800c562 <_strtod_l+0xb2>
 800c4d8:	2200      	movs	r2, #0
 800c4da:	920f      	str	r2, [sp, #60]	; 0x3c
 800c4dc:	2100      	movs	r1, #0
 800c4de:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800c4e0:	9109      	str	r1, [sp, #36]	; 0x24
 800c4e2:	782a      	ldrb	r2, [r5, #0]
 800c4e4:	2a30      	cmp	r2, #48	; 0x30
 800c4e6:	d000      	beq.n	800c4ea <_strtod_l+0x3a>
 800c4e8:	e085      	b.n	800c5f6 <_strtod_l+0x146>
 800c4ea:	786a      	ldrb	r2, [r5, #1]
 800c4ec:	3120      	adds	r1, #32
 800c4ee:	438a      	bics	r2, r1
 800c4f0:	2a58      	cmp	r2, #88	; 0x58
 800c4f2:	d000      	beq.n	800c4f6 <_strtod_l+0x46>
 800c4f4:	e075      	b.n	800c5e2 <_strtod_l+0x132>
 800c4f6:	9302      	str	r3, [sp, #8]
 800c4f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c4fa:	4a97      	ldr	r2, [pc, #604]	; (800c758 <_strtod_l+0x2a8>)
 800c4fc:	9301      	str	r3, [sp, #4]
 800c4fe:	ab1c      	add	r3, sp, #112	; 0x70
 800c500:	9300      	str	r3, [sp, #0]
 800c502:	9804      	ldr	r0, [sp, #16]
 800c504:	ab1d      	add	r3, sp, #116	; 0x74
 800c506:	a91b      	add	r1, sp, #108	; 0x6c
 800c508:	f001 f8be 	bl	800d688 <__gethex>
 800c50c:	230f      	movs	r3, #15
 800c50e:	0002      	movs	r2, r0
 800c510:	401a      	ands	r2, r3
 800c512:	0004      	movs	r4, r0
 800c514:	9205      	str	r2, [sp, #20]
 800c516:	4218      	tst	r0, r3
 800c518:	d005      	beq.n	800c526 <_strtod_l+0x76>
 800c51a:	2a06      	cmp	r2, #6
 800c51c:	d12d      	bne.n	800c57a <_strtod_l+0xca>
 800c51e:	1c6b      	adds	r3, r5, #1
 800c520:	931b      	str	r3, [sp, #108]	; 0x6c
 800c522:	2300      	movs	r3, #0
 800c524:	930f      	str	r3, [sp, #60]	; 0x3c
 800c526:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d002      	beq.n	800c532 <_strtod_l+0x82>
 800c52c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c52e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c530:	6013      	str	r3, [r2, #0]
 800c532:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c534:	2b00      	cmp	r3, #0
 800c536:	d01b      	beq.n	800c570 <_strtod_l+0xc0>
 800c538:	2380      	movs	r3, #128	; 0x80
 800c53a:	0032      	movs	r2, r6
 800c53c:	061b      	lsls	r3, r3, #24
 800c53e:	18fb      	adds	r3, r7, r3
 800c540:	0010      	movs	r0, r2
 800c542:	0019      	movs	r1, r3
 800c544:	b021      	add	sp, #132	; 0x84
 800c546:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c548:	2a20      	cmp	r2, #32
 800c54a:	d1c5      	bne.n	800c4d8 <_strtod_l+0x28>
 800c54c:	3101      	adds	r1, #1
 800c54e:	e7b8      	b.n	800c4c2 <_strtod_l+0x12>
 800c550:	2a2d      	cmp	r2, #45	; 0x2d
 800c552:	d1c1      	bne.n	800c4d8 <_strtod_l+0x28>
 800c554:	3a2c      	subs	r2, #44	; 0x2c
 800c556:	920f      	str	r2, [sp, #60]	; 0x3c
 800c558:	1c4a      	adds	r2, r1, #1
 800c55a:	921b      	str	r2, [sp, #108]	; 0x6c
 800c55c:	784a      	ldrb	r2, [r1, #1]
 800c55e:	2a00      	cmp	r2, #0
 800c560:	d1bc      	bne.n	800c4dc <_strtod_l+0x2c>
 800c562:	9b07      	ldr	r3, [sp, #28]
 800c564:	931b      	str	r3, [sp, #108]	; 0x6c
 800c566:	2300      	movs	r3, #0
 800c568:	930f      	str	r3, [sp, #60]	; 0x3c
 800c56a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d1dd      	bne.n	800c52c <_strtod_l+0x7c>
 800c570:	0032      	movs	r2, r6
 800c572:	003b      	movs	r3, r7
 800c574:	e7e4      	b.n	800c540 <_strtod_l+0x90>
 800c576:	2200      	movs	r2, #0
 800c578:	e7ed      	b.n	800c556 <_strtod_l+0xa6>
 800c57a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800c57c:	2a00      	cmp	r2, #0
 800c57e:	d007      	beq.n	800c590 <_strtod_l+0xe0>
 800c580:	2135      	movs	r1, #53	; 0x35
 800c582:	a81e      	add	r0, sp, #120	; 0x78
 800c584:	f002 f8af 	bl	800e6e6 <__copybits>
 800c588:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c58a:	9804      	ldr	r0, [sp, #16]
 800c58c:	f001 fc78 	bl	800de80 <_Bfree>
 800c590:	9805      	ldr	r0, [sp, #20]
 800c592:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c594:	3801      	subs	r0, #1
 800c596:	2804      	cmp	r0, #4
 800c598:	d806      	bhi.n	800c5a8 <_strtod_l+0xf8>
 800c59a:	f7f3 fdc7 	bl	800012c <__gnu_thumb1_case_uqi>
 800c59e:	0312      	.short	0x0312
 800c5a0:	1e1c      	.short	0x1e1c
 800c5a2:	12          	.byte	0x12
 800c5a3:	00          	.byte	0x00
 800c5a4:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800c5a6:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 800c5a8:	05e4      	lsls	r4, r4, #23
 800c5aa:	d502      	bpl.n	800c5b2 <_strtod_l+0x102>
 800c5ac:	2380      	movs	r3, #128	; 0x80
 800c5ae:	061b      	lsls	r3, r3, #24
 800c5b0:	431f      	orrs	r7, r3
 800c5b2:	4b6a      	ldr	r3, [pc, #424]	; (800c75c <_strtod_l+0x2ac>)
 800c5b4:	423b      	tst	r3, r7
 800c5b6:	d1b6      	bne.n	800c526 <_strtod_l+0x76>
 800c5b8:	f000 ff76 	bl	800d4a8 <__errno>
 800c5bc:	2322      	movs	r3, #34	; 0x22
 800c5be:	6003      	str	r3, [r0, #0]
 800c5c0:	e7b1      	b.n	800c526 <_strtod_l+0x76>
 800c5c2:	4967      	ldr	r1, [pc, #412]	; (800c760 <_strtod_l+0x2b0>)
 800c5c4:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800c5c6:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800c5c8:	400a      	ands	r2, r1
 800c5ca:	4966      	ldr	r1, [pc, #408]	; (800c764 <_strtod_l+0x2b4>)
 800c5cc:	185b      	adds	r3, r3, r1
 800c5ce:	051b      	lsls	r3, r3, #20
 800c5d0:	431a      	orrs	r2, r3
 800c5d2:	0017      	movs	r7, r2
 800c5d4:	e7e8      	b.n	800c5a8 <_strtod_l+0xf8>
 800c5d6:	4f61      	ldr	r7, [pc, #388]	; (800c75c <_strtod_l+0x2ac>)
 800c5d8:	e7e6      	b.n	800c5a8 <_strtod_l+0xf8>
 800c5da:	2601      	movs	r6, #1
 800c5dc:	4f62      	ldr	r7, [pc, #392]	; (800c768 <_strtod_l+0x2b8>)
 800c5de:	4276      	negs	r6, r6
 800c5e0:	e7e2      	b.n	800c5a8 <_strtod_l+0xf8>
 800c5e2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c5e4:	1c5a      	adds	r2, r3, #1
 800c5e6:	921b      	str	r2, [sp, #108]	; 0x6c
 800c5e8:	785b      	ldrb	r3, [r3, #1]
 800c5ea:	2b30      	cmp	r3, #48	; 0x30
 800c5ec:	d0f9      	beq.n	800c5e2 <_strtod_l+0x132>
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d099      	beq.n	800c526 <_strtod_l+0x76>
 800c5f2:	2301      	movs	r3, #1
 800c5f4:	9309      	str	r3, [sp, #36]	; 0x24
 800c5f6:	2500      	movs	r5, #0
 800c5f8:	220a      	movs	r2, #10
 800c5fa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c5fc:	950d      	str	r5, [sp, #52]	; 0x34
 800c5fe:	9310      	str	r3, [sp, #64]	; 0x40
 800c600:	9508      	str	r5, [sp, #32]
 800c602:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800c604:	7804      	ldrb	r4, [r0, #0]
 800c606:	0023      	movs	r3, r4
 800c608:	3b30      	subs	r3, #48	; 0x30
 800c60a:	b2d9      	uxtb	r1, r3
 800c60c:	2909      	cmp	r1, #9
 800c60e:	d927      	bls.n	800c660 <_strtod_l+0x1b0>
 800c610:	2201      	movs	r2, #1
 800c612:	4956      	ldr	r1, [pc, #344]	; (800c76c <_strtod_l+0x2bc>)
 800c614:	f000 fe8a 	bl	800d32c <strncmp>
 800c618:	2800      	cmp	r0, #0
 800c61a:	d031      	beq.n	800c680 <_strtod_l+0x1d0>
 800c61c:	2000      	movs	r0, #0
 800c61e:	0023      	movs	r3, r4
 800c620:	4684      	mov	ip, r0
 800c622:	9a08      	ldr	r2, [sp, #32]
 800c624:	900c      	str	r0, [sp, #48]	; 0x30
 800c626:	9205      	str	r2, [sp, #20]
 800c628:	2220      	movs	r2, #32
 800c62a:	0019      	movs	r1, r3
 800c62c:	4391      	bics	r1, r2
 800c62e:	000a      	movs	r2, r1
 800c630:	2100      	movs	r1, #0
 800c632:	9106      	str	r1, [sp, #24]
 800c634:	2a45      	cmp	r2, #69	; 0x45
 800c636:	d000      	beq.n	800c63a <_strtod_l+0x18a>
 800c638:	e0c2      	b.n	800c7c0 <_strtod_l+0x310>
 800c63a:	9b05      	ldr	r3, [sp, #20]
 800c63c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c63e:	4303      	orrs	r3, r0
 800c640:	4313      	orrs	r3, r2
 800c642:	428b      	cmp	r3, r1
 800c644:	d08d      	beq.n	800c562 <_strtod_l+0xb2>
 800c646:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c648:	9307      	str	r3, [sp, #28]
 800c64a:	3301      	adds	r3, #1
 800c64c:	931b      	str	r3, [sp, #108]	; 0x6c
 800c64e:	9b07      	ldr	r3, [sp, #28]
 800c650:	785b      	ldrb	r3, [r3, #1]
 800c652:	2b2b      	cmp	r3, #43	; 0x2b
 800c654:	d071      	beq.n	800c73a <_strtod_l+0x28a>
 800c656:	000c      	movs	r4, r1
 800c658:	2b2d      	cmp	r3, #45	; 0x2d
 800c65a:	d174      	bne.n	800c746 <_strtod_l+0x296>
 800c65c:	2401      	movs	r4, #1
 800c65e:	e06d      	b.n	800c73c <_strtod_l+0x28c>
 800c660:	9908      	ldr	r1, [sp, #32]
 800c662:	2908      	cmp	r1, #8
 800c664:	dc09      	bgt.n	800c67a <_strtod_l+0x1ca>
 800c666:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c668:	4351      	muls	r1, r2
 800c66a:	185b      	adds	r3, r3, r1
 800c66c:	930d      	str	r3, [sp, #52]	; 0x34
 800c66e:	9b08      	ldr	r3, [sp, #32]
 800c670:	3001      	adds	r0, #1
 800c672:	3301      	adds	r3, #1
 800c674:	9308      	str	r3, [sp, #32]
 800c676:	901b      	str	r0, [sp, #108]	; 0x6c
 800c678:	e7c3      	b.n	800c602 <_strtod_l+0x152>
 800c67a:	4355      	muls	r5, r2
 800c67c:	195d      	adds	r5, r3, r5
 800c67e:	e7f6      	b.n	800c66e <_strtod_l+0x1be>
 800c680:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c682:	1c5a      	adds	r2, r3, #1
 800c684:	921b      	str	r2, [sp, #108]	; 0x6c
 800c686:	9a08      	ldr	r2, [sp, #32]
 800c688:	785b      	ldrb	r3, [r3, #1]
 800c68a:	2a00      	cmp	r2, #0
 800c68c:	d03a      	beq.n	800c704 <_strtod_l+0x254>
 800c68e:	900c      	str	r0, [sp, #48]	; 0x30
 800c690:	9205      	str	r2, [sp, #20]
 800c692:	001a      	movs	r2, r3
 800c694:	3a30      	subs	r2, #48	; 0x30
 800c696:	2a09      	cmp	r2, #9
 800c698:	d912      	bls.n	800c6c0 <_strtod_l+0x210>
 800c69a:	2201      	movs	r2, #1
 800c69c:	4694      	mov	ip, r2
 800c69e:	e7c3      	b.n	800c628 <_strtod_l+0x178>
 800c6a0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c6a2:	3001      	adds	r0, #1
 800c6a4:	1c5a      	adds	r2, r3, #1
 800c6a6:	921b      	str	r2, [sp, #108]	; 0x6c
 800c6a8:	785b      	ldrb	r3, [r3, #1]
 800c6aa:	2b30      	cmp	r3, #48	; 0x30
 800c6ac:	d0f8      	beq.n	800c6a0 <_strtod_l+0x1f0>
 800c6ae:	001a      	movs	r2, r3
 800c6b0:	3a31      	subs	r2, #49	; 0x31
 800c6b2:	2a08      	cmp	r2, #8
 800c6b4:	d83c      	bhi.n	800c730 <_strtod_l+0x280>
 800c6b6:	900c      	str	r0, [sp, #48]	; 0x30
 800c6b8:	2000      	movs	r0, #0
 800c6ba:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c6bc:	9005      	str	r0, [sp, #20]
 800c6be:	9210      	str	r2, [sp, #64]	; 0x40
 800c6c0:	001a      	movs	r2, r3
 800c6c2:	1c41      	adds	r1, r0, #1
 800c6c4:	3a30      	subs	r2, #48	; 0x30
 800c6c6:	2b30      	cmp	r3, #48	; 0x30
 800c6c8:	d016      	beq.n	800c6f8 <_strtod_l+0x248>
 800c6ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c6cc:	185b      	adds	r3, r3, r1
 800c6ce:	930c      	str	r3, [sp, #48]	; 0x30
 800c6d0:	9b05      	ldr	r3, [sp, #20]
 800c6d2:	210a      	movs	r1, #10
 800c6d4:	469c      	mov	ip, r3
 800c6d6:	4484      	add	ip, r0
 800c6d8:	4563      	cmp	r3, ip
 800c6da:	d115      	bne.n	800c708 <_strtod_l+0x258>
 800c6dc:	9905      	ldr	r1, [sp, #20]
 800c6de:	9b05      	ldr	r3, [sp, #20]
 800c6e0:	3101      	adds	r1, #1
 800c6e2:	1809      	adds	r1, r1, r0
 800c6e4:	181b      	adds	r3, r3, r0
 800c6e6:	9105      	str	r1, [sp, #20]
 800c6e8:	2b08      	cmp	r3, #8
 800c6ea:	dc19      	bgt.n	800c720 <_strtod_l+0x270>
 800c6ec:	230a      	movs	r3, #10
 800c6ee:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c6f0:	434b      	muls	r3, r1
 800c6f2:	2100      	movs	r1, #0
 800c6f4:	18d3      	adds	r3, r2, r3
 800c6f6:	930d      	str	r3, [sp, #52]	; 0x34
 800c6f8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c6fa:	0008      	movs	r0, r1
 800c6fc:	1c5a      	adds	r2, r3, #1
 800c6fe:	921b      	str	r2, [sp, #108]	; 0x6c
 800c700:	785b      	ldrb	r3, [r3, #1]
 800c702:	e7c6      	b.n	800c692 <_strtod_l+0x1e2>
 800c704:	9808      	ldr	r0, [sp, #32]
 800c706:	e7d0      	b.n	800c6aa <_strtod_l+0x1fa>
 800c708:	1c5c      	adds	r4, r3, #1
 800c70a:	2b08      	cmp	r3, #8
 800c70c:	dc04      	bgt.n	800c718 <_strtod_l+0x268>
 800c70e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c710:	434b      	muls	r3, r1
 800c712:	930d      	str	r3, [sp, #52]	; 0x34
 800c714:	0023      	movs	r3, r4
 800c716:	e7df      	b.n	800c6d8 <_strtod_l+0x228>
 800c718:	2c10      	cmp	r4, #16
 800c71a:	dcfb      	bgt.n	800c714 <_strtod_l+0x264>
 800c71c:	434d      	muls	r5, r1
 800c71e:	e7f9      	b.n	800c714 <_strtod_l+0x264>
 800c720:	9b05      	ldr	r3, [sp, #20]
 800c722:	2100      	movs	r1, #0
 800c724:	2b10      	cmp	r3, #16
 800c726:	dce7      	bgt.n	800c6f8 <_strtod_l+0x248>
 800c728:	230a      	movs	r3, #10
 800c72a:	435d      	muls	r5, r3
 800c72c:	1955      	adds	r5, r2, r5
 800c72e:	e7e3      	b.n	800c6f8 <_strtod_l+0x248>
 800c730:	2200      	movs	r2, #0
 800c732:	920c      	str	r2, [sp, #48]	; 0x30
 800c734:	9205      	str	r2, [sp, #20]
 800c736:	3201      	adds	r2, #1
 800c738:	e7b0      	b.n	800c69c <_strtod_l+0x1ec>
 800c73a:	2400      	movs	r4, #0
 800c73c:	9b07      	ldr	r3, [sp, #28]
 800c73e:	3302      	adds	r3, #2
 800c740:	931b      	str	r3, [sp, #108]	; 0x6c
 800c742:	9b07      	ldr	r3, [sp, #28]
 800c744:	789b      	ldrb	r3, [r3, #2]
 800c746:	001a      	movs	r2, r3
 800c748:	3a30      	subs	r2, #48	; 0x30
 800c74a:	2a09      	cmp	r2, #9
 800c74c:	d914      	bls.n	800c778 <_strtod_l+0x2c8>
 800c74e:	9a07      	ldr	r2, [sp, #28]
 800c750:	921b      	str	r2, [sp, #108]	; 0x6c
 800c752:	2200      	movs	r2, #0
 800c754:	e033      	b.n	800c7be <_strtod_l+0x30e>
 800c756:	46c0      	nop			; (mov r8, r8)
 800c758:	0800f5cc 	.word	0x0800f5cc
 800c75c:	7ff00000 	.word	0x7ff00000
 800c760:	ffefffff 	.word	0xffefffff
 800c764:	00000433 	.word	0x00000433
 800c768:	7fffffff 	.word	0x7fffffff
 800c76c:	0800f5bc 	.word	0x0800f5bc
 800c770:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c772:	1c5a      	adds	r2, r3, #1
 800c774:	921b      	str	r2, [sp, #108]	; 0x6c
 800c776:	785b      	ldrb	r3, [r3, #1]
 800c778:	2b30      	cmp	r3, #48	; 0x30
 800c77a:	d0f9      	beq.n	800c770 <_strtod_l+0x2c0>
 800c77c:	2200      	movs	r2, #0
 800c77e:	9206      	str	r2, [sp, #24]
 800c780:	001a      	movs	r2, r3
 800c782:	3a31      	subs	r2, #49	; 0x31
 800c784:	2a08      	cmp	r2, #8
 800c786:	d81b      	bhi.n	800c7c0 <_strtod_l+0x310>
 800c788:	3b30      	subs	r3, #48	; 0x30
 800c78a:	930e      	str	r3, [sp, #56]	; 0x38
 800c78c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c78e:	9306      	str	r3, [sp, #24]
 800c790:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c792:	1c59      	adds	r1, r3, #1
 800c794:	911b      	str	r1, [sp, #108]	; 0x6c
 800c796:	785b      	ldrb	r3, [r3, #1]
 800c798:	001a      	movs	r2, r3
 800c79a:	3a30      	subs	r2, #48	; 0x30
 800c79c:	2a09      	cmp	r2, #9
 800c79e:	d93a      	bls.n	800c816 <_strtod_l+0x366>
 800c7a0:	9a06      	ldr	r2, [sp, #24]
 800c7a2:	1a8a      	subs	r2, r1, r2
 800c7a4:	49b2      	ldr	r1, [pc, #712]	; (800ca70 <_strtod_l+0x5c0>)
 800c7a6:	9106      	str	r1, [sp, #24]
 800c7a8:	2a08      	cmp	r2, #8
 800c7aa:	dc04      	bgt.n	800c7b6 <_strtod_l+0x306>
 800c7ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c7ae:	9206      	str	r2, [sp, #24]
 800c7b0:	428a      	cmp	r2, r1
 800c7b2:	dd00      	ble.n	800c7b6 <_strtod_l+0x306>
 800c7b4:	9106      	str	r1, [sp, #24]
 800c7b6:	2c00      	cmp	r4, #0
 800c7b8:	d002      	beq.n	800c7c0 <_strtod_l+0x310>
 800c7ba:	9a06      	ldr	r2, [sp, #24]
 800c7bc:	4252      	negs	r2, r2
 800c7be:	9206      	str	r2, [sp, #24]
 800c7c0:	9a05      	ldr	r2, [sp, #20]
 800c7c2:	2a00      	cmp	r2, #0
 800c7c4:	d14d      	bne.n	800c862 <_strtod_l+0x3b2>
 800c7c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c7c8:	4310      	orrs	r0, r2
 800c7ca:	d000      	beq.n	800c7ce <_strtod_l+0x31e>
 800c7cc:	e6ab      	b.n	800c526 <_strtod_l+0x76>
 800c7ce:	4662      	mov	r2, ip
 800c7d0:	2a00      	cmp	r2, #0
 800c7d2:	d000      	beq.n	800c7d6 <_strtod_l+0x326>
 800c7d4:	e6c5      	b.n	800c562 <_strtod_l+0xb2>
 800c7d6:	2b69      	cmp	r3, #105	; 0x69
 800c7d8:	d027      	beq.n	800c82a <_strtod_l+0x37a>
 800c7da:	dc23      	bgt.n	800c824 <_strtod_l+0x374>
 800c7dc:	2b49      	cmp	r3, #73	; 0x49
 800c7de:	d024      	beq.n	800c82a <_strtod_l+0x37a>
 800c7e0:	2b4e      	cmp	r3, #78	; 0x4e
 800c7e2:	d000      	beq.n	800c7e6 <_strtod_l+0x336>
 800c7e4:	e6bd      	b.n	800c562 <_strtod_l+0xb2>
 800c7e6:	49a3      	ldr	r1, [pc, #652]	; (800ca74 <_strtod_l+0x5c4>)
 800c7e8:	a81b      	add	r0, sp, #108	; 0x6c
 800c7ea:	f001 f983 	bl	800daf4 <__match>
 800c7ee:	2800      	cmp	r0, #0
 800c7f0:	d100      	bne.n	800c7f4 <_strtod_l+0x344>
 800c7f2:	e6b6      	b.n	800c562 <_strtod_l+0xb2>
 800c7f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c7f6:	781b      	ldrb	r3, [r3, #0]
 800c7f8:	2b28      	cmp	r3, #40	; 0x28
 800c7fa:	d12c      	bne.n	800c856 <_strtod_l+0x3a6>
 800c7fc:	499e      	ldr	r1, [pc, #632]	; (800ca78 <_strtod_l+0x5c8>)
 800c7fe:	aa1e      	add	r2, sp, #120	; 0x78
 800c800:	a81b      	add	r0, sp, #108	; 0x6c
 800c802:	f001 f98b 	bl	800db1c <__hexnan>
 800c806:	2805      	cmp	r0, #5
 800c808:	d125      	bne.n	800c856 <_strtod_l+0x3a6>
 800c80a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800c80c:	4a9b      	ldr	r2, [pc, #620]	; (800ca7c <_strtod_l+0x5cc>)
 800c80e:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800c810:	431a      	orrs	r2, r3
 800c812:	0017      	movs	r7, r2
 800c814:	e687      	b.n	800c526 <_strtod_l+0x76>
 800c816:	220a      	movs	r2, #10
 800c818:	990e      	ldr	r1, [sp, #56]	; 0x38
 800c81a:	434a      	muls	r2, r1
 800c81c:	18d2      	adds	r2, r2, r3
 800c81e:	3a30      	subs	r2, #48	; 0x30
 800c820:	920e      	str	r2, [sp, #56]	; 0x38
 800c822:	e7b5      	b.n	800c790 <_strtod_l+0x2e0>
 800c824:	2b6e      	cmp	r3, #110	; 0x6e
 800c826:	d0de      	beq.n	800c7e6 <_strtod_l+0x336>
 800c828:	e69b      	b.n	800c562 <_strtod_l+0xb2>
 800c82a:	4995      	ldr	r1, [pc, #596]	; (800ca80 <_strtod_l+0x5d0>)
 800c82c:	a81b      	add	r0, sp, #108	; 0x6c
 800c82e:	f001 f961 	bl	800daf4 <__match>
 800c832:	2800      	cmp	r0, #0
 800c834:	d100      	bne.n	800c838 <_strtod_l+0x388>
 800c836:	e694      	b.n	800c562 <_strtod_l+0xb2>
 800c838:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c83a:	4992      	ldr	r1, [pc, #584]	; (800ca84 <_strtod_l+0x5d4>)
 800c83c:	3b01      	subs	r3, #1
 800c83e:	a81b      	add	r0, sp, #108	; 0x6c
 800c840:	931b      	str	r3, [sp, #108]	; 0x6c
 800c842:	f001 f957 	bl	800daf4 <__match>
 800c846:	2800      	cmp	r0, #0
 800c848:	d102      	bne.n	800c850 <_strtod_l+0x3a0>
 800c84a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c84c:	3301      	adds	r3, #1
 800c84e:	931b      	str	r3, [sp, #108]	; 0x6c
 800c850:	2600      	movs	r6, #0
 800c852:	4f8a      	ldr	r7, [pc, #552]	; (800ca7c <_strtod_l+0x5cc>)
 800c854:	e667      	b.n	800c526 <_strtod_l+0x76>
 800c856:	488c      	ldr	r0, [pc, #560]	; (800ca88 <_strtod_l+0x5d8>)
 800c858:	f000 fe5c 	bl	800d514 <nan>
 800c85c:	0006      	movs	r6, r0
 800c85e:	000f      	movs	r7, r1
 800c860:	e661      	b.n	800c526 <_strtod_l+0x76>
 800c862:	9b06      	ldr	r3, [sp, #24]
 800c864:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c866:	1a9b      	subs	r3, r3, r2
 800c868:	9309      	str	r3, [sp, #36]	; 0x24
 800c86a:	9b08      	ldr	r3, [sp, #32]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d101      	bne.n	800c874 <_strtod_l+0x3c4>
 800c870:	9b05      	ldr	r3, [sp, #20]
 800c872:	9308      	str	r3, [sp, #32]
 800c874:	9c05      	ldr	r4, [sp, #20]
 800c876:	2c10      	cmp	r4, #16
 800c878:	dd00      	ble.n	800c87c <_strtod_l+0x3cc>
 800c87a:	2410      	movs	r4, #16
 800c87c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800c87e:	f7f6 fac1 	bl	8002e04 <__aeabi_ui2d>
 800c882:	9b05      	ldr	r3, [sp, #20]
 800c884:	0006      	movs	r6, r0
 800c886:	000f      	movs	r7, r1
 800c888:	2b09      	cmp	r3, #9
 800c88a:	dd15      	ble.n	800c8b8 <_strtod_l+0x408>
 800c88c:	0022      	movs	r2, r4
 800c88e:	4b7f      	ldr	r3, [pc, #508]	; (800ca8c <_strtod_l+0x5dc>)
 800c890:	3a09      	subs	r2, #9
 800c892:	00d2      	lsls	r2, r2, #3
 800c894:	189b      	adds	r3, r3, r2
 800c896:	681a      	ldr	r2, [r3, #0]
 800c898:	685b      	ldr	r3, [r3, #4]
 800c89a:	f7f5 fc09 	bl	80020b0 <__aeabi_dmul>
 800c89e:	0006      	movs	r6, r0
 800c8a0:	0028      	movs	r0, r5
 800c8a2:	000f      	movs	r7, r1
 800c8a4:	f7f6 faae 	bl	8002e04 <__aeabi_ui2d>
 800c8a8:	0002      	movs	r2, r0
 800c8aa:	000b      	movs	r3, r1
 800c8ac:	0030      	movs	r0, r6
 800c8ae:	0039      	movs	r1, r7
 800c8b0:	f7f4 fca4 	bl	80011fc <__aeabi_dadd>
 800c8b4:	0006      	movs	r6, r0
 800c8b6:	000f      	movs	r7, r1
 800c8b8:	9b05      	ldr	r3, [sp, #20]
 800c8ba:	2b0f      	cmp	r3, #15
 800c8bc:	dc39      	bgt.n	800c932 <_strtod_l+0x482>
 800c8be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d100      	bne.n	800c8c6 <_strtod_l+0x416>
 800c8c4:	e62f      	b.n	800c526 <_strtod_l+0x76>
 800c8c6:	dd24      	ble.n	800c912 <_strtod_l+0x462>
 800c8c8:	2b16      	cmp	r3, #22
 800c8ca:	dc09      	bgt.n	800c8e0 <_strtod_l+0x430>
 800c8cc:	496f      	ldr	r1, [pc, #444]	; (800ca8c <_strtod_l+0x5dc>)
 800c8ce:	00db      	lsls	r3, r3, #3
 800c8d0:	18c9      	adds	r1, r1, r3
 800c8d2:	0032      	movs	r2, r6
 800c8d4:	6808      	ldr	r0, [r1, #0]
 800c8d6:	6849      	ldr	r1, [r1, #4]
 800c8d8:	003b      	movs	r3, r7
 800c8da:	f7f5 fbe9 	bl	80020b0 <__aeabi_dmul>
 800c8de:	e7bd      	b.n	800c85c <_strtod_l+0x3ac>
 800c8e0:	2325      	movs	r3, #37	; 0x25
 800c8e2:	9a05      	ldr	r2, [sp, #20]
 800c8e4:	1a9b      	subs	r3, r3, r2
 800c8e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c8e8:	4293      	cmp	r3, r2
 800c8ea:	db22      	blt.n	800c932 <_strtod_l+0x482>
 800c8ec:	240f      	movs	r4, #15
 800c8ee:	9b05      	ldr	r3, [sp, #20]
 800c8f0:	4d66      	ldr	r5, [pc, #408]	; (800ca8c <_strtod_l+0x5dc>)
 800c8f2:	1ae4      	subs	r4, r4, r3
 800c8f4:	00e1      	lsls	r1, r4, #3
 800c8f6:	1869      	adds	r1, r5, r1
 800c8f8:	0032      	movs	r2, r6
 800c8fa:	6808      	ldr	r0, [r1, #0]
 800c8fc:	6849      	ldr	r1, [r1, #4]
 800c8fe:	003b      	movs	r3, r7
 800c900:	f7f5 fbd6 	bl	80020b0 <__aeabi_dmul>
 800c904:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c906:	1b1c      	subs	r4, r3, r4
 800c908:	00e4      	lsls	r4, r4, #3
 800c90a:	192d      	adds	r5, r5, r4
 800c90c:	682a      	ldr	r2, [r5, #0]
 800c90e:	686b      	ldr	r3, [r5, #4]
 800c910:	e7e3      	b.n	800c8da <_strtod_l+0x42a>
 800c912:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c914:	3316      	adds	r3, #22
 800c916:	db0c      	blt.n	800c932 <_strtod_l+0x482>
 800c918:	9906      	ldr	r1, [sp, #24]
 800c91a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c91c:	4b5b      	ldr	r3, [pc, #364]	; (800ca8c <_strtod_l+0x5dc>)
 800c91e:	1a52      	subs	r2, r2, r1
 800c920:	00d2      	lsls	r2, r2, #3
 800c922:	189b      	adds	r3, r3, r2
 800c924:	0030      	movs	r0, r6
 800c926:	681a      	ldr	r2, [r3, #0]
 800c928:	685b      	ldr	r3, [r3, #4]
 800c92a:	0039      	movs	r1, r7
 800c92c:	f7f4 ffc6 	bl	80018bc <__aeabi_ddiv>
 800c930:	e794      	b.n	800c85c <_strtod_l+0x3ac>
 800c932:	9b05      	ldr	r3, [sp, #20]
 800c934:	1b1c      	subs	r4, r3, r4
 800c936:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c938:	18e4      	adds	r4, r4, r3
 800c93a:	2c00      	cmp	r4, #0
 800c93c:	dd72      	ble.n	800ca24 <_strtod_l+0x574>
 800c93e:	220f      	movs	r2, #15
 800c940:	0023      	movs	r3, r4
 800c942:	4013      	ands	r3, r2
 800c944:	4214      	tst	r4, r2
 800c946:	d00a      	beq.n	800c95e <_strtod_l+0x4ae>
 800c948:	4950      	ldr	r1, [pc, #320]	; (800ca8c <_strtod_l+0x5dc>)
 800c94a:	00db      	lsls	r3, r3, #3
 800c94c:	18c9      	adds	r1, r1, r3
 800c94e:	0032      	movs	r2, r6
 800c950:	6808      	ldr	r0, [r1, #0]
 800c952:	6849      	ldr	r1, [r1, #4]
 800c954:	003b      	movs	r3, r7
 800c956:	f7f5 fbab 	bl	80020b0 <__aeabi_dmul>
 800c95a:	0006      	movs	r6, r0
 800c95c:	000f      	movs	r7, r1
 800c95e:	230f      	movs	r3, #15
 800c960:	439c      	bics	r4, r3
 800c962:	d04a      	beq.n	800c9fa <_strtod_l+0x54a>
 800c964:	3326      	adds	r3, #38	; 0x26
 800c966:	33ff      	adds	r3, #255	; 0xff
 800c968:	429c      	cmp	r4, r3
 800c96a:	dd22      	ble.n	800c9b2 <_strtod_l+0x502>
 800c96c:	2300      	movs	r3, #0
 800c96e:	9305      	str	r3, [sp, #20]
 800c970:	9306      	str	r3, [sp, #24]
 800c972:	930d      	str	r3, [sp, #52]	; 0x34
 800c974:	9308      	str	r3, [sp, #32]
 800c976:	2322      	movs	r3, #34	; 0x22
 800c978:	2600      	movs	r6, #0
 800c97a:	9a04      	ldr	r2, [sp, #16]
 800c97c:	4f3f      	ldr	r7, [pc, #252]	; (800ca7c <_strtod_l+0x5cc>)
 800c97e:	6013      	str	r3, [r2, #0]
 800c980:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c982:	42b3      	cmp	r3, r6
 800c984:	d100      	bne.n	800c988 <_strtod_l+0x4d8>
 800c986:	e5ce      	b.n	800c526 <_strtod_l+0x76>
 800c988:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c98a:	9804      	ldr	r0, [sp, #16]
 800c98c:	f001 fa78 	bl	800de80 <_Bfree>
 800c990:	9908      	ldr	r1, [sp, #32]
 800c992:	9804      	ldr	r0, [sp, #16]
 800c994:	f001 fa74 	bl	800de80 <_Bfree>
 800c998:	9906      	ldr	r1, [sp, #24]
 800c99a:	9804      	ldr	r0, [sp, #16]
 800c99c:	f001 fa70 	bl	800de80 <_Bfree>
 800c9a0:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c9a2:	9804      	ldr	r0, [sp, #16]
 800c9a4:	f001 fa6c 	bl	800de80 <_Bfree>
 800c9a8:	9905      	ldr	r1, [sp, #20]
 800c9aa:	9804      	ldr	r0, [sp, #16]
 800c9ac:	f001 fa68 	bl	800de80 <_Bfree>
 800c9b0:	e5b9      	b.n	800c526 <_strtod_l+0x76>
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	0030      	movs	r0, r6
 800c9b6:	0039      	movs	r1, r7
 800c9b8:	4d35      	ldr	r5, [pc, #212]	; (800ca90 <_strtod_l+0x5e0>)
 800c9ba:	1124      	asrs	r4, r4, #4
 800c9bc:	9307      	str	r3, [sp, #28]
 800c9be:	2c01      	cmp	r4, #1
 800c9c0:	dc1e      	bgt.n	800ca00 <_strtod_l+0x550>
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d001      	beq.n	800c9ca <_strtod_l+0x51a>
 800c9c6:	0006      	movs	r6, r0
 800c9c8:	000f      	movs	r7, r1
 800c9ca:	4b32      	ldr	r3, [pc, #200]	; (800ca94 <_strtod_l+0x5e4>)
 800c9cc:	9a07      	ldr	r2, [sp, #28]
 800c9ce:	18ff      	adds	r7, r7, r3
 800c9d0:	4b2f      	ldr	r3, [pc, #188]	; (800ca90 <_strtod_l+0x5e0>)
 800c9d2:	00d2      	lsls	r2, r2, #3
 800c9d4:	189d      	adds	r5, r3, r2
 800c9d6:	6828      	ldr	r0, [r5, #0]
 800c9d8:	6869      	ldr	r1, [r5, #4]
 800c9da:	0032      	movs	r2, r6
 800c9dc:	003b      	movs	r3, r7
 800c9de:	f7f5 fb67 	bl	80020b0 <__aeabi_dmul>
 800c9e2:	4b26      	ldr	r3, [pc, #152]	; (800ca7c <_strtod_l+0x5cc>)
 800c9e4:	4a2c      	ldr	r2, [pc, #176]	; (800ca98 <_strtod_l+0x5e8>)
 800c9e6:	0006      	movs	r6, r0
 800c9e8:	400b      	ands	r3, r1
 800c9ea:	4293      	cmp	r3, r2
 800c9ec:	d8be      	bhi.n	800c96c <_strtod_l+0x4bc>
 800c9ee:	4a2b      	ldr	r2, [pc, #172]	; (800ca9c <_strtod_l+0x5ec>)
 800c9f0:	4293      	cmp	r3, r2
 800c9f2:	d913      	bls.n	800ca1c <_strtod_l+0x56c>
 800c9f4:	2601      	movs	r6, #1
 800c9f6:	4f2a      	ldr	r7, [pc, #168]	; (800caa0 <_strtod_l+0x5f0>)
 800c9f8:	4276      	negs	r6, r6
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	9307      	str	r3, [sp, #28]
 800c9fe:	e088      	b.n	800cb12 <_strtod_l+0x662>
 800ca00:	2201      	movs	r2, #1
 800ca02:	4214      	tst	r4, r2
 800ca04:	d004      	beq.n	800ca10 <_strtod_l+0x560>
 800ca06:	682a      	ldr	r2, [r5, #0]
 800ca08:	686b      	ldr	r3, [r5, #4]
 800ca0a:	f7f5 fb51 	bl	80020b0 <__aeabi_dmul>
 800ca0e:	2301      	movs	r3, #1
 800ca10:	9a07      	ldr	r2, [sp, #28]
 800ca12:	1064      	asrs	r4, r4, #1
 800ca14:	3201      	adds	r2, #1
 800ca16:	9207      	str	r2, [sp, #28]
 800ca18:	3508      	adds	r5, #8
 800ca1a:	e7d0      	b.n	800c9be <_strtod_l+0x50e>
 800ca1c:	23d4      	movs	r3, #212	; 0xd4
 800ca1e:	049b      	lsls	r3, r3, #18
 800ca20:	18cf      	adds	r7, r1, r3
 800ca22:	e7ea      	b.n	800c9fa <_strtod_l+0x54a>
 800ca24:	2c00      	cmp	r4, #0
 800ca26:	d0e8      	beq.n	800c9fa <_strtod_l+0x54a>
 800ca28:	4264      	negs	r4, r4
 800ca2a:	230f      	movs	r3, #15
 800ca2c:	0022      	movs	r2, r4
 800ca2e:	401a      	ands	r2, r3
 800ca30:	421c      	tst	r4, r3
 800ca32:	d00a      	beq.n	800ca4a <_strtod_l+0x59a>
 800ca34:	4b15      	ldr	r3, [pc, #84]	; (800ca8c <_strtod_l+0x5dc>)
 800ca36:	00d2      	lsls	r2, r2, #3
 800ca38:	189b      	adds	r3, r3, r2
 800ca3a:	0030      	movs	r0, r6
 800ca3c:	681a      	ldr	r2, [r3, #0]
 800ca3e:	685b      	ldr	r3, [r3, #4]
 800ca40:	0039      	movs	r1, r7
 800ca42:	f7f4 ff3b 	bl	80018bc <__aeabi_ddiv>
 800ca46:	0006      	movs	r6, r0
 800ca48:	000f      	movs	r7, r1
 800ca4a:	1124      	asrs	r4, r4, #4
 800ca4c:	d0d5      	beq.n	800c9fa <_strtod_l+0x54a>
 800ca4e:	2c1f      	cmp	r4, #31
 800ca50:	dd28      	ble.n	800caa4 <_strtod_l+0x5f4>
 800ca52:	2300      	movs	r3, #0
 800ca54:	9305      	str	r3, [sp, #20]
 800ca56:	9306      	str	r3, [sp, #24]
 800ca58:	930d      	str	r3, [sp, #52]	; 0x34
 800ca5a:	9308      	str	r3, [sp, #32]
 800ca5c:	2322      	movs	r3, #34	; 0x22
 800ca5e:	9a04      	ldr	r2, [sp, #16]
 800ca60:	2600      	movs	r6, #0
 800ca62:	6013      	str	r3, [r2, #0]
 800ca64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ca66:	2700      	movs	r7, #0
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d18d      	bne.n	800c988 <_strtod_l+0x4d8>
 800ca6c:	e55b      	b.n	800c526 <_strtod_l+0x76>
 800ca6e:	46c0      	nop			; (mov r8, r8)
 800ca70:	00004e1f 	.word	0x00004e1f
 800ca74:	0800f5c7 	.word	0x0800f5c7
 800ca78:	0800f5e0 	.word	0x0800f5e0
 800ca7c:	7ff00000 	.word	0x7ff00000
 800ca80:	0800f5be 	.word	0x0800f5be
 800ca84:	0800f5c1 	.word	0x0800f5c1
 800ca88:	0800f948 	.word	0x0800f948
 800ca8c:	0800f738 	.word	0x0800f738
 800ca90:	0800f710 	.word	0x0800f710
 800ca94:	fcb00000 	.word	0xfcb00000
 800ca98:	7ca00000 	.word	0x7ca00000
 800ca9c:	7c900000 	.word	0x7c900000
 800caa0:	7fefffff 	.word	0x7fefffff
 800caa4:	2310      	movs	r3, #16
 800caa6:	0022      	movs	r2, r4
 800caa8:	401a      	ands	r2, r3
 800caaa:	9207      	str	r2, [sp, #28]
 800caac:	421c      	tst	r4, r3
 800caae:	d001      	beq.n	800cab4 <_strtod_l+0x604>
 800cab0:	335a      	adds	r3, #90	; 0x5a
 800cab2:	9307      	str	r3, [sp, #28]
 800cab4:	0030      	movs	r0, r6
 800cab6:	0039      	movs	r1, r7
 800cab8:	2300      	movs	r3, #0
 800caba:	4dc4      	ldr	r5, [pc, #784]	; (800cdcc <_strtod_l+0x91c>)
 800cabc:	2201      	movs	r2, #1
 800cabe:	4214      	tst	r4, r2
 800cac0:	d004      	beq.n	800cacc <_strtod_l+0x61c>
 800cac2:	682a      	ldr	r2, [r5, #0]
 800cac4:	686b      	ldr	r3, [r5, #4]
 800cac6:	f7f5 faf3 	bl	80020b0 <__aeabi_dmul>
 800caca:	2301      	movs	r3, #1
 800cacc:	1064      	asrs	r4, r4, #1
 800cace:	3508      	adds	r5, #8
 800cad0:	2c00      	cmp	r4, #0
 800cad2:	d1f3      	bne.n	800cabc <_strtod_l+0x60c>
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d001      	beq.n	800cadc <_strtod_l+0x62c>
 800cad8:	0006      	movs	r6, r0
 800cada:	000f      	movs	r7, r1
 800cadc:	9b07      	ldr	r3, [sp, #28]
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d00f      	beq.n	800cb02 <_strtod_l+0x652>
 800cae2:	236b      	movs	r3, #107	; 0x6b
 800cae4:	007a      	lsls	r2, r7, #1
 800cae6:	0d52      	lsrs	r2, r2, #21
 800cae8:	0039      	movs	r1, r7
 800caea:	1a9b      	subs	r3, r3, r2
 800caec:	2b00      	cmp	r3, #0
 800caee:	dd08      	ble.n	800cb02 <_strtod_l+0x652>
 800caf0:	2b1f      	cmp	r3, #31
 800caf2:	dc00      	bgt.n	800caf6 <_strtod_l+0x646>
 800caf4:	e121      	b.n	800cd3a <_strtod_l+0x88a>
 800caf6:	2600      	movs	r6, #0
 800caf8:	2b34      	cmp	r3, #52	; 0x34
 800cafa:	dc00      	bgt.n	800cafe <_strtod_l+0x64e>
 800cafc:	e116      	b.n	800cd2c <_strtod_l+0x87c>
 800cafe:	27dc      	movs	r7, #220	; 0xdc
 800cb00:	04bf      	lsls	r7, r7, #18
 800cb02:	2200      	movs	r2, #0
 800cb04:	2300      	movs	r3, #0
 800cb06:	0030      	movs	r0, r6
 800cb08:	0039      	movs	r1, r7
 800cb0a:	f7f3 fca9 	bl	8000460 <__aeabi_dcmpeq>
 800cb0e:	2800      	cmp	r0, #0
 800cb10:	d19f      	bne.n	800ca52 <_strtod_l+0x5a2>
 800cb12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cb14:	9a08      	ldr	r2, [sp, #32]
 800cb16:	9300      	str	r3, [sp, #0]
 800cb18:	9910      	ldr	r1, [sp, #64]	; 0x40
 800cb1a:	9b05      	ldr	r3, [sp, #20]
 800cb1c:	9804      	ldr	r0, [sp, #16]
 800cb1e:	f001 fa17 	bl	800df50 <__s2b>
 800cb22:	900d      	str	r0, [sp, #52]	; 0x34
 800cb24:	2800      	cmp	r0, #0
 800cb26:	d100      	bne.n	800cb2a <_strtod_l+0x67a>
 800cb28:	e720      	b.n	800c96c <_strtod_l+0x4bc>
 800cb2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb2c:	9906      	ldr	r1, [sp, #24]
 800cb2e:	17da      	asrs	r2, r3, #31
 800cb30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cb32:	1a5b      	subs	r3, r3, r1
 800cb34:	401a      	ands	r2, r3
 800cb36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb38:	9215      	str	r2, [sp, #84]	; 0x54
 800cb3a:	43db      	mvns	r3, r3
 800cb3c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb3e:	17db      	asrs	r3, r3, #31
 800cb40:	401a      	ands	r2, r3
 800cb42:	2300      	movs	r3, #0
 800cb44:	9218      	str	r2, [sp, #96]	; 0x60
 800cb46:	9305      	str	r3, [sp, #20]
 800cb48:	9306      	str	r3, [sp, #24]
 800cb4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cb4c:	9804      	ldr	r0, [sp, #16]
 800cb4e:	6859      	ldr	r1, [r3, #4]
 800cb50:	f001 f952 	bl	800ddf8 <_Balloc>
 800cb54:	9008      	str	r0, [sp, #32]
 800cb56:	2800      	cmp	r0, #0
 800cb58:	d100      	bne.n	800cb5c <_strtod_l+0x6ac>
 800cb5a:	e70c      	b.n	800c976 <_strtod_l+0x4c6>
 800cb5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cb5e:	300c      	adds	r0, #12
 800cb60:	0019      	movs	r1, r3
 800cb62:	691a      	ldr	r2, [r3, #16]
 800cb64:	310c      	adds	r1, #12
 800cb66:	3202      	adds	r2, #2
 800cb68:	0092      	lsls	r2, r2, #2
 800cb6a:	f000 fcca 	bl	800d502 <memcpy>
 800cb6e:	ab1e      	add	r3, sp, #120	; 0x78
 800cb70:	9301      	str	r3, [sp, #4]
 800cb72:	ab1d      	add	r3, sp, #116	; 0x74
 800cb74:	9300      	str	r3, [sp, #0]
 800cb76:	0032      	movs	r2, r6
 800cb78:	003b      	movs	r3, r7
 800cb7a:	9804      	ldr	r0, [sp, #16]
 800cb7c:	9610      	str	r6, [sp, #64]	; 0x40
 800cb7e:	9711      	str	r7, [sp, #68]	; 0x44
 800cb80:	f001 fd28 	bl	800e5d4 <__d2b>
 800cb84:	901c      	str	r0, [sp, #112]	; 0x70
 800cb86:	2800      	cmp	r0, #0
 800cb88:	d100      	bne.n	800cb8c <_strtod_l+0x6dc>
 800cb8a:	e6f4      	b.n	800c976 <_strtod_l+0x4c6>
 800cb8c:	2101      	movs	r1, #1
 800cb8e:	9804      	ldr	r0, [sp, #16]
 800cb90:	f001 fa72 	bl	800e078 <__i2b>
 800cb94:	9006      	str	r0, [sp, #24]
 800cb96:	2800      	cmp	r0, #0
 800cb98:	d100      	bne.n	800cb9c <_strtod_l+0x6ec>
 800cb9a:	e6ec      	b.n	800c976 <_strtod_l+0x4c6>
 800cb9c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cb9e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cba0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800cba2:	1ad4      	subs	r4, r2, r3
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	db01      	blt.n	800cbac <_strtod_l+0x6fc>
 800cba8:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800cbaa:	195d      	adds	r5, r3, r5
 800cbac:	9907      	ldr	r1, [sp, #28]
 800cbae:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800cbb0:	1a5b      	subs	r3, r3, r1
 800cbb2:	2136      	movs	r1, #54	; 0x36
 800cbb4:	189b      	adds	r3, r3, r2
 800cbb6:	1a8a      	subs	r2, r1, r2
 800cbb8:	4985      	ldr	r1, [pc, #532]	; (800cdd0 <_strtod_l+0x920>)
 800cbba:	2001      	movs	r0, #1
 800cbbc:	468c      	mov	ip, r1
 800cbbe:	2100      	movs	r1, #0
 800cbc0:	3b01      	subs	r3, #1
 800cbc2:	9114      	str	r1, [sp, #80]	; 0x50
 800cbc4:	9012      	str	r0, [sp, #72]	; 0x48
 800cbc6:	4563      	cmp	r3, ip
 800cbc8:	da07      	bge.n	800cbda <_strtod_l+0x72a>
 800cbca:	4661      	mov	r1, ip
 800cbcc:	1ac9      	subs	r1, r1, r3
 800cbce:	1a52      	subs	r2, r2, r1
 800cbd0:	291f      	cmp	r1, #31
 800cbd2:	dd00      	ble.n	800cbd6 <_strtod_l+0x726>
 800cbd4:	e0b6      	b.n	800cd44 <_strtod_l+0x894>
 800cbd6:	4088      	lsls	r0, r1
 800cbd8:	9012      	str	r0, [sp, #72]	; 0x48
 800cbda:	18ab      	adds	r3, r5, r2
 800cbdc:	930c      	str	r3, [sp, #48]	; 0x30
 800cbde:	18a4      	adds	r4, r4, r2
 800cbe0:	9b07      	ldr	r3, [sp, #28]
 800cbe2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cbe4:	191c      	adds	r4, r3, r4
 800cbe6:	002b      	movs	r3, r5
 800cbe8:	4295      	cmp	r5, r2
 800cbea:	dd00      	ble.n	800cbee <_strtod_l+0x73e>
 800cbec:	0013      	movs	r3, r2
 800cbee:	42a3      	cmp	r3, r4
 800cbf0:	dd00      	ble.n	800cbf4 <_strtod_l+0x744>
 800cbf2:	0023      	movs	r3, r4
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	dd04      	ble.n	800cc02 <_strtod_l+0x752>
 800cbf8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cbfa:	1ae4      	subs	r4, r4, r3
 800cbfc:	1ad2      	subs	r2, r2, r3
 800cbfe:	920c      	str	r2, [sp, #48]	; 0x30
 800cc00:	1aed      	subs	r5, r5, r3
 800cc02:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	dd17      	ble.n	800cc38 <_strtod_l+0x788>
 800cc08:	001a      	movs	r2, r3
 800cc0a:	9906      	ldr	r1, [sp, #24]
 800cc0c:	9804      	ldr	r0, [sp, #16]
 800cc0e:	f001 fafb 	bl	800e208 <__pow5mult>
 800cc12:	9006      	str	r0, [sp, #24]
 800cc14:	2800      	cmp	r0, #0
 800cc16:	d100      	bne.n	800cc1a <_strtod_l+0x76a>
 800cc18:	e6ad      	b.n	800c976 <_strtod_l+0x4c6>
 800cc1a:	0001      	movs	r1, r0
 800cc1c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800cc1e:	9804      	ldr	r0, [sp, #16]
 800cc20:	f001 fa42 	bl	800e0a8 <__multiply>
 800cc24:	900e      	str	r0, [sp, #56]	; 0x38
 800cc26:	2800      	cmp	r0, #0
 800cc28:	d100      	bne.n	800cc2c <_strtod_l+0x77c>
 800cc2a:	e6a4      	b.n	800c976 <_strtod_l+0x4c6>
 800cc2c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800cc2e:	9804      	ldr	r0, [sp, #16]
 800cc30:	f001 f926 	bl	800de80 <_Bfree>
 800cc34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cc36:	931c      	str	r3, [sp, #112]	; 0x70
 800cc38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	dd00      	ble.n	800cc40 <_strtod_l+0x790>
 800cc3e:	e087      	b.n	800cd50 <_strtod_l+0x8a0>
 800cc40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	dd08      	ble.n	800cc58 <_strtod_l+0x7a8>
 800cc46:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cc48:	9908      	ldr	r1, [sp, #32]
 800cc4a:	9804      	ldr	r0, [sp, #16]
 800cc4c:	f001 fadc 	bl	800e208 <__pow5mult>
 800cc50:	9008      	str	r0, [sp, #32]
 800cc52:	2800      	cmp	r0, #0
 800cc54:	d100      	bne.n	800cc58 <_strtod_l+0x7a8>
 800cc56:	e68e      	b.n	800c976 <_strtod_l+0x4c6>
 800cc58:	2c00      	cmp	r4, #0
 800cc5a:	dd08      	ble.n	800cc6e <_strtod_l+0x7be>
 800cc5c:	0022      	movs	r2, r4
 800cc5e:	9908      	ldr	r1, [sp, #32]
 800cc60:	9804      	ldr	r0, [sp, #16]
 800cc62:	f001 fb2d 	bl	800e2c0 <__lshift>
 800cc66:	9008      	str	r0, [sp, #32]
 800cc68:	2800      	cmp	r0, #0
 800cc6a:	d100      	bne.n	800cc6e <_strtod_l+0x7be>
 800cc6c:	e683      	b.n	800c976 <_strtod_l+0x4c6>
 800cc6e:	2d00      	cmp	r5, #0
 800cc70:	dd08      	ble.n	800cc84 <_strtod_l+0x7d4>
 800cc72:	002a      	movs	r2, r5
 800cc74:	9906      	ldr	r1, [sp, #24]
 800cc76:	9804      	ldr	r0, [sp, #16]
 800cc78:	f001 fb22 	bl	800e2c0 <__lshift>
 800cc7c:	9006      	str	r0, [sp, #24]
 800cc7e:	2800      	cmp	r0, #0
 800cc80:	d100      	bne.n	800cc84 <_strtod_l+0x7d4>
 800cc82:	e678      	b.n	800c976 <_strtod_l+0x4c6>
 800cc84:	9a08      	ldr	r2, [sp, #32]
 800cc86:	991c      	ldr	r1, [sp, #112]	; 0x70
 800cc88:	9804      	ldr	r0, [sp, #16]
 800cc8a:	f001 fba3 	bl	800e3d4 <__mdiff>
 800cc8e:	9005      	str	r0, [sp, #20]
 800cc90:	2800      	cmp	r0, #0
 800cc92:	d100      	bne.n	800cc96 <_strtod_l+0x7e6>
 800cc94:	e66f      	b.n	800c976 <_strtod_l+0x4c6>
 800cc96:	2200      	movs	r2, #0
 800cc98:	68c3      	ldr	r3, [r0, #12]
 800cc9a:	9906      	ldr	r1, [sp, #24]
 800cc9c:	60c2      	str	r2, [r0, #12]
 800cc9e:	930c      	str	r3, [sp, #48]	; 0x30
 800cca0:	f001 fb7c 	bl	800e39c <__mcmp>
 800cca4:	2800      	cmp	r0, #0
 800cca6:	da5d      	bge.n	800cd64 <_strtod_l+0x8b4>
 800cca8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ccaa:	4333      	orrs	r3, r6
 800ccac:	d000      	beq.n	800ccb0 <_strtod_l+0x800>
 800ccae:	e088      	b.n	800cdc2 <_strtod_l+0x912>
 800ccb0:	033b      	lsls	r3, r7, #12
 800ccb2:	d000      	beq.n	800ccb6 <_strtod_l+0x806>
 800ccb4:	e085      	b.n	800cdc2 <_strtod_l+0x912>
 800ccb6:	22d6      	movs	r2, #214	; 0xd6
 800ccb8:	4b46      	ldr	r3, [pc, #280]	; (800cdd4 <_strtod_l+0x924>)
 800ccba:	04d2      	lsls	r2, r2, #19
 800ccbc:	403b      	ands	r3, r7
 800ccbe:	4293      	cmp	r3, r2
 800ccc0:	d97f      	bls.n	800cdc2 <_strtod_l+0x912>
 800ccc2:	9b05      	ldr	r3, [sp, #20]
 800ccc4:	695b      	ldr	r3, [r3, #20]
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d103      	bne.n	800ccd2 <_strtod_l+0x822>
 800ccca:	9b05      	ldr	r3, [sp, #20]
 800cccc:	691b      	ldr	r3, [r3, #16]
 800ccce:	2b01      	cmp	r3, #1
 800ccd0:	dd77      	ble.n	800cdc2 <_strtod_l+0x912>
 800ccd2:	9905      	ldr	r1, [sp, #20]
 800ccd4:	2201      	movs	r2, #1
 800ccd6:	9804      	ldr	r0, [sp, #16]
 800ccd8:	f001 faf2 	bl	800e2c0 <__lshift>
 800ccdc:	9906      	ldr	r1, [sp, #24]
 800ccde:	9005      	str	r0, [sp, #20]
 800cce0:	f001 fb5c 	bl	800e39c <__mcmp>
 800cce4:	2800      	cmp	r0, #0
 800cce6:	dd6c      	ble.n	800cdc2 <_strtod_l+0x912>
 800cce8:	9907      	ldr	r1, [sp, #28]
 800ccea:	003b      	movs	r3, r7
 800ccec:	4a39      	ldr	r2, [pc, #228]	; (800cdd4 <_strtod_l+0x924>)
 800ccee:	2900      	cmp	r1, #0
 800ccf0:	d100      	bne.n	800ccf4 <_strtod_l+0x844>
 800ccf2:	e094      	b.n	800ce1e <_strtod_l+0x96e>
 800ccf4:	0011      	movs	r1, r2
 800ccf6:	20d6      	movs	r0, #214	; 0xd6
 800ccf8:	4039      	ands	r1, r7
 800ccfa:	04c0      	lsls	r0, r0, #19
 800ccfc:	4281      	cmp	r1, r0
 800ccfe:	dd00      	ble.n	800cd02 <_strtod_l+0x852>
 800cd00:	e08d      	b.n	800ce1e <_strtod_l+0x96e>
 800cd02:	23dc      	movs	r3, #220	; 0xdc
 800cd04:	049b      	lsls	r3, r3, #18
 800cd06:	4299      	cmp	r1, r3
 800cd08:	dc00      	bgt.n	800cd0c <_strtod_l+0x85c>
 800cd0a:	e6a7      	b.n	800ca5c <_strtod_l+0x5ac>
 800cd0c:	0030      	movs	r0, r6
 800cd0e:	0039      	movs	r1, r7
 800cd10:	4b31      	ldr	r3, [pc, #196]	; (800cdd8 <_strtod_l+0x928>)
 800cd12:	2200      	movs	r2, #0
 800cd14:	f7f5 f9cc 	bl	80020b0 <__aeabi_dmul>
 800cd18:	4b2e      	ldr	r3, [pc, #184]	; (800cdd4 <_strtod_l+0x924>)
 800cd1a:	0006      	movs	r6, r0
 800cd1c:	000f      	movs	r7, r1
 800cd1e:	420b      	tst	r3, r1
 800cd20:	d000      	beq.n	800cd24 <_strtod_l+0x874>
 800cd22:	e631      	b.n	800c988 <_strtod_l+0x4d8>
 800cd24:	2322      	movs	r3, #34	; 0x22
 800cd26:	9a04      	ldr	r2, [sp, #16]
 800cd28:	6013      	str	r3, [r2, #0]
 800cd2a:	e62d      	b.n	800c988 <_strtod_l+0x4d8>
 800cd2c:	234b      	movs	r3, #75	; 0x4b
 800cd2e:	1a9a      	subs	r2, r3, r2
 800cd30:	3b4c      	subs	r3, #76	; 0x4c
 800cd32:	4093      	lsls	r3, r2
 800cd34:	4019      	ands	r1, r3
 800cd36:	000f      	movs	r7, r1
 800cd38:	e6e3      	b.n	800cb02 <_strtod_l+0x652>
 800cd3a:	2201      	movs	r2, #1
 800cd3c:	4252      	negs	r2, r2
 800cd3e:	409a      	lsls	r2, r3
 800cd40:	4016      	ands	r6, r2
 800cd42:	e6de      	b.n	800cb02 <_strtod_l+0x652>
 800cd44:	4925      	ldr	r1, [pc, #148]	; (800cddc <_strtod_l+0x92c>)
 800cd46:	1acb      	subs	r3, r1, r3
 800cd48:	0001      	movs	r1, r0
 800cd4a:	4099      	lsls	r1, r3
 800cd4c:	9114      	str	r1, [sp, #80]	; 0x50
 800cd4e:	e743      	b.n	800cbd8 <_strtod_l+0x728>
 800cd50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cd52:	991c      	ldr	r1, [sp, #112]	; 0x70
 800cd54:	9804      	ldr	r0, [sp, #16]
 800cd56:	f001 fab3 	bl	800e2c0 <__lshift>
 800cd5a:	901c      	str	r0, [sp, #112]	; 0x70
 800cd5c:	2800      	cmp	r0, #0
 800cd5e:	d000      	beq.n	800cd62 <_strtod_l+0x8b2>
 800cd60:	e76e      	b.n	800cc40 <_strtod_l+0x790>
 800cd62:	e608      	b.n	800c976 <_strtod_l+0x4c6>
 800cd64:	970e      	str	r7, [sp, #56]	; 0x38
 800cd66:	2800      	cmp	r0, #0
 800cd68:	d177      	bne.n	800ce5a <_strtod_l+0x9aa>
 800cd6a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cd6c:	033b      	lsls	r3, r7, #12
 800cd6e:	0b1b      	lsrs	r3, r3, #12
 800cd70:	2a00      	cmp	r2, #0
 800cd72:	d039      	beq.n	800cde8 <_strtod_l+0x938>
 800cd74:	4a1a      	ldr	r2, [pc, #104]	; (800cde0 <_strtod_l+0x930>)
 800cd76:	4293      	cmp	r3, r2
 800cd78:	d139      	bne.n	800cdee <_strtod_l+0x93e>
 800cd7a:	2101      	movs	r1, #1
 800cd7c:	9b07      	ldr	r3, [sp, #28]
 800cd7e:	4249      	negs	r1, r1
 800cd80:	0032      	movs	r2, r6
 800cd82:	0008      	movs	r0, r1
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d00b      	beq.n	800cda0 <_strtod_l+0x8f0>
 800cd88:	24d4      	movs	r4, #212	; 0xd4
 800cd8a:	4b12      	ldr	r3, [pc, #72]	; (800cdd4 <_strtod_l+0x924>)
 800cd8c:	0008      	movs	r0, r1
 800cd8e:	403b      	ands	r3, r7
 800cd90:	04e4      	lsls	r4, r4, #19
 800cd92:	42a3      	cmp	r3, r4
 800cd94:	d804      	bhi.n	800cda0 <_strtod_l+0x8f0>
 800cd96:	306c      	adds	r0, #108	; 0x6c
 800cd98:	0d1b      	lsrs	r3, r3, #20
 800cd9a:	1ac3      	subs	r3, r0, r3
 800cd9c:	4099      	lsls	r1, r3
 800cd9e:	0008      	movs	r0, r1
 800cda0:	4282      	cmp	r2, r0
 800cda2:	d124      	bne.n	800cdee <_strtod_l+0x93e>
 800cda4:	4b0f      	ldr	r3, [pc, #60]	; (800cde4 <_strtod_l+0x934>)
 800cda6:	990e      	ldr	r1, [sp, #56]	; 0x38
 800cda8:	4299      	cmp	r1, r3
 800cdaa:	d102      	bne.n	800cdb2 <_strtod_l+0x902>
 800cdac:	3201      	adds	r2, #1
 800cdae:	d100      	bne.n	800cdb2 <_strtod_l+0x902>
 800cdb0:	e5e1      	b.n	800c976 <_strtod_l+0x4c6>
 800cdb2:	4b08      	ldr	r3, [pc, #32]	; (800cdd4 <_strtod_l+0x924>)
 800cdb4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cdb6:	2600      	movs	r6, #0
 800cdb8:	401a      	ands	r2, r3
 800cdba:	0013      	movs	r3, r2
 800cdbc:	2280      	movs	r2, #128	; 0x80
 800cdbe:	0352      	lsls	r2, r2, #13
 800cdc0:	189f      	adds	r7, r3, r2
 800cdc2:	9b07      	ldr	r3, [sp, #28]
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d1a1      	bne.n	800cd0c <_strtod_l+0x85c>
 800cdc8:	e5de      	b.n	800c988 <_strtod_l+0x4d8>
 800cdca:	46c0      	nop			; (mov r8, r8)
 800cdcc:	0800f5f8 	.word	0x0800f5f8
 800cdd0:	fffffc02 	.word	0xfffffc02
 800cdd4:	7ff00000 	.word	0x7ff00000
 800cdd8:	39500000 	.word	0x39500000
 800cddc:	fffffbe2 	.word	0xfffffbe2
 800cde0:	000fffff 	.word	0x000fffff
 800cde4:	7fefffff 	.word	0x7fefffff
 800cde8:	4333      	orrs	r3, r6
 800cdea:	d100      	bne.n	800cdee <_strtod_l+0x93e>
 800cdec:	e77c      	b.n	800cce8 <_strtod_l+0x838>
 800cdee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d01d      	beq.n	800ce30 <_strtod_l+0x980>
 800cdf4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cdf6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cdf8:	4213      	tst	r3, r2
 800cdfa:	d0e2      	beq.n	800cdc2 <_strtod_l+0x912>
 800cdfc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cdfe:	0030      	movs	r0, r6
 800ce00:	0039      	movs	r1, r7
 800ce02:	9a07      	ldr	r2, [sp, #28]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d017      	beq.n	800ce38 <_strtod_l+0x988>
 800ce08:	f7ff fb3a 	bl	800c480 <sulp>
 800ce0c:	0002      	movs	r2, r0
 800ce0e:	000b      	movs	r3, r1
 800ce10:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ce12:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ce14:	f7f4 f9f2 	bl	80011fc <__aeabi_dadd>
 800ce18:	0006      	movs	r6, r0
 800ce1a:	000f      	movs	r7, r1
 800ce1c:	e7d1      	b.n	800cdc2 <_strtod_l+0x912>
 800ce1e:	2601      	movs	r6, #1
 800ce20:	4013      	ands	r3, r2
 800ce22:	4a98      	ldr	r2, [pc, #608]	; (800d084 <_strtod_l+0xbd4>)
 800ce24:	4276      	negs	r6, r6
 800ce26:	189b      	adds	r3, r3, r2
 800ce28:	4a97      	ldr	r2, [pc, #604]	; (800d088 <_strtod_l+0xbd8>)
 800ce2a:	431a      	orrs	r2, r3
 800ce2c:	0017      	movs	r7, r2
 800ce2e:	e7c8      	b.n	800cdc2 <_strtod_l+0x912>
 800ce30:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ce32:	4233      	tst	r3, r6
 800ce34:	d0c5      	beq.n	800cdc2 <_strtod_l+0x912>
 800ce36:	e7e1      	b.n	800cdfc <_strtod_l+0x94c>
 800ce38:	f7ff fb22 	bl	800c480 <sulp>
 800ce3c:	0002      	movs	r2, r0
 800ce3e:	000b      	movs	r3, r1
 800ce40:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ce42:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ce44:	f7f5 fbf6 	bl	8002634 <__aeabi_dsub>
 800ce48:	2200      	movs	r2, #0
 800ce4a:	2300      	movs	r3, #0
 800ce4c:	0006      	movs	r6, r0
 800ce4e:	000f      	movs	r7, r1
 800ce50:	f7f3 fb06 	bl	8000460 <__aeabi_dcmpeq>
 800ce54:	2800      	cmp	r0, #0
 800ce56:	d0b4      	beq.n	800cdc2 <_strtod_l+0x912>
 800ce58:	e600      	b.n	800ca5c <_strtod_l+0x5ac>
 800ce5a:	9906      	ldr	r1, [sp, #24]
 800ce5c:	9805      	ldr	r0, [sp, #20]
 800ce5e:	f001 fc19 	bl	800e694 <__ratio>
 800ce62:	2380      	movs	r3, #128	; 0x80
 800ce64:	2200      	movs	r2, #0
 800ce66:	05db      	lsls	r3, r3, #23
 800ce68:	0004      	movs	r4, r0
 800ce6a:	000d      	movs	r5, r1
 800ce6c:	f7f3 fb08 	bl	8000480 <__aeabi_dcmple>
 800ce70:	2800      	cmp	r0, #0
 800ce72:	d06d      	beq.n	800cf50 <_strtod_l+0xaa0>
 800ce74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d000      	beq.n	800ce7c <_strtod_l+0x9cc>
 800ce7a:	e07e      	b.n	800cf7a <_strtod_l+0xaca>
 800ce7c:	2e00      	cmp	r6, #0
 800ce7e:	d158      	bne.n	800cf32 <_strtod_l+0xa82>
 800ce80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ce82:	031b      	lsls	r3, r3, #12
 800ce84:	d000      	beq.n	800ce88 <_strtod_l+0x9d8>
 800ce86:	e07f      	b.n	800cf88 <_strtod_l+0xad8>
 800ce88:	2200      	movs	r2, #0
 800ce8a:	0020      	movs	r0, r4
 800ce8c:	0029      	movs	r1, r5
 800ce8e:	4b7f      	ldr	r3, [pc, #508]	; (800d08c <_strtod_l+0xbdc>)
 800ce90:	f7f3 faec 	bl	800046c <__aeabi_dcmplt>
 800ce94:	2800      	cmp	r0, #0
 800ce96:	d158      	bne.n	800cf4a <_strtod_l+0xa9a>
 800ce98:	0020      	movs	r0, r4
 800ce9a:	0029      	movs	r1, r5
 800ce9c:	2200      	movs	r2, #0
 800ce9e:	4b7c      	ldr	r3, [pc, #496]	; (800d090 <_strtod_l+0xbe0>)
 800cea0:	f7f5 f906 	bl	80020b0 <__aeabi_dmul>
 800cea4:	0004      	movs	r4, r0
 800cea6:	000d      	movs	r5, r1
 800cea8:	2380      	movs	r3, #128	; 0x80
 800ceaa:	061b      	lsls	r3, r3, #24
 800ceac:	940a      	str	r4, [sp, #40]	; 0x28
 800ceae:	18eb      	adds	r3, r5, r3
 800ceb0:	930b      	str	r3, [sp, #44]	; 0x2c
 800ceb2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ceb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ceb6:	9212      	str	r2, [sp, #72]	; 0x48
 800ceb8:	9313      	str	r3, [sp, #76]	; 0x4c
 800ceba:	4a76      	ldr	r2, [pc, #472]	; (800d094 <_strtod_l+0xbe4>)
 800cebc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cebe:	4013      	ands	r3, r2
 800cec0:	9314      	str	r3, [sp, #80]	; 0x50
 800cec2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cec4:	4b74      	ldr	r3, [pc, #464]	; (800d098 <_strtod_l+0xbe8>)
 800cec6:	429a      	cmp	r2, r3
 800cec8:	d000      	beq.n	800cecc <_strtod_l+0xa1c>
 800ceca:	e091      	b.n	800cff0 <_strtod_l+0xb40>
 800cecc:	4a73      	ldr	r2, [pc, #460]	; (800d09c <_strtod_l+0xbec>)
 800cece:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ced0:	4694      	mov	ip, r2
 800ced2:	4463      	add	r3, ip
 800ced4:	001f      	movs	r7, r3
 800ced6:	0030      	movs	r0, r6
 800ced8:	0019      	movs	r1, r3
 800ceda:	f001 fb13 	bl	800e504 <__ulp>
 800cede:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cee0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cee2:	f7f5 f8e5 	bl	80020b0 <__aeabi_dmul>
 800cee6:	0032      	movs	r2, r6
 800cee8:	003b      	movs	r3, r7
 800ceea:	f7f4 f987 	bl	80011fc <__aeabi_dadd>
 800ceee:	4a69      	ldr	r2, [pc, #420]	; (800d094 <_strtod_l+0xbe4>)
 800cef0:	4b6b      	ldr	r3, [pc, #428]	; (800d0a0 <_strtod_l+0xbf0>)
 800cef2:	0006      	movs	r6, r0
 800cef4:	400a      	ands	r2, r1
 800cef6:	429a      	cmp	r2, r3
 800cef8:	d949      	bls.n	800cf8e <_strtod_l+0xade>
 800cefa:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800cefc:	4b69      	ldr	r3, [pc, #420]	; (800d0a4 <_strtod_l+0xbf4>)
 800cefe:	429a      	cmp	r2, r3
 800cf00:	d103      	bne.n	800cf0a <_strtod_l+0xa5a>
 800cf02:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cf04:	3301      	adds	r3, #1
 800cf06:	d100      	bne.n	800cf0a <_strtod_l+0xa5a>
 800cf08:	e535      	b.n	800c976 <_strtod_l+0x4c6>
 800cf0a:	2601      	movs	r6, #1
 800cf0c:	4f65      	ldr	r7, [pc, #404]	; (800d0a4 <_strtod_l+0xbf4>)
 800cf0e:	4276      	negs	r6, r6
 800cf10:	991c      	ldr	r1, [sp, #112]	; 0x70
 800cf12:	9804      	ldr	r0, [sp, #16]
 800cf14:	f000 ffb4 	bl	800de80 <_Bfree>
 800cf18:	9908      	ldr	r1, [sp, #32]
 800cf1a:	9804      	ldr	r0, [sp, #16]
 800cf1c:	f000 ffb0 	bl	800de80 <_Bfree>
 800cf20:	9906      	ldr	r1, [sp, #24]
 800cf22:	9804      	ldr	r0, [sp, #16]
 800cf24:	f000 ffac 	bl	800de80 <_Bfree>
 800cf28:	9905      	ldr	r1, [sp, #20]
 800cf2a:	9804      	ldr	r0, [sp, #16]
 800cf2c:	f000 ffa8 	bl	800de80 <_Bfree>
 800cf30:	e60b      	b.n	800cb4a <_strtod_l+0x69a>
 800cf32:	2e01      	cmp	r6, #1
 800cf34:	d103      	bne.n	800cf3e <_strtod_l+0xa8e>
 800cf36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d100      	bne.n	800cf3e <_strtod_l+0xa8e>
 800cf3c:	e58e      	b.n	800ca5c <_strtod_l+0x5ac>
 800cf3e:	2300      	movs	r3, #0
 800cf40:	4c59      	ldr	r4, [pc, #356]	; (800d0a8 <_strtod_l+0xbf8>)
 800cf42:	930a      	str	r3, [sp, #40]	; 0x28
 800cf44:	940b      	str	r4, [sp, #44]	; 0x2c
 800cf46:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800cf48:	e01c      	b.n	800cf84 <_strtod_l+0xad4>
 800cf4a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800cf4c:	4d50      	ldr	r5, [pc, #320]	; (800d090 <_strtod_l+0xbe0>)
 800cf4e:	e7ab      	b.n	800cea8 <_strtod_l+0x9f8>
 800cf50:	2200      	movs	r2, #0
 800cf52:	0020      	movs	r0, r4
 800cf54:	0029      	movs	r1, r5
 800cf56:	4b4e      	ldr	r3, [pc, #312]	; (800d090 <_strtod_l+0xbe0>)
 800cf58:	f7f5 f8aa 	bl	80020b0 <__aeabi_dmul>
 800cf5c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cf5e:	0004      	movs	r4, r0
 800cf60:	000b      	movs	r3, r1
 800cf62:	000d      	movs	r5, r1
 800cf64:	2a00      	cmp	r2, #0
 800cf66:	d104      	bne.n	800cf72 <_strtod_l+0xac2>
 800cf68:	2280      	movs	r2, #128	; 0x80
 800cf6a:	0612      	lsls	r2, r2, #24
 800cf6c:	900a      	str	r0, [sp, #40]	; 0x28
 800cf6e:	188b      	adds	r3, r1, r2
 800cf70:	e79e      	b.n	800ceb0 <_strtod_l+0xa00>
 800cf72:	0002      	movs	r2, r0
 800cf74:	920a      	str	r2, [sp, #40]	; 0x28
 800cf76:	930b      	str	r3, [sp, #44]	; 0x2c
 800cf78:	e79b      	b.n	800ceb2 <_strtod_l+0xa02>
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	4c43      	ldr	r4, [pc, #268]	; (800d08c <_strtod_l+0xbdc>)
 800cf7e:	930a      	str	r3, [sp, #40]	; 0x28
 800cf80:	940b      	str	r4, [sp, #44]	; 0x2c
 800cf82:	2400      	movs	r4, #0
 800cf84:	4d41      	ldr	r5, [pc, #260]	; (800d08c <_strtod_l+0xbdc>)
 800cf86:	e794      	b.n	800ceb2 <_strtod_l+0xa02>
 800cf88:	2300      	movs	r3, #0
 800cf8a:	4c47      	ldr	r4, [pc, #284]	; (800d0a8 <_strtod_l+0xbf8>)
 800cf8c:	e7f7      	b.n	800cf7e <_strtod_l+0xace>
 800cf8e:	23d4      	movs	r3, #212	; 0xd4
 800cf90:	049b      	lsls	r3, r3, #18
 800cf92:	18cf      	adds	r7, r1, r3
 800cf94:	9b07      	ldr	r3, [sp, #28]
 800cf96:	970e      	str	r7, [sp, #56]	; 0x38
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d1b9      	bne.n	800cf10 <_strtod_l+0xa60>
 800cf9c:	4b3d      	ldr	r3, [pc, #244]	; (800d094 <_strtod_l+0xbe4>)
 800cf9e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cfa0:	403b      	ands	r3, r7
 800cfa2:	429a      	cmp	r2, r3
 800cfa4:	d1b4      	bne.n	800cf10 <_strtod_l+0xa60>
 800cfa6:	0020      	movs	r0, r4
 800cfa8:	0029      	movs	r1, r5
 800cfaa:	f7f3 faff 	bl	80005ac <__aeabi_d2lz>
 800cfae:	f7f3 fb39 	bl	8000624 <__aeabi_l2d>
 800cfb2:	0002      	movs	r2, r0
 800cfb4:	000b      	movs	r3, r1
 800cfb6:	0020      	movs	r0, r4
 800cfb8:	0029      	movs	r1, r5
 800cfba:	f7f5 fb3b 	bl	8002634 <__aeabi_dsub>
 800cfbe:	033b      	lsls	r3, r7, #12
 800cfc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cfc2:	0b1b      	lsrs	r3, r3, #12
 800cfc4:	4333      	orrs	r3, r6
 800cfc6:	4313      	orrs	r3, r2
 800cfc8:	0004      	movs	r4, r0
 800cfca:	000d      	movs	r5, r1
 800cfcc:	4a37      	ldr	r2, [pc, #220]	; (800d0ac <_strtod_l+0xbfc>)
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d054      	beq.n	800d07c <_strtod_l+0xbcc>
 800cfd2:	4b37      	ldr	r3, [pc, #220]	; (800d0b0 <_strtod_l+0xc00>)
 800cfd4:	f7f3 fa4a 	bl	800046c <__aeabi_dcmplt>
 800cfd8:	2800      	cmp	r0, #0
 800cfda:	d000      	beq.n	800cfde <_strtod_l+0xb2e>
 800cfdc:	e4d4      	b.n	800c988 <_strtod_l+0x4d8>
 800cfde:	0020      	movs	r0, r4
 800cfe0:	0029      	movs	r1, r5
 800cfe2:	4a34      	ldr	r2, [pc, #208]	; (800d0b4 <_strtod_l+0xc04>)
 800cfe4:	4b2a      	ldr	r3, [pc, #168]	; (800d090 <_strtod_l+0xbe0>)
 800cfe6:	f7f3 fa55 	bl	8000494 <__aeabi_dcmpgt>
 800cfea:	2800      	cmp	r0, #0
 800cfec:	d090      	beq.n	800cf10 <_strtod_l+0xa60>
 800cfee:	e4cb      	b.n	800c988 <_strtod_l+0x4d8>
 800cff0:	9b07      	ldr	r3, [sp, #28]
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d02b      	beq.n	800d04e <_strtod_l+0xb9e>
 800cff6:	23d4      	movs	r3, #212	; 0xd4
 800cff8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cffa:	04db      	lsls	r3, r3, #19
 800cffc:	429a      	cmp	r2, r3
 800cffe:	d826      	bhi.n	800d04e <_strtod_l+0xb9e>
 800d000:	0020      	movs	r0, r4
 800d002:	0029      	movs	r1, r5
 800d004:	4a2c      	ldr	r2, [pc, #176]	; (800d0b8 <_strtod_l+0xc08>)
 800d006:	4b2d      	ldr	r3, [pc, #180]	; (800d0bc <_strtod_l+0xc0c>)
 800d008:	f7f3 fa3a 	bl	8000480 <__aeabi_dcmple>
 800d00c:	2800      	cmp	r0, #0
 800d00e:	d017      	beq.n	800d040 <_strtod_l+0xb90>
 800d010:	0020      	movs	r0, r4
 800d012:	0029      	movs	r1, r5
 800d014:	f7f3 faac 	bl	8000570 <__aeabi_d2uiz>
 800d018:	2800      	cmp	r0, #0
 800d01a:	d100      	bne.n	800d01e <_strtod_l+0xb6e>
 800d01c:	3001      	adds	r0, #1
 800d01e:	f7f5 fef1 	bl	8002e04 <__aeabi_ui2d>
 800d022:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d024:	0004      	movs	r4, r0
 800d026:	000b      	movs	r3, r1
 800d028:	000d      	movs	r5, r1
 800d02a:	2a00      	cmp	r2, #0
 800d02c:	d122      	bne.n	800d074 <_strtod_l+0xbc4>
 800d02e:	2280      	movs	r2, #128	; 0x80
 800d030:	0612      	lsls	r2, r2, #24
 800d032:	188b      	adds	r3, r1, r2
 800d034:	9016      	str	r0, [sp, #88]	; 0x58
 800d036:	9317      	str	r3, [sp, #92]	; 0x5c
 800d038:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d03a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d03c:	9212      	str	r2, [sp, #72]	; 0x48
 800d03e:	9313      	str	r3, [sp, #76]	; 0x4c
 800d040:	22d6      	movs	r2, #214	; 0xd6
 800d042:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d044:	04d2      	lsls	r2, r2, #19
 800d046:	189b      	adds	r3, r3, r2
 800d048:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d04a:	1a9b      	subs	r3, r3, r2
 800d04c:	9313      	str	r3, [sp, #76]	; 0x4c
 800d04e:	9810      	ldr	r0, [sp, #64]	; 0x40
 800d050:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d052:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800d054:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800d056:	f001 fa55 	bl	800e504 <__ulp>
 800d05a:	0002      	movs	r2, r0
 800d05c:	000b      	movs	r3, r1
 800d05e:	0030      	movs	r0, r6
 800d060:	0039      	movs	r1, r7
 800d062:	f7f5 f825 	bl	80020b0 <__aeabi_dmul>
 800d066:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d068:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d06a:	f7f4 f8c7 	bl	80011fc <__aeabi_dadd>
 800d06e:	0006      	movs	r6, r0
 800d070:	000f      	movs	r7, r1
 800d072:	e78f      	b.n	800cf94 <_strtod_l+0xae4>
 800d074:	0002      	movs	r2, r0
 800d076:	9216      	str	r2, [sp, #88]	; 0x58
 800d078:	9317      	str	r3, [sp, #92]	; 0x5c
 800d07a:	e7dd      	b.n	800d038 <_strtod_l+0xb88>
 800d07c:	4b10      	ldr	r3, [pc, #64]	; (800d0c0 <_strtod_l+0xc10>)
 800d07e:	f7f3 f9f5 	bl	800046c <__aeabi_dcmplt>
 800d082:	e7b2      	b.n	800cfea <_strtod_l+0xb3a>
 800d084:	fff00000 	.word	0xfff00000
 800d088:	000fffff 	.word	0x000fffff
 800d08c:	3ff00000 	.word	0x3ff00000
 800d090:	3fe00000 	.word	0x3fe00000
 800d094:	7ff00000 	.word	0x7ff00000
 800d098:	7fe00000 	.word	0x7fe00000
 800d09c:	fcb00000 	.word	0xfcb00000
 800d0a0:	7c9fffff 	.word	0x7c9fffff
 800d0a4:	7fefffff 	.word	0x7fefffff
 800d0a8:	bff00000 	.word	0xbff00000
 800d0ac:	94a03595 	.word	0x94a03595
 800d0b0:	3fdfffff 	.word	0x3fdfffff
 800d0b4:	35afe535 	.word	0x35afe535
 800d0b8:	ffc00000 	.word	0xffc00000
 800d0bc:	41dfffff 	.word	0x41dfffff
 800d0c0:	3fcfffff 	.word	0x3fcfffff

0800d0c4 <strtod>:
 800d0c4:	b510      	push	{r4, lr}
 800d0c6:	4c04      	ldr	r4, [pc, #16]	; (800d0d8 <strtod+0x14>)
 800d0c8:	000a      	movs	r2, r1
 800d0ca:	0001      	movs	r1, r0
 800d0cc:	4b03      	ldr	r3, [pc, #12]	; (800d0dc <strtod+0x18>)
 800d0ce:	6820      	ldr	r0, [r4, #0]
 800d0d0:	f7ff f9ee 	bl	800c4b0 <_strtod_l>
 800d0d4:	bd10      	pop	{r4, pc}
 800d0d6:	46c0      	nop			; (mov r8, r8)
 800d0d8:	200001d4 	.word	0x200001d4
 800d0dc:	2000001c 	.word	0x2000001c

0800d0e0 <std>:
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	b510      	push	{r4, lr}
 800d0e4:	0004      	movs	r4, r0
 800d0e6:	6003      	str	r3, [r0, #0]
 800d0e8:	6043      	str	r3, [r0, #4]
 800d0ea:	6083      	str	r3, [r0, #8]
 800d0ec:	8181      	strh	r1, [r0, #12]
 800d0ee:	6643      	str	r3, [r0, #100]	; 0x64
 800d0f0:	81c2      	strh	r2, [r0, #14]
 800d0f2:	6103      	str	r3, [r0, #16]
 800d0f4:	6143      	str	r3, [r0, #20]
 800d0f6:	6183      	str	r3, [r0, #24]
 800d0f8:	0019      	movs	r1, r3
 800d0fa:	2208      	movs	r2, #8
 800d0fc:	305c      	adds	r0, #92	; 0x5c
 800d0fe:	f000 f90d 	bl	800d31c <memset>
 800d102:	4b0b      	ldr	r3, [pc, #44]	; (800d130 <std+0x50>)
 800d104:	6224      	str	r4, [r4, #32]
 800d106:	6263      	str	r3, [r4, #36]	; 0x24
 800d108:	4b0a      	ldr	r3, [pc, #40]	; (800d134 <std+0x54>)
 800d10a:	62a3      	str	r3, [r4, #40]	; 0x28
 800d10c:	4b0a      	ldr	r3, [pc, #40]	; (800d138 <std+0x58>)
 800d10e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d110:	4b0a      	ldr	r3, [pc, #40]	; (800d13c <std+0x5c>)
 800d112:	6323      	str	r3, [r4, #48]	; 0x30
 800d114:	4b0a      	ldr	r3, [pc, #40]	; (800d140 <std+0x60>)
 800d116:	429c      	cmp	r4, r3
 800d118:	d005      	beq.n	800d126 <std+0x46>
 800d11a:	4b0a      	ldr	r3, [pc, #40]	; (800d144 <std+0x64>)
 800d11c:	429c      	cmp	r4, r3
 800d11e:	d002      	beq.n	800d126 <std+0x46>
 800d120:	4b09      	ldr	r3, [pc, #36]	; (800d148 <std+0x68>)
 800d122:	429c      	cmp	r4, r3
 800d124:	d103      	bne.n	800d12e <std+0x4e>
 800d126:	0020      	movs	r0, r4
 800d128:	3058      	adds	r0, #88	; 0x58
 800d12a:	f000 f9e7 	bl	800d4fc <__retarget_lock_init_recursive>
 800d12e:	bd10      	pop	{r4, pc}
 800d130:	0800d269 	.word	0x0800d269
 800d134:	0800d291 	.word	0x0800d291
 800d138:	0800d2c9 	.word	0x0800d2c9
 800d13c:	0800d2f5 	.word	0x0800d2f5
 800d140:	200028e0 	.word	0x200028e0
 800d144:	20002948 	.word	0x20002948
 800d148:	200029b0 	.word	0x200029b0

0800d14c <stdio_exit_handler>:
 800d14c:	b510      	push	{r4, lr}
 800d14e:	4a03      	ldr	r2, [pc, #12]	; (800d15c <stdio_exit_handler+0x10>)
 800d150:	4903      	ldr	r1, [pc, #12]	; (800d160 <stdio_exit_handler+0x14>)
 800d152:	4804      	ldr	r0, [pc, #16]	; (800d164 <stdio_exit_handler+0x18>)
 800d154:	f000 f86c 	bl	800d230 <_fwalk_sglue>
 800d158:	bd10      	pop	{r4, pc}
 800d15a:	46c0      	nop			; (mov r8, r8)
 800d15c:	20000010 	.word	0x20000010
 800d160:	0800e89d 	.word	0x0800e89d
 800d164:	20000188 	.word	0x20000188

0800d168 <cleanup_stdio>:
 800d168:	6841      	ldr	r1, [r0, #4]
 800d16a:	4b0b      	ldr	r3, [pc, #44]	; (800d198 <cleanup_stdio+0x30>)
 800d16c:	b510      	push	{r4, lr}
 800d16e:	0004      	movs	r4, r0
 800d170:	4299      	cmp	r1, r3
 800d172:	d001      	beq.n	800d178 <cleanup_stdio+0x10>
 800d174:	f001 fb92 	bl	800e89c <_fflush_r>
 800d178:	68a1      	ldr	r1, [r4, #8]
 800d17a:	4b08      	ldr	r3, [pc, #32]	; (800d19c <cleanup_stdio+0x34>)
 800d17c:	4299      	cmp	r1, r3
 800d17e:	d002      	beq.n	800d186 <cleanup_stdio+0x1e>
 800d180:	0020      	movs	r0, r4
 800d182:	f001 fb8b 	bl	800e89c <_fflush_r>
 800d186:	68e1      	ldr	r1, [r4, #12]
 800d188:	4b05      	ldr	r3, [pc, #20]	; (800d1a0 <cleanup_stdio+0x38>)
 800d18a:	4299      	cmp	r1, r3
 800d18c:	d002      	beq.n	800d194 <cleanup_stdio+0x2c>
 800d18e:	0020      	movs	r0, r4
 800d190:	f001 fb84 	bl	800e89c <_fflush_r>
 800d194:	bd10      	pop	{r4, pc}
 800d196:	46c0      	nop			; (mov r8, r8)
 800d198:	200028e0 	.word	0x200028e0
 800d19c:	20002948 	.word	0x20002948
 800d1a0:	200029b0 	.word	0x200029b0

0800d1a4 <global_stdio_init.part.0>:
 800d1a4:	b510      	push	{r4, lr}
 800d1a6:	4b09      	ldr	r3, [pc, #36]	; (800d1cc <global_stdio_init.part.0+0x28>)
 800d1a8:	4a09      	ldr	r2, [pc, #36]	; (800d1d0 <global_stdio_init.part.0+0x2c>)
 800d1aa:	2104      	movs	r1, #4
 800d1ac:	601a      	str	r2, [r3, #0]
 800d1ae:	4809      	ldr	r0, [pc, #36]	; (800d1d4 <global_stdio_init.part.0+0x30>)
 800d1b0:	2200      	movs	r2, #0
 800d1b2:	f7ff ff95 	bl	800d0e0 <std>
 800d1b6:	2201      	movs	r2, #1
 800d1b8:	2109      	movs	r1, #9
 800d1ba:	4807      	ldr	r0, [pc, #28]	; (800d1d8 <global_stdio_init.part.0+0x34>)
 800d1bc:	f7ff ff90 	bl	800d0e0 <std>
 800d1c0:	2202      	movs	r2, #2
 800d1c2:	2112      	movs	r1, #18
 800d1c4:	4805      	ldr	r0, [pc, #20]	; (800d1dc <global_stdio_init.part.0+0x38>)
 800d1c6:	f7ff ff8b 	bl	800d0e0 <std>
 800d1ca:	bd10      	pop	{r4, pc}
 800d1cc:	20002a18 	.word	0x20002a18
 800d1d0:	0800d14d 	.word	0x0800d14d
 800d1d4:	200028e0 	.word	0x200028e0
 800d1d8:	20002948 	.word	0x20002948
 800d1dc:	200029b0 	.word	0x200029b0

0800d1e0 <__sfp_lock_acquire>:
 800d1e0:	b510      	push	{r4, lr}
 800d1e2:	4802      	ldr	r0, [pc, #8]	; (800d1ec <__sfp_lock_acquire+0xc>)
 800d1e4:	f000 f98b 	bl	800d4fe <__retarget_lock_acquire_recursive>
 800d1e8:	bd10      	pop	{r4, pc}
 800d1ea:	46c0      	nop			; (mov r8, r8)
 800d1ec:	20002a21 	.word	0x20002a21

0800d1f0 <__sfp_lock_release>:
 800d1f0:	b510      	push	{r4, lr}
 800d1f2:	4802      	ldr	r0, [pc, #8]	; (800d1fc <__sfp_lock_release+0xc>)
 800d1f4:	f000 f984 	bl	800d500 <__retarget_lock_release_recursive>
 800d1f8:	bd10      	pop	{r4, pc}
 800d1fa:	46c0      	nop			; (mov r8, r8)
 800d1fc:	20002a21 	.word	0x20002a21

0800d200 <__sinit>:
 800d200:	b510      	push	{r4, lr}
 800d202:	0004      	movs	r4, r0
 800d204:	f7ff ffec 	bl	800d1e0 <__sfp_lock_acquire>
 800d208:	6a23      	ldr	r3, [r4, #32]
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d002      	beq.n	800d214 <__sinit+0x14>
 800d20e:	f7ff ffef 	bl	800d1f0 <__sfp_lock_release>
 800d212:	bd10      	pop	{r4, pc}
 800d214:	4b04      	ldr	r3, [pc, #16]	; (800d228 <__sinit+0x28>)
 800d216:	6223      	str	r3, [r4, #32]
 800d218:	4b04      	ldr	r3, [pc, #16]	; (800d22c <__sinit+0x2c>)
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d1f6      	bne.n	800d20e <__sinit+0xe>
 800d220:	f7ff ffc0 	bl	800d1a4 <global_stdio_init.part.0>
 800d224:	e7f3      	b.n	800d20e <__sinit+0xe>
 800d226:	46c0      	nop			; (mov r8, r8)
 800d228:	0800d169 	.word	0x0800d169
 800d22c:	20002a18 	.word	0x20002a18

0800d230 <_fwalk_sglue>:
 800d230:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d232:	0014      	movs	r4, r2
 800d234:	2600      	movs	r6, #0
 800d236:	9000      	str	r0, [sp, #0]
 800d238:	9101      	str	r1, [sp, #4]
 800d23a:	68a5      	ldr	r5, [r4, #8]
 800d23c:	6867      	ldr	r7, [r4, #4]
 800d23e:	3f01      	subs	r7, #1
 800d240:	d504      	bpl.n	800d24c <_fwalk_sglue+0x1c>
 800d242:	6824      	ldr	r4, [r4, #0]
 800d244:	2c00      	cmp	r4, #0
 800d246:	d1f8      	bne.n	800d23a <_fwalk_sglue+0xa>
 800d248:	0030      	movs	r0, r6
 800d24a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d24c:	89ab      	ldrh	r3, [r5, #12]
 800d24e:	2b01      	cmp	r3, #1
 800d250:	d908      	bls.n	800d264 <_fwalk_sglue+0x34>
 800d252:	220e      	movs	r2, #14
 800d254:	5eab      	ldrsh	r3, [r5, r2]
 800d256:	3301      	adds	r3, #1
 800d258:	d004      	beq.n	800d264 <_fwalk_sglue+0x34>
 800d25a:	0029      	movs	r1, r5
 800d25c:	9800      	ldr	r0, [sp, #0]
 800d25e:	9b01      	ldr	r3, [sp, #4]
 800d260:	4798      	blx	r3
 800d262:	4306      	orrs	r6, r0
 800d264:	3568      	adds	r5, #104	; 0x68
 800d266:	e7ea      	b.n	800d23e <_fwalk_sglue+0xe>

0800d268 <__sread>:
 800d268:	b570      	push	{r4, r5, r6, lr}
 800d26a:	000c      	movs	r4, r1
 800d26c:	250e      	movs	r5, #14
 800d26e:	5f49      	ldrsh	r1, [r1, r5]
 800d270:	f000 f8f2 	bl	800d458 <_read_r>
 800d274:	2800      	cmp	r0, #0
 800d276:	db03      	blt.n	800d280 <__sread+0x18>
 800d278:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800d27a:	181b      	adds	r3, r3, r0
 800d27c:	6563      	str	r3, [r4, #84]	; 0x54
 800d27e:	bd70      	pop	{r4, r5, r6, pc}
 800d280:	89a3      	ldrh	r3, [r4, #12]
 800d282:	4a02      	ldr	r2, [pc, #8]	; (800d28c <__sread+0x24>)
 800d284:	4013      	ands	r3, r2
 800d286:	81a3      	strh	r3, [r4, #12]
 800d288:	e7f9      	b.n	800d27e <__sread+0x16>
 800d28a:	46c0      	nop			; (mov r8, r8)
 800d28c:	ffffefff 	.word	0xffffefff

0800d290 <__swrite>:
 800d290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d292:	001f      	movs	r7, r3
 800d294:	898b      	ldrh	r3, [r1, #12]
 800d296:	0005      	movs	r5, r0
 800d298:	000c      	movs	r4, r1
 800d29a:	0016      	movs	r6, r2
 800d29c:	05db      	lsls	r3, r3, #23
 800d29e:	d505      	bpl.n	800d2ac <__swrite+0x1c>
 800d2a0:	230e      	movs	r3, #14
 800d2a2:	5ec9      	ldrsh	r1, [r1, r3]
 800d2a4:	2200      	movs	r2, #0
 800d2a6:	2302      	movs	r3, #2
 800d2a8:	f000 f8c2 	bl	800d430 <_lseek_r>
 800d2ac:	89a3      	ldrh	r3, [r4, #12]
 800d2ae:	4a05      	ldr	r2, [pc, #20]	; (800d2c4 <__swrite+0x34>)
 800d2b0:	0028      	movs	r0, r5
 800d2b2:	4013      	ands	r3, r2
 800d2b4:	81a3      	strh	r3, [r4, #12]
 800d2b6:	0032      	movs	r2, r6
 800d2b8:	230e      	movs	r3, #14
 800d2ba:	5ee1      	ldrsh	r1, [r4, r3]
 800d2bc:	003b      	movs	r3, r7
 800d2be:	f000 f8df 	bl	800d480 <_write_r>
 800d2c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d2c4:	ffffefff 	.word	0xffffefff

0800d2c8 <__sseek>:
 800d2c8:	b570      	push	{r4, r5, r6, lr}
 800d2ca:	000c      	movs	r4, r1
 800d2cc:	250e      	movs	r5, #14
 800d2ce:	5f49      	ldrsh	r1, [r1, r5]
 800d2d0:	f000 f8ae 	bl	800d430 <_lseek_r>
 800d2d4:	89a3      	ldrh	r3, [r4, #12]
 800d2d6:	1c42      	adds	r2, r0, #1
 800d2d8:	d103      	bne.n	800d2e2 <__sseek+0x1a>
 800d2da:	4a05      	ldr	r2, [pc, #20]	; (800d2f0 <__sseek+0x28>)
 800d2dc:	4013      	ands	r3, r2
 800d2de:	81a3      	strh	r3, [r4, #12]
 800d2e0:	bd70      	pop	{r4, r5, r6, pc}
 800d2e2:	2280      	movs	r2, #128	; 0x80
 800d2e4:	0152      	lsls	r2, r2, #5
 800d2e6:	4313      	orrs	r3, r2
 800d2e8:	81a3      	strh	r3, [r4, #12]
 800d2ea:	6560      	str	r0, [r4, #84]	; 0x54
 800d2ec:	e7f8      	b.n	800d2e0 <__sseek+0x18>
 800d2ee:	46c0      	nop			; (mov r8, r8)
 800d2f0:	ffffefff 	.word	0xffffefff

0800d2f4 <__sclose>:
 800d2f4:	b510      	push	{r4, lr}
 800d2f6:	230e      	movs	r3, #14
 800d2f8:	5ec9      	ldrsh	r1, [r1, r3]
 800d2fa:	f000 f829 	bl	800d350 <_close_r>
 800d2fe:	bd10      	pop	{r4, pc}

0800d300 <memcmp>:
 800d300:	b530      	push	{r4, r5, lr}
 800d302:	2400      	movs	r4, #0
 800d304:	3901      	subs	r1, #1
 800d306:	42a2      	cmp	r2, r4
 800d308:	d101      	bne.n	800d30e <memcmp+0xe>
 800d30a:	2000      	movs	r0, #0
 800d30c:	e005      	b.n	800d31a <memcmp+0x1a>
 800d30e:	5d03      	ldrb	r3, [r0, r4]
 800d310:	3401      	adds	r4, #1
 800d312:	5d0d      	ldrb	r5, [r1, r4]
 800d314:	42ab      	cmp	r3, r5
 800d316:	d0f6      	beq.n	800d306 <memcmp+0x6>
 800d318:	1b58      	subs	r0, r3, r5
 800d31a:	bd30      	pop	{r4, r5, pc}

0800d31c <memset>:
 800d31c:	0003      	movs	r3, r0
 800d31e:	1882      	adds	r2, r0, r2
 800d320:	4293      	cmp	r3, r2
 800d322:	d100      	bne.n	800d326 <memset+0xa>
 800d324:	4770      	bx	lr
 800d326:	7019      	strb	r1, [r3, #0]
 800d328:	3301      	adds	r3, #1
 800d32a:	e7f9      	b.n	800d320 <memset+0x4>

0800d32c <strncmp>:
 800d32c:	b530      	push	{r4, r5, lr}
 800d32e:	0005      	movs	r5, r0
 800d330:	1e10      	subs	r0, r2, #0
 800d332:	d00b      	beq.n	800d34c <strncmp+0x20>
 800d334:	2400      	movs	r4, #0
 800d336:	3a01      	subs	r2, #1
 800d338:	5d2b      	ldrb	r3, [r5, r4]
 800d33a:	5d08      	ldrb	r0, [r1, r4]
 800d33c:	4283      	cmp	r3, r0
 800d33e:	d104      	bne.n	800d34a <strncmp+0x1e>
 800d340:	42a2      	cmp	r2, r4
 800d342:	d002      	beq.n	800d34a <strncmp+0x1e>
 800d344:	3401      	adds	r4, #1
 800d346:	2b00      	cmp	r3, #0
 800d348:	d1f6      	bne.n	800d338 <strncmp+0xc>
 800d34a:	1a18      	subs	r0, r3, r0
 800d34c:	bd30      	pop	{r4, r5, pc}
	...

0800d350 <_close_r>:
 800d350:	2300      	movs	r3, #0
 800d352:	b570      	push	{r4, r5, r6, lr}
 800d354:	4d06      	ldr	r5, [pc, #24]	; (800d370 <_close_r+0x20>)
 800d356:	0004      	movs	r4, r0
 800d358:	0008      	movs	r0, r1
 800d35a:	602b      	str	r3, [r5, #0]
 800d35c:	f7f7 fdf7 	bl	8004f4e <_close>
 800d360:	1c43      	adds	r3, r0, #1
 800d362:	d103      	bne.n	800d36c <_close_r+0x1c>
 800d364:	682b      	ldr	r3, [r5, #0]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d000      	beq.n	800d36c <_close_r+0x1c>
 800d36a:	6023      	str	r3, [r4, #0]
 800d36c:	bd70      	pop	{r4, r5, r6, pc}
 800d36e:	46c0      	nop			; (mov r8, r8)
 800d370:	20002a1c 	.word	0x20002a1c

0800d374 <_reclaim_reent>:
 800d374:	4b2d      	ldr	r3, [pc, #180]	; (800d42c <_reclaim_reent+0xb8>)
 800d376:	b570      	push	{r4, r5, r6, lr}
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	0004      	movs	r4, r0
 800d37c:	4283      	cmp	r3, r0
 800d37e:	d042      	beq.n	800d406 <_reclaim_reent+0x92>
 800d380:	69c3      	ldr	r3, [r0, #28]
 800d382:	2b00      	cmp	r3, #0
 800d384:	d00a      	beq.n	800d39c <_reclaim_reent+0x28>
 800d386:	2500      	movs	r5, #0
 800d388:	68db      	ldr	r3, [r3, #12]
 800d38a:	42ab      	cmp	r3, r5
 800d38c:	d140      	bne.n	800d410 <_reclaim_reent+0x9c>
 800d38e:	69e3      	ldr	r3, [r4, #28]
 800d390:	6819      	ldr	r1, [r3, #0]
 800d392:	2900      	cmp	r1, #0
 800d394:	d002      	beq.n	800d39c <_reclaim_reent+0x28>
 800d396:	0020      	movs	r0, r4
 800d398:	f000 f8c2 	bl	800d520 <_free_r>
 800d39c:	6961      	ldr	r1, [r4, #20]
 800d39e:	2900      	cmp	r1, #0
 800d3a0:	d002      	beq.n	800d3a8 <_reclaim_reent+0x34>
 800d3a2:	0020      	movs	r0, r4
 800d3a4:	f000 f8bc 	bl	800d520 <_free_r>
 800d3a8:	69e1      	ldr	r1, [r4, #28]
 800d3aa:	2900      	cmp	r1, #0
 800d3ac:	d002      	beq.n	800d3b4 <_reclaim_reent+0x40>
 800d3ae:	0020      	movs	r0, r4
 800d3b0:	f000 f8b6 	bl	800d520 <_free_r>
 800d3b4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800d3b6:	2900      	cmp	r1, #0
 800d3b8:	d002      	beq.n	800d3c0 <_reclaim_reent+0x4c>
 800d3ba:	0020      	movs	r0, r4
 800d3bc:	f000 f8b0 	bl	800d520 <_free_r>
 800d3c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d3c2:	2900      	cmp	r1, #0
 800d3c4:	d002      	beq.n	800d3cc <_reclaim_reent+0x58>
 800d3c6:	0020      	movs	r0, r4
 800d3c8:	f000 f8aa 	bl	800d520 <_free_r>
 800d3cc:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800d3ce:	2900      	cmp	r1, #0
 800d3d0:	d002      	beq.n	800d3d8 <_reclaim_reent+0x64>
 800d3d2:	0020      	movs	r0, r4
 800d3d4:	f000 f8a4 	bl	800d520 <_free_r>
 800d3d8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800d3da:	2900      	cmp	r1, #0
 800d3dc:	d002      	beq.n	800d3e4 <_reclaim_reent+0x70>
 800d3de:	0020      	movs	r0, r4
 800d3e0:	f000 f89e 	bl	800d520 <_free_r>
 800d3e4:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800d3e6:	2900      	cmp	r1, #0
 800d3e8:	d002      	beq.n	800d3f0 <_reclaim_reent+0x7c>
 800d3ea:	0020      	movs	r0, r4
 800d3ec:	f000 f898 	bl	800d520 <_free_r>
 800d3f0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800d3f2:	2900      	cmp	r1, #0
 800d3f4:	d002      	beq.n	800d3fc <_reclaim_reent+0x88>
 800d3f6:	0020      	movs	r0, r4
 800d3f8:	f000 f892 	bl	800d520 <_free_r>
 800d3fc:	6a23      	ldr	r3, [r4, #32]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d001      	beq.n	800d406 <_reclaim_reent+0x92>
 800d402:	0020      	movs	r0, r4
 800d404:	4798      	blx	r3
 800d406:	bd70      	pop	{r4, r5, r6, pc}
 800d408:	5949      	ldr	r1, [r1, r5]
 800d40a:	2900      	cmp	r1, #0
 800d40c:	d108      	bne.n	800d420 <_reclaim_reent+0xac>
 800d40e:	3504      	adds	r5, #4
 800d410:	69e3      	ldr	r3, [r4, #28]
 800d412:	68d9      	ldr	r1, [r3, #12]
 800d414:	2d80      	cmp	r5, #128	; 0x80
 800d416:	d1f7      	bne.n	800d408 <_reclaim_reent+0x94>
 800d418:	0020      	movs	r0, r4
 800d41a:	f000 f881 	bl	800d520 <_free_r>
 800d41e:	e7b6      	b.n	800d38e <_reclaim_reent+0x1a>
 800d420:	680e      	ldr	r6, [r1, #0]
 800d422:	0020      	movs	r0, r4
 800d424:	f000 f87c 	bl	800d520 <_free_r>
 800d428:	0031      	movs	r1, r6
 800d42a:	e7ee      	b.n	800d40a <_reclaim_reent+0x96>
 800d42c:	200001d4 	.word	0x200001d4

0800d430 <_lseek_r>:
 800d430:	b570      	push	{r4, r5, r6, lr}
 800d432:	0004      	movs	r4, r0
 800d434:	0008      	movs	r0, r1
 800d436:	0011      	movs	r1, r2
 800d438:	001a      	movs	r2, r3
 800d43a:	2300      	movs	r3, #0
 800d43c:	4d05      	ldr	r5, [pc, #20]	; (800d454 <_lseek_r+0x24>)
 800d43e:	602b      	str	r3, [r5, #0]
 800d440:	f7f7 fda6 	bl	8004f90 <_lseek>
 800d444:	1c43      	adds	r3, r0, #1
 800d446:	d103      	bne.n	800d450 <_lseek_r+0x20>
 800d448:	682b      	ldr	r3, [r5, #0]
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d000      	beq.n	800d450 <_lseek_r+0x20>
 800d44e:	6023      	str	r3, [r4, #0]
 800d450:	bd70      	pop	{r4, r5, r6, pc}
 800d452:	46c0      	nop			; (mov r8, r8)
 800d454:	20002a1c 	.word	0x20002a1c

0800d458 <_read_r>:
 800d458:	b570      	push	{r4, r5, r6, lr}
 800d45a:	0004      	movs	r4, r0
 800d45c:	0008      	movs	r0, r1
 800d45e:	0011      	movs	r1, r2
 800d460:	001a      	movs	r2, r3
 800d462:	2300      	movs	r3, #0
 800d464:	4d05      	ldr	r5, [pc, #20]	; (800d47c <_read_r+0x24>)
 800d466:	602b      	str	r3, [r5, #0]
 800d468:	f7f7 fd38 	bl	8004edc <_read>
 800d46c:	1c43      	adds	r3, r0, #1
 800d46e:	d103      	bne.n	800d478 <_read_r+0x20>
 800d470:	682b      	ldr	r3, [r5, #0]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d000      	beq.n	800d478 <_read_r+0x20>
 800d476:	6023      	str	r3, [r4, #0]
 800d478:	bd70      	pop	{r4, r5, r6, pc}
 800d47a:	46c0      	nop			; (mov r8, r8)
 800d47c:	20002a1c 	.word	0x20002a1c

0800d480 <_write_r>:
 800d480:	b570      	push	{r4, r5, r6, lr}
 800d482:	0004      	movs	r4, r0
 800d484:	0008      	movs	r0, r1
 800d486:	0011      	movs	r1, r2
 800d488:	001a      	movs	r2, r3
 800d48a:	2300      	movs	r3, #0
 800d48c:	4d05      	ldr	r5, [pc, #20]	; (800d4a4 <_write_r+0x24>)
 800d48e:	602b      	str	r3, [r5, #0]
 800d490:	f7f7 fd41 	bl	8004f16 <_write>
 800d494:	1c43      	adds	r3, r0, #1
 800d496:	d103      	bne.n	800d4a0 <_write_r+0x20>
 800d498:	682b      	ldr	r3, [r5, #0]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d000      	beq.n	800d4a0 <_write_r+0x20>
 800d49e:	6023      	str	r3, [r4, #0]
 800d4a0:	bd70      	pop	{r4, r5, r6, pc}
 800d4a2:	46c0      	nop			; (mov r8, r8)
 800d4a4:	20002a1c 	.word	0x20002a1c

0800d4a8 <__errno>:
 800d4a8:	4b01      	ldr	r3, [pc, #4]	; (800d4b0 <__errno+0x8>)
 800d4aa:	6818      	ldr	r0, [r3, #0]
 800d4ac:	4770      	bx	lr
 800d4ae:	46c0      	nop			; (mov r8, r8)
 800d4b0:	200001d4 	.word	0x200001d4

0800d4b4 <__libc_init_array>:
 800d4b4:	b570      	push	{r4, r5, r6, lr}
 800d4b6:	2600      	movs	r6, #0
 800d4b8:	4c0c      	ldr	r4, [pc, #48]	; (800d4ec <__libc_init_array+0x38>)
 800d4ba:	4d0d      	ldr	r5, [pc, #52]	; (800d4f0 <__libc_init_array+0x3c>)
 800d4bc:	1b64      	subs	r4, r4, r5
 800d4be:	10a4      	asrs	r4, r4, #2
 800d4c0:	42a6      	cmp	r6, r4
 800d4c2:	d109      	bne.n	800d4d8 <__libc_init_array+0x24>
 800d4c4:	2600      	movs	r6, #0
 800d4c6:	f001 fedd 	bl	800f284 <_init>
 800d4ca:	4c0a      	ldr	r4, [pc, #40]	; (800d4f4 <__libc_init_array+0x40>)
 800d4cc:	4d0a      	ldr	r5, [pc, #40]	; (800d4f8 <__libc_init_array+0x44>)
 800d4ce:	1b64      	subs	r4, r4, r5
 800d4d0:	10a4      	asrs	r4, r4, #2
 800d4d2:	42a6      	cmp	r6, r4
 800d4d4:	d105      	bne.n	800d4e2 <__libc_init_array+0x2e>
 800d4d6:	bd70      	pop	{r4, r5, r6, pc}
 800d4d8:	00b3      	lsls	r3, r6, #2
 800d4da:	58eb      	ldr	r3, [r5, r3]
 800d4dc:	4798      	blx	r3
 800d4de:	3601      	adds	r6, #1
 800d4e0:	e7ee      	b.n	800d4c0 <__libc_init_array+0xc>
 800d4e2:	00b3      	lsls	r3, r6, #2
 800d4e4:	58eb      	ldr	r3, [r5, r3]
 800d4e6:	4798      	blx	r3
 800d4e8:	3601      	adds	r6, #1
 800d4ea:	e7f2      	b.n	800d4d2 <__libc_init_array+0x1e>
 800d4ec:	0800f984 	.word	0x0800f984
 800d4f0:	0800f984 	.word	0x0800f984
 800d4f4:	0800f988 	.word	0x0800f988
 800d4f8:	0800f984 	.word	0x0800f984

0800d4fc <__retarget_lock_init_recursive>:
 800d4fc:	4770      	bx	lr

0800d4fe <__retarget_lock_acquire_recursive>:
 800d4fe:	4770      	bx	lr

0800d500 <__retarget_lock_release_recursive>:
 800d500:	4770      	bx	lr

0800d502 <memcpy>:
 800d502:	2300      	movs	r3, #0
 800d504:	b510      	push	{r4, lr}
 800d506:	429a      	cmp	r2, r3
 800d508:	d100      	bne.n	800d50c <memcpy+0xa>
 800d50a:	bd10      	pop	{r4, pc}
 800d50c:	5ccc      	ldrb	r4, [r1, r3]
 800d50e:	54c4      	strb	r4, [r0, r3]
 800d510:	3301      	adds	r3, #1
 800d512:	e7f8      	b.n	800d506 <memcpy+0x4>

0800d514 <nan>:
 800d514:	2000      	movs	r0, #0
 800d516:	4901      	ldr	r1, [pc, #4]	; (800d51c <nan+0x8>)
 800d518:	4770      	bx	lr
 800d51a:	46c0      	nop			; (mov r8, r8)
 800d51c:	7ff80000 	.word	0x7ff80000

0800d520 <_free_r>:
 800d520:	b570      	push	{r4, r5, r6, lr}
 800d522:	0005      	movs	r5, r0
 800d524:	2900      	cmp	r1, #0
 800d526:	d010      	beq.n	800d54a <_free_r+0x2a>
 800d528:	1f0c      	subs	r4, r1, #4
 800d52a:	6823      	ldr	r3, [r4, #0]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	da00      	bge.n	800d532 <_free_r+0x12>
 800d530:	18e4      	adds	r4, r4, r3
 800d532:	0028      	movs	r0, r5
 800d534:	f000 fc50 	bl	800ddd8 <__malloc_lock>
 800d538:	4a1d      	ldr	r2, [pc, #116]	; (800d5b0 <_free_r+0x90>)
 800d53a:	6813      	ldr	r3, [r2, #0]
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d105      	bne.n	800d54c <_free_r+0x2c>
 800d540:	6063      	str	r3, [r4, #4]
 800d542:	6014      	str	r4, [r2, #0]
 800d544:	0028      	movs	r0, r5
 800d546:	f000 fc4f 	bl	800dde8 <__malloc_unlock>
 800d54a:	bd70      	pop	{r4, r5, r6, pc}
 800d54c:	42a3      	cmp	r3, r4
 800d54e:	d908      	bls.n	800d562 <_free_r+0x42>
 800d550:	6820      	ldr	r0, [r4, #0]
 800d552:	1821      	adds	r1, r4, r0
 800d554:	428b      	cmp	r3, r1
 800d556:	d1f3      	bne.n	800d540 <_free_r+0x20>
 800d558:	6819      	ldr	r1, [r3, #0]
 800d55a:	685b      	ldr	r3, [r3, #4]
 800d55c:	1809      	adds	r1, r1, r0
 800d55e:	6021      	str	r1, [r4, #0]
 800d560:	e7ee      	b.n	800d540 <_free_r+0x20>
 800d562:	001a      	movs	r2, r3
 800d564:	685b      	ldr	r3, [r3, #4]
 800d566:	2b00      	cmp	r3, #0
 800d568:	d001      	beq.n	800d56e <_free_r+0x4e>
 800d56a:	42a3      	cmp	r3, r4
 800d56c:	d9f9      	bls.n	800d562 <_free_r+0x42>
 800d56e:	6811      	ldr	r1, [r2, #0]
 800d570:	1850      	adds	r0, r2, r1
 800d572:	42a0      	cmp	r0, r4
 800d574:	d10b      	bne.n	800d58e <_free_r+0x6e>
 800d576:	6820      	ldr	r0, [r4, #0]
 800d578:	1809      	adds	r1, r1, r0
 800d57a:	1850      	adds	r0, r2, r1
 800d57c:	6011      	str	r1, [r2, #0]
 800d57e:	4283      	cmp	r3, r0
 800d580:	d1e0      	bne.n	800d544 <_free_r+0x24>
 800d582:	6818      	ldr	r0, [r3, #0]
 800d584:	685b      	ldr	r3, [r3, #4]
 800d586:	1841      	adds	r1, r0, r1
 800d588:	6011      	str	r1, [r2, #0]
 800d58a:	6053      	str	r3, [r2, #4]
 800d58c:	e7da      	b.n	800d544 <_free_r+0x24>
 800d58e:	42a0      	cmp	r0, r4
 800d590:	d902      	bls.n	800d598 <_free_r+0x78>
 800d592:	230c      	movs	r3, #12
 800d594:	602b      	str	r3, [r5, #0]
 800d596:	e7d5      	b.n	800d544 <_free_r+0x24>
 800d598:	6820      	ldr	r0, [r4, #0]
 800d59a:	1821      	adds	r1, r4, r0
 800d59c:	428b      	cmp	r3, r1
 800d59e:	d103      	bne.n	800d5a8 <_free_r+0x88>
 800d5a0:	6819      	ldr	r1, [r3, #0]
 800d5a2:	685b      	ldr	r3, [r3, #4]
 800d5a4:	1809      	adds	r1, r1, r0
 800d5a6:	6021      	str	r1, [r4, #0]
 800d5a8:	6063      	str	r3, [r4, #4]
 800d5aa:	6054      	str	r4, [r2, #4]
 800d5ac:	e7ca      	b.n	800d544 <_free_r+0x24>
 800d5ae:	46c0      	nop			; (mov r8, r8)
 800d5b0:	20002a24 	.word	0x20002a24

0800d5b4 <rshift>:
 800d5b4:	0002      	movs	r2, r0
 800d5b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d5b8:	6904      	ldr	r4, [r0, #16]
 800d5ba:	114b      	asrs	r3, r1, #5
 800d5bc:	b085      	sub	sp, #20
 800d5be:	3214      	adds	r2, #20
 800d5c0:	9302      	str	r3, [sp, #8]
 800d5c2:	114d      	asrs	r5, r1, #5
 800d5c4:	0013      	movs	r3, r2
 800d5c6:	42ac      	cmp	r4, r5
 800d5c8:	dd32      	ble.n	800d630 <rshift+0x7c>
 800d5ca:	261f      	movs	r6, #31
 800d5cc:	000f      	movs	r7, r1
 800d5ce:	114b      	asrs	r3, r1, #5
 800d5d0:	009b      	lsls	r3, r3, #2
 800d5d2:	00a5      	lsls	r5, r4, #2
 800d5d4:	18d3      	adds	r3, r2, r3
 800d5d6:	4037      	ands	r7, r6
 800d5d8:	1955      	adds	r5, r2, r5
 800d5da:	9300      	str	r3, [sp, #0]
 800d5dc:	9701      	str	r7, [sp, #4]
 800d5de:	4231      	tst	r1, r6
 800d5e0:	d10d      	bne.n	800d5fe <rshift+0x4a>
 800d5e2:	0016      	movs	r6, r2
 800d5e4:	0019      	movs	r1, r3
 800d5e6:	428d      	cmp	r5, r1
 800d5e8:	d836      	bhi.n	800d658 <rshift+0xa4>
 800d5ea:	9900      	ldr	r1, [sp, #0]
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	3903      	subs	r1, #3
 800d5f0:	428d      	cmp	r5, r1
 800d5f2:	d302      	bcc.n	800d5fa <rshift+0x46>
 800d5f4:	9b02      	ldr	r3, [sp, #8]
 800d5f6:	1ae4      	subs	r4, r4, r3
 800d5f8:	00a3      	lsls	r3, r4, #2
 800d5fa:	18d3      	adds	r3, r2, r3
 800d5fc:	e018      	b.n	800d630 <rshift+0x7c>
 800d5fe:	2120      	movs	r1, #32
 800d600:	9e01      	ldr	r6, [sp, #4]
 800d602:	9f01      	ldr	r7, [sp, #4]
 800d604:	1b89      	subs	r1, r1, r6
 800d606:	9e00      	ldr	r6, [sp, #0]
 800d608:	9103      	str	r1, [sp, #12]
 800d60a:	ce02      	ldmia	r6!, {r1}
 800d60c:	4694      	mov	ip, r2
 800d60e:	40f9      	lsrs	r1, r7
 800d610:	42b5      	cmp	r5, r6
 800d612:	d816      	bhi.n	800d642 <rshift+0x8e>
 800d614:	9e00      	ldr	r6, [sp, #0]
 800d616:	2300      	movs	r3, #0
 800d618:	3601      	adds	r6, #1
 800d61a:	42b5      	cmp	r5, r6
 800d61c:	d303      	bcc.n	800d626 <rshift+0x72>
 800d61e:	9b02      	ldr	r3, [sp, #8]
 800d620:	1ae3      	subs	r3, r4, r3
 800d622:	009b      	lsls	r3, r3, #2
 800d624:	3b04      	subs	r3, #4
 800d626:	18d3      	adds	r3, r2, r3
 800d628:	6019      	str	r1, [r3, #0]
 800d62a:	2900      	cmp	r1, #0
 800d62c:	d000      	beq.n	800d630 <rshift+0x7c>
 800d62e:	3304      	adds	r3, #4
 800d630:	1a99      	subs	r1, r3, r2
 800d632:	1089      	asrs	r1, r1, #2
 800d634:	6101      	str	r1, [r0, #16]
 800d636:	4293      	cmp	r3, r2
 800d638:	d101      	bne.n	800d63e <rshift+0x8a>
 800d63a:	2300      	movs	r3, #0
 800d63c:	6143      	str	r3, [r0, #20]
 800d63e:	b005      	add	sp, #20
 800d640:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d642:	6837      	ldr	r7, [r6, #0]
 800d644:	9b03      	ldr	r3, [sp, #12]
 800d646:	409f      	lsls	r7, r3
 800d648:	430f      	orrs	r7, r1
 800d64a:	4661      	mov	r1, ip
 800d64c:	c180      	stmia	r1!, {r7}
 800d64e:	468c      	mov	ip, r1
 800d650:	9b01      	ldr	r3, [sp, #4]
 800d652:	ce02      	ldmia	r6!, {r1}
 800d654:	40d9      	lsrs	r1, r3
 800d656:	e7db      	b.n	800d610 <rshift+0x5c>
 800d658:	c980      	ldmia	r1!, {r7}
 800d65a:	c680      	stmia	r6!, {r7}
 800d65c:	e7c3      	b.n	800d5e6 <rshift+0x32>

0800d65e <__hexdig_fun>:
 800d65e:	0002      	movs	r2, r0
 800d660:	3a30      	subs	r2, #48	; 0x30
 800d662:	0003      	movs	r3, r0
 800d664:	2a09      	cmp	r2, #9
 800d666:	d802      	bhi.n	800d66e <__hexdig_fun+0x10>
 800d668:	3b20      	subs	r3, #32
 800d66a:	b2d8      	uxtb	r0, r3
 800d66c:	4770      	bx	lr
 800d66e:	0002      	movs	r2, r0
 800d670:	3a61      	subs	r2, #97	; 0x61
 800d672:	2a05      	cmp	r2, #5
 800d674:	d801      	bhi.n	800d67a <__hexdig_fun+0x1c>
 800d676:	3b47      	subs	r3, #71	; 0x47
 800d678:	e7f7      	b.n	800d66a <__hexdig_fun+0xc>
 800d67a:	001a      	movs	r2, r3
 800d67c:	3a41      	subs	r2, #65	; 0x41
 800d67e:	2000      	movs	r0, #0
 800d680:	2a05      	cmp	r2, #5
 800d682:	d8f3      	bhi.n	800d66c <__hexdig_fun+0xe>
 800d684:	3b27      	subs	r3, #39	; 0x27
 800d686:	e7f0      	b.n	800d66a <__hexdig_fun+0xc>

0800d688 <__gethex>:
 800d688:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d68a:	b089      	sub	sp, #36	; 0x24
 800d68c:	9307      	str	r3, [sp, #28]
 800d68e:	2302      	movs	r3, #2
 800d690:	9201      	str	r2, [sp, #4]
 800d692:	680a      	ldr	r2, [r1, #0]
 800d694:	425b      	negs	r3, r3
 800d696:	9003      	str	r0, [sp, #12]
 800d698:	9106      	str	r1, [sp, #24]
 800d69a:	1c96      	adds	r6, r2, #2
 800d69c:	1a9b      	subs	r3, r3, r2
 800d69e:	199a      	adds	r2, r3, r6
 800d6a0:	9600      	str	r6, [sp, #0]
 800d6a2:	9205      	str	r2, [sp, #20]
 800d6a4:	9a00      	ldr	r2, [sp, #0]
 800d6a6:	3601      	adds	r6, #1
 800d6a8:	7810      	ldrb	r0, [r2, #0]
 800d6aa:	2830      	cmp	r0, #48	; 0x30
 800d6ac:	d0f7      	beq.n	800d69e <__gethex+0x16>
 800d6ae:	f7ff ffd6 	bl	800d65e <__hexdig_fun>
 800d6b2:	2300      	movs	r3, #0
 800d6b4:	001d      	movs	r5, r3
 800d6b6:	9302      	str	r3, [sp, #8]
 800d6b8:	4298      	cmp	r0, r3
 800d6ba:	d11d      	bne.n	800d6f8 <__gethex+0x70>
 800d6bc:	2201      	movs	r2, #1
 800d6be:	49a6      	ldr	r1, [pc, #664]	; (800d958 <__gethex+0x2d0>)
 800d6c0:	9800      	ldr	r0, [sp, #0]
 800d6c2:	f7ff fe33 	bl	800d32c <strncmp>
 800d6c6:	0007      	movs	r7, r0
 800d6c8:	42a8      	cmp	r0, r5
 800d6ca:	d169      	bne.n	800d7a0 <__gethex+0x118>
 800d6cc:	9b00      	ldr	r3, [sp, #0]
 800d6ce:	0034      	movs	r4, r6
 800d6d0:	7858      	ldrb	r0, [r3, #1]
 800d6d2:	f7ff ffc4 	bl	800d65e <__hexdig_fun>
 800d6d6:	2301      	movs	r3, #1
 800d6d8:	9302      	str	r3, [sp, #8]
 800d6da:	42a8      	cmp	r0, r5
 800d6dc:	d02f      	beq.n	800d73e <__gethex+0xb6>
 800d6de:	9600      	str	r6, [sp, #0]
 800d6e0:	9b00      	ldr	r3, [sp, #0]
 800d6e2:	7818      	ldrb	r0, [r3, #0]
 800d6e4:	2830      	cmp	r0, #48	; 0x30
 800d6e6:	d009      	beq.n	800d6fc <__gethex+0x74>
 800d6e8:	f7ff ffb9 	bl	800d65e <__hexdig_fun>
 800d6ec:	4242      	negs	r2, r0
 800d6ee:	4142      	adcs	r2, r0
 800d6f0:	2301      	movs	r3, #1
 800d6f2:	0035      	movs	r5, r6
 800d6f4:	9202      	str	r2, [sp, #8]
 800d6f6:	9305      	str	r3, [sp, #20]
 800d6f8:	9c00      	ldr	r4, [sp, #0]
 800d6fa:	e004      	b.n	800d706 <__gethex+0x7e>
 800d6fc:	9b00      	ldr	r3, [sp, #0]
 800d6fe:	3301      	adds	r3, #1
 800d700:	9300      	str	r3, [sp, #0]
 800d702:	e7ed      	b.n	800d6e0 <__gethex+0x58>
 800d704:	3401      	adds	r4, #1
 800d706:	7820      	ldrb	r0, [r4, #0]
 800d708:	f7ff ffa9 	bl	800d65e <__hexdig_fun>
 800d70c:	1e07      	subs	r7, r0, #0
 800d70e:	d1f9      	bne.n	800d704 <__gethex+0x7c>
 800d710:	2201      	movs	r2, #1
 800d712:	0020      	movs	r0, r4
 800d714:	4990      	ldr	r1, [pc, #576]	; (800d958 <__gethex+0x2d0>)
 800d716:	f7ff fe09 	bl	800d32c <strncmp>
 800d71a:	2800      	cmp	r0, #0
 800d71c:	d10d      	bne.n	800d73a <__gethex+0xb2>
 800d71e:	2d00      	cmp	r5, #0
 800d720:	d106      	bne.n	800d730 <__gethex+0xa8>
 800d722:	3401      	adds	r4, #1
 800d724:	0025      	movs	r5, r4
 800d726:	7820      	ldrb	r0, [r4, #0]
 800d728:	f7ff ff99 	bl	800d65e <__hexdig_fun>
 800d72c:	2800      	cmp	r0, #0
 800d72e:	d102      	bne.n	800d736 <__gethex+0xae>
 800d730:	1b2d      	subs	r5, r5, r4
 800d732:	00af      	lsls	r7, r5, #2
 800d734:	e003      	b.n	800d73e <__gethex+0xb6>
 800d736:	3401      	adds	r4, #1
 800d738:	e7f5      	b.n	800d726 <__gethex+0x9e>
 800d73a:	2d00      	cmp	r5, #0
 800d73c:	d1f8      	bne.n	800d730 <__gethex+0xa8>
 800d73e:	2220      	movs	r2, #32
 800d740:	7823      	ldrb	r3, [r4, #0]
 800d742:	0026      	movs	r6, r4
 800d744:	4393      	bics	r3, r2
 800d746:	2b50      	cmp	r3, #80	; 0x50
 800d748:	d11d      	bne.n	800d786 <__gethex+0xfe>
 800d74a:	7863      	ldrb	r3, [r4, #1]
 800d74c:	2b2b      	cmp	r3, #43	; 0x2b
 800d74e:	d02c      	beq.n	800d7aa <__gethex+0x122>
 800d750:	2b2d      	cmp	r3, #45	; 0x2d
 800d752:	d02e      	beq.n	800d7b2 <__gethex+0x12a>
 800d754:	2300      	movs	r3, #0
 800d756:	1c66      	adds	r6, r4, #1
 800d758:	9304      	str	r3, [sp, #16]
 800d75a:	7830      	ldrb	r0, [r6, #0]
 800d75c:	f7ff ff7f 	bl	800d65e <__hexdig_fun>
 800d760:	1e43      	subs	r3, r0, #1
 800d762:	b2db      	uxtb	r3, r3
 800d764:	2b18      	cmp	r3, #24
 800d766:	d82b      	bhi.n	800d7c0 <__gethex+0x138>
 800d768:	3810      	subs	r0, #16
 800d76a:	0005      	movs	r5, r0
 800d76c:	7870      	ldrb	r0, [r6, #1]
 800d76e:	f7ff ff76 	bl	800d65e <__hexdig_fun>
 800d772:	1e43      	subs	r3, r0, #1
 800d774:	b2db      	uxtb	r3, r3
 800d776:	3601      	adds	r6, #1
 800d778:	2b18      	cmp	r3, #24
 800d77a:	d91c      	bls.n	800d7b6 <__gethex+0x12e>
 800d77c:	9b04      	ldr	r3, [sp, #16]
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d000      	beq.n	800d784 <__gethex+0xfc>
 800d782:	426d      	negs	r5, r5
 800d784:	197f      	adds	r7, r7, r5
 800d786:	9b06      	ldr	r3, [sp, #24]
 800d788:	601e      	str	r6, [r3, #0]
 800d78a:	9b02      	ldr	r3, [sp, #8]
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d019      	beq.n	800d7c4 <__gethex+0x13c>
 800d790:	2600      	movs	r6, #0
 800d792:	9b05      	ldr	r3, [sp, #20]
 800d794:	42b3      	cmp	r3, r6
 800d796:	d100      	bne.n	800d79a <__gethex+0x112>
 800d798:	3606      	adds	r6, #6
 800d79a:	0030      	movs	r0, r6
 800d79c:	b009      	add	sp, #36	; 0x24
 800d79e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d7a0:	2301      	movs	r3, #1
 800d7a2:	2700      	movs	r7, #0
 800d7a4:	9c00      	ldr	r4, [sp, #0]
 800d7a6:	9302      	str	r3, [sp, #8]
 800d7a8:	e7c9      	b.n	800d73e <__gethex+0xb6>
 800d7aa:	2300      	movs	r3, #0
 800d7ac:	9304      	str	r3, [sp, #16]
 800d7ae:	1ca6      	adds	r6, r4, #2
 800d7b0:	e7d3      	b.n	800d75a <__gethex+0xd2>
 800d7b2:	2301      	movs	r3, #1
 800d7b4:	e7fa      	b.n	800d7ac <__gethex+0x124>
 800d7b6:	230a      	movs	r3, #10
 800d7b8:	435d      	muls	r5, r3
 800d7ba:	182d      	adds	r5, r5, r0
 800d7bc:	3d10      	subs	r5, #16
 800d7be:	e7d5      	b.n	800d76c <__gethex+0xe4>
 800d7c0:	0026      	movs	r6, r4
 800d7c2:	e7e0      	b.n	800d786 <__gethex+0xfe>
 800d7c4:	9b00      	ldr	r3, [sp, #0]
 800d7c6:	9902      	ldr	r1, [sp, #8]
 800d7c8:	1ae3      	subs	r3, r4, r3
 800d7ca:	3b01      	subs	r3, #1
 800d7cc:	2b07      	cmp	r3, #7
 800d7ce:	dc0a      	bgt.n	800d7e6 <__gethex+0x15e>
 800d7d0:	9803      	ldr	r0, [sp, #12]
 800d7d2:	f000 fb11 	bl	800ddf8 <_Balloc>
 800d7d6:	1e05      	subs	r5, r0, #0
 800d7d8:	d108      	bne.n	800d7ec <__gethex+0x164>
 800d7da:	002a      	movs	r2, r5
 800d7dc:	21e4      	movs	r1, #228	; 0xe4
 800d7de:	4b5f      	ldr	r3, [pc, #380]	; (800d95c <__gethex+0x2d4>)
 800d7e0:	485f      	ldr	r0, [pc, #380]	; (800d960 <__gethex+0x2d8>)
 800d7e2:	f001 f899 	bl	800e918 <__assert_func>
 800d7e6:	3101      	adds	r1, #1
 800d7e8:	105b      	asrs	r3, r3, #1
 800d7ea:	e7ef      	b.n	800d7cc <__gethex+0x144>
 800d7ec:	0003      	movs	r3, r0
 800d7ee:	3314      	adds	r3, #20
 800d7f0:	9302      	str	r3, [sp, #8]
 800d7f2:	9305      	str	r3, [sp, #20]
 800d7f4:	2300      	movs	r3, #0
 800d7f6:	001e      	movs	r6, r3
 800d7f8:	9304      	str	r3, [sp, #16]
 800d7fa:	9b00      	ldr	r3, [sp, #0]
 800d7fc:	42a3      	cmp	r3, r4
 800d7fe:	d33f      	bcc.n	800d880 <__gethex+0x1f8>
 800d800:	9c05      	ldr	r4, [sp, #20]
 800d802:	9b02      	ldr	r3, [sp, #8]
 800d804:	c440      	stmia	r4!, {r6}
 800d806:	1ae4      	subs	r4, r4, r3
 800d808:	10a4      	asrs	r4, r4, #2
 800d80a:	0030      	movs	r0, r6
 800d80c:	612c      	str	r4, [r5, #16]
 800d80e:	f000 fbeb 	bl	800dfe8 <__hi0bits>
 800d812:	9b01      	ldr	r3, [sp, #4]
 800d814:	0164      	lsls	r4, r4, #5
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	1a26      	subs	r6, r4, r0
 800d81a:	9300      	str	r3, [sp, #0]
 800d81c:	429e      	cmp	r6, r3
 800d81e:	dd51      	ble.n	800d8c4 <__gethex+0x23c>
 800d820:	1af6      	subs	r6, r6, r3
 800d822:	0031      	movs	r1, r6
 800d824:	0028      	movs	r0, r5
 800d826:	f000 ff7f 	bl	800e728 <__any_on>
 800d82a:	1e04      	subs	r4, r0, #0
 800d82c:	d016      	beq.n	800d85c <__gethex+0x1d4>
 800d82e:	2401      	movs	r4, #1
 800d830:	231f      	movs	r3, #31
 800d832:	0020      	movs	r0, r4
 800d834:	1e72      	subs	r2, r6, #1
 800d836:	4013      	ands	r3, r2
 800d838:	4098      	lsls	r0, r3
 800d83a:	0003      	movs	r3, r0
 800d83c:	1151      	asrs	r1, r2, #5
 800d83e:	9802      	ldr	r0, [sp, #8]
 800d840:	0089      	lsls	r1, r1, #2
 800d842:	5809      	ldr	r1, [r1, r0]
 800d844:	4219      	tst	r1, r3
 800d846:	d009      	beq.n	800d85c <__gethex+0x1d4>
 800d848:	42a2      	cmp	r2, r4
 800d84a:	dd06      	ble.n	800d85a <__gethex+0x1d2>
 800d84c:	0028      	movs	r0, r5
 800d84e:	1eb1      	subs	r1, r6, #2
 800d850:	f000 ff6a 	bl	800e728 <__any_on>
 800d854:	3402      	adds	r4, #2
 800d856:	2800      	cmp	r0, #0
 800d858:	d100      	bne.n	800d85c <__gethex+0x1d4>
 800d85a:	2402      	movs	r4, #2
 800d85c:	0031      	movs	r1, r6
 800d85e:	0028      	movs	r0, r5
 800d860:	f7ff fea8 	bl	800d5b4 <rshift>
 800d864:	19bf      	adds	r7, r7, r6
 800d866:	9b01      	ldr	r3, [sp, #4]
 800d868:	689b      	ldr	r3, [r3, #8]
 800d86a:	42bb      	cmp	r3, r7
 800d86c:	da3a      	bge.n	800d8e4 <__gethex+0x25c>
 800d86e:	0029      	movs	r1, r5
 800d870:	9803      	ldr	r0, [sp, #12]
 800d872:	f000 fb05 	bl	800de80 <_Bfree>
 800d876:	2300      	movs	r3, #0
 800d878:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d87a:	26a3      	movs	r6, #163	; 0xa3
 800d87c:	6013      	str	r3, [r2, #0]
 800d87e:	e78c      	b.n	800d79a <__gethex+0x112>
 800d880:	3c01      	subs	r4, #1
 800d882:	7823      	ldrb	r3, [r4, #0]
 800d884:	2b2e      	cmp	r3, #46	; 0x2e
 800d886:	d012      	beq.n	800d8ae <__gethex+0x226>
 800d888:	9b04      	ldr	r3, [sp, #16]
 800d88a:	2b20      	cmp	r3, #32
 800d88c:	d104      	bne.n	800d898 <__gethex+0x210>
 800d88e:	9b05      	ldr	r3, [sp, #20]
 800d890:	c340      	stmia	r3!, {r6}
 800d892:	2600      	movs	r6, #0
 800d894:	9305      	str	r3, [sp, #20]
 800d896:	9604      	str	r6, [sp, #16]
 800d898:	7820      	ldrb	r0, [r4, #0]
 800d89a:	f7ff fee0 	bl	800d65e <__hexdig_fun>
 800d89e:	230f      	movs	r3, #15
 800d8a0:	4018      	ands	r0, r3
 800d8a2:	9b04      	ldr	r3, [sp, #16]
 800d8a4:	4098      	lsls	r0, r3
 800d8a6:	3304      	adds	r3, #4
 800d8a8:	4306      	orrs	r6, r0
 800d8aa:	9304      	str	r3, [sp, #16]
 800d8ac:	e7a5      	b.n	800d7fa <__gethex+0x172>
 800d8ae:	9b00      	ldr	r3, [sp, #0]
 800d8b0:	42a3      	cmp	r3, r4
 800d8b2:	d8e9      	bhi.n	800d888 <__gethex+0x200>
 800d8b4:	2201      	movs	r2, #1
 800d8b6:	0020      	movs	r0, r4
 800d8b8:	4927      	ldr	r1, [pc, #156]	; (800d958 <__gethex+0x2d0>)
 800d8ba:	f7ff fd37 	bl	800d32c <strncmp>
 800d8be:	2800      	cmp	r0, #0
 800d8c0:	d1e2      	bne.n	800d888 <__gethex+0x200>
 800d8c2:	e79a      	b.n	800d7fa <__gethex+0x172>
 800d8c4:	9b00      	ldr	r3, [sp, #0]
 800d8c6:	2400      	movs	r4, #0
 800d8c8:	429e      	cmp	r6, r3
 800d8ca:	dacc      	bge.n	800d866 <__gethex+0x1de>
 800d8cc:	1b9e      	subs	r6, r3, r6
 800d8ce:	0029      	movs	r1, r5
 800d8d0:	0032      	movs	r2, r6
 800d8d2:	9803      	ldr	r0, [sp, #12]
 800d8d4:	f000 fcf4 	bl	800e2c0 <__lshift>
 800d8d8:	0003      	movs	r3, r0
 800d8da:	3314      	adds	r3, #20
 800d8dc:	0005      	movs	r5, r0
 800d8de:	1bbf      	subs	r7, r7, r6
 800d8e0:	9302      	str	r3, [sp, #8]
 800d8e2:	e7c0      	b.n	800d866 <__gethex+0x1de>
 800d8e4:	9b01      	ldr	r3, [sp, #4]
 800d8e6:	685e      	ldr	r6, [r3, #4]
 800d8e8:	42be      	cmp	r6, r7
 800d8ea:	dd70      	ble.n	800d9ce <__gethex+0x346>
 800d8ec:	9b00      	ldr	r3, [sp, #0]
 800d8ee:	1bf6      	subs	r6, r6, r7
 800d8f0:	42b3      	cmp	r3, r6
 800d8f2:	dc37      	bgt.n	800d964 <__gethex+0x2dc>
 800d8f4:	9b01      	ldr	r3, [sp, #4]
 800d8f6:	68db      	ldr	r3, [r3, #12]
 800d8f8:	2b02      	cmp	r3, #2
 800d8fa:	d024      	beq.n	800d946 <__gethex+0x2be>
 800d8fc:	2b03      	cmp	r3, #3
 800d8fe:	d026      	beq.n	800d94e <__gethex+0x2c6>
 800d900:	2b01      	cmp	r3, #1
 800d902:	d117      	bne.n	800d934 <__gethex+0x2ac>
 800d904:	9b00      	ldr	r3, [sp, #0]
 800d906:	42b3      	cmp	r3, r6
 800d908:	d114      	bne.n	800d934 <__gethex+0x2ac>
 800d90a:	2b01      	cmp	r3, #1
 800d90c:	d10b      	bne.n	800d926 <__gethex+0x29e>
 800d90e:	9b01      	ldr	r3, [sp, #4]
 800d910:	9a07      	ldr	r2, [sp, #28]
 800d912:	685b      	ldr	r3, [r3, #4]
 800d914:	2662      	movs	r6, #98	; 0x62
 800d916:	6013      	str	r3, [r2, #0]
 800d918:	2301      	movs	r3, #1
 800d91a:	9a02      	ldr	r2, [sp, #8]
 800d91c:	612b      	str	r3, [r5, #16]
 800d91e:	6013      	str	r3, [r2, #0]
 800d920:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d922:	601d      	str	r5, [r3, #0]
 800d924:	e739      	b.n	800d79a <__gethex+0x112>
 800d926:	9900      	ldr	r1, [sp, #0]
 800d928:	0028      	movs	r0, r5
 800d92a:	3901      	subs	r1, #1
 800d92c:	f000 fefc 	bl	800e728 <__any_on>
 800d930:	2800      	cmp	r0, #0
 800d932:	d1ec      	bne.n	800d90e <__gethex+0x286>
 800d934:	0029      	movs	r1, r5
 800d936:	9803      	ldr	r0, [sp, #12]
 800d938:	f000 faa2 	bl	800de80 <_Bfree>
 800d93c:	2300      	movs	r3, #0
 800d93e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d940:	2650      	movs	r6, #80	; 0x50
 800d942:	6013      	str	r3, [r2, #0]
 800d944:	e729      	b.n	800d79a <__gethex+0x112>
 800d946:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d1f3      	bne.n	800d934 <__gethex+0x2ac>
 800d94c:	e7df      	b.n	800d90e <__gethex+0x286>
 800d94e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d950:	2b00      	cmp	r3, #0
 800d952:	d1dc      	bne.n	800d90e <__gethex+0x286>
 800d954:	e7ee      	b.n	800d934 <__gethex+0x2ac>
 800d956:	46c0      	nop			; (mov r8, r8)
 800d958:	0800f5bc 	.word	0x0800f5bc
 800d95c:	0800f628 	.word	0x0800f628
 800d960:	0800f639 	.word	0x0800f639
 800d964:	1e77      	subs	r7, r6, #1
 800d966:	2c00      	cmp	r4, #0
 800d968:	d12f      	bne.n	800d9ca <__gethex+0x342>
 800d96a:	2f00      	cmp	r7, #0
 800d96c:	d004      	beq.n	800d978 <__gethex+0x2f0>
 800d96e:	0039      	movs	r1, r7
 800d970:	0028      	movs	r0, r5
 800d972:	f000 fed9 	bl	800e728 <__any_on>
 800d976:	0004      	movs	r4, r0
 800d978:	231f      	movs	r3, #31
 800d97a:	117a      	asrs	r2, r7, #5
 800d97c:	401f      	ands	r7, r3
 800d97e:	3b1e      	subs	r3, #30
 800d980:	40bb      	lsls	r3, r7
 800d982:	9902      	ldr	r1, [sp, #8]
 800d984:	0092      	lsls	r2, r2, #2
 800d986:	5852      	ldr	r2, [r2, r1]
 800d988:	421a      	tst	r2, r3
 800d98a:	d001      	beq.n	800d990 <__gethex+0x308>
 800d98c:	2302      	movs	r3, #2
 800d98e:	431c      	orrs	r4, r3
 800d990:	9b00      	ldr	r3, [sp, #0]
 800d992:	0031      	movs	r1, r6
 800d994:	1b9b      	subs	r3, r3, r6
 800d996:	2602      	movs	r6, #2
 800d998:	0028      	movs	r0, r5
 800d99a:	9300      	str	r3, [sp, #0]
 800d99c:	f7ff fe0a 	bl	800d5b4 <rshift>
 800d9a0:	9b01      	ldr	r3, [sp, #4]
 800d9a2:	685f      	ldr	r7, [r3, #4]
 800d9a4:	2c00      	cmp	r4, #0
 800d9a6:	d041      	beq.n	800da2c <__gethex+0x3a4>
 800d9a8:	9b01      	ldr	r3, [sp, #4]
 800d9aa:	68db      	ldr	r3, [r3, #12]
 800d9ac:	2b02      	cmp	r3, #2
 800d9ae:	d010      	beq.n	800d9d2 <__gethex+0x34a>
 800d9b0:	2b03      	cmp	r3, #3
 800d9b2:	d012      	beq.n	800d9da <__gethex+0x352>
 800d9b4:	2b01      	cmp	r3, #1
 800d9b6:	d106      	bne.n	800d9c6 <__gethex+0x33e>
 800d9b8:	07a2      	lsls	r2, r4, #30
 800d9ba:	d504      	bpl.n	800d9c6 <__gethex+0x33e>
 800d9bc:	9a02      	ldr	r2, [sp, #8]
 800d9be:	6812      	ldr	r2, [r2, #0]
 800d9c0:	4314      	orrs	r4, r2
 800d9c2:	421c      	tst	r4, r3
 800d9c4:	d10c      	bne.n	800d9e0 <__gethex+0x358>
 800d9c6:	2310      	movs	r3, #16
 800d9c8:	e02f      	b.n	800da2a <__gethex+0x3a2>
 800d9ca:	2401      	movs	r4, #1
 800d9cc:	e7d4      	b.n	800d978 <__gethex+0x2f0>
 800d9ce:	2601      	movs	r6, #1
 800d9d0:	e7e8      	b.n	800d9a4 <__gethex+0x31c>
 800d9d2:	2301      	movs	r3, #1
 800d9d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d9d6:	1a9b      	subs	r3, r3, r2
 800d9d8:	930f      	str	r3, [sp, #60]	; 0x3c
 800d9da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d0f2      	beq.n	800d9c6 <__gethex+0x33e>
 800d9e0:	692b      	ldr	r3, [r5, #16]
 800d9e2:	2000      	movs	r0, #0
 800d9e4:	9302      	str	r3, [sp, #8]
 800d9e6:	009b      	lsls	r3, r3, #2
 800d9e8:	9304      	str	r3, [sp, #16]
 800d9ea:	002b      	movs	r3, r5
 800d9ec:	9a04      	ldr	r2, [sp, #16]
 800d9ee:	3314      	adds	r3, #20
 800d9f0:	1899      	adds	r1, r3, r2
 800d9f2:	681a      	ldr	r2, [r3, #0]
 800d9f4:	1c54      	adds	r4, r2, #1
 800d9f6:	d01e      	beq.n	800da36 <__gethex+0x3ae>
 800d9f8:	3201      	adds	r2, #1
 800d9fa:	601a      	str	r2, [r3, #0]
 800d9fc:	002b      	movs	r3, r5
 800d9fe:	3314      	adds	r3, #20
 800da00:	2e02      	cmp	r6, #2
 800da02:	d141      	bne.n	800da88 <__gethex+0x400>
 800da04:	9a01      	ldr	r2, [sp, #4]
 800da06:	9900      	ldr	r1, [sp, #0]
 800da08:	6812      	ldr	r2, [r2, #0]
 800da0a:	3a01      	subs	r2, #1
 800da0c:	428a      	cmp	r2, r1
 800da0e:	d10b      	bne.n	800da28 <__gethex+0x3a0>
 800da10:	221f      	movs	r2, #31
 800da12:	9800      	ldr	r0, [sp, #0]
 800da14:	1149      	asrs	r1, r1, #5
 800da16:	4002      	ands	r2, r0
 800da18:	2001      	movs	r0, #1
 800da1a:	0004      	movs	r4, r0
 800da1c:	4094      	lsls	r4, r2
 800da1e:	0089      	lsls	r1, r1, #2
 800da20:	58cb      	ldr	r3, [r1, r3]
 800da22:	4223      	tst	r3, r4
 800da24:	d000      	beq.n	800da28 <__gethex+0x3a0>
 800da26:	2601      	movs	r6, #1
 800da28:	2320      	movs	r3, #32
 800da2a:	431e      	orrs	r6, r3
 800da2c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800da2e:	601d      	str	r5, [r3, #0]
 800da30:	9b07      	ldr	r3, [sp, #28]
 800da32:	601f      	str	r7, [r3, #0]
 800da34:	e6b1      	b.n	800d79a <__gethex+0x112>
 800da36:	c301      	stmia	r3!, {r0}
 800da38:	4299      	cmp	r1, r3
 800da3a:	d8da      	bhi.n	800d9f2 <__gethex+0x36a>
 800da3c:	68ab      	ldr	r3, [r5, #8]
 800da3e:	9a02      	ldr	r2, [sp, #8]
 800da40:	429a      	cmp	r2, r3
 800da42:	db18      	blt.n	800da76 <__gethex+0x3ee>
 800da44:	6869      	ldr	r1, [r5, #4]
 800da46:	9803      	ldr	r0, [sp, #12]
 800da48:	3101      	adds	r1, #1
 800da4a:	f000 f9d5 	bl	800ddf8 <_Balloc>
 800da4e:	1e04      	subs	r4, r0, #0
 800da50:	d104      	bne.n	800da5c <__gethex+0x3d4>
 800da52:	0022      	movs	r2, r4
 800da54:	2184      	movs	r1, #132	; 0x84
 800da56:	4b1c      	ldr	r3, [pc, #112]	; (800dac8 <__gethex+0x440>)
 800da58:	481c      	ldr	r0, [pc, #112]	; (800dacc <__gethex+0x444>)
 800da5a:	e6c2      	b.n	800d7e2 <__gethex+0x15a>
 800da5c:	0029      	movs	r1, r5
 800da5e:	692a      	ldr	r2, [r5, #16]
 800da60:	310c      	adds	r1, #12
 800da62:	3202      	adds	r2, #2
 800da64:	0092      	lsls	r2, r2, #2
 800da66:	300c      	adds	r0, #12
 800da68:	f7ff fd4b 	bl	800d502 <memcpy>
 800da6c:	0029      	movs	r1, r5
 800da6e:	9803      	ldr	r0, [sp, #12]
 800da70:	f000 fa06 	bl	800de80 <_Bfree>
 800da74:	0025      	movs	r5, r4
 800da76:	692b      	ldr	r3, [r5, #16]
 800da78:	1c5a      	adds	r2, r3, #1
 800da7a:	612a      	str	r2, [r5, #16]
 800da7c:	2201      	movs	r2, #1
 800da7e:	3304      	adds	r3, #4
 800da80:	009b      	lsls	r3, r3, #2
 800da82:	18eb      	adds	r3, r5, r3
 800da84:	605a      	str	r2, [r3, #4]
 800da86:	e7b9      	b.n	800d9fc <__gethex+0x374>
 800da88:	692a      	ldr	r2, [r5, #16]
 800da8a:	9902      	ldr	r1, [sp, #8]
 800da8c:	428a      	cmp	r2, r1
 800da8e:	dd09      	ble.n	800daa4 <__gethex+0x41c>
 800da90:	2101      	movs	r1, #1
 800da92:	0028      	movs	r0, r5
 800da94:	f7ff fd8e 	bl	800d5b4 <rshift>
 800da98:	9b01      	ldr	r3, [sp, #4]
 800da9a:	3701      	adds	r7, #1
 800da9c:	689b      	ldr	r3, [r3, #8]
 800da9e:	42bb      	cmp	r3, r7
 800daa0:	dac1      	bge.n	800da26 <__gethex+0x39e>
 800daa2:	e6e4      	b.n	800d86e <__gethex+0x1e6>
 800daa4:	221f      	movs	r2, #31
 800daa6:	9c00      	ldr	r4, [sp, #0]
 800daa8:	9900      	ldr	r1, [sp, #0]
 800daaa:	2601      	movs	r6, #1
 800daac:	4014      	ands	r4, r2
 800daae:	4211      	tst	r1, r2
 800dab0:	d0ba      	beq.n	800da28 <__gethex+0x3a0>
 800dab2:	9a04      	ldr	r2, [sp, #16]
 800dab4:	189b      	adds	r3, r3, r2
 800dab6:	3b04      	subs	r3, #4
 800dab8:	6818      	ldr	r0, [r3, #0]
 800daba:	f000 fa95 	bl	800dfe8 <__hi0bits>
 800dabe:	2320      	movs	r3, #32
 800dac0:	1b1b      	subs	r3, r3, r4
 800dac2:	4298      	cmp	r0, r3
 800dac4:	dbe4      	blt.n	800da90 <__gethex+0x408>
 800dac6:	e7af      	b.n	800da28 <__gethex+0x3a0>
 800dac8:	0800f628 	.word	0x0800f628
 800dacc:	0800f639 	.word	0x0800f639

0800dad0 <L_shift>:
 800dad0:	2308      	movs	r3, #8
 800dad2:	b570      	push	{r4, r5, r6, lr}
 800dad4:	2520      	movs	r5, #32
 800dad6:	1a9a      	subs	r2, r3, r2
 800dad8:	0092      	lsls	r2, r2, #2
 800dada:	1aad      	subs	r5, r5, r2
 800dadc:	6843      	ldr	r3, [r0, #4]
 800dade:	6804      	ldr	r4, [r0, #0]
 800dae0:	001e      	movs	r6, r3
 800dae2:	40ae      	lsls	r6, r5
 800dae4:	40d3      	lsrs	r3, r2
 800dae6:	4334      	orrs	r4, r6
 800dae8:	6004      	str	r4, [r0, #0]
 800daea:	6043      	str	r3, [r0, #4]
 800daec:	3004      	adds	r0, #4
 800daee:	4288      	cmp	r0, r1
 800daf0:	d3f4      	bcc.n	800dadc <L_shift+0xc>
 800daf2:	bd70      	pop	{r4, r5, r6, pc}

0800daf4 <__match>:
 800daf4:	b530      	push	{r4, r5, lr}
 800daf6:	6803      	ldr	r3, [r0, #0]
 800daf8:	780c      	ldrb	r4, [r1, #0]
 800dafa:	3301      	adds	r3, #1
 800dafc:	2c00      	cmp	r4, #0
 800dafe:	d102      	bne.n	800db06 <__match+0x12>
 800db00:	6003      	str	r3, [r0, #0]
 800db02:	2001      	movs	r0, #1
 800db04:	bd30      	pop	{r4, r5, pc}
 800db06:	781a      	ldrb	r2, [r3, #0]
 800db08:	0015      	movs	r5, r2
 800db0a:	3d41      	subs	r5, #65	; 0x41
 800db0c:	2d19      	cmp	r5, #25
 800db0e:	d800      	bhi.n	800db12 <__match+0x1e>
 800db10:	3220      	adds	r2, #32
 800db12:	3101      	adds	r1, #1
 800db14:	42a2      	cmp	r2, r4
 800db16:	d0ef      	beq.n	800daf8 <__match+0x4>
 800db18:	2000      	movs	r0, #0
 800db1a:	e7f3      	b.n	800db04 <__match+0x10>

0800db1c <__hexnan>:
 800db1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800db1e:	680b      	ldr	r3, [r1, #0]
 800db20:	b08b      	sub	sp, #44	; 0x2c
 800db22:	9201      	str	r2, [sp, #4]
 800db24:	9901      	ldr	r1, [sp, #4]
 800db26:	115a      	asrs	r2, r3, #5
 800db28:	0092      	lsls	r2, r2, #2
 800db2a:	188a      	adds	r2, r1, r2
 800db2c:	9202      	str	r2, [sp, #8]
 800db2e:	0019      	movs	r1, r3
 800db30:	221f      	movs	r2, #31
 800db32:	4011      	ands	r1, r2
 800db34:	9008      	str	r0, [sp, #32]
 800db36:	9106      	str	r1, [sp, #24]
 800db38:	4213      	tst	r3, r2
 800db3a:	d002      	beq.n	800db42 <__hexnan+0x26>
 800db3c:	9b02      	ldr	r3, [sp, #8]
 800db3e:	3304      	adds	r3, #4
 800db40:	9302      	str	r3, [sp, #8]
 800db42:	9b02      	ldr	r3, [sp, #8]
 800db44:	2500      	movs	r5, #0
 800db46:	1f1f      	subs	r7, r3, #4
 800db48:	003e      	movs	r6, r7
 800db4a:	003c      	movs	r4, r7
 800db4c:	9b08      	ldr	r3, [sp, #32]
 800db4e:	603d      	str	r5, [r7, #0]
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	9507      	str	r5, [sp, #28]
 800db54:	9305      	str	r3, [sp, #20]
 800db56:	9503      	str	r5, [sp, #12]
 800db58:	9b05      	ldr	r3, [sp, #20]
 800db5a:	3301      	adds	r3, #1
 800db5c:	9309      	str	r3, [sp, #36]	; 0x24
 800db5e:	9b05      	ldr	r3, [sp, #20]
 800db60:	785b      	ldrb	r3, [r3, #1]
 800db62:	9304      	str	r3, [sp, #16]
 800db64:	2b00      	cmp	r3, #0
 800db66:	d028      	beq.n	800dbba <__hexnan+0x9e>
 800db68:	9804      	ldr	r0, [sp, #16]
 800db6a:	f7ff fd78 	bl	800d65e <__hexdig_fun>
 800db6e:	2800      	cmp	r0, #0
 800db70:	d154      	bne.n	800dc1c <__hexnan+0x100>
 800db72:	9b04      	ldr	r3, [sp, #16]
 800db74:	2b20      	cmp	r3, #32
 800db76:	d819      	bhi.n	800dbac <__hexnan+0x90>
 800db78:	9b03      	ldr	r3, [sp, #12]
 800db7a:	9a07      	ldr	r2, [sp, #28]
 800db7c:	4293      	cmp	r3, r2
 800db7e:	dd12      	ble.n	800dba6 <__hexnan+0x8a>
 800db80:	42b4      	cmp	r4, r6
 800db82:	d206      	bcs.n	800db92 <__hexnan+0x76>
 800db84:	2d07      	cmp	r5, #7
 800db86:	dc04      	bgt.n	800db92 <__hexnan+0x76>
 800db88:	002a      	movs	r2, r5
 800db8a:	0031      	movs	r1, r6
 800db8c:	0020      	movs	r0, r4
 800db8e:	f7ff ff9f 	bl	800dad0 <L_shift>
 800db92:	9b01      	ldr	r3, [sp, #4]
 800db94:	2508      	movs	r5, #8
 800db96:	429c      	cmp	r4, r3
 800db98:	d905      	bls.n	800dba6 <__hexnan+0x8a>
 800db9a:	1f26      	subs	r6, r4, #4
 800db9c:	2500      	movs	r5, #0
 800db9e:	0034      	movs	r4, r6
 800dba0:	9b03      	ldr	r3, [sp, #12]
 800dba2:	6035      	str	r5, [r6, #0]
 800dba4:	9307      	str	r3, [sp, #28]
 800dba6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dba8:	9305      	str	r3, [sp, #20]
 800dbaa:	e7d5      	b.n	800db58 <__hexnan+0x3c>
 800dbac:	9b04      	ldr	r3, [sp, #16]
 800dbae:	2b29      	cmp	r3, #41	; 0x29
 800dbb0:	d159      	bne.n	800dc66 <__hexnan+0x14a>
 800dbb2:	9b05      	ldr	r3, [sp, #20]
 800dbb4:	9a08      	ldr	r2, [sp, #32]
 800dbb6:	3302      	adds	r3, #2
 800dbb8:	6013      	str	r3, [r2, #0]
 800dbba:	9b03      	ldr	r3, [sp, #12]
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d052      	beq.n	800dc66 <__hexnan+0x14a>
 800dbc0:	42b4      	cmp	r4, r6
 800dbc2:	d206      	bcs.n	800dbd2 <__hexnan+0xb6>
 800dbc4:	2d07      	cmp	r5, #7
 800dbc6:	dc04      	bgt.n	800dbd2 <__hexnan+0xb6>
 800dbc8:	002a      	movs	r2, r5
 800dbca:	0031      	movs	r1, r6
 800dbcc:	0020      	movs	r0, r4
 800dbce:	f7ff ff7f 	bl	800dad0 <L_shift>
 800dbd2:	9b01      	ldr	r3, [sp, #4]
 800dbd4:	429c      	cmp	r4, r3
 800dbd6:	d935      	bls.n	800dc44 <__hexnan+0x128>
 800dbd8:	001a      	movs	r2, r3
 800dbda:	0023      	movs	r3, r4
 800dbdc:	cb02      	ldmia	r3!, {r1}
 800dbde:	c202      	stmia	r2!, {r1}
 800dbe0:	429f      	cmp	r7, r3
 800dbe2:	d2fb      	bcs.n	800dbdc <__hexnan+0xc0>
 800dbe4:	9b02      	ldr	r3, [sp, #8]
 800dbe6:	1c62      	adds	r2, r4, #1
 800dbe8:	1ed9      	subs	r1, r3, #3
 800dbea:	2304      	movs	r3, #4
 800dbec:	4291      	cmp	r1, r2
 800dbee:	d305      	bcc.n	800dbfc <__hexnan+0xe0>
 800dbf0:	9b02      	ldr	r3, [sp, #8]
 800dbf2:	3b04      	subs	r3, #4
 800dbf4:	1b1b      	subs	r3, r3, r4
 800dbf6:	089b      	lsrs	r3, r3, #2
 800dbf8:	3301      	adds	r3, #1
 800dbfa:	009b      	lsls	r3, r3, #2
 800dbfc:	9a01      	ldr	r2, [sp, #4]
 800dbfe:	18d3      	adds	r3, r2, r3
 800dc00:	2200      	movs	r2, #0
 800dc02:	c304      	stmia	r3!, {r2}
 800dc04:	429f      	cmp	r7, r3
 800dc06:	d2fc      	bcs.n	800dc02 <__hexnan+0xe6>
 800dc08:	683b      	ldr	r3, [r7, #0]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d104      	bne.n	800dc18 <__hexnan+0xfc>
 800dc0e:	9b01      	ldr	r3, [sp, #4]
 800dc10:	429f      	cmp	r7, r3
 800dc12:	d126      	bne.n	800dc62 <__hexnan+0x146>
 800dc14:	2301      	movs	r3, #1
 800dc16:	603b      	str	r3, [r7, #0]
 800dc18:	2005      	movs	r0, #5
 800dc1a:	e025      	b.n	800dc68 <__hexnan+0x14c>
 800dc1c:	9b03      	ldr	r3, [sp, #12]
 800dc1e:	3501      	adds	r5, #1
 800dc20:	3301      	adds	r3, #1
 800dc22:	9303      	str	r3, [sp, #12]
 800dc24:	2d08      	cmp	r5, #8
 800dc26:	dd06      	ble.n	800dc36 <__hexnan+0x11a>
 800dc28:	9b01      	ldr	r3, [sp, #4]
 800dc2a:	429c      	cmp	r4, r3
 800dc2c:	d9bb      	bls.n	800dba6 <__hexnan+0x8a>
 800dc2e:	2300      	movs	r3, #0
 800dc30:	2501      	movs	r5, #1
 800dc32:	3c04      	subs	r4, #4
 800dc34:	6023      	str	r3, [r4, #0]
 800dc36:	220f      	movs	r2, #15
 800dc38:	6823      	ldr	r3, [r4, #0]
 800dc3a:	4010      	ands	r0, r2
 800dc3c:	011b      	lsls	r3, r3, #4
 800dc3e:	4303      	orrs	r3, r0
 800dc40:	6023      	str	r3, [r4, #0]
 800dc42:	e7b0      	b.n	800dba6 <__hexnan+0x8a>
 800dc44:	9b06      	ldr	r3, [sp, #24]
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d0de      	beq.n	800dc08 <__hexnan+0xec>
 800dc4a:	2320      	movs	r3, #32
 800dc4c:	9a06      	ldr	r2, [sp, #24]
 800dc4e:	9902      	ldr	r1, [sp, #8]
 800dc50:	1a9b      	subs	r3, r3, r2
 800dc52:	2201      	movs	r2, #1
 800dc54:	4252      	negs	r2, r2
 800dc56:	40da      	lsrs	r2, r3
 800dc58:	3904      	subs	r1, #4
 800dc5a:	680b      	ldr	r3, [r1, #0]
 800dc5c:	4013      	ands	r3, r2
 800dc5e:	600b      	str	r3, [r1, #0]
 800dc60:	e7d2      	b.n	800dc08 <__hexnan+0xec>
 800dc62:	3f04      	subs	r7, #4
 800dc64:	e7d0      	b.n	800dc08 <__hexnan+0xec>
 800dc66:	2004      	movs	r0, #4
 800dc68:	b00b      	add	sp, #44	; 0x2c
 800dc6a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800dc6c <sbrk_aligned>:
 800dc6c:	b570      	push	{r4, r5, r6, lr}
 800dc6e:	4e0f      	ldr	r6, [pc, #60]	; (800dcac <sbrk_aligned+0x40>)
 800dc70:	000d      	movs	r5, r1
 800dc72:	6831      	ldr	r1, [r6, #0]
 800dc74:	0004      	movs	r4, r0
 800dc76:	2900      	cmp	r1, #0
 800dc78:	d102      	bne.n	800dc80 <sbrk_aligned+0x14>
 800dc7a:	f000 fe3b 	bl	800e8f4 <_sbrk_r>
 800dc7e:	6030      	str	r0, [r6, #0]
 800dc80:	0029      	movs	r1, r5
 800dc82:	0020      	movs	r0, r4
 800dc84:	f000 fe36 	bl	800e8f4 <_sbrk_r>
 800dc88:	1c43      	adds	r3, r0, #1
 800dc8a:	d00a      	beq.n	800dca2 <sbrk_aligned+0x36>
 800dc8c:	2303      	movs	r3, #3
 800dc8e:	1cc5      	adds	r5, r0, #3
 800dc90:	439d      	bics	r5, r3
 800dc92:	42a8      	cmp	r0, r5
 800dc94:	d007      	beq.n	800dca6 <sbrk_aligned+0x3a>
 800dc96:	1a29      	subs	r1, r5, r0
 800dc98:	0020      	movs	r0, r4
 800dc9a:	f000 fe2b 	bl	800e8f4 <_sbrk_r>
 800dc9e:	3001      	adds	r0, #1
 800dca0:	d101      	bne.n	800dca6 <sbrk_aligned+0x3a>
 800dca2:	2501      	movs	r5, #1
 800dca4:	426d      	negs	r5, r5
 800dca6:	0028      	movs	r0, r5
 800dca8:	bd70      	pop	{r4, r5, r6, pc}
 800dcaa:	46c0      	nop			; (mov r8, r8)
 800dcac:	20002a28 	.word	0x20002a28

0800dcb0 <_malloc_r>:
 800dcb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dcb2:	2203      	movs	r2, #3
 800dcb4:	1ccb      	adds	r3, r1, #3
 800dcb6:	4393      	bics	r3, r2
 800dcb8:	3308      	adds	r3, #8
 800dcba:	0006      	movs	r6, r0
 800dcbc:	001f      	movs	r7, r3
 800dcbe:	2b0c      	cmp	r3, #12
 800dcc0:	d238      	bcs.n	800dd34 <_malloc_r+0x84>
 800dcc2:	270c      	movs	r7, #12
 800dcc4:	42b9      	cmp	r1, r7
 800dcc6:	d837      	bhi.n	800dd38 <_malloc_r+0x88>
 800dcc8:	0030      	movs	r0, r6
 800dcca:	f000 f885 	bl	800ddd8 <__malloc_lock>
 800dcce:	4b38      	ldr	r3, [pc, #224]	; (800ddb0 <_malloc_r+0x100>)
 800dcd0:	9300      	str	r3, [sp, #0]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	001c      	movs	r4, r3
 800dcd6:	2c00      	cmp	r4, #0
 800dcd8:	d133      	bne.n	800dd42 <_malloc_r+0x92>
 800dcda:	0039      	movs	r1, r7
 800dcdc:	0030      	movs	r0, r6
 800dcde:	f7ff ffc5 	bl	800dc6c <sbrk_aligned>
 800dce2:	0004      	movs	r4, r0
 800dce4:	1c43      	adds	r3, r0, #1
 800dce6:	d15e      	bne.n	800dda6 <_malloc_r+0xf6>
 800dce8:	9b00      	ldr	r3, [sp, #0]
 800dcea:	681c      	ldr	r4, [r3, #0]
 800dcec:	0025      	movs	r5, r4
 800dcee:	2d00      	cmp	r5, #0
 800dcf0:	d14e      	bne.n	800dd90 <_malloc_r+0xe0>
 800dcf2:	2c00      	cmp	r4, #0
 800dcf4:	d051      	beq.n	800dd9a <_malloc_r+0xea>
 800dcf6:	6823      	ldr	r3, [r4, #0]
 800dcf8:	0029      	movs	r1, r5
 800dcfa:	18e3      	adds	r3, r4, r3
 800dcfc:	0030      	movs	r0, r6
 800dcfe:	9301      	str	r3, [sp, #4]
 800dd00:	f000 fdf8 	bl	800e8f4 <_sbrk_r>
 800dd04:	9b01      	ldr	r3, [sp, #4]
 800dd06:	4283      	cmp	r3, r0
 800dd08:	d147      	bne.n	800dd9a <_malloc_r+0xea>
 800dd0a:	6823      	ldr	r3, [r4, #0]
 800dd0c:	0030      	movs	r0, r6
 800dd0e:	1aff      	subs	r7, r7, r3
 800dd10:	0039      	movs	r1, r7
 800dd12:	f7ff ffab 	bl	800dc6c <sbrk_aligned>
 800dd16:	3001      	adds	r0, #1
 800dd18:	d03f      	beq.n	800dd9a <_malloc_r+0xea>
 800dd1a:	6823      	ldr	r3, [r4, #0]
 800dd1c:	19db      	adds	r3, r3, r7
 800dd1e:	6023      	str	r3, [r4, #0]
 800dd20:	9b00      	ldr	r3, [sp, #0]
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d040      	beq.n	800ddaa <_malloc_r+0xfa>
 800dd28:	685a      	ldr	r2, [r3, #4]
 800dd2a:	42a2      	cmp	r2, r4
 800dd2c:	d133      	bne.n	800dd96 <_malloc_r+0xe6>
 800dd2e:	2200      	movs	r2, #0
 800dd30:	605a      	str	r2, [r3, #4]
 800dd32:	e014      	b.n	800dd5e <_malloc_r+0xae>
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	dac5      	bge.n	800dcc4 <_malloc_r+0x14>
 800dd38:	230c      	movs	r3, #12
 800dd3a:	2500      	movs	r5, #0
 800dd3c:	6033      	str	r3, [r6, #0]
 800dd3e:	0028      	movs	r0, r5
 800dd40:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800dd42:	6821      	ldr	r1, [r4, #0]
 800dd44:	1bc9      	subs	r1, r1, r7
 800dd46:	d420      	bmi.n	800dd8a <_malloc_r+0xda>
 800dd48:	290b      	cmp	r1, #11
 800dd4a:	d918      	bls.n	800dd7e <_malloc_r+0xce>
 800dd4c:	19e2      	adds	r2, r4, r7
 800dd4e:	6027      	str	r7, [r4, #0]
 800dd50:	42a3      	cmp	r3, r4
 800dd52:	d112      	bne.n	800dd7a <_malloc_r+0xca>
 800dd54:	9b00      	ldr	r3, [sp, #0]
 800dd56:	601a      	str	r2, [r3, #0]
 800dd58:	6863      	ldr	r3, [r4, #4]
 800dd5a:	6011      	str	r1, [r2, #0]
 800dd5c:	6053      	str	r3, [r2, #4]
 800dd5e:	0030      	movs	r0, r6
 800dd60:	0025      	movs	r5, r4
 800dd62:	f000 f841 	bl	800dde8 <__malloc_unlock>
 800dd66:	2207      	movs	r2, #7
 800dd68:	350b      	adds	r5, #11
 800dd6a:	1d23      	adds	r3, r4, #4
 800dd6c:	4395      	bics	r5, r2
 800dd6e:	1aea      	subs	r2, r5, r3
 800dd70:	429d      	cmp	r5, r3
 800dd72:	d0e4      	beq.n	800dd3e <_malloc_r+0x8e>
 800dd74:	1b5b      	subs	r3, r3, r5
 800dd76:	50a3      	str	r3, [r4, r2]
 800dd78:	e7e1      	b.n	800dd3e <_malloc_r+0x8e>
 800dd7a:	605a      	str	r2, [r3, #4]
 800dd7c:	e7ec      	b.n	800dd58 <_malloc_r+0xa8>
 800dd7e:	6862      	ldr	r2, [r4, #4]
 800dd80:	42a3      	cmp	r3, r4
 800dd82:	d1d5      	bne.n	800dd30 <_malloc_r+0x80>
 800dd84:	9b00      	ldr	r3, [sp, #0]
 800dd86:	601a      	str	r2, [r3, #0]
 800dd88:	e7e9      	b.n	800dd5e <_malloc_r+0xae>
 800dd8a:	0023      	movs	r3, r4
 800dd8c:	6864      	ldr	r4, [r4, #4]
 800dd8e:	e7a2      	b.n	800dcd6 <_malloc_r+0x26>
 800dd90:	002c      	movs	r4, r5
 800dd92:	686d      	ldr	r5, [r5, #4]
 800dd94:	e7ab      	b.n	800dcee <_malloc_r+0x3e>
 800dd96:	0013      	movs	r3, r2
 800dd98:	e7c4      	b.n	800dd24 <_malloc_r+0x74>
 800dd9a:	230c      	movs	r3, #12
 800dd9c:	0030      	movs	r0, r6
 800dd9e:	6033      	str	r3, [r6, #0]
 800dda0:	f000 f822 	bl	800dde8 <__malloc_unlock>
 800dda4:	e7cb      	b.n	800dd3e <_malloc_r+0x8e>
 800dda6:	6027      	str	r7, [r4, #0]
 800dda8:	e7d9      	b.n	800dd5e <_malloc_r+0xae>
 800ddaa:	605b      	str	r3, [r3, #4]
 800ddac:	deff      	udf	#255	; 0xff
 800ddae:	46c0      	nop			; (mov r8, r8)
 800ddb0:	20002a24 	.word	0x20002a24

0800ddb4 <__ascii_mbtowc>:
 800ddb4:	b082      	sub	sp, #8
 800ddb6:	2900      	cmp	r1, #0
 800ddb8:	d100      	bne.n	800ddbc <__ascii_mbtowc+0x8>
 800ddba:	a901      	add	r1, sp, #4
 800ddbc:	1e10      	subs	r0, r2, #0
 800ddbe:	d006      	beq.n	800ddce <__ascii_mbtowc+0x1a>
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d006      	beq.n	800ddd2 <__ascii_mbtowc+0x1e>
 800ddc4:	7813      	ldrb	r3, [r2, #0]
 800ddc6:	600b      	str	r3, [r1, #0]
 800ddc8:	7810      	ldrb	r0, [r2, #0]
 800ddca:	1e43      	subs	r3, r0, #1
 800ddcc:	4198      	sbcs	r0, r3
 800ddce:	b002      	add	sp, #8
 800ddd0:	4770      	bx	lr
 800ddd2:	2002      	movs	r0, #2
 800ddd4:	4240      	negs	r0, r0
 800ddd6:	e7fa      	b.n	800ddce <__ascii_mbtowc+0x1a>

0800ddd8 <__malloc_lock>:
 800ddd8:	b510      	push	{r4, lr}
 800ddda:	4802      	ldr	r0, [pc, #8]	; (800dde4 <__malloc_lock+0xc>)
 800dddc:	f7ff fb8f 	bl	800d4fe <__retarget_lock_acquire_recursive>
 800dde0:	bd10      	pop	{r4, pc}
 800dde2:	46c0      	nop			; (mov r8, r8)
 800dde4:	20002a20 	.word	0x20002a20

0800dde8 <__malloc_unlock>:
 800dde8:	b510      	push	{r4, lr}
 800ddea:	4802      	ldr	r0, [pc, #8]	; (800ddf4 <__malloc_unlock+0xc>)
 800ddec:	f7ff fb88 	bl	800d500 <__retarget_lock_release_recursive>
 800ddf0:	bd10      	pop	{r4, pc}
 800ddf2:	46c0      	nop			; (mov r8, r8)
 800ddf4:	20002a20 	.word	0x20002a20

0800ddf8 <_Balloc>:
 800ddf8:	b570      	push	{r4, r5, r6, lr}
 800ddfa:	69c5      	ldr	r5, [r0, #28]
 800ddfc:	0006      	movs	r6, r0
 800ddfe:	000c      	movs	r4, r1
 800de00:	2d00      	cmp	r5, #0
 800de02:	d10e      	bne.n	800de22 <_Balloc+0x2a>
 800de04:	2010      	movs	r0, #16
 800de06:	f000 fdd3 	bl	800e9b0 <malloc>
 800de0a:	1e02      	subs	r2, r0, #0
 800de0c:	61f0      	str	r0, [r6, #28]
 800de0e:	d104      	bne.n	800de1a <_Balloc+0x22>
 800de10:	216b      	movs	r1, #107	; 0x6b
 800de12:	4b19      	ldr	r3, [pc, #100]	; (800de78 <_Balloc+0x80>)
 800de14:	4819      	ldr	r0, [pc, #100]	; (800de7c <_Balloc+0x84>)
 800de16:	f000 fd7f 	bl	800e918 <__assert_func>
 800de1a:	6045      	str	r5, [r0, #4]
 800de1c:	6085      	str	r5, [r0, #8]
 800de1e:	6005      	str	r5, [r0, #0]
 800de20:	60c5      	str	r5, [r0, #12]
 800de22:	69f5      	ldr	r5, [r6, #28]
 800de24:	68eb      	ldr	r3, [r5, #12]
 800de26:	2b00      	cmp	r3, #0
 800de28:	d013      	beq.n	800de52 <_Balloc+0x5a>
 800de2a:	69f3      	ldr	r3, [r6, #28]
 800de2c:	00a2      	lsls	r2, r4, #2
 800de2e:	68db      	ldr	r3, [r3, #12]
 800de30:	189b      	adds	r3, r3, r2
 800de32:	6818      	ldr	r0, [r3, #0]
 800de34:	2800      	cmp	r0, #0
 800de36:	d118      	bne.n	800de6a <_Balloc+0x72>
 800de38:	2101      	movs	r1, #1
 800de3a:	000d      	movs	r5, r1
 800de3c:	40a5      	lsls	r5, r4
 800de3e:	1d6a      	adds	r2, r5, #5
 800de40:	0030      	movs	r0, r6
 800de42:	0092      	lsls	r2, r2, #2
 800de44:	f000 fd86 	bl	800e954 <_calloc_r>
 800de48:	2800      	cmp	r0, #0
 800de4a:	d00c      	beq.n	800de66 <_Balloc+0x6e>
 800de4c:	6044      	str	r4, [r0, #4]
 800de4e:	6085      	str	r5, [r0, #8]
 800de50:	e00d      	b.n	800de6e <_Balloc+0x76>
 800de52:	2221      	movs	r2, #33	; 0x21
 800de54:	2104      	movs	r1, #4
 800de56:	0030      	movs	r0, r6
 800de58:	f000 fd7c 	bl	800e954 <_calloc_r>
 800de5c:	69f3      	ldr	r3, [r6, #28]
 800de5e:	60e8      	str	r0, [r5, #12]
 800de60:	68db      	ldr	r3, [r3, #12]
 800de62:	2b00      	cmp	r3, #0
 800de64:	d1e1      	bne.n	800de2a <_Balloc+0x32>
 800de66:	2000      	movs	r0, #0
 800de68:	bd70      	pop	{r4, r5, r6, pc}
 800de6a:	6802      	ldr	r2, [r0, #0]
 800de6c:	601a      	str	r2, [r3, #0]
 800de6e:	2300      	movs	r3, #0
 800de70:	6103      	str	r3, [r0, #16]
 800de72:	60c3      	str	r3, [r0, #12]
 800de74:	e7f8      	b.n	800de68 <_Balloc+0x70>
 800de76:	46c0      	nop			; (mov r8, r8)
 800de78:	0800f699 	.word	0x0800f699
 800de7c:	0800f6b0 	.word	0x0800f6b0

0800de80 <_Bfree>:
 800de80:	b570      	push	{r4, r5, r6, lr}
 800de82:	69c6      	ldr	r6, [r0, #28]
 800de84:	0005      	movs	r5, r0
 800de86:	000c      	movs	r4, r1
 800de88:	2e00      	cmp	r6, #0
 800de8a:	d10e      	bne.n	800deaa <_Bfree+0x2a>
 800de8c:	2010      	movs	r0, #16
 800de8e:	f000 fd8f 	bl	800e9b0 <malloc>
 800de92:	1e02      	subs	r2, r0, #0
 800de94:	61e8      	str	r0, [r5, #28]
 800de96:	d104      	bne.n	800dea2 <_Bfree+0x22>
 800de98:	218f      	movs	r1, #143	; 0x8f
 800de9a:	4b09      	ldr	r3, [pc, #36]	; (800dec0 <_Bfree+0x40>)
 800de9c:	4809      	ldr	r0, [pc, #36]	; (800dec4 <_Bfree+0x44>)
 800de9e:	f000 fd3b 	bl	800e918 <__assert_func>
 800dea2:	6046      	str	r6, [r0, #4]
 800dea4:	6086      	str	r6, [r0, #8]
 800dea6:	6006      	str	r6, [r0, #0]
 800dea8:	60c6      	str	r6, [r0, #12]
 800deaa:	2c00      	cmp	r4, #0
 800deac:	d007      	beq.n	800debe <_Bfree+0x3e>
 800deae:	69eb      	ldr	r3, [r5, #28]
 800deb0:	6862      	ldr	r2, [r4, #4]
 800deb2:	68db      	ldr	r3, [r3, #12]
 800deb4:	0092      	lsls	r2, r2, #2
 800deb6:	189b      	adds	r3, r3, r2
 800deb8:	681a      	ldr	r2, [r3, #0]
 800deba:	6022      	str	r2, [r4, #0]
 800debc:	601c      	str	r4, [r3, #0]
 800debe:	bd70      	pop	{r4, r5, r6, pc}
 800dec0:	0800f699 	.word	0x0800f699
 800dec4:	0800f6b0 	.word	0x0800f6b0

0800dec8 <__multadd>:
 800dec8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800deca:	000e      	movs	r6, r1
 800decc:	9001      	str	r0, [sp, #4]
 800dece:	000c      	movs	r4, r1
 800ded0:	001d      	movs	r5, r3
 800ded2:	2000      	movs	r0, #0
 800ded4:	690f      	ldr	r7, [r1, #16]
 800ded6:	3614      	adds	r6, #20
 800ded8:	6833      	ldr	r3, [r6, #0]
 800deda:	3001      	adds	r0, #1
 800dedc:	b299      	uxth	r1, r3
 800dede:	4351      	muls	r1, r2
 800dee0:	0c1b      	lsrs	r3, r3, #16
 800dee2:	4353      	muls	r3, r2
 800dee4:	1949      	adds	r1, r1, r5
 800dee6:	0c0d      	lsrs	r5, r1, #16
 800dee8:	195b      	adds	r3, r3, r5
 800deea:	0c1d      	lsrs	r5, r3, #16
 800deec:	b289      	uxth	r1, r1
 800deee:	041b      	lsls	r3, r3, #16
 800def0:	185b      	adds	r3, r3, r1
 800def2:	c608      	stmia	r6!, {r3}
 800def4:	4287      	cmp	r7, r0
 800def6:	dcef      	bgt.n	800ded8 <__multadd+0x10>
 800def8:	2d00      	cmp	r5, #0
 800defa:	d022      	beq.n	800df42 <__multadd+0x7a>
 800defc:	68a3      	ldr	r3, [r4, #8]
 800defe:	42bb      	cmp	r3, r7
 800df00:	dc19      	bgt.n	800df36 <__multadd+0x6e>
 800df02:	6861      	ldr	r1, [r4, #4]
 800df04:	9801      	ldr	r0, [sp, #4]
 800df06:	3101      	adds	r1, #1
 800df08:	f7ff ff76 	bl	800ddf8 <_Balloc>
 800df0c:	1e06      	subs	r6, r0, #0
 800df0e:	d105      	bne.n	800df1c <__multadd+0x54>
 800df10:	0032      	movs	r2, r6
 800df12:	21ba      	movs	r1, #186	; 0xba
 800df14:	4b0c      	ldr	r3, [pc, #48]	; (800df48 <__multadd+0x80>)
 800df16:	480d      	ldr	r0, [pc, #52]	; (800df4c <__multadd+0x84>)
 800df18:	f000 fcfe 	bl	800e918 <__assert_func>
 800df1c:	0021      	movs	r1, r4
 800df1e:	6922      	ldr	r2, [r4, #16]
 800df20:	310c      	adds	r1, #12
 800df22:	3202      	adds	r2, #2
 800df24:	0092      	lsls	r2, r2, #2
 800df26:	300c      	adds	r0, #12
 800df28:	f7ff faeb 	bl	800d502 <memcpy>
 800df2c:	0021      	movs	r1, r4
 800df2e:	9801      	ldr	r0, [sp, #4]
 800df30:	f7ff ffa6 	bl	800de80 <_Bfree>
 800df34:	0034      	movs	r4, r6
 800df36:	1d3b      	adds	r3, r7, #4
 800df38:	009b      	lsls	r3, r3, #2
 800df3a:	18e3      	adds	r3, r4, r3
 800df3c:	605d      	str	r5, [r3, #4]
 800df3e:	1c7b      	adds	r3, r7, #1
 800df40:	6123      	str	r3, [r4, #16]
 800df42:	0020      	movs	r0, r4
 800df44:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800df46:	46c0      	nop			; (mov r8, r8)
 800df48:	0800f628 	.word	0x0800f628
 800df4c:	0800f6b0 	.word	0x0800f6b0

0800df50 <__s2b>:
 800df50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800df52:	0006      	movs	r6, r0
 800df54:	0018      	movs	r0, r3
 800df56:	000c      	movs	r4, r1
 800df58:	3008      	adds	r0, #8
 800df5a:	2109      	movs	r1, #9
 800df5c:	9301      	str	r3, [sp, #4]
 800df5e:	0015      	movs	r5, r2
 800df60:	f7f2 f982 	bl	8000268 <__divsi3>
 800df64:	2301      	movs	r3, #1
 800df66:	2100      	movs	r1, #0
 800df68:	4283      	cmp	r3, r0
 800df6a:	db0a      	blt.n	800df82 <__s2b+0x32>
 800df6c:	0030      	movs	r0, r6
 800df6e:	f7ff ff43 	bl	800ddf8 <_Balloc>
 800df72:	1e01      	subs	r1, r0, #0
 800df74:	d108      	bne.n	800df88 <__s2b+0x38>
 800df76:	000a      	movs	r2, r1
 800df78:	4b19      	ldr	r3, [pc, #100]	; (800dfe0 <__s2b+0x90>)
 800df7a:	481a      	ldr	r0, [pc, #104]	; (800dfe4 <__s2b+0x94>)
 800df7c:	31d3      	adds	r1, #211	; 0xd3
 800df7e:	f000 fccb 	bl	800e918 <__assert_func>
 800df82:	005b      	lsls	r3, r3, #1
 800df84:	3101      	adds	r1, #1
 800df86:	e7ef      	b.n	800df68 <__s2b+0x18>
 800df88:	9b08      	ldr	r3, [sp, #32]
 800df8a:	6143      	str	r3, [r0, #20]
 800df8c:	2301      	movs	r3, #1
 800df8e:	6103      	str	r3, [r0, #16]
 800df90:	2d09      	cmp	r5, #9
 800df92:	dd18      	ble.n	800dfc6 <__s2b+0x76>
 800df94:	0023      	movs	r3, r4
 800df96:	3309      	adds	r3, #9
 800df98:	001f      	movs	r7, r3
 800df9a:	9300      	str	r3, [sp, #0]
 800df9c:	1964      	adds	r4, r4, r5
 800df9e:	783b      	ldrb	r3, [r7, #0]
 800dfa0:	220a      	movs	r2, #10
 800dfa2:	0030      	movs	r0, r6
 800dfa4:	3b30      	subs	r3, #48	; 0x30
 800dfa6:	f7ff ff8f 	bl	800dec8 <__multadd>
 800dfaa:	3701      	adds	r7, #1
 800dfac:	0001      	movs	r1, r0
 800dfae:	42a7      	cmp	r7, r4
 800dfb0:	d1f5      	bne.n	800df9e <__s2b+0x4e>
 800dfb2:	002c      	movs	r4, r5
 800dfb4:	9b00      	ldr	r3, [sp, #0]
 800dfb6:	3c08      	subs	r4, #8
 800dfb8:	191c      	adds	r4, r3, r4
 800dfba:	002f      	movs	r7, r5
 800dfbc:	9b01      	ldr	r3, [sp, #4]
 800dfbe:	429f      	cmp	r7, r3
 800dfc0:	db04      	blt.n	800dfcc <__s2b+0x7c>
 800dfc2:	0008      	movs	r0, r1
 800dfc4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800dfc6:	2509      	movs	r5, #9
 800dfc8:	340a      	adds	r4, #10
 800dfca:	e7f6      	b.n	800dfba <__s2b+0x6a>
 800dfcc:	1b63      	subs	r3, r4, r5
 800dfce:	5ddb      	ldrb	r3, [r3, r7]
 800dfd0:	220a      	movs	r2, #10
 800dfd2:	0030      	movs	r0, r6
 800dfd4:	3b30      	subs	r3, #48	; 0x30
 800dfd6:	f7ff ff77 	bl	800dec8 <__multadd>
 800dfda:	3701      	adds	r7, #1
 800dfdc:	0001      	movs	r1, r0
 800dfde:	e7ed      	b.n	800dfbc <__s2b+0x6c>
 800dfe0:	0800f628 	.word	0x0800f628
 800dfe4:	0800f6b0 	.word	0x0800f6b0

0800dfe8 <__hi0bits>:
 800dfe8:	0003      	movs	r3, r0
 800dfea:	0c02      	lsrs	r2, r0, #16
 800dfec:	2000      	movs	r0, #0
 800dfee:	4282      	cmp	r2, r0
 800dff0:	d101      	bne.n	800dff6 <__hi0bits+0xe>
 800dff2:	041b      	lsls	r3, r3, #16
 800dff4:	3010      	adds	r0, #16
 800dff6:	0e1a      	lsrs	r2, r3, #24
 800dff8:	d101      	bne.n	800dffe <__hi0bits+0x16>
 800dffa:	3008      	adds	r0, #8
 800dffc:	021b      	lsls	r3, r3, #8
 800dffe:	0f1a      	lsrs	r2, r3, #28
 800e000:	d101      	bne.n	800e006 <__hi0bits+0x1e>
 800e002:	3004      	adds	r0, #4
 800e004:	011b      	lsls	r3, r3, #4
 800e006:	0f9a      	lsrs	r2, r3, #30
 800e008:	d101      	bne.n	800e00e <__hi0bits+0x26>
 800e00a:	3002      	adds	r0, #2
 800e00c:	009b      	lsls	r3, r3, #2
 800e00e:	2b00      	cmp	r3, #0
 800e010:	db03      	blt.n	800e01a <__hi0bits+0x32>
 800e012:	3001      	adds	r0, #1
 800e014:	005b      	lsls	r3, r3, #1
 800e016:	d400      	bmi.n	800e01a <__hi0bits+0x32>
 800e018:	2020      	movs	r0, #32
 800e01a:	4770      	bx	lr

0800e01c <__lo0bits>:
 800e01c:	6803      	ldr	r3, [r0, #0]
 800e01e:	0001      	movs	r1, r0
 800e020:	2207      	movs	r2, #7
 800e022:	0018      	movs	r0, r3
 800e024:	4010      	ands	r0, r2
 800e026:	4213      	tst	r3, r2
 800e028:	d00d      	beq.n	800e046 <__lo0bits+0x2a>
 800e02a:	3a06      	subs	r2, #6
 800e02c:	2000      	movs	r0, #0
 800e02e:	4213      	tst	r3, r2
 800e030:	d105      	bne.n	800e03e <__lo0bits+0x22>
 800e032:	3002      	adds	r0, #2
 800e034:	4203      	tst	r3, r0
 800e036:	d003      	beq.n	800e040 <__lo0bits+0x24>
 800e038:	40d3      	lsrs	r3, r2
 800e03a:	0010      	movs	r0, r2
 800e03c:	600b      	str	r3, [r1, #0]
 800e03e:	4770      	bx	lr
 800e040:	089b      	lsrs	r3, r3, #2
 800e042:	600b      	str	r3, [r1, #0]
 800e044:	e7fb      	b.n	800e03e <__lo0bits+0x22>
 800e046:	b29a      	uxth	r2, r3
 800e048:	2a00      	cmp	r2, #0
 800e04a:	d101      	bne.n	800e050 <__lo0bits+0x34>
 800e04c:	2010      	movs	r0, #16
 800e04e:	0c1b      	lsrs	r3, r3, #16
 800e050:	b2da      	uxtb	r2, r3
 800e052:	2a00      	cmp	r2, #0
 800e054:	d101      	bne.n	800e05a <__lo0bits+0x3e>
 800e056:	3008      	adds	r0, #8
 800e058:	0a1b      	lsrs	r3, r3, #8
 800e05a:	071a      	lsls	r2, r3, #28
 800e05c:	d101      	bne.n	800e062 <__lo0bits+0x46>
 800e05e:	3004      	adds	r0, #4
 800e060:	091b      	lsrs	r3, r3, #4
 800e062:	079a      	lsls	r2, r3, #30
 800e064:	d101      	bne.n	800e06a <__lo0bits+0x4e>
 800e066:	3002      	adds	r0, #2
 800e068:	089b      	lsrs	r3, r3, #2
 800e06a:	07da      	lsls	r2, r3, #31
 800e06c:	d4e9      	bmi.n	800e042 <__lo0bits+0x26>
 800e06e:	3001      	adds	r0, #1
 800e070:	085b      	lsrs	r3, r3, #1
 800e072:	d1e6      	bne.n	800e042 <__lo0bits+0x26>
 800e074:	2020      	movs	r0, #32
 800e076:	e7e2      	b.n	800e03e <__lo0bits+0x22>

0800e078 <__i2b>:
 800e078:	b510      	push	{r4, lr}
 800e07a:	000c      	movs	r4, r1
 800e07c:	2101      	movs	r1, #1
 800e07e:	f7ff febb 	bl	800ddf8 <_Balloc>
 800e082:	2800      	cmp	r0, #0
 800e084:	d107      	bne.n	800e096 <__i2b+0x1e>
 800e086:	2146      	movs	r1, #70	; 0x46
 800e088:	4c05      	ldr	r4, [pc, #20]	; (800e0a0 <__i2b+0x28>)
 800e08a:	0002      	movs	r2, r0
 800e08c:	4b05      	ldr	r3, [pc, #20]	; (800e0a4 <__i2b+0x2c>)
 800e08e:	0020      	movs	r0, r4
 800e090:	31ff      	adds	r1, #255	; 0xff
 800e092:	f000 fc41 	bl	800e918 <__assert_func>
 800e096:	2301      	movs	r3, #1
 800e098:	6144      	str	r4, [r0, #20]
 800e09a:	6103      	str	r3, [r0, #16]
 800e09c:	bd10      	pop	{r4, pc}
 800e09e:	46c0      	nop			; (mov r8, r8)
 800e0a0:	0800f6b0 	.word	0x0800f6b0
 800e0a4:	0800f628 	.word	0x0800f628

0800e0a8 <__multiply>:
 800e0a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e0aa:	0015      	movs	r5, r2
 800e0ac:	690a      	ldr	r2, [r1, #16]
 800e0ae:	692b      	ldr	r3, [r5, #16]
 800e0b0:	000c      	movs	r4, r1
 800e0b2:	b08b      	sub	sp, #44	; 0x2c
 800e0b4:	429a      	cmp	r2, r3
 800e0b6:	da01      	bge.n	800e0bc <__multiply+0x14>
 800e0b8:	002c      	movs	r4, r5
 800e0ba:	000d      	movs	r5, r1
 800e0bc:	6927      	ldr	r7, [r4, #16]
 800e0be:	692e      	ldr	r6, [r5, #16]
 800e0c0:	6861      	ldr	r1, [r4, #4]
 800e0c2:	19bb      	adds	r3, r7, r6
 800e0c4:	9303      	str	r3, [sp, #12]
 800e0c6:	68a3      	ldr	r3, [r4, #8]
 800e0c8:	19ba      	adds	r2, r7, r6
 800e0ca:	4293      	cmp	r3, r2
 800e0cc:	da00      	bge.n	800e0d0 <__multiply+0x28>
 800e0ce:	3101      	adds	r1, #1
 800e0d0:	f7ff fe92 	bl	800ddf8 <_Balloc>
 800e0d4:	9002      	str	r0, [sp, #8]
 800e0d6:	2800      	cmp	r0, #0
 800e0d8:	d106      	bne.n	800e0e8 <__multiply+0x40>
 800e0da:	21b1      	movs	r1, #177	; 0xb1
 800e0dc:	4b48      	ldr	r3, [pc, #288]	; (800e200 <__multiply+0x158>)
 800e0de:	4849      	ldr	r0, [pc, #292]	; (800e204 <__multiply+0x15c>)
 800e0e0:	9a02      	ldr	r2, [sp, #8]
 800e0e2:	0049      	lsls	r1, r1, #1
 800e0e4:	f000 fc18 	bl	800e918 <__assert_func>
 800e0e8:	9b02      	ldr	r3, [sp, #8]
 800e0ea:	2200      	movs	r2, #0
 800e0ec:	3314      	adds	r3, #20
 800e0ee:	469c      	mov	ip, r3
 800e0f0:	19bb      	adds	r3, r7, r6
 800e0f2:	009b      	lsls	r3, r3, #2
 800e0f4:	4463      	add	r3, ip
 800e0f6:	9304      	str	r3, [sp, #16]
 800e0f8:	4663      	mov	r3, ip
 800e0fa:	9904      	ldr	r1, [sp, #16]
 800e0fc:	428b      	cmp	r3, r1
 800e0fe:	d32a      	bcc.n	800e156 <__multiply+0xae>
 800e100:	0023      	movs	r3, r4
 800e102:	00bf      	lsls	r7, r7, #2
 800e104:	3314      	adds	r3, #20
 800e106:	3514      	adds	r5, #20
 800e108:	9308      	str	r3, [sp, #32]
 800e10a:	00b6      	lsls	r6, r6, #2
 800e10c:	19db      	adds	r3, r3, r7
 800e10e:	9305      	str	r3, [sp, #20]
 800e110:	19ab      	adds	r3, r5, r6
 800e112:	9309      	str	r3, [sp, #36]	; 0x24
 800e114:	2304      	movs	r3, #4
 800e116:	9306      	str	r3, [sp, #24]
 800e118:	0023      	movs	r3, r4
 800e11a:	9a05      	ldr	r2, [sp, #20]
 800e11c:	3315      	adds	r3, #21
 800e11e:	9501      	str	r5, [sp, #4]
 800e120:	429a      	cmp	r2, r3
 800e122:	d305      	bcc.n	800e130 <__multiply+0x88>
 800e124:	1b13      	subs	r3, r2, r4
 800e126:	3b15      	subs	r3, #21
 800e128:	089b      	lsrs	r3, r3, #2
 800e12a:	3301      	adds	r3, #1
 800e12c:	009b      	lsls	r3, r3, #2
 800e12e:	9306      	str	r3, [sp, #24]
 800e130:	9b01      	ldr	r3, [sp, #4]
 800e132:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e134:	4293      	cmp	r3, r2
 800e136:	d310      	bcc.n	800e15a <__multiply+0xb2>
 800e138:	9b03      	ldr	r3, [sp, #12]
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	dd05      	ble.n	800e14a <__multiply+0xa2>
 800e13e:	9b04      	ldr	r3, [sp, #16]
 800e140:	3b04      	subs	r3, #4
 800e142:	9304      	str	r3, [sp, #16]
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	2b00      	cmp	r3, #0
 800e148:	d056      	beq.n	800e1f8 <__multiply+0x150>
 800e14a:	9b02      	ldr	r3, [sp, #8]
 800e14c:	9a03      	ldr	r2, [sp, #12]
 800e14e:	0018      	movs	r0, r3
 800e150:	611a      	str	r2, [r3, #16]
 800e152:	b00b      	add	sp, #44	; 0x2c
 800e154:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e156:	c304      	stmia	r3!, {r2}
 800e158:	e7cf      	b.n	800e0fa <__multiply+0x52>
 800e15a:	9b01      	ldr	r3, [sp, #4]
 800e15c:	6818      	ldr	r0, [r3, #0]
 800e15e:	b280      	uxth	r0, r0
 800e160:	2800      	cmp	r0, #0
 800e162:	d01e      	beq.n	800e1a2 <__multiply+0xfa>
 800e164:	4667      	mov	r7, ip
 800e166:	2500      	movs	r5, #0
 800e168:	9e08      	ldr	r6, [sp, #32]
 800e16a:	ce02      	ldmia	r6!, {r1}
 800e16c:	683b      	ldr	r3, [r7, #0]
 800e16e:	9307      	str	r3, [sp, #28]
 800e170:	b28b      	uxth	r3, r1
 800e172:	4343      	muls	r3, r0
 800e174:	001a      	movs	r2, r3
 800e176:	466b      	mov	r3, sp
 800e178:	8b9b      	ldrh	r3, [r3, #28]
 800e17a:	18d3      	adds	r3, r2, r3
 800e17c:	195b      	adds	r3, r3, r5
 800e17e:	0c0d      	lsrs	r5, r1, #16
 800e180:	4345      	muls	r5, r0
 800e182:	9a07      	ldr	r2, [sp, #28]
 800e184:	0c11      	lsrs	r1, r2, #16
 800e186:	1869      	adds	r1, r5, r1
 800e188:	0c1a      	lsrs	r2, r3, #16
 800e18a:	188a      	adds	r2, r1, r2
 800e18c:	b29b      	uxth	r3, r3
 800e18e:	0c15      	lsrs	r5, r2, #16
 800e190:	0412      	lsls	r2, r2, #16
 800e192:	431a      	orrs	r2, r3
 800e194:	9b05      	ldr	r3, [sp, #20]
 800e196:	c704      	stmia	r7!, {r2}
 800e198:	42b3      	cmp	r3, r6
 800e19a:	d8e6      	bhi.n	800e16a <__multiply+0xc2>
 800e19c:	4663      	mov	r3, ip
 800e19e:	9a06      	ldr	r2, [sp, #24]
 800e1a0:	509d      	str	r5, [r3, r2]
 800e1a2:	9b01      	ldr	r3, [sp, #4]
 800e1a4:	6818      	ldr	r0, [r3, #0]
 800e1a6:	0c00      	lsrs	r0, r0, #16
 800e1a8:	d020      	beq.n	800e1ec <__multiply+0x144>
 800e1aa:	4663      	mov	r3, ip
 800e1ac:	0025      	movs	r5, r4
 800e1ae:	4661      	mov	r1, ip
 800e1b0:	2700      	movs	r7, #0
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	3514      	adds	r5, #20
 800e1b6:	682a      	ldr	r2, [r5, #0]
 800e1b8:	680e      	ldr	r6, [r1, #0]
 800e1ba:	b292      	uxth	r2, r2
 800e1bc:	4342      	muls	r2, r0
 800e1be:	0c36      	lsrs	r6, r6, #16
 800e1c0:	1992      	adds	r2, r2, r6
 800e1c2:	19d2      	adds	r2, r2, r7
 800e1c4:	0416      	lsls	r6, r2, #16
 800e1c6:	b29b      	uxth	r3, r3
 800e1c8:	431e      	orrs	r6, r3
 800e1ca:	600e      	str	r6, [r1, #0]
 800e1cc:	cd40      	ldmia	r5!, {r6}
 800e1ce:	684b      	ldr	r3, [r1, #4]
 800e1d0:	0c36      	lsrs	r6, r6, #16
 800e1d2:	4346      	muls	r6, r0
 800e1d4:	b29b      	uxth	r3, r3
 800e1d6:	0c12      	lsrs	r2, r2, #16
 800e1d8:	18f3      	adds	r3, r6, r3
 800e1da:	189b      	adds	r3, r3, r2
 800e1dc:	9a05      	ldr	r2, [sp, #20]
 800e1de:	0c1f      	lsrs	r7, r3, #16
 800e1e0:	3104      	adds	r1, #4
 800e1e2:	42aa      	cmp	r2, r5
 800e1e4:	d8e7      	bhi.n	800e1b6 <__multiply+0x10e>
 800e1e6:	4662      	mov	r2, ip
 800e1e8:	9906      	ldr	r1, [sp, #24]
 800e1ea:	5053      	str	r3, [r2, r1]
 800e1ec:	9b01      	ldr	r3, [sp, #4]
 800e1ee:	3304      	adds	r3, #4
 800e1f0:	9301      	str	r3, [sp, #4]
 800e1f2:	2304      	movs	r3, #4
 800e1f4:	449c      	add	ip, r3
 800e1f6:	e79b      	b.n	800e130 <__multiply+0x88>
 800e1f8:	9b03      	ldr	r3, [sp, #12]
 800e1fa:	3b01      	subs	r3, #1
 800e1fc:	9303      	str	r3, [sp, #12]
 800e1fe:	e79b      	b.n	800e138 <__multiply+0x90>
 800e200:	0800f628 	.word	0x0800f628
 800e204:	0800f6b0 	.word	0x0800f6b0

0800e208 <__pow5mult>:
 800e208:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e20a:	2303      	movs	r3, #3
 800e20c:	0015      	movs	r5, r2
 800e20e:	0007      	movs	r7, r0
 800e210:	000e      	movs	r6, r1
 800e212:	401a      	ands	r2, r3
 800e214:	421d      	tst	r5, r3
 800e216:	d008      	beq.n	800e22a <__pow5mult+0x22>
 800e218:	4925      	ldr	r1, [pc, #148]	; (800e2b0 <__pow5mult+0xa8>)
 800e21a:	3a01      	subs	r2, #1
 800e21c:	0092      	lsls	r2, r2, #2
 800e21e:	5852      	ldr	r2, [r2, r1]
 800e220:	2300      	movs	r3, #0
 800e222:	0031      	movs	r1, r6
 800e224:	f7ff fe50 	bl	800dec8 <__multadd>
 800e228:	0006      	movs	r6, r0
 800e22a:	10ad      	asrs	r5, r5, #2
 800e22c:	d03d      	beq.n	800e2aa <__pow5mult+0xa2>
 800e22e:	69fc      	ldr	r4, [r7, #28]
 800e230:	2c00      	cmp	r4, #0
 800e232:	d10f      	bne.n	800e254 <__pow5mult+0x4c>
 800e234:	2010      	movs	r0, #16
 800e236:	f000 fbbb 	bl	800e9b0 <malloc>
 800e23a:	1e02      	subs	r2, r0, #0
 800e23c:	61f8      	str	r0, [r7, #28]
 800e23e:	d105      	bne.n	800e24c <__pow5mult+0x44>
 800e240:	21b4      	movs	r1, #180	; 0xb4
 800e242:	4b1c      	ldr	r3, [pc, #112]	; (800e2b4 <__pow5mult+0xac>)
 800e244:	481c      	ldr	r0, [pc, #112]	; (800e2b8 <__pow5mult+0xb0>)
 800e246:	31ff      	adds	r1, #255	; 0xff
 800e248:	f000 fb66 	bl	800e918 <__assert_func>
 800e24c:	6044      	str	r4, [r0, #4]
 800e24e:	6084      	str	r4, [r0, #8]
 800e250:	6004      	str	r4, [r0, #0]
 800e252:	60c4      	str	r4, [r0, #12]
 800e254:	69fb      	ldr	r3, [r7, #28]
 800e256:	689c      	ldr	r4, [r3, #8]
 800e258:	9301      	str	r3, [sp, #4]
 800e25a:	2c00      	cmp	r4, #0
 800e25c:	d108      	bne.n	800e270 <__pow5mult+0x68>
 800e25e:	0038      	movs	r0, r7
 800e260:	4916      	ldr	r1, [pc, #88]	; (800e2bc <__pow5mult+0xb4>)
 800e262:	f7ff ff09 	bl	800e078 <__i2b>
 800e266:	9b01      	ldr	r3, [sp, #4]
 800e268:	0004      	movs	r4, r0
 800e26a:	6098      	str	r0, [r3, #8]
 800e26c:	2300      	movs	r3, #0
 800e26e:	6003      	str	r3, [r0, #0]
 800e270:	2301      	movs	r3, #1
 800e272:	421d      	tst	r5, r3
 800e274:	d00a      	beq.n	800e28c <__pow5mult+0x84>
 800e276:	0031      	movs	r1, r6
 800e278:	0022      	movs	r2, r4
 800e27a:	0038      	movs	r0, r7
 800e27c:	f7ff ff14 	bl	800e0a8 <__multiply>
 800e280:	0031      	movs	r1, r6
 800e282:	9001      	str	r0, [sp, #4]
 800e284:	0038      	movs	r0, r7
 800e286:	f7ff fdfb 	bl	800de80 <_Bfree>
 800e28a:	9e01      	ldr	r6, [sp, #4]
 800e28c:	106d      	asrs	r5, r5, #1
 800e28e:	d00c      	beq.n	800e2aa <__pow5mult+0xa2>
 800e290:	6820      	ldr	r0, [r4, #0]
 800e292:	2800      	cmp	r0, #0
 800e294:	d107      	bne.n	800e2a6 <__pow5mult+0x9e>
 800e296:	0022      	movs	r2, r4
 800e298:	0021      	movs	r1, r4
 800e29a:	0038      	movs	r0, r7
 800e29c:	f7ff ff04 	bl	800e0a8 <__multiply>
 800e2a0:	2300      	movs	r3, #0
 800e2a2:	6020      	str	r0, [r4, #0]
 800e2a4:	6003      	str	r3, [r0, #0]
 800e2a6:	0004      	movs	r4, r0
 800e2a8:	e7e2      	b.n	800e270 <__pow5mult+0x68>
 800e2aa:	0030      	movs	r0, r6
 800e2ac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e2ae:	46c0      	nop			; (mov r8, r8)
 800e2b0:	0800f800 	.word	0x0800f800
 800e2b4:	0800f699 	.word	0x0800f699
 800e2b8:	0800f6b0 	.word	0x0800f6b0
 800e2bc:	00000271 	.word	0x00000271

0800e2c0 <__lshift>:
 800e2c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e2c2:	000c      	movs	r4, r1
 800e2c4:	0017      	movs	r7, r2
 800e2c6:	6923      	ldr	r3, [r4, #16]
 800e2c8:	1155      	asrs	r5, r2, #5
 800e2ca:	b087      	sub	sp, #28
 800e2cc:	18eb      	adds	r3, r5, r3
 800e2ce:	9302      	str	r3, [sp, #8]
 800e2d0:	3301      	adds	r3, #1
 800e2d2:	9301      	str	r3, [sp, #4]
 800e2d4:	6849      	ldr	r1, [r1, #4]
 800e2d6:	68a3      	ldr	r3, [r4, #8]
 800e2d8:	9004      	str	r0, [sp, #16]
 800e2da:	9a01      	ldr	r2, [sp, #4]
 800e2dc:	4293      	cmp	r3, r2
 800e2de:	db10      	blt.n	800e302 <__lshift+0x42>
 800e2e0:	9804      	ldr	r0, [sp, #16]
 800e2e2:	f7ff fd89 	bl	800ddf8 <_Balloc>
 800e2e6:	2300      	movs	r3, #0
 800e2e8:	0002      	movs	r2, r0
 800e2ea:	0006      	movs	r6, r0
 800e2ec:	0019      	movs	r1, r3
 800e2ee:	3214      	adds	r2, #20
 800e2f0:	4298      	cmp	r0, r3
 800e2f2:	d10c      	bne.n	800e30e <__lshift+0x4e>
 800e2f4:	31df      	adds	r1, #223	; 0xdf
 800e2f6:	0032      	movs	r2, r6
 800e2f8:	4b26      	ldr	r3, [pc, #152]	; (800e394 <__lshift+0xd4>)
 800e2fa:	4827      	ldr	r0, [pc, #156]	; (800e398 <__lshift+0xd8>)
 800e2fc:	31ff      	adds	r1, #255	; 0xff
 800e2fe:	f000 fb0b 	bl	800e918 <__assert_func>
 800e302:	3101      	adds	r1, #1
 800e304:	005b      	lsls	r3, r3, #1
 800e306:	e7e8      	b.n	800e2da <__lshift+0x1a>
 800e308:	0098      	lsls	r0, r3, #2
 800e30a:	5011      	str	r1, [r2, r0]
 800e30c:	3301      	adds	r3, #1
 800e30e:	42ab      	cmp	r3, r5
 800e310:	dbfa      	blt.n	800e308 <__lshift+0x48>
 800e312:	43eb      	mvns	r3, r5
 800e314:	17db      	asrs	r3, r3, #31
 800e316:	401d      	ands	r5, r3
 800e318:	211f      	movs	r1, #31
 800e31a:	0023      	movs	r3, r4
 800e31c:	0038      	movs	r0, r7
 800e31e:	00ad      	lsls	r5, r5, #2
 800e320:	1955      	adds	r5, r2, r5
 800e322:	6922      	ldr	r2, [r4, #16]
 800e324:	3314      	adds	r3, #20
 800e326:	0092      	lsls	r2, r2, #2
 800e328:	4008      	ands	r0, r1
 800e32a:	4684      	mov	ip, r0
 800e32c:	189a      	adds	r2, r3, r2
 800e32e:	420f      	tst	r7, r1
 800e330:	d02a      	beq.n	800e388 <__lshift+0xc8>
 800e332:	3101      	adds	r1, #1
 800e334:	1a09      	subs	r1, r1, r0
 800e336:	9105      	str	r1, [sp, #20]
 800e338:	2100      	movs	r1, #0
 800e33a:	9503      	str	r5, [sp, #12]
 800e33c:	4667      	mov	r7, ip
 800e33e:	6818      	ldr	r0, [r3, #0]
 800e340:	40b8      	lsls	r0, r7
 800e342:	4308      	orrs	r0, r1
 800e344:	9903      	ldr	r1, [sp, #12]
 800e346:	c101      	stmia	r1!, {r0}
 800e348:	9103      	str	r1, [sp, #12]
 800e34a:	9805      	ldr	r0, [sp, #20]
 800e34c:	cb02      	ldmia	r3!, {r1}
 800e34e:	40c1      	lsrs	r1, r0
 800e350:	429a      	cmp	r2, r3
 800e352:	d8f3      	bhi.n	800e33c <__lshift+0x7c>
 800e354:	0020      	movs	r0, r4
 800e356:	3015      	adds	r0, #21
 800e358:	2304      	movs	r3, #4
 800e35a:	4282      	cmp	r2, r0
 800e35c:	d304      	bcc.n	800e368 <__lshift+0xa8>
 800e35e:	1b13      	subs	r3, r2, r4
 800e360:	3b15      	subs	r3, #21
 800e362:	089b      	lsrs	r3, r3, #2
 800e364:	3301      	adds	r3, #1
 800e366:	009b      	lsls	r3, r3, #2
 800e368:	50e9      	str	r1, [r5, r3]
 800e36a:	2900      	cmp	r1, #0
 800e36c:	d002      	beq.n	800e374 <__lshift+0xb4>
 800e36e:	9b02      	ldr	r3, [sp, #8]
 800e370:	3302      	adds	r3, #2
 800e372:	9301      	str	r3, [sp, #4]
 800e374:	9b01      	ldr	r3, [sp, #4]
 800e376:	9804      	ldr	r0, [sp, #16]
 800e378:	3b01      	subs	r3, #1
 800e37a:	0021      	movs	r1, r4
 800e37c:	6133      	str	r3, [r6, #16]
 800e37e:	f7ff fd7f 	bl	800de80 <_Bfree>
 800e382:	0030      	movs	r0, r6
 800e384:	b007      	add	sp, #28
 800e386:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e388:	cb02      	ldmia	r3!, {r1}
 800e38a:	c502      	stmia	r5!, {r1}
 800e38c:	429a      	cmp	r2, r3
 800e38e:	d8fb      	bhi.n	800e388 <__lshift+0xc8>
 800e390:	e7f0      	b.n	800e374 <__lshift+0xb4>
 800e392:	46c0      	nop			; (mov r8, r8)
 800e394:	0800f628 	.word	0x0800f628
 800e398:	0800f6b0 	.word	0x0800f6b0

0800e39c <__mcmp>:
 800e39c:	b530      	push	{r4, r5, lr}
 800e39e:	690b      	ldr	r3, [r1, #16]
 800e3a0:	6904      	ldr	r4, [r0, #16]
 800e3a2:	0002      	movs	r2, r0
 800e3a4:	1ae0      	subs	r0, r4, r3
 800e3a6:	429c      	cmp	r4, r3
 800e3a8:	d10e      	bne.n	800e3c8 <__mcmp+0x2c>
 800e3aa:	3214      	adds	r2, #20
 800e3ac:	009b      	lsls	r3, r3, #2
 800e3ae:	3114      	adds	r1, #20
 800e3b0:	0014      	movs	r4, r2
 800e3b2:	18c9      	adds	r1, r1, r3
 800e3b4:	18d2      	adds	r2, r2, r3
 800e3b6:	3a04      	subs	r2, #4
 800e3b8:	3904      	subs	r1, #4
 800e3ba:	6815      	ldr	r5, [r2, #0]
 800e3bc:	680b      	ldr	r3, [r1, #0]
 800e3be:	429d      	cmp	r5, r3
 800e3c0:	d003      	beq.n	800e3ca <__mcmp+0x2e>
 800e3c2:	2001      	movs	r0, #1
 800e3c4:	429d      	cmp	r5, r3
 800e3c6:	d303      	bcc.n	800e3d0 <__mcmp+0x34>
 800e3c8:	bd30      	pop	{r4, r5, pc}
 800e3ca:	4294      	cmp	r4, r2
 800e3cc:	d3f3      	bcc.n	800e3b6 <__mcmp+0x1a>
 800e3ce:	e7fb      	b.n	800e3c8 <__mcmp+0x2c>
 800e3d0:	4240      	negs	r0, r0
 800e3d2:	e7f9      	b.n	800e3c8 <__mcmp+0x2c>

0800e3d4 <__mdiff>:
 800e3d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e3d6:	000e      	movs	r6, r1
 800e3d8:	0007      	movs	r7, r0
 800e3da:	0011      	movs	r1, r2
 800e3dc:	0030      	movs	r0, r6
 800e3de:	b087      	sub	sp, #28
 800e3e0:	0014      	movs	r4, r2
 800e3e2:	f7ff ffdb 	bl	800e39c <__mcmp>
 800e3e6:	1e05      	subs	r5, r0, #0
 800e3e8:	d110      	bne.n	800e40c <__mdiff+0x38>
 800e3ea:	0001      	movs	r1, r0
 800e3ec:	0038      	movs	r0, r7
 800e3ee:	f7ff fd03 	bl	800ddf8 <_Balloc>
 800e3f2:	1e02      	subs	r2, r0, #0
 800e3f4:	d104      	bne.n	800e400 <__mdiff+0x2c>
 800e3f6:	4b3f      	ldr	r3, [pc, #252]	; (800e4f4 <__mdiff+0x120>)
 800e3f8:	483f      	ldr	r0, [pc, #252]	; (800e4f8 <__mdiff+0x124>)
 800e3fa:	4940      	ldr	r1, [pc, #256]	; (800e4fc <__mdiff+0x128>)
 800e3fc:	f000 fa8c 	bl	800e918 <__assert_func>
 800e400:	2301      	movs	r3, #1
 800e402:	6145      	str	r5, [r0, #20]
 800e404:	6103      	str	r3, [r0, #16]
 800e406:	0010      	movs	r0, r2
 800e408:	b007      	add	sp, #28
 800e40a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e40c:	2301      	movs	r3, #1
 800e40e:	9301      	str	r3, [sp, #4]
 800e410:	2800      	cmp	r0, #0
 800e412:	db04      	blt.n	800e41e <__mdiff+0x4a>
 800e414:	0023      	movs	r3, r4
 800e416:	0034      	movs	r4, r6
 800e418:	001e      	movs	r6, r3
 800e41a:	2300      	movs	r3, #0
 800e41c:	9301      	str	r3, [sp, #4]
 800e41e:	0038      	movs	r0, r7
 800e420:	6861      	ldr	r1, [r4, #4]
 800e422:	f7ff fce9 	bl	800ddf8 <_Balloc>
 800e426:	1e02      	subs	r2, r0, #0
 800e428:	d103      	bne.n	800e432 <__mdiff+0x5e>
 800e42a:	4b32      	ldr	r3, [pc, #200]	; (800e4f4 <__mdiff+0x120>)
 800e42c:	4832      	ldr	r0, [pc, #200]	; (800e4f8 <__mdiff+0x124>)
 800e42e:	4934      	ldr	r1, [pc, #208]	; (800e500 <__mdiff+0x12c>)
 800e430:	e7e4      	b.n	800e3fc <__mdiff+0x28>
 800e432:	9b01      	ldr	r3, [sp, #4]
 800e434:	2700      	movs	r7, #0
 800e436:	60c3      	str	r3, [r0, #12]
 800e438:	6920      	ldr	r0, [r4, #16]
 800e43a:	3414      	adds	r4, #20
 800e43c:	0083      	lsls	r3, r0, #2
 800e43e:	18e3      	adds	r3, r4, r3
 800e440:	0021      	movs	r1, r4
 800e442:	9401      	str	r4, [sp, #4]
 800e444:	0034      	movs	r4, r6
 800e446:	9302      	str	r3, [sp, #8]
 800e448:	6933      	ldr	r3, [r6, #16]
 800e44a:	3414      	adds	r4, #20
 800e44c:	009b      	lsls	r3, r3, #2
 800e44e:	18e3      	adds	r3, r4, r3
 800e450:	9303      	str	r3, [sp, #12]
 800e452:	0013      	movs	r3, r2
 800e454:	3314      	adds	r3, #20
 800e456:	469c      	mov	ip, r3
 800e458:	9305      	str	r3, [sp, #20]
 800e45a:	9104      	str	r1, [sp, #16]
 800e45c:	9b04      	ldr	r3, [sp, #16]
 800e45e:	cc02      	ldmia	r4!, {r1}
 800e460:	cb20      	ldmia	r3!, {r5}
 800e462:	9304      	str	r3, [sp, #16]
 800e464:	b2ab      	uxth	r3, r5
 800e466:	19df      	adds	r7, r3, r7
 800e468:	b28b      	uxth	r3, r1
 800e46a:	1afb      	subs	r3, r7, r3
 800e46c:	0c09      	lsrs	r1, r1, #16
 800e46e:	0c2d      	lsrs	r5, r5, #16
 800e470:	1a6d      	subs	r5, r5, r1
 800e472:	1419      	asrs	r1, r3, #16
 800e474:	1869      	adds	r1, r5, r1
 800e476:	b29b      	uxth	r3, r3
 800e478:	140f      	asrs	r7, r1, #16
 800e47a:	0409      	lsls	r1, r1, #16
 800e47c:	4319      	orrs	r1, r3
 800e47e:	4663      	mov	r3, ip
 800e480:	c302      	stmia	r3!, {r1}
 800e482:	469c      	mov	ip, r3
 800e484:	9b03      	ldr	r3, [sp, #12]
 800e486:	42a3      	cmp	r3, r4
 800e488:	d8e8      	bhi.n	800e45c <__mdiff+0x88>
 800e48a:	0031      	movs	r1, r6
 800e48c:	9c03      	ldr	r4, [sp, #12]
 800e48e:	3115      	adds	r1, #21
 800e490:	2304      	movs	r3, #4
 800e492:	428c      	cmp	r4, r1
 800e494:	d304      	bcc.n	800e4a0 <__mdiff+0xcc>
 800e496:	1ba3      	subs	r3, r4, r6
 800e498:	3b15      	subs	r3, #21
 800e49a:	089b      	lsrs	r3, r3, #2
 800e49c:	3301      	adds	r3, #1
 800e49e:	009b      	lsls	r3, r3, #2
 800e4a0:	9901      	ldr	r1, [sp, #4]
 800e4a2:	18cd      	adds	r5, r1, r3
 800e4a4:	9905      	ldr	r1, [sp, #20]
 800e4a6:	002e      	movs	r6, r5
 800e4a8:	18cb      	adds	r3, r1, r3
 800e4aa:	469c      	mov	ip, r3
 800e4ac:	9902      	ldr	r1, [sp, #8]
 800e4ae:	428e      	cmp	r6, r1
 800e4b0:	d310      	bcc.n	800e4d4 <__mdiff+0x100>
 800e4b2:	9e02      	ldr	r6, [sp, #8]
 800e4b4:	1ee9      	subs	r1, r5, #3
 800e4b6:	2400      	movs	r4, #0
 800e4b8:	428e      	cmp	r6, r1
 800e4ba:	d304      	bcc.n	800e4c6 <__mdiff+0xf2>
 800e4bc:	0031      	movs	r1, r6
 800e4be:	3103      	adds	r1, #3
 800e4c0:	1b49      	subs	r1, r1, r5
 800e4c2:	0889      	lsrs	r1, r1, #2
 800e4c4:	008c      	lsls	r4, r1, #2
 800e4c6:	191b      	adds	r3, r3, r4
 800e4c8:	3b04      	subs	r3, #4
 800e4ca:	6819      	ldr	r1, [r3, #0]
 800e4cc:	2900      	cmp	r1, #0
 800e4ce:	d00f      	beq.n	800e4f0 <__mdiff+0x11c>
 800e4d0:	6110      	str	r0, [r2, #16]
 800e4d2:	e798      	b.n	800e406 <__mdiff+0x32>
 800e4d4:	ce02      	ldmia	r6!, {r1}
 800e4d6:	b28c      	uxth	r4, r1
 800e4d8:	19e4      	adds	r4, r4, r7
 800e4da:	0c0f      	lsrs	r7, r1, #16
 800e4dc:	1421      	asrs	r1, r4, #16
 800e4de:	1879      	adds	r1, r7, r1
 800e4e0:	b2a4      	uxth	r4, r4
 800e4e2:	140f      	asrs	r7, r1, #16
 800e4e4:	0409      	lsls	r1, r1, #16
 800e4e6:	4321      	orrs	r1, r4
 800e4e8:	4664      	mov	r4, ip
 800e4ea:	c402      	stmia	r4!, {r1}
 800e4ec:	46a4      	mov	ip, r4
 800e4ee:	e7dd      	b.n	800e4ac <__mdiff+0xd8>
 800e4f0:	3801      	subs	r0, #1
 800e4f2:	e7e9      	b.n	800e4c8 <__mdiff+0xf4>
 800e4f4:	0800f628 	.word	0x0800f628
 800e4f8:	0800f6b0 	.word	0x0800f6b0
 800e4fc:	00000237 	.word	0x00000237
 800e500:	00000245 	.word	0x00000245

0800e504 <__ulp>:
 800e504:	2000      	movs	r0, #0
 800e506:	4b0b      	ldr	r3, [pc, #44]	; (800e534 <__ulp+0x30>)
 800e508:	4019      	ands	r1, r3
 800e50a:	4b0b      	ldr	r3, [pc, #44]	; (800e538 <__ulp+0x34>)
 800e50c:	18c9      	adds	r1, r1, r3
 800e50e:	4281      	cmp	r1, r0
 800e510:	dc06      	bgt.n	800e520 <__ulp+0x1c>
 800e512:	4249      	negs	r1, r1
 800e514:	150b      	asrs	r3, r1, #20
 800e516:	2b13      	cmp	r3, #19
 800e518:	dc03      	bgt.n	800e522 <__ulp+0x1e>
 800e51a:	2180      	movs	r1, #128	; 0x80
 800e51c:	0309      	lsls	r1, r1, #12
 800e51e:	4119      	asrs	r1, r3
 800e520:	4770      	bx	lr
 800e522:	3b14      	subs	r3, #20
 800e524:	2001      	movs	r0, #1
 800e526:	2b1e      	cmp	r3, #30
 800e528:	dc02      	bgt.n	800e530 <__ulp+0x2c>
 800e52a:	2080      	movs	r0, #128	; 0x80
 800e52c:	0600      	lsls	r0, r0, #24
 800e52e:	40d8      	lsrs	r0, r3
 800e530:	2100      	movs	r1, #0
 800e532:	e7f5      	b.n	800e520 <__ulp+0x1c>
 800e534:	7ff00000 	.word	0x7ff00000
 800e538:	fcc00000 	.word	0xfcc00000

0800e53c <__b2d>:
 800e53c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e53e:	0006      	movs	r6, r0
 800e540:	6903      	ldr	r3, [r0, #16]
 800e542:	3614      	adds	r6, #20
 800e544:	009b      	lsls	r3, r3, #2
 800e546:	18f3      	adds	r3, r6, r3
 800e548:	1f1d      	subs	r5, r3, #4
 800e54a:	682c      	ldr	r4, [r5, #0]
 800e54c:	000f      	movs	r7, r1
 800e54e:	0020      	movs	r0, r4
 800e550:	9301      	str	r3, [sp, #4]
 800e552:	f7ff fd49 	bl	800dfe8 <__hi0bits>
 800e556:	2220      	movs	r2, #32
 800e558:	1a12      	subs	r2, r2, r0
 800e55a:	603a      	str	r2, [r7, #0]
 800e55c:	0003      	movs	r3, r0
 800e55e:	4a1c      	ldr	r2, [pc, #112]	; (800e5d0 <__b2d+0x94>)
 800e560:	280a      	cmp	r0, #10
 800e562:	dc15      	bgt.n	800e590 <__b2d+0x54>
 800e564:	210b      	movs	r1, #11
 800e566:	0027      	movs	r7, r4
 800e568:	1a09      	subs	r1, r1, r0
 800e56a:	40cf      	lsrs	r7, r1
 800e56c:	433a      	orrs	r2, r7
 800e56e:	468c      	mov	ip, r1
 800e570:	0011      	movs	r1, r2
 800e572:	2200      	movs	r2, #0
 800e574:	42ae      	cmp	r6, r5
 800e576:	d202      	bcs.n	800e57e <__b2d+0x42>
 800e578:	9a01      	ldr	r2, [sp, #4]
 800e57a:	3a08      	subs	r2, #8
 800e57c:	6812      	ldr	r2, [r2, #0]
 800e57e:	3315      	adds	r3, #21
 800e580:	409c      	lsls	r4, r3
 800e582:	4663      	mov	r3, ip
 800e584:	0027      	movs	r7, r4
 800e586:	40da      	lsrs	r2, r3
 800e588:	4317      	orrs	r7, r2
 800e58a:	0038      	movs	r0, r7
 800e58c:	b003      	add	sp, #12
 800e58e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e590:	2700      	movs	r7, #0
 800e592:	42ae      	cmp	r6, r5
 800e594:	d202      	bcs.n	800e59c <__b2d+0x60>
 800e596:	9d01      	ldr	r5, [sp, #4]
 800e598:	3d08      	subs	r5, #8
 800e59a:	682f      	ldr	r7, [r5, #0]
 800e59c:	210b      	movs	r1, #11
 800e59e:	4249      	negs	r1, r1
 800e5a0:	468c      	mov	ip, r1
 800e5a2:	449c      	add	ip, r3
 800e5a4:	2b0b      	cmp	r3, #11
 800e5a6:	d010      	beq.n	800e5ca <__b2d+0x8e>
 800e5a8:	4661      	mov	r1, ip
 800e5aa:	2320      	movs	r3, #32
 800e5ac:	408c      	lsls	r4, r1
 800e5ae:	1a5b      	subs	r3, r3, r1
 800e5b0:	0039      	movs	r1, r7
 800e5b2:	40d9      	lsrs	r1, r3
 800e5b4:	430c      	orrs	r4, r1
 800e5b6:	4322      	orrs	r2, r4
 800e5b8:	0011      	movs	r1, r2
 800e5ba:	2200      	movs	r2, #0
 800e5bc:	42b5      	cmp	r5, r6
 800e5be:	d901      	bls.n	800e5c4 <__b2d+0x88>
 800e5c0:	3d04      	subs	r5, #4
 800e5c2:	682a      	ldr	r2, [r5, #0]
 800e5c4:	4664      	mov	r4, ip
 800e5c6:	40a7      	lsls	r7, r4
 800e5c8:	e7dd      	b.n	800e586 <__b2d+0x4a>
 800e5ca:	4322      	orrs	r2, r4
 800e5cc:	0011      	movs	r1, r2
 800e5ce:	e7dc      	b.n	800e58a <__b2d+0x4e>
 800e5d0:	3ff00000 	.word	0x3ff00000

0800e5d4 <__d2b>:
 800e5d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e5d6:	2101      	movs	r1, #1
 800e5d8:	0014      	movs	r4, r2
 800e5da:	001d      	movs	r5, r3
 800e5dc:	9f08      	ldr	r7, [sp, #32]
 800e5de:	f7ff fc0b 	bl	800ddf8 <_Balloc>
 800e5e2:	1e06      	subs	r6, r0, #0
 800e5e4:	d105      	bne.n	800e5f2 <__d2b+0x1e>
 800e5e6:	0032      	movs	r2, r6
 800e5e8:	4b24      	ldr	r3, [pc, #144]	; (800e67c <__d2b+0xa8>)
 800e5ea:	4825      	ldr	r0, [pc, #148]	; (800e680 <__d2b+0xac>)
 800e5ec:	4925      	ldr	r1, [pc, #148]	; (800e684 <__d2b+0xb0>)
 800e5ee:	f000 f993 	bl	800e918 <__assert_func>
 800e5f2:	032b      	lsls	r3, r5, #12
 800e5f4:	006d      	lsls	r5, r5, #1
 800e5f6:	0b1b      	lsrs	r3, r3, #12
 800e5f8:	0d6d      	lsrs	r5, r5, #21
 800e5fa:	d125      	bne.n	800e648 <__d2b+0x74>
 800e5fc:	9301      	str	r3, [sp, #4]
 800e5fe:	2c00      	cmp	r4, #0
 800e600:	d028      	beq.n	800e654 <__d2b+0x80>
 800e602:	4668      	mov	r0, sp
 800e604:	9400      	str	r4, [sp, #0]
 800e606:	f7ff fd09 	bl	800e01c <__lo0bits>
 800e60a:	9b01      	ldr	r3, [sp, #4]
 800e60c:	9900      	ldr	r1, [sp, #0]
 800e60e:	2800      	cmp	r0, #0
 800e610:	d01e      	beq.n	800e650 <__d2b+0x7c>
 800e612:	2220      	movs	r2, #32
 800e614:	001c      	movs	r4, r3
 800e616:	1a12      	subs	r2, r2, r0
 800e618:	4094      	lsls	r4, r2
 800e61a:	0022      	movs	r2, r4
 800e61c:	40c3      	lsrs	r3, r0
 800e61e:	430a      	orrs	r2, r1
 800e620:	6172      	str	r2, [r6, #20]
 800e622:	9301      	str	r3, [sp, #4]
 800e624:	9c01      	ldr	r4, [sp, #4]
 800e626:	61b4      	str	r4, [r6, #24]
 800e628:	1e63      	subs	r3, r4, #1
 800e62a:	419c      	sbcs	r4, r3
 800e62c:	3401      	adds	r4, #1
 800e62e:	6134      	str	r4, [r6, #16]
 800e630:	2d00      	cmp	r5, #0
 800e632:	d017      	beq.n	800e664 <__d2b+0x90>
 800e634:	2435      	movs	r4, #53	; 0x35
 800e636:	4b14      	ldr	r3, [pc, #80]	; (800e688 <__d2b+0xb4>)
 800e638:	18ed      	adds	r5, r5, r3
 800e63a:	182d      	adds	r5, r5, r0
 800e63c:	603d      	str	r5, [r7, #0]
 800e63e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e640:	1a24      	subs	r4, r4, r0
 800e642:	601c      	str	r4, [r3, #0]
 800e644:	0030      	movs	r0, r6
 800e646:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e648:	2280      	movs	r2, #128	; 0x80
 800e64a:	0352      	lsls	r2, r2, #13
 800e64c:	4313      	orrs	r3, r2
 800e64e:	e7d5      	b.n	800e5fc <__d2b+0x28>
 800e650:	6171      	str	r1, [r6, #20]
 800e652:	e7e7      	b.n	800e624 <__d2b+0x50>
 800e654:	a801      	add	r0, sp, #4
 800e656:	f7ff fce1 	bl	800e01c <__lo0bits>
 800e65a:	9b01      	ldr	r3, [sp, #4]
 800e65c:	2401      	movs	r4, #1
 800e65e:	6173      	str	r3, [r6, #20]
 800e660:	3020      	adds	r0, #32
 800e662:	e7e4      	b.n	800e62e <__d2b+0x5a>
 800e664:	4b09      	ldr	r3, [pc, #36]	; (800e68c <__d2b+0xb8>)
 800e666:	18c0      	adds	r0, r0, r3
 800e668:	4b09      	ldr	r3, [pc, #36]	; (800e690 <__d2b+0xbc>)
 800e66a:	6038      	str	r0, [r7, #0]
 800e66c:	18e3      	adds	r3, r4, r3
 800e66e:	009b      	lsls	r3, r3, #2
 800e670:	18f3      	adds	r3, r6, r3
 800e672:	6958      	ldr	r0, [r3, #20]
 800e674:	f7ff fcb8 	bl	800dfe8 <__hi0bits>
 800e678:	0164      	lsls	r4, r4, #5
 800e67a:	e7e0      	b.n	800e63e <__d2b+0x6a>
 800e67c:	0800f628 	.word	0x0800f628
 800e680:	0800f6b0 	.word	0x0800f6b0
 800e684:	0000030f 	.word	0x0000030f
 800e688:	fffffbcd 	.word	0xfffffbcd
 800e68c:	fffffbce 	.word	0xfffffbce
 800e690:	3fffffff 	.word	0x3fffffff

0800e694 <__ratio>:
 800e694:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e696:	b087      	sub	sp, #28
 800e698:	000f      	movs	r7, r1
 800e69a:	a904      	add	r1, sp, #16
 800e69c:	0006      	movs	r6, r0
 800e69e:	f7ff ff4d 	bl	800e53c <__b2d>
 800e6a2:	9000      	str	r0, [sp, #0]
 800e6a4:	9101      	str	r1, [sp, #4]
 800e6a6:	9c00      	ldr	r4, [sp, #0]
 800e6a8:	9d01      	ldr	r5, [sp, #4]
 800e6aa:	0038      	movs	r0, r7
 800e6ac:	a905      	add	r1, sp, #20
 800e6ae:	f7ff ff45 	bl	800e53c <__b2d>
 800e6b2:	9002      	str	r0, [sp, #8]
 800e6b4:	9103      	str	r1, [sp, #12]
 800e6b6:	9a02      	ldr	r2, [sp, #8]
 800e6b8:	9b03      	ldr	r3, [sp, #12]
 800e6ba:	6930      	ldr	r0, [r6, #16]
 800e6bc:	6939      	ldr	r1, [r7, #16]
 800e6be:	9e04      	ldr	r6, [sp, #16]
 800e6c0:	1a40      	subs	r0, r0, r1
 800e6c2:	9905      	ldr	r1, [sp, #20]
 800e6c4:	0140      	lsls	r0, r0, #5
 800e6c6:	1a71      	subs	r1, r6, r1
 800e6c8:	1841      	adds	r1, r0, r1
 800e6ca:	0508      	lsls	r0, r1, #20
 800e6cc:	2900      	cmp	r1, #0
 800e6ce:	dd07      	ble.n	800e6e0 <__ratio+0x4c>
 800e6d0:	9901      	ldr	r1, [sp, #4]
 800e6d2:	1845      	adds	r5, r0, r1
 800e6d4:	0020      	movs	r0, r4
 800e6d6:	0029      	movs	r1, r5
 800e6d8:	f7f3 f8f0 	bl	80018bc <__aeabi_ddiv>
 800e6dc:	b007      	add	sp, #28
 800e6de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e6e0:	9903      	ldr	r1, [sp, #12]
 800e6e2:	1a0b      	subs	r3, r1, r0
 800e6e4:	e7f6      	b.n	800e6d4 <__ratio+0x40>

0800e6e6 <__copybits>:
 800e6e6:	b570      	push	{r4, r5, r6, lr}
 800e6e8:	0014      	movs	r4, r2
 800e6ea:	0005      	movs	r5, r0
 800e6ec:	3901      	subs	r1, #1
 800e6ee:	6913      	ldr	r3, [r2, #16]
 800e6f0:	1149      	asrs	r1, r1, #5
 800e6f2:	3101      	adds	r1, #1
 800e6f4:	0089      	lsls	r1, r1, #2
 800e6f6:	3414      	adds	r4, #20
 800e6f8:	009b      	lsls	r3, r3, #2
 800e6fa:	1841      	adds	r1, r0, r1
 800e6fc:	18e3      	adds	r3, r4, r3
 800e6fe:	42a3      	cmp	r3, r4
 800e700:	d80d      	bhi.n	800e71e <__copybits+0x38>
 800e702:	0014      	movs	r4, r2
 800e704:	3411      	adds	r4, #17
 800e706:	2500      	movs	r5, #0
 800e708:	429c      	cmp	r4, r3
 800e70a:	d803      	bhi.n	800e714 <__copybits+0x2e>
 800e70c:	1a9b      	subs	r3, r3, r2
 800e70e:	3b11      	subs	r3, #17
 800e710:	089b      	lsrs	r3, r3, #2
 800e712:	009d      	lsls	r5, r3, #2
 800e714:	2300      	movs	r3, #0
 800e716:	1940      	adds	r0, r0, r5
 800e718:	4281      	cmp	r1, r0
 800e71a:	d803      	bhi.n	800e724 <__copybits+0x3e>
 800e71c:	bd70      	pop	{r4, r5, r6, pc}
 800e71e:	cc40      	ldmia	r4!, {r6}
 800e720:	c540      	stmia	r5!, {r6}
 800e722:	e7ec      	b.n	800e6fe <__copybits+0x18>
 800e724:	c008      	stmia	r0!, {r3}
 800e726:	e7f7      	b.n	800e718 <__copybits+0x32>

0800e728 <__any_on>:
 800e728:	0002      	movs	r2, r0
 800e72a:	6900      	ldr	r0, [r0, #16]
 800e72c:	b510      	push	{r4, lr}
 800e72e:	3214      	adds	r2, #20
 800e730:	114b      	asrs	r3, r1, #5
 800e732:	4298      	cmp	r0, r3
 800e734:	db13      	blt.n	800e75e <__any_on+0x36>
 800e736:	dd0c      	ble.n	800e752 <__any_on+0x2a>
 800e738:	241f      	movs	r4, #31
 800e73a:	0008      	movs	r0, r1
 800e73c:	4020      	ands	r0, r4
 800e73e:	4221      	tst	r1, r4
 800e740:	d007      	beq.n	800e752 <__any_on+0x2a>
 800e742:	0099      	lsls	r1, r3, #2
 800e744:	588c      	ldr	r4, [r1, r2]
 800e746:	0021      	movs	r1, r4
 800e748:	40c1      	lsrs	r1, r0
 800e74a:	4081      	lsls	r1, r0
 800e74c:	2001      	movs	r0, #1
 800e74e:	428c      	cmp	r4, r1
 800e750:	d104      	bne.n	800e75c <__any_on+0x34>
 800e752:	009b      	lsls	r3, r3, #2
 800e754:	18d3      	adds	r3, r2, r3
 800e756:	4293      	cmp	r3, r2
 800e758:	d803      	bhi.n	800e762 <__any_on+0x3a>
 800e75a:	2000      	movs	r0, #0
 800e75c:	bd10      	pop	{r4, pc}
 800e75e:	0003      	movs	r3, r0
 800e760:	e7f7      	b.n	800e752 <__any_on+0x2a>
 800e762:	3b04      	subs	r3, #4
 800e764:	6819      	ldr	r1, [r3, #0]
 800e766:	2900      	cmp	r1, #0
 800e768:	d0f5      	beq.n	800e756 <__any_on+0x2e>
 800e76a:	2001      	movs	r0, #1
 800e76c:	e7f6      	b.n	800e75c <__any_on+0x34>

0800e76e <__ascii_wctomb>:
 800e76e:	0003      	movs	r3, r0
 800e770:	1e08      	subs	r0, r1, #0
 800e772:	d005      	beq.n	800e780 <__ascii_wctomb+0x12>
 800e774:	2aff      	cmp	r2, #255	; 0xff
 800e776:	d904      	bls.n	800e782 <__ascii_wctomb+0x14>
 800e778:	228a      	movs	r2, #138	; 0x8a
 800e77a:	2001      	movs	r0, #1
 800e77c:	601a      	str	r2, [r3, #0]
 800e77e:	4240      	negs	r0, r0
 800e780:	4770      	bx	lr
 800e782:	2001      	movs	r0, #1
 800e784:	700a      	strb	r2, [r1, #0]
 800e786:	e7fb      	b.n	800e780 <__ascii_wctomb+0x12>

0800e788 <__sflush_r>:
 800e788:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e78a:	898b      	ldrh	r3, [r1, #12]
 800e78c:	0005      	movs	r5, r0
 800e78e:	000c      	movs	r4, r1
 800e790:	071a      	lsls	r2, r3, #28
 800e792:	d45c      	bmi.n	800e84e <__sflush_r+0xc6>
 800e794:	684a      	ldr	r2, [r1, #4]
 800e796:	2a00      	cmp	r2, #0
 800e798:	dc04      	bgt.n	800e7a4 <__sflush_r+0x1c>
 800e79a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800e79c:	2a00      	cmp	r2, #0
 800e79e:	dc01      	bgt.n	800e7a4 <__sflush_r+0x1c>
 800e7a0:	2000      	movs	r0, #0
 800e7a2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e7a4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800e7a6:	2f00      	cmp	r7, #0
 800e7a8:	d0fa      	beq.n	800e7a0 <__sflush_r+0x18>
 800e7aa:	2200      	movs	r2, #0
 800e7ac:	2080      	movs	r0, #128	; 0x80
 800e7ae:	682e      	ldr	r6, [r5, #0]
 800e7b0:	602a      	str	r2, [r5, #0]
 800e7b2:	001a      	movs	r2, r3
 800e7b4:	0140      	lsls	r0, r0, #5
 800e7b6:	6a21      	ldr	r1, [r4, #32]
 800e7b8:	4002      	ands	r2, r0
 800e7ba:	4203      	tst	r3, r0
 800e7bc:	d034      	beq.n	800e828 <__sflush_r+0xa0>
 800e7be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e7c0:	89a3      	ldrh	r3, [r4, #12]
 800e7c2:	075b      	lsls	r3, r3, #29
 800e7c4:	d506      	bpl.n	800e7d4 <__sflush_r+0x4c>
 800e7c6:	6863      	ldr	r3, [r4, #4]
 800e7c8:	1ac0      	subs	r0, r0, r3
 800e7ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d001      	beq.n	800e7d4 <__sflush_r+0x4c>
 800e7d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e7d2:	1ac0      	subs	r0, r0, r3
 800e7d4:	0002      	movs	r2, r0
 800e7d6:	2300      	movs	r3, #0
 800e7d8:	0028      	movs	r0, r5
 800e7da:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800e7dc:	6a21      	ldr	r1, [r4, #32]
 800e7de:	47b8      	blx	r7
 800e7e0:	89a2      	ldrh	r2, [r4, #12]
 800e7e2:	1c43      	adds	r3, r0, #1
 800e7e4:	d106      	bne.n	800e7f4 <__sflush_r+0x6c>
 800e7e6:	6829      	ldr	r1, [r5, #0]
 800e7e8:	291d      	cmp	r1, #29
 800e7ea:	d82c      	bhi.n	800e846 <__sflush_r+0xbe>
 800e7ec:	4b2a      	ldr	r3, [pc, #168]	; (800e898 <__sflush_r+0x110>)
 800e7ee:	410b      	asrs	r3, r1
 800e7f0:	07db      	lsls	r3, r3, #31
 800e7f2:	d428      	bmi.n	800e846 <__sflush_r+0xbe>
 800e7f4:	2300      	movs	r3, #0
 800e7f6:	6063      	str	r3, [r4, #4]
 800e7f8:	6923      	ldr	r3, [r4, #16]
 800e7fa:	6023      	str	r3, [r4, #0]
 800e7fc:	04d2      	lsls	r2, r2, #19
 800e7fe:	d505      	bpl.n	800e80c <__sflush_r+0x84>
 800e800:	1c43      	adds	r3, r0, #1
 800e802:	d102      	bne.n	800e80a <__sflush_r+0x82>
 800e804:	682b      	ldr	r3, [r5, #0]
 800e806:	2b00      	cmp	r3, #0
 800e808:	d100      	bne.n	800e80c <__sflush_r+0x84>
 800e80a:	6560      	str	r0, [r4, #84]	; 0x54
 800e80c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e80e:	602e      	str	r6, [r5, #0]
 800e810:	2900      	cmp	r1, #0
 800e812:	d0c5      	beq.n	800e7a0 <__sflush_r+0x18>
 800e814:	0023      	movs	r3, r4
 800e816:	3344      	adds	r3, #68	; 0x44
 800e818:	4299      	cmp	r1, r3
 800e81a:	d002      	beq.n	800e822 <__sflush_r+0x9a>
 800e81c:	0028      	movs	r0, r5
 800e81e:	f7fe fe7f 	bl	800d520 <_free_r>
 800e822:	2000      	movs	r0, #0
 800e824:	6360      	str	r0, [r4, #52]	; 0x34
 800e826:	e7bc      	b.n	800e7a2 <__sflush_r+0x1a>
 800e828:	2301      	movs	r3, #1
 800e82a:	0028      	movs	r0, r5
 800e82c:	47b8      	blx	r7
 800e82e:	1c43      	adds	r3, r0, #1
 800e830:	d1c6      	bne.n	800e7c0 <__sflush_r+0x38>
 800e832:	682b      	ldr	r3, [r5, #0]
 800e834:	2b00      	cmp	r3, #0
 800e836:	d0c3      	beq.n	800e7c0 <__sflush_r+0x38>
 800e838:	2b1d      	cmp	r3, #29
 800e83a:	d001      	beq.n	800e840 <__sflush_r+0xb8>
 800e83c:	2b16      	cmp	r3, #22
 800e83e:	d101      	bne.n	800e844 <__sflush_r+0xbc>
 800e840:	602e      	str	r6, [r5, #0]
 800e842:	e7ad      	b.n	800e7a0 <__sflush_r+0x18>
 800e844:	89a2      	ldrh	r2, [r4, #12]
 800e846:	2340      	movs	r3, #64	; 0x40
 800e848:	4313      	orrs	r3, r2
 800e84a:	81a3      	strh	r3, [r4, #12]
 800e84c:	e7a9      	b.n	800e7a2 <__sflush_r+0x1a>
 800e84e:	690e      	ldr	r6, [r1, #16]
 800e850:	2e00      	cmp	r6, #0
 800e852:	d0a5      	beq.n	800e7a0 <__sflush_r+0x18>
 800e854:	680f      	ldr	r7, [r1, #0]
 800e856:	600e      	str	r6, [r1, #0]
 800e858:	1bba      	subs	r2, r7, r6
 800e85a:	9201      	str	r2, [sp, #4]
 800e85c:	2200      	movs	r2, #0
 800e85e:	079b      	lsls	r3, r3, #30
 800e860:	d100      	bne.n	800e864 <__sflush_r+0xdc>
 800e862:	694a      	ldr	r2, [r1, #20]
 800e864:	60a2      	str	r2, [r4, #8]
 800e866:	9b01      	ldr	r3, [sp, #4]
 800e868:	2b00      	cmp	r3, #0
 800e86a:	dd99      	ble.n	800e7a0 <__sflush_r+0x18>
 800e86c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e86e:	0032      	movs	r2, r6
 800e870:	001f      	movs	r7, r3
 800e872:	0028      	movs	r0, r5
 800e874:	9b01      	ldr	r3, [sp, #4]
 800e876:	6a21      	ldr	r1, [r4, #32]
 800e878:	47b8      	blx	r7
 800e87a:	2800      	cmp	r0, #0
 800e87c:	dc06      	bgt.n	800e88c <__sflush_r+0x104>
 800e87e:	2340      	movs	r3, #64	; 0x40
 800e880:	2001      	movs	r0, #1
 800e882:	89a2      	ldrh	r2, [r4, #12]
 800e884:	4240      	negs	r0, r0
 800e886:	4313      	orrs	r3, r2
 800e888:	81a3      	strh	r3, [r4, #12]
 800e88a:	e78a      	b.n	800e7a2 <__sflush_r+0x1a>
 800e88c:	9b01      	ldr	r3, [sp, #4]
 800e88e:	1836      	adds	r6, r6, r0
 800e890:	1a1b      	subs	r3, r3, r0
 800e892:	9301      	str	r3, [sp, #4]
 800e894:	e7e7      	b.n	800e866 <__sflush_r+0xde>
 800e896:	46c0      	nop			; (mov r8, r8)
 800e898:	dfbffffe 	.word	0xdfbffffe

0800e89c <_fflush_r>:
 800e89c:	690b      	ldr	r3, [r1, #16]
 800e89e:	b570      	push	{r4, r5, r6, lr}
 800e8a0:	0005      	movs	r5, r0
 800e8a2:	000c      	movs	r4, r1
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d102      	bne.n	800e8ae <_fflush_r+0x12>
 800e8a8:	2500      	movs	r5, #0
 800e8aa:	0028      	movs	r0, r5
 800e8ac:	bd70      	pop	{r4, r5, r6, pc}
 800e8ae:	2800      	cmp	r0, #0
 800e8b0:	d004      	beq.n	800e8bc <_fflush_r+0x20>
 800e8b2:	6a03      	ldr	r3, [r0, #32]
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d101      	bne.n	800e8bc <_fflush_r+0x20>
 800e8b8:	f7fe fca2 	bl	800d200 <__sinit>
 800e8bc:	220c      	movs	r2, #12
 800e8be:	5ea3      	ldrsh	r3, [r4, r2]
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d0f1      	beq.n	800e8a8 <_fflush_r+0xc>
 800e8c4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e8c6:	07d2      	lsls	r2, r2, #31
 800e8c8:	d404      	bmi.n	800e8d4 <_fflush_r+0x38>
 800e8ca:	059b      	lsls	r3, r3, #22
 800e8cc:	d402      	bmi.n	800e8d4 <_fflush_r+0x38>
 800e8ce:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e8d0:	f7fe fe15 	bl	800d4fe <__retarget_lock_acquire_recursive>
 800e8d4:	0028      	movs	r0, r5
 800e8d6:	0021      	movs	r1, r4
 800e8d8:	f7ff ff56 	bl	800e788 <__sflush_r>
 800e8dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e8de:	0005      	movs	r5, r0
 800e8e0:	07db      	lsls	r3, r3, #31
 800e8e2:	d4e2      	bmi.n	800e8aa <_fflush_r+0xe>
 800e8e4:	89a3      	ldrh	r3, [r4, #12]
 800e8e6:	059b      	lsls	r3, r3, #22
 800e8e8:	d4df      	bmi.n	800e8aa <_fflush_r+0xe>
 800e8ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e8ec:	f7fe fe08 	bl	800d500 <__retarget_lock_release_recursive>
 800e8f0:	e7db      	b.n	800e8aa <_fflush_r+0xe>
	...

0800e8f4 <_sbrk_r>:
 800e8f4:	2300      	movs	r3, #0
 800e8f6:	b570      	push	{r4, r5, r6, lr}
 800e8f8:	4d06      	ldr	r5, [pc, #24]	; (800e914 <_sbrk_r+0x20>)
 800e8fa:	0004      	movs	r4, r0
 800e8fc:	0008      	movs	r0, r1
 800e8fe:	602b      	str	r3, [r5, #0]
 800e900:	f7f6 fb52 	bl	8004fa8 <_sbrk>
 800e904:	1c43      	adds	r3, r0, #1
 800e906:	d103      	bne.n	800e910 <_sbrk_r+0x1c>
 800e908:	682b      	ldr	r3, [r5, #0]
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d000      	beq.n	800e910 <_sbrk_r+0x1c>
 800e90e:	6023      	str	r3, [r4, #0]
 800e910:	bd70      	pop	{r4, r5, r6, pc}
 800e912:	46c0      	nop			; (mov r8, r8)
 800e914:	20002a1c 	.word	0x20002a1c

0800e918 <__assert_func>:
 800e918:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800e91a:	0014      	movs	r4, r2
 800e91c:	001a      	movs	r2, r3
 800e91e:	4b09      	ldr	r3, [pc, #36]	; (800e944 <__assert_func+0x2c>)
 800e920:	0005      	movs	r5, r0
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	000e      	movs	r6, r1
 800e926:	68d8      	ldr	r0, [r3, #12]
 800e928:	4b07      	ldr	r3, [pc, #28]	; (800e948 <__assert_func+0x30>)
 800e92a:	2c00      	cmp	r4, #0
 800e92c:	d101      	bne.n	800e932 <__assert_func+0x1a>
 800e92e:	4b07      	ldr	r3, [pc, #28]	; (800e94c <__assert_func+0x34>)
 800e930:	001c      	movs	r4, r3
 800e932:	4907      	ldr	r1, [pc, #28]	; (800e950 <__assert_func+0x38>)
 800e934:	9301      	str	r3, [sp, #4]
 800e936:	9402      	str	r4, [sp, #8]
 800e938:	002b      	movs	r3, r5
 800e93a:	9600      	str	r6, [sp, #0]
 800e93c:	f000 f842 	bl	800e9c4 <fiprintf>
 800e940:	f000 f850 	bl	800e9e4 <abort>
 800e944:	200001d4 	.word	0x200001d4
 800e948:	0800f90d 	.word	0x0800f90d
 800e94c:	0800f948 	.word	0x0800f948
 800e950:	0800f91a 	.word	0x0800f91a

0800e954 <_calloc_r>:
 800e954:	b570      	push	{r4, r5, r6, lr}
 800e956:	0c0b      	lsrs	r3, r1, #16
 800e958:	0c15      	lsrs	r5, r2, #16
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d11e      	bne.n	800e99c <_calloc_r+0x48>
 800e95e:	2d00      	cmp	r5, #0
 800e960:	d10c      	bne.n	800e97c <_calloc_r+0x28>
 800e962:	b289      	uxth	r1, r1
 800e964:	b294      	uxth	r4, r2
 800e966:	434c      	muls	r4, r1
 800e968:	0021      	movs	r1, r4
 800e96a:	f7ff f9a1 	bl	800dcb0 <_malloc_r>
 800e96e:	1e05      	subs	r5, r0, #0
 800e970:	d01b      	beq.n	800e9aa <_calloc_r+0x56>
 800e972:	0022      	movs	r2, r4
 800e974:	2100      	movs	r1, #0
 800e976:	f7fe fcd1 	bl	800d31c <memset>
 800e97a:	e016      	b.n	800e9aa <_calloc_r+0x56>
 800e97c:	1c2b      	adds	r3, r5, #0
 800e97e:	1c0c      	adds	r4, r1, #0
 800e980:	b289      	uxth	r1, r1
 800e982:	b292      	uxth	r2, r2
 800e984:	434a      	muls	r2, r1
 800e986:	b2a1      	uxth	r1, r4
 800e988:	b29c      	uxth	r4, r3
 800e98a:	434c      	muls	r4, r1
 800e98c:	0c13      	lsrs	r3, r2, #16
 800e98e:	18e4      	adds	r4, r4, r3
 800e990:	0c23      	lsrs	r3, r4, #16
 800e992:	d107      	bne.n	800e9a4 <_calloc_r+0x50>
 800e994:	0424      	lsls	r4, r4, #16
 800e996:	b292      	uxth	r2, r2
 800e998:	4314      	orrs	r4, r2
 800e99a:	e7e5      	b.n	800e968 <_calloc_r+0x14>
 800e99c:	2d00      	cmp	r5, #0
 800e99e:	d101      	bne.n	800e9a4 <_calloc_r+0x50>
 800e9a0:	1c14      	adds	r4, r2, #0
 800e9a2:	e7ed      	b.n	800e980 <_calloc_r+0x2c>
 800e9a4:	230c      	movs	r3, #12
 800e9a6:	2500      	movs	r5, #0
 800e9a8:	6003      	str	r3, [r0, #0]
 800e9aa:	0028      	movs	r0, r5
 800e9ac:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e9b0 <malloc>:
 800e9b0:	b510      	push	{r4, lr}
 800e9b2:	4b03      	ldr	r3, [pc, #12]	; (800e9c0 <malloc+0x10>)
 800e9b4:	0001      	movs	r1, r0
 800e9b6:	6818      	ldr	r0, [r3, #0]
 800e9b8:	f7ff f97a 	bl	800dcb0 <_malloc_r>
 800e9bc:	bd10      	pop	{r4, pc}
 800e9be:	46c0      	nop			; (mov r8, r8)
 800e9c0:	200001d4 	.word	0x200001d4

0800e9c4 <fiprintf>:
 800e9c4:	b40e      	push	{r1, r2, r3}
 800e9c6:	b517      	push	{r0, r1, r2, r4, lr}
 800e9c8:	4c05      	ldr	r4, [pc, #20]	; (800e9e0 <fiprintf+0x1c>)
 800e9ca:	ab05      	add	r3, sp, #20
 800e9cc:	cb04      	ldmia	r3!, {r2}
 800e9ce:	0001      	movs	r1, r0
 800e9d0:	6820      	ldr	r0, [r4, #0]
 800e9d2:	9301      	str	r3, [sp, #4]
 800e9d4:	f000 f834 	bl	800ea40 <_vfiprintf_r>
 800e9d8:	bc1e      	pop	{r1, r2, r3, r4}
 800e9da:	bc08      	pop	{r3}
 800e9dc:	b003      	add	sp, #12
 800e9de:	4718      	bx	r3
 800e9e0:	200001d4 	.word	0x200001d4

0800e9e4 <abort>:
 800e9e4:	2006      	movs	r0, #6
 800e9e6:	b510      	push	{r4, lr}
 800e9e8:	f000 fb96 	bl	800f118 <raise>
 800e9ec:	2001      	movs	r0, #1
 800e9ee:	f7f6 fa69 	bl	8004ec4 <_exit>

0800e9f2 <__sfputc_r>:
 800e9f2:	6893      	ldr	r3, [r2, #8]
 800e9f4:	b510      	push	{r4, lr}
 800e9f6:	3b01      	subs	r3, #1
 800e9f8:	6093      	str	r3, [r2, #8]
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	da04      	bge.n	800ea08 <__sfputc_r+0x16>
 800e9fe:	6994      	ldr	r4, [r2, #24]
 800ea00:	42a3      	cmp	r3, r4
 800ea02:	db07      	blt.n	800ea14 <__sfputc_r+0x22>
 800ea04:	290a      	cmp	r1, #10
 800ea06:	d005      	beq.n	800ea14 <__sfputc_r+0x22>
 800ea08:	6813      	ldr	r3, [r2, #0]
 800ea0a:	1c58      	adds	r0, r3, #1
 800ea0c:	6010      	str	r0, [r2, #0]
 800ea0e:	7019      	strb	r1, [r3, #0]
 800ea10:	0008      	movs	r0, r1
 800ea12:	bd10      	pop	{r4, pc}
 800ea14:	f000 fab0 	bl	800ef78 <__swbuf_r>
 800ea18:	0001      	movs	r1, r0
 800ea1a:	e7f9      	b.n	800ea10 <__sfputc_r+0x1e>

0800ea1c <__sfputs_r>:
 800ea1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea1e:	0006      	movs	r6, r0
 800ea20:	000f      	movs	r7, r1
 800ea22:	0014      	movs	r4, r2
 800ea24:	18d5      	adds	r5, r2, r3
 800ea26:	42ac      	cmp	r4, r5
 800ea28:	d101      	bne.n	800ea2e <__sfputs_r+0x12>
 800ea2a:	2000      	movs	r0, #0
 800ea2c:	e007      	b.n	800ea3e <__sfputs_r+0x22>
 800ea2e:	7821      	ldrb	r1, [r4, #0]
 800ea30:	003a      	movs	r2, r7
 800ea32:	0030      	movs	r0, r6
 800ea34:	f7ff ffdd 	bl	800e9f2 <__sfputc_r>
 800ea38:	3401      	adds	r4, #1
 800ea3a:	1c43      	adds	r3, r0, #1
 800ea3c:	d1f3      	bne.n	800ea26 <__sfputs_r+0xa>
 800ea3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ea40 <_vfiprintf_r>:
 800ea40:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ea42:	b0a1      	sub	sp, #132	; 0x84
 800ea44:	000f      	movs	r7, r1
 800ea46:	0015      	movs	r5, r2
 800ea48:	001e      	movs	r6, r3
 800ea4a:	9003      	str	r0, [sp, #12]
 800ea4c:	2800      	cmp	r0, #0
 800ea4e:	d004      	beq.n	800ea5a <_vfiprintf_r+0x1a>
 800ea50:	6a03      	ldr	r3, [r0, #32]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d101      	bne.n	800ea5a <_vfiprintf_r+0x1a>
 800ea56:	f7fe fbd3 	bl	800d200 <__sinit>
 800ea5a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ea5c:	07db      	lsls	r3, r3, #31
 800ea5e:	d405      	bmi.n	800ea6c <_vfiprintf_r+0x2c>
 800ea60:	89bb      	ldrh	r3, [r7, #12]
 800ea62:	059b      	lsls	r3, r3, #22
 800ea64:	d402      	bmi.n	800ea6c <_vfiprintf_r+0x2c>
 800ea66:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ea68:	f7fe fd49 	bl	800d4fe <__retarget_lock_acquire_recursive>
 800ea6c:	89bb      	ldrh	r3, [r7, #12]
 800ea6e:	071b      	lsls	r3, r3, #28
 800ea70:	d502      	bpl.n	800ea78 <_vfiprintf_r+0x38>
 800ea72:	693b      	ldr	r3, [r7, #16]
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d113      	bne.n	800eaa0 <_vfiprintf_r+0x60>
 800ea78:	0039      	movs	r1, r7
 800ea7a:	9803      	ldr	r0, [sp, #12]
 800ea7c:	f000 fabe 	bl	800effc <__swsetup_r>
 800ea80:	2800      	cmp	r0, #0
 800ea82:	d00d      	beq.n	800eaa0 <_vfiprintf_r+0x60>
 800ea84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ea86:	07db      	lsls	r3, r3, #31
 800ea88:	d503      	bpl.n	800ea92 <_vfiprintf_r+0x52>
 800ea8a:	2001      	movs	r0, #1
 800ea8c:	4240      	negs	r0, r0
 800ea8e:	b021      	add	sp, #132	; 0x84
 800ea90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ea92:	89bb      	ldrh	r3, [r7, #12]
 800ea94:	059b      	lsls	r3, r3, #22
 800ea96:	d4f8      	bmi.n	800ea8a <_vfiprintf_r+0x4a>
 800ea98:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ea9a:	f7fe fd31 	bl	800d500 <__retarget_lock_release_recursive>
 800ea9e:	e7f4      	b.n	800ea8a <_vfiprintf_r+0x4a>
 800eaa0:	2300      	movs	r3, #0
 800eaa2:	ac08      	add	r4, sp, #32
 800eaa4:	6163      	str	r3, [r4, #20]
 800eaa6:	3320      	adds	r3, #32
 800eaa8:	7663      	strb	r3, [r4, #25]
 800eaaa:	3310      	adds	r3, #16
 800eaac:	76a3      	strb	r3, [r4, #26]
 800eaae:	9607      	str	r6, [sp, #28]
 800eab0:	002e      	movs	r6, r5
 800eab2:	7833      	ldrb	r3, [r6, #0]
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d001      	beq.n	800eabc <_vfiprintf_r+0x7c>
 800eab8:	2b25      	cmp	r3, #37	; 0x25
 800eaba:	d148      	bne.n	800eb4e <_vfiprintf_r+0x10e>
 800eabc:	1b73      	subs	r3, r6, r5
 800eabe:	9305      	str	r3, [sp, #20]
 800eac0:	42ae      	cmp	r6, r5
 800eac2:	d00b      	beq.n	800eadc <_vfiprintf_r+0x9c>
 800eac4:	002a      	movs	r2, r5
 800eac6:	0039      	movs	r1, r7
 800eac8:	9803      	ldr	r0, [sp, #12]
 800eaca:	f7ff ffa7 	bl	800ea1c <__sfputs_r>
 800eace:	3001      	adds	r0, #1
 800ead0:	d100      	bne.n	800ead4 <_vfiprintf_r+0x94>
 800ead2:	e0af      	b.n	800ec34 <_vfiprintf_r+0x1f4>
 800ead4:	6963      	ldr	r3, [r4, #20]
 800ead6:	9a05      	ldr	r2, [sp, #20]
 800ead8:	189b      	adds	r3, r3, r2
 800eada:	6163      	str	r3, [r4, #20]
 800eadc:	7833      	ldrb	r3, [r6, #0]
 800eade:	2b00      	cmp	r3, #0
 800eae0:	d100      	bne.n	800eae4 <_vfiprintf_r+0xa4>
 800eae2:	e0a7      	b.n	800ec34 <_vfiprintf_r+0x1f4>
 800eae4:	2201      	movs	r2, #1
 800eae6:	2300      	movs	r3, #0
 800eae8:	4252      	negs	r2, r2
 800eaea:	6062      	str	r2, [r4, #4]
 800eaec:	a904      	add	r1, sp, #16
 800eaee:	3254      	adds	r2, #84	; 0x54
 800eaf0:	1852      	adds	r2, r2, r1
 800eaf2:	1c75      	adds	r5, r6, #1
 800eaf4:	6023      	str	r3, [r4, #0]
 800eaf6:	60e3      	str	r3, [r4, #12]
 800eaf8:	60a3      	str	r3, [r4, #8]
 800eafa:	7013      	strb	r3, [r2, #0]
 800eafc:	65a3      	str	r3, [r4, #88]	; 0x58
 800eafe:	4b59      	ldr	r3, [pc, #356]	; (800ec64 <_vfiprintf_r+0x224>)
 800eb00:	2205      	movs	r2, #5
 800eb02:	0018      	movs	r0, r3
 800eb04:	7829      	ldrb	r1, [r5, #0]
 800eb06:	9305      	str	r3, [sp, #20]
 800eb08:	f000 fb26 	bl	800f158 <memchr>
 800eb0c:	1c6e      	adds	r6, r5, #1
 800eb0e:	2800      	cmp	r0, #0
 800eb10:	d11f      	bne.n	800eb52 <_vfiprintf_r+0x112>
 800eb12:	6822      	ldr	r2, [r4, #0]
 800eb14:	06d3      	lsls	r3, r2, #27
 800eb16:	d504      	bpl.n	800eb22 <_vfiprintf_r+0xe2>
 800eb18:	2353      	movs	r3, #83	; 0x53
 800eb1a:	a904      	add	r1, sp, #16
 800eb1c:	185b      	adds	r3, r3, r1
 800eb1e:	2120      	movs	r1, #32
 800eb20:	7019      	strb	r1, [r3, #0]
 800eb22:	0713      	lsls	r3, r2, #28
 800eb24:	d504      	bpl.n	800eb30 <_vfiprintf_r+0xf0>
 800eb26:	2353      	movs	r3, #83	; 0x53
 800eb28:	a904      	add	r1, sp, #16
 800eb2a:	185b      	adds	r3, r3, r1
 800eb2c:	212b      	movs	r1, #43	; 0x2b
 800eb2e:	7019      	strb	r1, [r3, #0]
 800eb30:	782b      	ldrb	r3, [r5, #0]
 800eb32:	2b2a      	cmp	r3, #42	; 0x2a
 800eb34:	d016      	beq.n	800eb64 <_vfiprintf_r+0x124>
 800eb36:	002e      	movs	r6, r5
 800eb38:	2100      	movs	r1, #0
 800eb3a:	200a      	movs	r0, #10
 800eb3c:	68e3      	ldr	r3, [r4, #12]
 800eb3e:	7832      	ldrb	r2, [r6, #0]
 800eb40:	1c75      	adds	r5, r6, #1
 800eb42:	3a30      	subs	r2, #48	; 0x30
 800eb44:	2a09      	cmp	r2, #9
 800eb46:	d94e      	bls.n	800ebe6 <_vfiprintf_r+0x1a6>
 800eb48:	2900      	cmp	r1, #0
 800eb4a:	d111      	bne.n	800eb70 <_vfiprintf_r+0x130>
 800eb4c:	e017      	b.n	800eb7e <_vfiprintf_r+0x13e>
 800eb4e:	3601      	adds	r6, #1
 800eb50:	e7af      	b.n	800eab2 <_vfiprintf_r+0x72>
 800eb52:	9b05      	ldr	r3, [sp, #20]
 800eb54:	6822      	ldr	r2, [r4, #0]
 800eb56:	1ac0      	subs	r0, r0, r3
 800eb58:	2301      	movs	r3, #1
 800eb5a:	4083      	lsls	r3, r0
 800eb5c:	4313      	orrs	r3, r2
 800eb5e:	0035      	movs	r5, r6
 800eb60:	6023      	str	r3, [r4, #0]
 800eb62:	e7cc      	b.n	800eafe <_vfiprintf_r+0xbe>
 800eb64:	9b07      	ldr	r3, [sp, #28]
 800eb66:	1d19      	adds	r1, r3, #4
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	9107      	str	r1, [sp, #28]
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	db01      	blt.n	800eb74 <_vfiprintf_r+0x134>
 800eb70:	930b      	str	r3, [sp, #44]	; 0x2c
 800eb72:	e004      	b.n	800eb7e <_vfiprintf_r+0x13e>
 800eb74:	425b      	negs	r3, r3
 800eb76:	60e3      	str	r3, [r4, #12]
 800eb78:	2302      	movs	r3, #2
 800eb7a:	4313      	orrs	r3, r2
 800eb7c:	6023      	str	r3, [r4, #0]
 800eb7e:	7833      	ldrb	r3, [r6, #0]
 800eb80:	2b2e      	cmp	r3, #46	; 0x2e
 800eb82:	d10a      	bne.n	800eb9a <_vfiprintf_r+0x15a>
 800eb84:	7873      	ldrb	r3, [r6, #1]
 800eb86:	2b2a      	cmp	r3, #42	; 0x2a
 800eb88:	d135      	bne.n	800ebf6 <_vfiprintf_r+0x1b6>
 800eb8a:	9b07      	ldr	r3, [sp, #28]
 800eb8c:	3602      	adds	r6, #2
 800eb8e:	1d1a      	adds	r2, r3, #4
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	9207      	str	r2, [sp, #28]
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	db2b      	blt.n	800ebf0 <_vfiprintf_r+0x1b0>
 800eb98:	9309      	str	r3, [sp, #36]	; 0x24
 800eb9a:	4d33      	ldr	r5, [pc, #204]	; (800ec68 <_vfiprintf_r+0x228>)
 800eb9c:	2203      	movs	r2, #3
 800eb9e:	0028      	movs	r0, r5
 800eba0:	7831      	ldrb	r1, [r6, #0]
 800eba2:	f000 fad9 	bl	800f158 <memchr>
 800eba6:	2800      	cmp	r0, #0
 800eba8:	d006      	beq.n	800ebb8 <_vfiprintf_r+0x178>
 800ebaa:	2340      	movs	r3, #64	; 0x40
 800ebac:	1b40      	subs	r0, r0, r5
 800ebae:	4083      	lsls	r3, r0
 800ebb0:	6822      	ldr	r2, [r4, #0]
 800ebb2:	3601      	adds	r6, #1
 800ebb4:	4313      	orrs	r3, r2
 800ebb6:	6023      	str	r3, [r4, #0]
 800ebb8:	7831      	ldrb	r1, [r6, #0]
 800ebba:	2206      	movs	r2, #6
 800ebbc:	482b      	ldr	r0, [pc, #172]	; (800ec6c <_vfiprintf_r+0x22c>)
 800ebbe:	1c75      	adds	r5, r6, #1
 800ebc0:	7621      	strb	r1, [r4, #24]
 800ebc2:	f000 fac9 	bl	800f158 <memchr>
 800ebc6:	2800      	cmp	r0, #0
 800ebc8:	d043      	beq.n	800ec52 <_vfiprintf_r+0x212>
 800ebca:	4b29      	ldr	r3, [pc, #164]	; (800ec70 <_vfiprintf_r+0x230>)
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d125      	bne.n	800ec1c <_vfiprintf_r+0x1dc>
 800ebd0:	2207      	movs	r2, #7
 800ebd2:	9b07      	ldr	r3, [sp, #28]
 800ebd4:	3307      	adds	r3, #7
 800ebd6:	4393      	bics	r3, r2
 800ebd8:	3308      	adds	r3, #8
 800ebda:	9307      	str	r3, [sp, #28]
 800ebdc:	6963      	ldr	r3, [r4, #20]
 800ebde:	9a04      	ldr	r2, [sp, #16]
 800ebe0:	189b      	adds	r3, r3, r2
 800ebe2:	6163      	str	r3, [r4, #20]
 800ebe4:	e764      	b.n	800eab0 <_vfiprintf_r+0x70>
 800ebe6:	4343      	muls	r3, r0
 800ebe8:	002e      	movs	r6, r5
 800ebea:	2101      	movs	r1, #1
 800ebec:	189b      	adds	r3, r3, r2
 800ebee:	e7a6      	b.n	800eb3e <_vfiprintf_r+0xfe>
 800ebf0:	2301      	movs	r3, #1
 800ebf2:	425b      	negs	r3, r3
 800ebf4:	e7d0      	b.n	800eb98 <_vfiprintf_r+0x158>
 800ebf6:	2300      	movs	r3, #0
 800ebf8:	200a      	movs	r0, #10
 800ebfa:	001a      	movs	r2, r3
 800ebfc:	3601      	adds	r6, #1
 800ebfe:	6063      	str	r3, [r4, #4]
 800ec00:	7831      	ldrb	r1, [r6, #0]
 800ec02:	1c75      	adds	r5, r6, #1
 800ec04:	3930      	subs	r1, #48	; 0x30
 800ec06:	2909      	cmp	r1, #9
 800ec08:	d903      	bls.n	800ec12 <_vfiprintf_r+0x1d2>
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d0c5      	beq.n	800eb9a <_vfiprintf_r+0x15a>
 800ec0e:	9209      	str	r2, [sp, #36]	; 0x24
 800ec10:	e7c3      	b.n	800eb9a <_vfiprintf_r+0x15a>
 800ec12:	4342      	muls	r2, r0
 800ec14:	002e      	movs	r6, r5
 800ec16:	2301      	movs	r3, #1
 800ec18:	1852      	adds	r2, r2, r1
 800ec1a:	e7f1      	b.n	800ec00 <_vfiprintf_r+0x1c0>
 800ec1c:	aa07      	add	r2, sp, #28
 800ec1e:	9200      	str	r2, [sp, #0]
 800ec20:	0021      	movs	r1, r4
 800ec22:	003a      	movs	r2, r7
 800ec24:	4b13      	ldr	r3, [pc, #76]	; (800ec74 <_vfiprintf_r+0x234>)
 800ec26:	9803      	ldr	r0, [sp, #12]
 800ec28:	e000      	b.n	800ec2c <_vfiprintf_r+0x1ec>
 800ec2a:	bf00      	nop
 800ec2c:	9004      	str	r0, [sp, #16]
 800ec2e:	9b04      	ldr	r3, [sp, #16]
 800ec30:	3301      	adds	r3, #1
 800ec32:	d1d3      	bne.n	800ebdc <_vfiprintf_r+0x19c>
 800ec34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ec36:	07db      	lsls	r3, r3, #31
 800ec38:	d405      	bmi.n	800ec46 <_vfiprintf_r+0x206>
 800ec3a:	89bb      	ldrh	r3, [r7, #12]
 800ec3c:	059b      	lsls	r3, r3, #22
 800ec3e:	d402      	bmi.n	800ec46 <_vfiprintf_r+0x206>
 800ec40:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ec42:	f7fe fc5d 	bl	800d500 <__retarget_lock_release_recursive>
 800ec46:	89bb      	ldrh	r3, [r7, #12]
 800ec48:	065b      	lsls	r3, r3, #25
 800ec4a:	d500      	bpl.n	800ec4e <_vfiprintf_r+0x20e>
 800ec4c:	e71d      	b.n	800ea8a <_vfiprintf_r+0x4a>
 800ec4e:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ec50:	e71d      	b.n	800ea8e <_vfiprintf_r+0x4e>
 800ec52:	aa07      	add	r2, sp, #28
 800ec54:	9200      	str	r2, [sp, #0]
 800ec56:	0021      	movs	r1, r4
 800ec58:	003a      	movs	r2, r7
 800ec5a:	4b06      	ldr	r3, [pc, #24]	; (800ec74 <_vfiprintf_r+0x234>)
 800ec5c:	9803      	ldr	r0, [sp, #12]
 800ec5e:	f000 f87b 	bl	800ed58 <_printf_i>
 800ec62:	e7e3      	b.n	800ec2c <_vfiprintf_r+0x1ec>
 800ec64:	0800f949 	.word	0x0800f949
 800ec68:	0800f94f 	.word	0x0800f94f
 800ec6c:	0800f953 	.word	0x0800f953
 800ec70:	00000000 	.word	0x00000000
 800ec74:	0800ea1d 	.word	0x0800ea1d

0800ec78 <_printf_common>:
 800ec78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ec7a:	0016      	movs	r6, r2
 800ec7c:	9301      	str	r3, [sp, #4]
 800ec7e:	688a      	ldr	r2, [r1, #8]
 800ec80:	690b      	ldr	r3, [r1, #16]
 800ec82:	000c      	movs	r4, r1
 800ec84:	9000      	str	r0, [sp, #0]
 800ec86:	4293      	cmp	r3, r2
 800ec88:	da00      	bge.n	800ec8c <_printf_common+0x14>
 800ec8a:	0013      	movs	r3, r2
 800ec8c:	0022      	movs	r2, r4
 800ec8e:	6033      	str	r3, [r6, #0]
 800ec90:	3243      	adds	r2, #67	; 0x43
 800ec92:	7812      	ldrb	r2, [r2, #0]
 800ec94:	2a00      	cmp	r2, #0
 800ec96:	d001      	beq.n	800ec9c <_printf_common+0x24>
 800ec98:	3301      	adds	r3, #1
 800ec9a:	6033      	str	r3, [r6, #0]
 800ec9c:	6823      	ldr	r3, [r4, #0]
 800ec9e:	069b      	lsls	r3, r3, #26
 800eca0:	d502      	bpl.n	800eca8 <_printf_common+0x30>
 800eca2:	6833      	ldr	r3, [r6, #0]
 800eca4:	3302      	adds	r3, #2
 800eca6:	6033      	str	r3, [r6, #0]
 800eca8:	6822      	ldr	r2, [r4, #0]
 800ecaa:	2306      	movs	r3, #6
 800ecac:	0015      	movs	r5, r2
 800ecae:	401d      	ands	r5, r3
 800ecb0:	421a      	tst	r2, r3
 800ecb2:	d027      	beq.n	800ed04 <_printf_common+0x8c>
 800ecb4:	0023      	movs	r3, r4
 800ecb6:	3343      	adds	r3, #67	; 0x43
 800ecb8:	781b      	ldrb	r3, [r3, #0]
 800ecba:	1e5a      	subs	r2, r3, #1
 800ecbc:	4193      	sbcs	r3, r2
 800ecbe:	6822      	ldr	r2, [r4, #0]
 800ecc0:	0692      	lsls	r2, r2, #26
 800ecc2:	d430      	bmi.n	800ed26 <_printf_common+0xae>
 800ecc4:	0022      	movs	r2, r4
 800ecc6:	9901      	ldr	r1, [sp, #4]
 800ecc8:	9800      	ldr	r0, [sp, #0]
 800ecca:	9d08      	ldr	r5, [sp, #32]
 800eccc:	3243      	adds	r2, #67	; 0x43
 800ecce:	47a8      	blx	r5
 800ecd0:	3001      	adds	r0, #1
 800ecd2:	d025      	beq.n	800ed20 <_printf_common+0xa8>
 800ecd4:	2206      	movs	r2, #6
 800ecd6:	6823      	ldr	r3, [r4, #0]
 800ecd8:	2500      	movs	r5, #0
 800ecda:	4013      	ands	r3, r2
 800ecdc:	2b04      	cmp	r3, #4
 800ecde:	d105      	bne.n	800ecec <_printf_common+0x74>
 800ece0:	6833      	ldr	r3, [r6, #0]
 800ece2:	68e5      	ldr	r5, [r4, #12]
 800ece4:	1aed      	subs	r5, r5, r3
 800ece6:	43eb      	mvns	r3, r5
 800ece8:	17db      	asrs	r3, r3, #31
 800ecea:	401d      	ands	r5, r3
 800ecec:	68a3      	ldr	r3, [r4, #8]
 800ecee:	6922      	ldr	r2, [r4, #16]
 800ecf0:	4293      	cmp	r3, r2
 800ecf2:	dd01      	ble.n	800ecf8 <_printf_common+0x80>
 800ecf4:	1a9b      	subs	r3, r3, r2
 800ecf6:	18ed      	adds	r5, r5, r3
 800ecf8:	2600      	movs	r6, #0
 800ecfa:	42b5      	cmp	r5, r6
 800ecfc:	d120      	bne.n	800ed40 <_printf_common+0xc8>
 800ecfe:	2000      	movs	r0, #0
 800ed00:	e010      	b.n	800ed24 <_printf_common+0xac>
 800ed02:	3501      	adds	r5, #1
 800ed04:	68e3      	ldr	r3, [r4, #12]
 800ed06:	6832      	ldr	r2, [r6, #0]
 800ed08:	1a9b      	subs	r3, r3, r2
 800ed0a:	42ab      	cmp	r3, r5
 800ed0c:	ddd2      	ble.n	800ecb4 <_printf_common+0x3c>
 800ed0e:	0022      	movs	r2, r4
 800ed10:	2301      	movs	r3, #1
 800ed12:	9901      	ldr	r1, [sp, #4]
 800ed14:	9800      	ldr	r0, [sp, #0]
 800ed16:	9f08      	ldr	r7, [sp, #32]
 800ed18:	3219      	adds	r2, #25
 800ed1a:	47b8      	blx	r7
 800ed1c:	3001      	adds	r0, #1
 800ed1e:	d1f0      	bne.n	800ed02 <_printf_common+0x8a>
 800ed20:	2001      	movs	r0, #1
 800ed22:	4240      	negs	r0, r0
 800ed24:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ed26:	2030      	movs	r0, #48	; 0x30
 800ed28:	18e1      	adds	r1, r4, r3
 800ed2a:	3143      	adds	r1, #67	; 0x43
 800ed2c:	7008      	strb	r0, [r1, #0]
 800ed2e:	0021      	movs	r1, r4
 800ed30:	1c5a      	adds	r2, r3, #1
 800ed32:	3145      	adds	r1, #69	; 0x45
 800ed34:	7809      	ldrb	r1, [r1, #0]
 800ed36:	18a2      	adds	r2, r4, r2
 800ed38:	3243      	adds	r2, #67	; 0x43
 800ed3a:	3302      	adds	r3, #2
 800ed3c:	7011      	strb	r1, [r2, #0]
 800ed3e:	e7c1      	b.n	800ecc4 <_printf_common+0x4c>
 800ed40:	0022      	movs	r2, r4
 800ed42:	2301      	movs	r3, #1
 800ed44:	9901      	ldr	r1, [sp, #4]
 800ed46:	9800      	ldr	r0, [sp, #0]
 800ed48:	9f08      	ldr	r7, [sp, #32]
 800ed4a:	321a      	adds	r2, #26
 800ed4c:	47b8      	blx	r7
 800ed4e:	3001      	adds	r0, #1
 800ed50:	d0e6      	beq.n	800ed20 <_printf_common+0xa8>
 800ed52:	3601      	adds	r6, #1
 800ed54:	e7d1      	b.n	800ecfa <_printf_common+0x82>
	...

0800ed58 <_printf_i>:
 800ed58:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ed5a:	b08b      	sub	sp, #44	; 0x2c
 800ed5c:	9206      	str	r2, [sp, #24]
 800ed5e:	000a      	movs	r2, r1
 800ed60:	3243      	adds	r2, #67	; 0x43
 800ed62:	9307      	str	r3, [sp, #28]
 800ed64:	9005      	str	r0, [sp, #20]
 800ed66:	9204      	str	r2, [sp, #16]
 800ed68:	7e0a      	ldrb	r2, [r1, #24]
 800ed6a:	000c      	movs	r4, r1
 800ed6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ed6e:	2a78      	cmp	r2, #120	; 0x78
 800ed70:	d809      	bhi.n	800ed86 <_printf_i+0x2e>
 800ed72:	2a62      	cmp	r2, #98	; 0x62
 800ed74:	d80b      	bhi.n	800ed8e <_printf_i+0x36>
 800ed76:	2a00      	cmp	r2, #0
 800ed78:	d100      	bne.n	800ed7c <_printf_i+0x24>
 800ed7a:	e0be      	b.n	800eefa <_printf_i+0x1a2>
 800ed7c:	497c      	ldr	r1, [pc, #496]	; (800ef70 <_printf_i+0x218>)
 800ed7e:	9103      	str	r1, [sp, #12]
 800ed80:	2a58      	cmp	r2, #88	; 0x58
 800ed82:	d100      	bne.n	800ed86 <_printf_i+0x2e>
 800ed84:	e093      	b.n	800eeae <_printf_i+0x156>
 800ed86:	0026      	movs	r6, r4
 800ed88:	3642      	adds	r6, #66	; 0x42
 800ed8a:	7032      	strb	r2, [r6, #0]
 800ed8c:	e022      	b.n	800edd4 <_printf_i+0x7c>
 800ed8e:	0010      	movs	r0, r2
 800ed90:	3863      	subs	r0, #99	; 0x63
 800ed92:	2815      	cmp	r0, #21
 800ed94:	d8f7      	bhi.n	800ed86 <_printf_i+0x2e>
 800ed96:	f7f1 f9d3 	bl	8000140 <__gnu_thumb1_case_shi>
 800ed9a:	0016      	.short	0x0016
 800ed9c:	fff6001f 	.word	0xfff6001f
 800eda0:	fff6fff6 	.word	0xfff6fff6
 800eda4:	001ffff6 	.word	0x001ffff6
 800eda8:	fff6fff6 	.word	0xfff6fff6
 800edac:	fff6fff6 	.word	0xfff6fff6
 800edb0:	003600a3 	.word	0x003600a3
 800edb4:	fff60083 	.word	0xfff60083
 800edb8:	00b4fff6 	.word	0x00b4fff6
 800edbc:	0036fff6 	.word	0x0036fff6
 800edc0:	fff6fff6 	.word	0xfff6fff6
 800edc4:	0087      	.short	0x0087
 800edc6:	0026      	movs	r6, r4
 800edc8:	681a      	ldr	r2, [r3, #0]
 800edca:	3642      	adds	r6, #66	; 0x42
 800edcc:	1d11      	adds	r1, r2, #4
 800edce:	6019      	str	r1, [r3, #0]
 800edd0:	6813      	ldr	r3, [r2, #0]
 800edd2:	7033      	strb	r3, [r6, #0]
 800edd4:	2301      	movs	r3, #1
 800edd6:	e0a2      	b.n	800ef1e <_printf_i+0x1c6>
 800edd8:	6818      	ldr	r0, [r3, #0]
 800edda:	6809      	ldr	r1, [r1, #0]
 800eddc:	1d02      	adds	r2, r0, #4
 800edde:	060d      	lsls	r5, r1, #24
 800ede0:	d50b      	bpl.n	800edfa <_printf_i+0xa2>
 800ede2:	6805      	ldr	r5, [r0, #0]
 800ede4:	601a      	str	r2, [r3, #0]
 800ede6:	2d00      	cmp	r5, #0
 800ede8:	da03      	bge.n	800edf2 <_printf_i+0x9a>
 800edea:	232d      	movs	r3, #45	; 0x2d
 800edec:	9a04      	ldr	r2, [sp, #16]
 800edee:	426d      	negs	r5, r5
 800edf0:	7013      	strb	r3, [r2, #0]
 800edf2:	4b5f      	ldr	r3, [pc, #380]	; (800ef70 <_printf_i+0x218>)
 800edf4:	270a      	movs	r7, #10
 800edf6:	9303      	str	r3, [sp, #12]
 800edf8:	e01b      	b.n	800ee32 <_printf_i+0xda>
 800edfa:	6805      	ldr	r5, [r0, #0]
 800edfc:	601a      	str	r2, [r3, #0]
 800edfe:	0649      	lsls	r1, r1, #25
 800ee00:	d5f1      	bpl.n	800ede6 <_printf_i+0x8e>
 800ee02:	b22d      	sxth	r5, r5
 800ee04:	e7ef      	b.n	800ede6 <_printf_i+0x8e>
 800ee06:	680d      	ldr	r5, [r1, #0]
 800ee08:	6819      	ldr	r1, [r3, #0]
 800ee0a:	1d08      	adds	r0, r1, #4
 800ee0c:	6018      	str	r0, [r3, #0]
 800ee0e:	062e      	lsls	r6, r5, #24
 800ee10:	d501      	bpl.n	800ee16 <_printf_i+0xbe>
 800ee12:	680d      	ldr	r5, [r1, #0]
 800ee14:	e003      	b.n	800ee1e <_printf_i+0xc6>
 800ee16:	066d      	lsls	r5, r5, #25
 800ee18:	d5fb      	bpl.n	800ee12 <_printf_i+0xba>
 800ee1a:	680d      	ldr	r5, [r1, #0]
 800ee1c:	b2ad      	uxth	r5, r5
 800ee1e:	4b54      	ldr	r3, [pc, #336]	; (800ef70 <_printf_i+0x218>)
 800ee20:	2708      	movs	r7, #8
 800ee22:	9303      	str	r3, [sp, #12]
 800ee24:	2a6f      	cmp	r2, #111	; 0x6f
 800ee26:	d000      	beq.n	800ee2a <_printf_i+0xd2>
 800ee28:	3702      	adds	r7, #2
 800ee2a:	0023      	movs	r3, r4
 800ee2c:	2200      	movs	r2, #0
 800ee2e:	3343      	adds	r3, #67	; 0x43
 800ee30:	701a      	strb	r2, [r3, #0]
 800ee32:	6863      	ldr	r3, [r4, #4]
 800ee34:	60a3      	str	r3, [r4, #8]
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	db03      	blt.n	800ee42 <_printf_i+0xea>
 800ee3a:	2104      	movs	r1, #4
 800ee3c:	6822      	ldr	r2, [r4, #0]
 800ee3e:	438a      	bics	r2, r1
 800ee40:	6022      	str	r2, [r4, #0]
 800ee42:	2d00      	cmp	r5, #0
 800ee44:	d102      	bne.n	800ee4c <_printf_i+0xf4>
 800ee46:	9e04      	ldr	r6, [sp, #16]
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d00c      	beq.n	800ee66 <_printf_i+0x10e>
 800ee4c:	9e04      	ldr	r6, [sp, #16]
 800ee4e:	0028      	movs	r0, r5
 800ee50:	0039      	movs	r1, r7
 800ee52:	f7f1 fa05 	bl	8000260 <__aeabi_uidivmod>
 800ee56:	9b03      	ldr	r3, [sp, #12]
 800ee58:	3e01      	subs	r6, #1
 800ee5a:	5c5b      	ldrb	r3, [r3, r1]
 800ee5c:	7033      	strb	r3, [r6, #0]
 800ee5e:	002b      	movs	r3, r5
 800ee60:	0005      	movs	r5, r0
 800ee62:	429f      	cmp	r7, r3
 800ee64:	d9f3      	bls.n	800ee4e <_printf_i+0xf6>
 800ee66:	2f08      	cmp	r7, #8
 800ee68:	d109      	bne.n	800ee7e <_printf_i+0x126>
 800ee6a:	6823      	ldr	r3, [r4, #0]
 800ee6c:	07db      	lsls	r3, r3, #31
 800ee6e:	d506      	bpl.n	800ee7e <_printf_i+0x126>
 800ee70:	6862      	ldr	r2, [r4, #4]
 800ee72:	6923      	ldr	r3, [r4, #16]
 800ee74:	429a      	cmp	r2, r3
 800ee76:	dc02      	bgt.n	800ee7e <_printf_i+0x126>
 800ee78:	2330      	movs	r3, #48	; 0x30
 800ee7a:	3e01      	subs	r6, #1
 800ee7c:	7033      	strb	r3, [r6, #0]
 800ee7e:	9b04      	ldr	r3, [sp, #16]
 800ee80:	1b9b      	subs	r3, r3, r6
 800ee82:	6123      	str	r3, [r4, #16]
 800ee84:	9b07      	ldr	r3, [sp, #28]
 800ee86:	0021      	movs	r1, r4
 800ee88:	9300      	str	r3, [sp, #0]
 800ee8a:	9805      	ldr	r0, [sp, #20]
 800ee8c:	9b06      	ldr	r3, [sp, #24]
 800ee8e:	aa09      	add	r2, sp, #36	; 0x24
 800ee90:	f7ff fef2 	bl	800ec78 <_printf_common>
 800ee94:	3001      	adds	r0, #1
 800ee96:	d147      	bne.n	800ef28 <_printf_i+0x1d0>
 800ee98:	2001      	movs	r0, #1
 800ee9a:	4240      	negs	r0, r0
 800ee9c:	b00b      	add	sp, #44	; 0x2c
 800ee9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eea0:	2220      	movs	r2, #32
 800eea2:	6809      	ldr	r1, [r1, #0]
 800eea4:	430a      	orrs	r2, r1
 800eea6:	6022      	str	r2, [r4, #0]
 800eea8:	2278      	movs	r2, #120	; 0x78
 800eeaa:	4932      	ldr	r1, [pc, #200]	; (800ef74 <_printf_i+0x21c>)
 800eeac:	9103      	str	r1, [sp, #12]
 800eeae:	0021      	movs	r1, r4
 800eeb0:	3145      	adds	r1, #69	; 0x45
 800eeb2:	700a      	strb	r2, [r1, #0]
 800eeb4:	6819      	ldr	r1, [r3, #0]
 800eeb6:	6822      	ldr	r2, [r4, #0]
 800eeb8:	c920      	ldmia	r1!, {r5}
 800eeba:	0610      	lsls	r0, r2, #24
 800eebc:	d402      	bmi.n	800eec4 <_printf_i+0x16c>
 800eebe:	0650      	lsls	r0, r2, #25
 800eec0:	d500      	bpl.n	800eec4 <_printf_i+0x16c>
 800eec2:	b2ad      	uxth	r5, r5
 800eec4:	6019      	str	r1, [r3, #0]
 800eec6:	07d3      	lsls	r3, r2, #31
 800eec8:	d502      	bpl.n	800eed0 <_printf_i+0x178>
 800eeca:	2320      	movs	r3, #32
 800eecc:	4313      	orrs	r3, r2
 800eece:	6023      	str	r3, [r4, #0]
 800eed0:	2710      	movs	r7, #16
 800eed2:	2d00      	cmp	r5, #0
 800eed4:	d1a9      	bne.n	800ee2a <_printf_i+0xd2>
 800eed6:	2220      	movs	r2, #32
 800eed8:	6823      	ldr	r3, [r4, #0]
 800eeda:	4393      	bics	r3, r2
 800eedc:	6023      	str	r3, [r4, #0]
 800eede:	e7a4      	b.n	800ee2a <_printf_i+0xd2>
 800eee0:	681a      	ldr	r2, [r3, #0]
 800eee2:	680d      	ldr	r5, [r1, #0]
 800eee4:	1d10      	adds	r0, r2, #4
 800eee6:	6949      	ldr	r1, [r1, #20]
 800eee8:	6018      	str	r0, [r3, #0]
 800eeea:	6813      	ldr	r3, [r2, #0]
 800eeec:	062e      	lsls	r6, r5, #24
 800eeee:	d501      	bpl.n	800eef4 <_printf_i+0x19c>
 800eef0:	6019      	str	r1, [r3, #0]
 800eef2:	e002      	b.n	800eefa <_printf_i+0x1a2>
 800eef4:	066d      	lsls	r5, r5, #25
 800eef6:	d5fb      	bpl.n	800eef0 <_printf_i+0x198>
 800eef8:	8019      	strh	r1, [r3, #0]
 800eefa:	2300      	movs	r3, #0
 800eefc:	9e04      	ldr	r6, [sp, #16]
 800eefe:	6123      	str	r3, [r4, #16]
 800ef00:	e7c0      	b.n	800ee84 <_printf_i+0x12c>
 800ef02:	681a      	ldr	r2, [r3, #0]
 800ef04:	1d11      	adds	r1, r2, #4
 800ef06:	6019      	str	r1, [r3, #0]
 800ef08:	6816      	ldr	r6, [r2, #0]
 800ef0a:	2100      	movs	r1, #0
 800ef0c:	0030      	movs	r0, r6
 800ef0e:	6862      	ldr	r2, [r4, #4]
 800ef10:	f000 f922 	bl	800f158 <memchr>
 800ef14:	2800      	cmp	r0, #0
 800ef16:	d001      	beq.n	800ef1c <_printf_i+0x1c4>
 800ef18:	1b80      	subs	r0, r0, r6
 800ef1a:	6060      	str	r0, [r4, #4]
 800ef1c:	6863      	ldr	r3, [r4, #4]
 800ef1e:	6123      	str	r3, [r4, #16]
 800ef20:	2300      	movs	r3, #0
 800ef22:	9a04      	ldr	r2, [sp, #16]
 800ef24:	7013      	strb	r3, [r2, #0]
 800ef26:	e7ad      	b.n	800ee84 <_printf_i+0x12c>
 800ef28:	0032      	movs	r2, r6
 800ef2a:	6923      	ldr	r3, [r4, #16]
 800ef2c:	9906      	ldr	r1, [sp, #24]
 800ef2e:	9805      	ldr	r0, [sp, #20]
 800ef30:	9d07      	ldr	r5, [sp, #28]
 800ef32:	47a8      	blx	r5
 800ef34:	3001      	adds	r0, #1
 800ef36:	d0af      	beq.n	800ee98 <_printf_i+0x140>
 800ef38:	6823      	ldr	r3, [r4, #0]
 800ef3a:	079b      	lsls	r3, r3, #30
 800ef3c:	d415      	bmi.n	800ef6a <_printf_i+0x212>
 800ef3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef40:	68e0      	ldr	r0, [r4, #12]
 800ef42:	4298      	cmp	r0, r3
 800ef44:	daaa      	bge.n	800ee9c <_printf_i+0x144>
 800ef46:	0018      	movs	r0, r3
 800ef48:	e7a8      	b.n	800ee9c <_printf_i+0x144>
 800ef4a:	0022      	movs	r2, r4
 800ef4c:	2301      	movs	r3, #1
 800ef4e:	9906      	ldr	r1, [sp, #24]
 800ef50:	9805      	ldr	r0, [sp, #20]
 800ef52:	9e07      	ldr	r6, [sp, #28]
 800ef54:	3219      	adds	r2, #25
 800ef56:	47b0      	blx	r6
 800ef58:	3001      	adds	r0, #1
 800ef5a:	d09d      	beq.n	800ee98 <_printf_i+0x140>
 800ef5c:	3501      	adds	r5, #1
 800ef5e:	68e3      	ldr	r3, [r4, #12]
 800ef60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ef62:	1a9b      	subs	r3, r3, r2
 800ef64:	42ab      	cmp	r3, r5
 800ef66:	dcf0      	bgt.n	800ef4a <_printf_i+0x1f2>
 800ef68:	e7e9      	b.n	800ef3e <_printf_i+0x1e6>
 800ef6a:	2500      	movs	r5, #0
 800ef6c:	e7f7      	b.n	800ef5e <_printf_i+0x206>
 800ef6e:	46c0      	nop			; (mov r8, r8)
 800ef70:	0800f95a 	.word	0x0800f95a
 800ef74:	0800f96b 	.word	0x0800f96b

0800ef78 <__swbuf_r>:
 800ef78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef7a:	0006      	movs	r6, r0
 800ef7c:	000d      	movs	r5, r1
 800ef7e:	0014      	movs	r4, r2
 800ef80:	2800      	cmp	r0, #0
 800ef82:	d004      	beq.n	800ef8e <__swbuf_r+0x16>
 800ef84:	6a03      	ldr	r3, [r0, #32]
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d101      	bne.n	800ef8e <__swbuf_r+0x16>
 800ef8a:	f7fe f939 	bl	800d200 <__sinit>
 800ef8e:	69a3      	ldr	r3, [r4, #24]
 800ef90:	60a3      	str	r3, [r4, #8]
 800ef92:	89a3      	ldrh	r3, [r4, #12]
 800ef94:	071b      	lsls	r3, r3, #28
 800ef96:	d528      	bpl.n	800efea <__swbuf_r+0x72>
 800ef98:	6923      	ldr	r3, [r4, #16]
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	d025      	beq.n	800efea <__swbuf_r+0x72>
 800ef9e:	6923      	ldr	r3, [r4, #16]
 800efa0:	6820      	ldr	r0, [r4, #0]
 800efa2:	b2ef      	uxtb	r7, r5
 800efa4:	1ac0      	subs	r0, r0, r3
 800efa6:	6963      	ldr	r3, [r4, #20]
 800efa8:	b2ed      	uxtb	r5, r5
 800efaa:	4283      	cmp	r3, r0
 800efac:	dc05      	bgt.n	800efba <__swbuf_r+0x42>
 800efae:	0021      	movs	r1, r4
 800efb0:	0030      	movs	r0, r6
 800efb2:	f7ff fc73 	bl	800e89c <_fflush_r>
 800efb6:	2800      	cmp	r0, #0
 800efb8:	d11d      	bne.n	800eff6 <__swbuf_r+0x7e>
 800efba:	68a3      	ldr	r3, [r4, #8]
 800efbc:	3001      	adds	r0, #1
 800efbe:	3b01      	subs	r3, #1
 800efc0:	60a3      	str	r3, [r4, #8]
 800efc2:	6823      	ldr	r3, [r4, #0]
 800efc4:	1c5a      	adds	r2, r3, #1
 800efc6:	6022      	str	r2, [r4, #0]
 800efc8:	701f      	strb	r7, [r3, #0]
 800efca:	6963      	ldr	r3, [r4, #20]
 800efcc:	4283      	cmp	r3, r0
 800efce:	d004      	beq.n	800efda <__swbuf_r+0x62>
 800efd0:	89a3      	ldrh	r3, [r4, #12]
 800efd2:	07db      	lsls	r3, r3, #31
 800efd4:	d507      	bpl.n	800efe6 <__swbuf_r+0x6e>
 800efd6:	2d0a      	cmp	r5, #10
 800efd8:	d105      	bne.n	800efe6 <__swbuf_r+0x6e>
 800efda:	0021      	movs	r1, r4
 800efdc:	0030      	movs	r0, r6
 800efde:	f7ff fc5d 	bl	800e89c <_fflush_r>
 800efe2:	2800      	cmp	r0, #0
 800efe4:	d107      	bne.n	800eff6 <__swbuf_r+0x7e>
 800efe6:	0028      	movs	r0, r5
 800efe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800efea:	0021      	movs	r1, r4
 800efec:	0030      	movs	r0, r6
 800efee:	f000 f805 	bl	800effc <__swsetup_r>
 800eff2:	2800      	cmp	r0, #0
 800eff4:	d0d3      	beq.n	800ef9e <__swbuf_r+0x26>
 800eff6:	2501      	movs	r5, #1
 800eff8:	426d      	negs	r5, r5
 800effa:	e7f4      	b.n	800efe6 <__swbuf_r+0x6e>

0800effc <__swsetup_r>:
 800effc:	4b30      	ldr	r3, [pc, #192]	; (800f0c0 <__swsetup_r+0xc4>)
 800effe:	b570      	push	{r4, r5, r6, lr}
 800f000:	0005      	movs	r5, r0
 800f002:	6818      	ldr	r0, [r3, #0]
 800f004:	000c      	movs	r4, r1
 800f006:	2800      	cmp	r0, #0
 800f008:	d004      	beq.n	800f014 <__swsetup_r+0x18>
 800f00a:	6a03      	ldr	r3, [r0, #32]
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d101      	bne.n	800f014 <__swsetup_r+0x18>
 800f010:	f7fe f8f6 	bl	800d200 <__sinit>
 800f014:	230c      	movs	r3, #12
 800f016:	5ee2      	ldrsh	r2, [r4, r3]
 800f018:	b293      	uxth	r3, r2
 800f01a:	0711      	lsls	r1, r2, #28
 800f01c:	d423      	bmi.n	800f066 <__swsetup_r+0x6a>
 800f01e:	06d9      	lsls	r1, r3, #27
 800f020:	d407      	bmi.n	800f032 <__swsetup_r+0x36>
 800f022:	2309      	movs	r3, #9
 800f024:	2001      	movs	r0, #1
 800f026:	602b      	str	r3, [r5, #0]
 800f028:	3337      	adds	r3, #55	; 0x37
 800f02a:	4313      	orrs	r3, r2
 800f02c:	81a3      	strh	r3, [r4, #12]
 800f02e:	4240      	negs	r0, r0
 800f030:	bd70      	pop	{r4, r5, r6, pc}
 800f032:	075b      	lsls	r3, r3, #29
 800f034:	d513      	bpl.n	800f05e <__swsetup_r+0x62>
 800f036:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f038:	2900      	cmp	r1, #0
 800f03a:	d008      	beq.n	800f04e <__swsetup_r+0x52>
 800f03c:	0023      	movs	r3, r4
 800f03e:	3344      	adds	r3, #68	; 0x44
 800f040:	4299      	cmp	r1, r3
 800f042:	d002      	beq.n	800f04a <__swsetup_r+0x4e>
 800f044:	0028      	movs	r0, r5
 800f046:	f7fe fa6b 	bl	800d520 <_free_r>
 800f04a:	2300      	movs	r3, #0
 800f04c:	6363      	str	r3, [r4, #52]	; 0x34
 800f04e:	2224      	movs	r2, #36	; 0x24
 800f050:	89a3      	ldrh	r3, [r4, #12]
 800f052:	4393      	bics	r3, r2
 800f054:	81a3      	strh	r3, [r4, #12]
 800f056:	2300      	movs	r3, #0
 800f058:	6063      	str	r3, [r4, #4]
 800f05a:	6923      	ldr	r3, [r4, #16]
 800f05c:	6023      	str	r3, [r4, #0]
 800f05e:	2308      	movs	r3, #8
 800f060:	89a2      	ldrh	r2, [r4, #12]
 800f062:	4313      	orrs	r3, r2
 800f064:	81a3      	strh	r3, [r4, #12]
 800f066:	6923      	ldr	r3, [r4, #16]
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d10b      	bne.n	800f084 <__swsetup_r+0x88>
 800f06c:	21a0      	movs	r1, #160	; 0xa0
 800f06e:	2280      	movs	r2, #128	; 0x80
 800f070:	89a3      	ldrh	r3, [r4, #12]
 800f072:	0089      	lsls	r1, r1, #2
 800f074:	0092      	lsls	r2, r2, #2
 800f076:	400b      	ands	r3, r1
 800f078:	4293      	cmp	r3, r2
 800f07a:	d003      	beq.n	800f084 <__swsetup_r+0x88>
 800f07c:	0021      	movs	r1, r4
 800f07e:	0028      	movs	r0, r5
 800f080:	f000 f89e 	bl	800f1c0 <__smakebuf_r>
 800f084:	220c      	movs	r2, #12
 800f086:	5ea3      	ldrsh	r3, [r4, r2]
 800f088:	2001      	movs	r0, #1
 800f08a:	001a      	movs	r2, r3
 800f08c:	b299      	uxth	r1, r3
 800f08e:	4002      	ands	r2, r0
 800f090:	4203      	tst	r3, r0
 800f092:	d00f      	beq.n	800f0b4 <__swsetup_r+0xb8>
 800f094:	2200      	movs	r2, #0
 800f096:	60a2      	str	r2, [r4, #8]
 800f098:	6962      	ldr	r2, [r4, #20]
 800f09a:	4252      	negs	r2, r2
 800f09c:	61a2      	str	r2, [r4, #24]
 800f09e:	2000      	movs	r0, #0
 800f0a0:	6922      	ldr	r2, [r4, #16]
 800f0a2:	4282      	cmp	r2, r0
 800f0a4:	d1c4      	bne.n	800f030 <__swsetup_r+0x34>
 800f0a6:	0609      	lsls	r1, r1, #24
 800f0a8:	d5c2      	bpl.n	800f030 <__swsetup_r+0x34>
 800f0aa:	2240      	movs	r2, #64	; 0x40
 800f0ac:	4313      	orrs	r3, r2
 800f0ae:	81a3      	strh	r3, [r4, #12]
 800f0b0:	3801      	subs	r0, #1
 800f0b2:	e7bd      	b.n	800f030 <__swsetup_r+0x34>
 800f0b4:	0788      	lsls	r0, r1, #30
 800f0b6:	d400      	bmi.n	800f0ba <__swsetup_r+0xbe>
 800f0b8:	6962      	ldr	r2, [r4, #20]
 800f0ba:	60a2      	str	r2, [r4, #8]
 800f0bc:	e7ef      	b.n	800f09e <__swsetup_r+0xa2>
 800f0be:	46c0      	nop			; (mov r8, r8)
 800f0c0:	200001d4 	.word	0x200001d4

0800f0c4 <_raise_r>:
 800f0c4:	b570      	push	{r4, r5, r6, lr}
 800f0c6:	0004      	movs	r4, r0
 800f0c8:	000d      	movs	r5, r1
 800f0ca:	291f      	cmp	r1, #31
 800f0cc:	d904      	bls.n	800f0d8 <_raise_r+0x14>
 800f0ce:	2316      	movs	r3, #22
 800f0d0:	6003      	str	r3, [r0, #0]
 800f0d2:	2001      	movs	r0, #1
 800f0d4:	4240      	negs	r0, r0
 800f0d6:	bd70      	pop	{r4, r5, r6, pc}
 800f0d8:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d004      	beq.n	800f0e8 <_raise_r+0x24>
 800f0de:	008a      	lsls	r2, r1, #2
 800f0e0:	189b      	adds	r3, r3, r2
 800f0e2:	681a      	ldr	r2, [r3, #0]
 800f0e4:	2a00      	cmp	r2, #0
 800f0e6:	d108      	bne.n	800f0fa <_raise_r+0x36>
 800f0e8:	0020      	movs	r0, r4
 800f0ea:	f000 f831 	bl	800f150 <_getpid_r>
 800f0ee:	002a      	movs	r2, r5
 800f0f0:	0001      	movs	r1, r0
 800f0f2:	0020      	movs	r0, r4
 800f0f4:	f000 f81a 	bl	800f12c <_kill_r>
 800f0f8:	e7ed      	b.n	800f0d6 <_raise_r+0x12>
 800f0fa:	2000      	movs	r0, #0
 800f0fc:	2a01      	cmp	r2, #1
 800f0fe:	d0ea      	beq.n	800f0d6 <_raise_r+0x12>
 800f100:	1c51      	adds	r1, r2, #1
 800f102:	d103      	bne.n	800f10c <_raise_r+0x48>
 800f104:	2316      	movs	r3, #22
 800f106:	3001      	adds	r0, #1
 800f108:	6023      	str	r3, [r4, #0]
 800f10a:	e7e4      	b.n	800f0d6 <_raise_r+0x12>
 800f10c:	2400      	movs	r4, #0
 800f10e:	0028      	movs	r0, r5
 800f110:	601c      	str	r4, [r3, #0]
 800f112:	4790      	blx	r2
 800f114:	0020      	movs	r0, r4
 800f116:	e7de      	b.n	800f0d6 <_raise_r+0x12>

0800f118 <raise>:
 800f118:	b510      	push	{r4, lr}
 800f11a:	4b03      	ldr	r3, [pc, #12]	; (800f128 <raise+0x10>)
 800f11c:	0001      	movs	r1, r0
 800f11e:	6818      	ldr	r0, [r3, #0]
 800f120:	f7ff ffd0 	bl	800f0c4 <_raise_r>
 800f124:	bd10      	pop	{r4, pc}
 800f126:	46c0      	nop			; (mov r8, r8)
 800f128:	200001d4 	.word	0x200001d4

0800f12c <_kill_r>:
 800f12c:	2300      	movs	r3, #0
 800f12e:	b570      	push	{r4, r5, r6, lr}
 800f130:	4d06      	ldr	r5, [pc, #24]	; (800f14c <_kill_r+0x20>)
 800f132:	0004      	movs	r4, r0
 800f134:	0008      	movs	r0, r1
 800f136:	0011      	movs	r1, r2
 800f138:	602b      	str	r3, [r5, #0]
 800f13a:	f7f5 feb3 	bl	8004ea4 <_kill>
 800f13e:	1c43      	adds	r3, r0, #1
 800f140:	d103      	bne.n	800f14a <_kill_r+0x1e>
 800f142:	682b      	ldr	r3, [r5, #0]
 800f144:	2b00      	cmp	r3, #0
 800f146:	d000      	beq.n	800f14a <_kill_r+0x1e>
 800f148:	6023      	str	r3, [r4, #0]
 800f14a:	bd70      	pop	{r4, r5, r6, pc}
 800f14c:	20002a1c 	.word	0x20002a1c

0800f150 <_getpid_r>:
 800f150:	b510      	push	{r4, lr}
 800f152:	f7f5 fea1 	bl	8004e98 <_getpid>
 800f156:	bd10      	pop	{r4, pc}

0800f158 <memchr>:
 800f158:	b2c9      	uxtb	r1, r1
 800f15a:	1882      	adds	r2, r0, r2
 800f15c:	4290      	cmp	r0, r2
 800f15e:	d101      	bne.n	800f164 <memchr+0xc>
 800f160:	2000      	movs	r0, #0
 800f162:	4770      	bx	lr
 800f164:	7803      	ldrb	r3, [r0, #0]
 800f166:	428b      	cmp	r3, r1
 800f168:	d0fb      	beq.n	800f162 <memchr+0xa>
 800f16a:	3001      	adds	r0, #1
 800f16c:	e7f6      	b.n	800f15c <memchr+0x4>
	...

0800f170 <__swhatbuf_r>:
 800f170:	b570      	push	{r4, r5, r6, lr}
 800f172:	000e      	movs	r6, r1
 800f174:	001d      	movs	r5, r3
 800f176:	230e      	movs	r3, #14
 800f178:	5ec9      	ldrsh	r1, [r1, r3]
 800f17a:	0014      	movs	r4, r2
 800f17c:	b096      	sub	sp, #88	; 0x58
 800f17e:	2900      	cmp	r1, #0
 800f180:	da0c      	bge.n	800f19c <__swhatbuf_r+0x2c>
 800f182:	89b2      	ldrh	r2, [r6, #12]
 800f184:	2380      	movs	r3, #128	; 0x80
 800f186:	0011      	movs	r1, r2
 800f188:	4019      	ands	r1, r3
 800f18a:	421a      	tst	r2, r3
 800f18c:	d013      	beq.n	800f1b6 <__swhatbuf_r+0x46>
 800f18e:	2100      	movs	r1, #0
 800f190:	3b40      	subs	r3, #64	; 0x40
 800f192:	2000      	movs	r0, #0
 800f194:	6029      	str	r1, [r5, #0]
 800f196:	6023      	str	r3, [r4, #0]
 800f198:	b016      	add	sp, #88	; 0x58
 800f19a:	bd70      	pop	{r4, r5, r6, pc}
 800f19c:	466a      	mov	r2, sp
 800f19e:	f000 f84d 	bl	800f23c <_fstat_r>
 800f1a2:	2800      	cmp	r0, #0
 800f1a4:	dbed      	blt.n	800f182 <__swhatbuf_r+0x12>
 800f1a6:	23f0      	movs	r3, #240	; 0xf0
 800f1a8:	9901      	ldr	r1, [sp, #4]
 800f1aa:	021b      	lsls	r3, r3, #8
 800f1ac:	4019      	ands	r1, r3
 800f1ae:	4b03      	ldr	r3, [pc, #12]	; (800f1bc <__swhatbuf_r+0x4c>)
 800f1b0:	18c9      	adds	r1, r1, r3
 800f1b2:	424b      	negs	r3, r1
 800f1b4:	4159      	adcs	r1, r3
 800f1b6:	2380      	movs	r3, #128	; 0x80
 800f1b8:	00db      	lsls	r3, r3, #3
 800f1ba:	e7ea      	b.n	800f192 <__swhatbuf_r+0x22>
 800f1bc:	ffffe000 	.word	0xffffe000

0800f1c0 <__smakebuf_r>:
 800f1c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f1c2:	2602      	movs	r6, #2
 800f1c4:	898b      	ldrh	r3, [r1, #12]
 800f1c6:	0005      	movs	r5, r0
 800f1c8:	000c      	movs	r4, r1
 800f1ca:	4233      	tst	r3, r6
 800f1cc:	d006      	beq.n	800f1dc <__smakebuf_r+0x1c>
 800f1ce:	0023      	movs	r3, r4
 800f1d0:	3347      	adds	r3, #71	; 0x47
 800f1d2:	6023      	str	r3, [r4, #0]
 800f1d4:	6123      	str	r3, [r4, #16]
 800f1d6:	2301      	movs	r3, #1
 800f1d8:	6163      	str	r3, [r4, #20]
 800f1da:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800f1dc:	466a      	mov	r2, sp
 800f1de:	ab01      	add	r3, sp, #4
 800f1e0:	f7ff ffc6 	bl	800f170 <__swhatbuf_r>
 800f1e4:	9900      	ldr	r1, [sp, #0]
 800f1e6:	0007      	movs	r7, r0
 800f1e8:	0028      	movs	r0, r5
 800f1ea:	f7fe fd61 	bl	800dcb0 <_malloc_r>
 800f1ee:	2800      	cmp	r0, #0
 800f1f0:	d108      	bne.n	800f204 <__smakebuf_r+0x44>
 800f1f2:	220c      	movs	r2, #12
 800f1f4:	5ea3      	ldrsh	r3, [r4, r2]
 800f1f6:	059a      	lsls	r2, r3, #22
 800f1f8:	d4ef      	bmi.n	800f1da <__smakebuf_r+0x1a>
 800f1fa:	2203      	movs	r2, #3
 800f1fc:	4393      	bics	r3, r2
 800f1fe:	431e      	orrs	r6, r3
 800f200:	81a6      	strh	r6, [r4, #12]
 800f202:	e7e4      	b.n	800f1ce <__smakebuf_r+0xe>
 800f204:	2380      	movs	r3, #128	; 0x80
 800f206:	89a2      	ldrh	r2, [r4, #12]
 800f208:	6020      	str	r0, [r4, #0]
 800f20a:	4313      	orrs	r3, r2
 800f20c:	81a3      	strh	r3, [r4, #12]
 800f20e:	9b00      	ldr	r3, [sp, #0]
 800f210:	6120      	str	r0, [r4, #16]
 800f212:	6163      	str	r3, [r4, #20]
 800f214:	9b01      	ldr	r3, [sp, #4]
 800f216:	2b00      	cmp	r3, #0
 800f218:	d00c      	beq.n	800f234 <__smakebuf_r+0x74>
 800f21a:	0028      	movs	r0, r5
 800f21c:	230e      	movs	r3, #14
 800f21e:	5ee1      	ldrsh	r1, [r4, r3]
 800f220:	f000 f81e 	bl	800f260 <_isatty_r>
 800f224:	2800      	cmp	r0, #0
 800f226:	d005      	beq.n	800f234 <__smakebuf_r+0x74>
 800f228:	2303      	movs	r3, #3
 800f22a:	89a2      	ldrh	r2, [r4, #12]
 800f22c:	439a      	bics	r2, r3
 800f22e:	3b02      	subs	r3, #2
 800f230:	4313      	orrs	r3, r2
 800f232:	81a3      	strh	r3, [r4, #12]
 800f234:	89a3      	ldrh	r3, [r4, #12]
 800f236:	433b      	orrs	r3, r7
 800f238:	81a3      	strh	r3, [r4, #12]
 800f23a:	e7ce      	b.n	800f1da <__smakebuf_r+0x1a>

0800f23c <_fstat_r>:
 800f23c:	2300      	movs	r3, #0
 800f23e:	b570      	push	{r4, r5, r6, lr}
 800f240:	4d06      	ldr	r5, [pc, #24]	; (800f25c <_fstat_r+0x20>)
 800f242:	0004      	movs	r4, r0
 800f244:	0008      	movs	r0, r1
 800f246:	0011      	movs	r1, r2
 800f248:	602b      	str	r3, [r5, #0]
 800f24a:	f7f5 fe8a 	bl	8004f62 <_fstat>
 800f24e:	1c43      	adds	r3, r0, #1
 800f250:	d103      	bne.n	800f25a <_fstat_r+0x1e>
 800f252:	682b      	ldr	r3, [r5, #0]
 800f254:	2b00      	cmp	r3, #0
 800f256:	d000      	beq.n	800f25a <_fstat_r+0x1e>
 800f258:	6023      	str	r3, [r4, #0]
 800f25a:	bd70      	pop	{r4, r5, r6, pc}
 800f25c:	20002a1c 	.word	0x20002a1c

0800f260 <_isatty_r>:
 800f260:	2300      	movs	r3, #0
 800f262:	b570      	push	{r4, r5, r6, lr}
 800f264:	4d06      	ldr	r5, [pc, #24]	; (800f280 <_isatty_r+0x20>)
 800f266:	0004      	movs	r4, r0
 800f268:	0008      	movs	r0, r1
 800f26a:	602b      	str	r3, [r5, #0]
 800f26c:	f7f5 fe87 	bl	8004f7e <_isatty>
 800f270:	1c43      	adds	r3, r0, #1
 800f272:	d103      	bne.n	800f27c <_isatty_r+0x1c>
 800f274:	682b      	ldr	r3, [r5, #0]
 800f276:	2b00      	cmp	r3, #0
 800f278:	d000      	beq.n	800f27c <_isatty_r+0x1c>
 800f27a:	6023      	str	r3, [r4, #0]
 800f27c:	bd70      	pop	{r4, r5, r6, pc}
 800f27e:	46c0      	nop			; (mov r8, r8)
 800f280:	20002a1c 	.word	0x20002a1c

0800f284 <_init>:
 800f284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f286:	46c0      	nop			; (mov r8, r8)
 800f288:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f28a:	bc08      	pop	{r3}
 800f28c:	469e      	mov	lr, r3
 800f28e:	4770      	bx	lr

0800f290 <_fini>:
 800f290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f292:	46c0      	nop			; (mov r8, r8)
 800f294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f296:	bc08      	pop	{r3}
 800f298:	469e      	mov	lr, r3
 800f29a:	4770      	bx	lr
