library IEEE;
use IEEE.Std_Logic_1164.all;
entity decod7seg is
port (C: in std_logic_vector(7 downto 0);
		F: out std_logic_vector(7 downto 0)
);
end decod7seg;

architecture arqDecod of decod7seg is
begin
	F <= 	"00000000" when C = "1000000" else
			"00000001" when C = "1111001" else
			"00000010" when C = "0100100" else
		   "00000011" when C = "0110000" else
			"00000100" when C = "0011001" else
			"00000101" when C = "0010010" else
			"00000110" when C = "0000010" else
			"00000111" when C = "1111000" else
			"00001000" when C = "0000000" else
			"00001001" when C = "0010000" else
			"00001010" when C = "1000111" else
			
											
end arqDecod;