Analysis & Synthesis report for DE2_115
Tue May 17 04:50:30 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_115|top:top_module|state_r
 11. State Machine - |DE2_115|top:top_module|AudioPlayer:audi_player|state_r
 12. State Machine - |DE2_115|top:top_module|AudioRecorder:audi_recorder|state_r
 13. State Machine - |DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender|state_r
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for jfjplayer:player|jfjplayer_altpll_0:altpll_0
 20. Source assignments for jfjplayer:player|jfjplayer_altpll_0:altpll_0|jfjplayer_altpll_0_stdsync_sv6:stdsync2|jfjplayer_altpll_0_dffpipe_l2c:dffpipe3
 21. Source assignments for jfjplayer:player|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 22. Source assignments for jfjplayer:player|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 23. Parameter Settings for User Entity Instance: jfjplayer:player|altera_reset_controller:rst_controller
 24. Parameter Settings for User Entity Instance: jfjplayer:player|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 25. Parameter Settings for User Entity Instance: jfjplayer:player|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 26. Parameter Settings for User Entity Instance: Debounce:deb0
 27. Parameter Settings for User Entity Instance: Debounce:deb1
 28. Parameter Settings for User Entity Instance: Debounce:deb2
 29. Parameter Settings for User Entity Instance: Debounce:deb3
 30. Parameter Settings for User Entity Instance: top:top_module
 31. Parameter Settings for User Entity Instance: top:top_module|I2cInitialize:i2cinit
 32. Parameter Settings for User Entity Instance: top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender
 33. Parameter Settings for User Entity Instance: top:top_module|AudioRecorder:audi_recorder
 34. Parameter Settings for User Entity Instance: top:top_module|AudioPlayer:audi_player
 35. Parameter Settings for User Entity Instance: SevenHexAlphabet:seven_alpha
 36. Parameter Settings for User Entity Instance: SevenHexTime:seven_dec_time
 37. Parameter Settings for User Entity Instance: SevenHexSpeed:seven_dec_speed
 38. Parameter Settings for Inferred Entity Instance: SevenHexTime:seven_dec_time|lpm_divide:Mod0
 39. Parameter Settings for Inferred Entity Instance: SevenHexTime:seven_dec_time|lpm_divide:Div0
 40. Parameter Settings for Inferred Entity Instance: top:top_module|AudioPlayer:audi_player|lpm_mult:Mult0
 41. Parameter Settings for Inferred Entity Instance: top:top_module|AudioPlayer:audi_player|lpm_divide:Div0
 42. lpm_mult Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "SevenHexSpeed:seven_dec_speed"
 44. Port Connectivity Checks: "SevenHexTime:seven_dec_time"
 45. Port Connectivity Checks: "top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender"
 46. Port Connectivity Checks: "top:top_module"
 47. Port Connectivity Checks: "Debounce:deb3"
 48. Port Connectivity Checks: "Debounce:deb2"
 49. Port Connectivity Checks: "Debounce:deb1"
 50. Port Connectivity Checks: "Debounce:deb0"
 51. Port Connectivity Checks: "jfjplayer:player|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 52. Port Connectivity Checks: "jfjplayer:player|altera_reset_controller:rst_controller"
 53. Port Connectivity Checks: "jfjplayer:player|jfjplayer_altpll_0:altpll_0|jfjplayer_altpll_0_altpll_kpa2:sd1"
 54. Port Connectivity Checks: "jfjplayer:player|jfjplayer_altpll_0:altpll_0"
 55. Post-Synthesis Netlist Statistics for Top Partition
 56. Elapsed Time Per Partition
 57. Analysis & Synthesis Messages
 58. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 17 04:50:30 2016           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; DE2_115                                         ;
; Top-level Entity Name              ; DE2_115                                         ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,027                                           ;
;     Total combinational functions  ; 1,027                                           ;
;     Dedicated logic registers      ; 366                                             ;
; Total registers                    ; 366                                             ;
; Total pins                         ; 480                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115            ; DE2_115            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEIV_SAFE_WRITE ; RESTRUCTURE              ;
+----------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library   ;
+------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+-----------+
; Debounce.sv                                                ; yes             ; User SystemVerilog HDL File  ; /home/jfj/DCLab/Lab3/Debounce.sv                                                ;           ;
; DE2_115.sv                                                 ; yes             ; User SystemVerilog HDL File  ; /home/jfj/DCLab/Lab3/DE2_115.sv                                                 ;           ;
; jfjplayer/synthesis/jfjplayer.v                            ; yes             ; User Verilog HDL File        ; /home/jfj/DCLab/Lab3/jfjplayer/synthesis/jfjplayer.v                            ; jfjplayer ;
; jfjplayer/synthesis/submodules/altera_reset_controller.v   ; yes             ; User Verilog HDL File        ; /home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/altera_reset_controller.v   ; jfjplayer ;
; jfjplayer/synthesis/submodules/altera_reset_synchronizer.v ; yes             ; User Verilog HDL File        ; /home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/altera_reset_synchronizer.v ; jfjplayer ;
; jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v        ; yes             ; User Verilog HDL File        ; /home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v        ; jfjplayer ;
; SevenHexSpeed.sv                                           ; yes             ; User SystemVerilog HDL File  ; /home/jfj/DCLab/Lab3/SevenHexSpeed.sv                                           ;           ;
; SevenHexAlphabet.sv                                        ; yes             ; User SystemVerilog HDL File  ; /home/jfj/DCLab/Lab3/SevenHexAlphabet.sv                                        ;           ;
; AudioRecorder.sv                                           ; yes             ; User SystemVerilog HDL File  ; /home/jfj/DCLab/Lab3/AudioRecorder.sv                                           ;           ;
; AudioPlayer.sv                                             ; yes             ; User SystemVerilog HDL File  ; /home/jfj/DCLab/Lab3/AudioPlayer.sv                                             ;           ;
; top.sv                                                     ; yes             ; User SystemVerilog HDL File  ; /home/jfj/DCLab/Lab3/top.sv                                                     ;           ;
; SevenHexTime.sv                                            ; yes             ; User SystemVerilog HDL File  ; /home/jfj/DCLab/Lab3/SevenHexTime.sv                                            ;           ;
; I2cSender.sv                                               ; yes             ; User SystemVerilog HDL File  ; /home/jfj/DCLab/Lab3/I2cSender.sv                                               ;           ;
; I2cInitialize.sv                                           ; yes             ; User SystemVerilog HDL File  ; /home/jfj/DCLab/Lab3/I2cInitialize.sv                                           ;           ;
; lpm_divide.tdf                                             ; yes             ; Megafunction                 ; /home/jfj/altera/15.1/quartus/libraries/megafunctions/lpm_divide.tdf            ;           ;
; abs_divider.inc                                            ; yes             ; Megafunction                 ; /home/jfj/altera/15.1/quartus/libraries/megafunctions/abs_divider.inc           ;           ;
; sign_div_unsign.inc                                        ; yes             ; Megafunction                 ; /home/jfj/altera/15.1/quartus/libraries/megafunctions/sign_div_unsign.inc       ;           ;
; aglobal151.inc                                             ; yes             ; Megafunction                 ; /home/jfj/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc            ;           ;
; db/lpm_divide_k9m.tdf                                      ; yes             ; Auto-Generated Megafunction  ; /home/jfj/DCLab/Lab3/db/lpm_divide_k9m.tdf                                      ;           ;
; db/sign_div_unsign_9kh.tdf                                 ; yes             ; Auto-Generated Megafunction  ; /home/jfj/DCLab/Lab3/db/sign_div_unsign_9kh.tdf                                 ;           ;
; db/alt_u_div_64f.tdf                                       ; yes             ; Auto-Generated Megafunction  ; /home/jfj/DCLab/Lab3/db/alt_u_div_64f.tdf                                       ;           ;
; db/add_sub_7pc.tdf                                         ; yes             ; Auto-Generated Megafunction  ; /home/jfj/DCLab/Lab3/db/add_sub_7pc.tdf                                         ;           ;
; db/add_sub_8pc.tdf                                         ; yes             ; Auto-Generated Megafunction  ; /home/jfj/DCLab/Lab3/db/add_sub_8pc.tdf                                         ;           ;
; db/lpm_divide_hhm.tdf                                      ; yes             ; Auto-Generated Megafunction  ; /home/jfj/DCLab/Lab3/db/lpm_divide_hhm.tdf                                      ;           ;
; lpm_mult.tdf                                               ; yes             ; Megafunction                 ; /home/jfj/altera/15.1/quartus/libraries/megafunctions/lpm_mult.tdf              ;           ;
; lpm_add_sub.inc                                            ; yes             ; Megafunction                 ; /home/jfj/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc           ;           ;
; multcore.inc                                               ; yes             ; Megafunction                 ; /home/jfj/altera/15.1/quartus/libraries/megafunctions/multcore.inc              ;           ;
; bypassff.inc                                               ; yes             ; Megafunction                 ; /home/jfj/altera/15.1/quartus/libraries/megafunctions/bypassff.inc              ;           ;
; altshift.inc                                               ; yes             ; Megafunction                 ; /home/jfj/altera/15.1/quartus/libraries/megafunctions/altshift.inc              ;           ;
; db/mult_d4t.tdf                                            ; yes             ; Auto-Generated Megafunction  ; /home/jfj/DCLab/Lab3/db/mult_d4t.tdf                                            ;           ;
; db/lpm_divide_q0p.tdf                                      ; yes             ; Auto-Generated Megafunction  ; /home/jfj/DCLab/Lab3/db/lpm_divide_q0p.tdf                                      ;           ;
; db/abs_divider_lbg.tdf                                     ; yes             ; Auto-Generated Megafunction  ; /home/jfj/DCLab/Lab3/db/abs_divider_lbg.tdf                                     ;           ;
; db/alt_u_div_87f.tdf                                       ; yes             ; Auto-Generated Megafunction  ; /home/jfj/DCLab/Lab3/db/alt_u_div_87f.tdf                                       ;           ;
; db/lpm_abs_1v9.tdf                                         ; yes             ; Auto-Generated Megafunction  ; /home/jfj/DCLab/Lab3/db/lpm_abs_1v9.tdf                                         ;           ;
; db/lpm_abs_k0a.tdf                                         ; yes             ; Auto-Generated Megafunction  ; /home/jfj/DCLab/Lab3/db/lpm_abs_k0a.tdf                                         ;           ;
+------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+-----------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,027          ;
;                                             ;                ;
; Total combinational functions               ; 1027           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 351            ;
;     -- 3 input functions                    ; 366            ;
;     -- <=2 input functions                  ; 310            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 796            ;
;     -- arithmetic mode                      ; 231            ;
;                                             ;                ;
; Total registers                             ; 366            ;
;     -- Dedicated logic registers            ; 366            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 480            ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; AUD_BCLK~input ;
; Maximum fan-out                             ; 162            ;
; Total fan-out                               ; 4889           ;
; Average fan-out                             ; 1.96           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                               ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115                                      ; 1027 (0)          ; 366 (0)      ; 0           ; 0            ; 0       ; 0         ; 480  ; 0            ; |DE2_115                                                                                                                                                          ; work         ;
;    |Debounce:deb0|                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Debounce:deb0                                                                                                                                            ; work         ;
;    |Debounce:deb1|                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Debounce:deb1                                                                                                                                            ; work         ;
;    |Debounce:deb2|                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Debounce:deb2                                                                                                                                            ; work         ;
;    |Debounce:deb3|                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Debounce:deb3                                                                                                                                            ; work         ;
;    |SevenHexAlphabet:seven_alpha|             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SevenHexAlphabet:seven_alpha                                                                                                                             ; work         ;
;    |SevenHexSpeed:seven_dec_speed|            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SevenHexSpeed:seven_dec_speed                                                                                                                            ; work         ;
;    |SevenHexTime:seven_dec_time|              ; 85 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SevenHexTime:seven_dec_time                                                                                                                              ; work         ;
;       |lpm_divide:Div0|                       ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SevenHexTime:seven_dec_time|lpm_divide:Div0                                                                                                              ; work         ;
;          |lpm_divide_hhm:auto_generated|      ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SevenHexTime:seven_dec_time|lpm_divide:Div0|lpm_divide_hhm:auto_generated                                                                                ; work         ;
;             |sign_div_unsign_9kh:divider|     ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SevenHexTime:seven_dec_time|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                                                    ; work         ;
;                |alt_u_div_64f:divider|        ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SevenHexTime:seven_dec_time|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider                              ; work         ;
;       |lpm_divide:Mod0|                       ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SevenHexTime:seven_dec_time|lpm_divide:Mod0                                                                                                              ; work         ;
;          |lpm_divide_k9m:auto_generated|      ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SevenHexTime:seven_dec_time|lpm_divide:Mod0|lpm_divide_k9m:auto_generated                                                                                ; work         ;
;             |sign_div_unsign_9kh:divider|     ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SevenHexTime:seven_dec_time|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                                                    ; work         ;
;                |alt_u_div_64f:divider|        ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SevenHexTime:seven_dec_time|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider                              ; work         ;
;    |jfjplayer:player|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|jfjplayer:player                                                                                                                                         ; jfjplayer    ;
;       |jfjplayer_altpll_0:altpll_0|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|jfjplayer:player|jfjplayer_altpll_0:altpll_0                                                                                                             ; jfjplayer    ;
;          |jfjplayer_altpll_0_altpll_kpa2:sd1| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|jfjplayer:player|jfjplayer_altpll_0:altpll_0|jfjplayer_altpll_0_altpll_kpa2:sd1                                                                          ; jfjplayer    ;
;    |top:top_module|                           ; 905 (188)         ; 346 (125)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top:top_module                                                                                                                                           ; work         ;
;       |AudioPlayer:audi_player|               ; 518 (233)         ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top:top_module|AudioPlayer:audi_player                                                                                                                   ; work         ;
;          |lpm_divide:Div0|                    ; 210 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top:top_module|AudioPlayer:audi_player|lpm_divide:Div0                                                                                                   ; work         ;
;             |lpm_divide_q0p:auto_generated|   ; 210 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top:top_module|AudioPlayer:audi_player|lpm_divide:Div0|lpm_divide_q0p:auto_generated                                                                     ; work         ;
;                |abs_divider_lbg:divider|      ; 210 (33)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top:top_module|AudioPlayer:audi_player|lpm_divide:Div0|lpm_divide_q0p:auto_generated|abs_divider_lbg:divider                                             ; work         ;
;                   |alt_u_div_87f:divider|     ; 152 (149)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top:top_module|AudioPlayer:audi_player|lpm_divide:Div0|lpm_divide_q0p:auto_generated|abs_divider_lbg:divider|alt_u_div_87f:divider                       ; work         ;
;                      |add_sub_7pc:add_sub_0|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top:top_module|AudioPlayer:audi_player|lpm_divide:Div0|lpm_divide_q0p:auto_generated|abs_divider_lbg:divider|alt_u_div_87f:divider|add_sub_7pc:add_sub_0 ; work         ;
;                      |add_sub_8pc:add_sub_1|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top:top_module|AudioPlayer:audi_player|lpm_divide:Div0|lpm_divide_q0p:auto_generated|abs_divider_lbg:divider|alt_u_div_87f:divider|add_sub_8pc:add_sub_1 ; work         ;
;                   |lpm_abs_1v9:my_abs_den|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top:top_module|AudioPlayer:audi_player|lpm_divide:Div0|lpm_divide_q0p:auto_generated|abs_divider_lbg:divider|lpm_abs_1v9:my_abs_den                      ; work         ;
;                   |lpm_abs_k0a:my_abs_num|    ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top:top_module|AudioPlayer:audi_player|lpm_divide:Div0|lpm_divide_q0p:auto_generated|abs_divider_lbg:divider|lpm_abs_k0a:my_abs_num                      ; work         ;
;          |lpm_mult:Mult0|                     ; 75 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top:top_module|AudioPlayer:audi_player|lpm_mult:Mult0                                                                                                    ; work         ;
;             |mult_d4t:auto_generated|         ; 75 (75)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top:top_module|AudioPlayer:audi_player|lpm_mult:Mult0|mult_d4t:auto_generated                                                                            ; work         ;
;       |AudioRecorder:audi_recorder|           ; 107 (107)         ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top:top_module|AudioRecorder:audi_recorder                                                                                                               ; work         ;
;       |I2cInitialize:i2cinit|                 ; 92 (28)           ; 59 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top:top_module|I2cInitialize:i2cinit                                                                                                                     ; work         ;
;          |I2cSender:i2c_sender|               ; 64 (64)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender                                                                                                ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                         ;
+--------+-------------------------+---------+--------------+--------------+------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                  ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                    ; 15.1    ; N/A          ; N/A          ; |DE2_115|jfjplayer:player                                        ; jfjplayer.qsys  ;
; Altera ; altpll                  ; 15.1    ; N/A          ; N/A          ; |DE2_115|jfjplayer:player|jfjplayer_altpll_0:altpll_0            ; jfjplayer.qsys  ;
; Altera ; altera_reset_controller ; 15.1    ; N/A          ; N/A          ; |DE2_115|jfjplayer:player|altera_reset_controller:rst_controller ; jfjplayer.qsys  ;
+--------+-------------------------+---------+--------------+--------------+------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|top:top_module|state_r                                                            ;
+----------------+----------------+--------------+---------------+-------------+--------------+--------------+
; Name           ; state_r.P_PLAY ; state_r.PLAY ; state_r.P_REC ; state_r.REC ; state_r.IDLE ; state_r.INIT ;
+----------------+----------------+--------------+---------------+-------------+--------------+--------------+
; state_r.INIT   ; 0              ; 0            ; 0             ; 0           ; 0            ; 0            ;
; state_r.IDLE   ; 0              ; 0            ; 0             ; 0           ; 1            ; 1            ;
; state_r.REC    ; 0              ; 0            ; 0             ; 1           ; 0            ; 1            ;
; state_r.P_REC  ; 0              ; 0            ; 1             ; 0           ; 0            ; 1            ;
; state_r.PLAY   ; 0              ; 1            ; 0             ; 0           ; 0            ; 1            ;
; state_r.P_PLAY ; 1              ; 0            ; 0             ; 0           ; 0            ; 1            ;
+----------------+----------------+--------------+---------------+-------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|top:top_module|AudioPlayer:audi_player|state_r                                                                 ;
+-------------------+-------------+---------------+-------------------+-------------------+-------------+------------------+--------------+
; Name              ; state_r.END ; state_r.PAUSE ; state_r.SEND_FAST ; state_r.SEND_SLOW ; state_r.CON ; state_r.GET_DATA ; state_r.IDLE ;
+-------------------+-------------+---------------+-------------------+-------------------+-------------+------------------+--------------+
; state_r.IDLE      ; 0           ; 0             ; 0                 ; 0                 ; 0           ; 0                ; 0            ;
; state_r.GET_DATA  ; 0           ; 0             ; 0                 ; 0                 ; 0           ; 1                ; 1            ;
; state_r.CON       ; 0           ; 0             ; 0                 ; 0                 ; 1           ; 0                ; 1            ;
; state_r.SEND_SLOW ; 0           ; 0             ; 0                 ; 1                 ; 0           ; 0                ; 1            ;
; state_r.SEND_FAST ; 0           ; 0             ; 1                 ; 0                 ; 0           ; 0                ; 1            ;
; state_r.PAUSE     ; 0           ; 1             ; 0                 ; 0                 ; 0           ; 0                ; 1            ;
; state_r.END       ; 1           ; 0             ; 0                 ; 0                 ; 0           ; 0                ; 1            ;
+-------------------+-------------+---------------+-------------------+-------------------+-------------+------------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|top:top_module|AudioRecorder:audi_recorder|state_r                                         ;
+-------------------+-------------+---------------+-------------+-------------------+------------------+--------------+
; Name              ; state_r.END ; state_r.PAUSE ; state_r.CON ; state_r.SEND_DATA ; state_r.GET_DATA ; state_r.IDLE ;
+-------------------+-------------+---------------+-------------+-------------------+------------------+--------------+
; state_r.IDLE      ; 0           ; 0             ; 0           ; 0                 ; 0                ; 0            ;
; state_r.GET_DATA  ; 0           ; 0             ; 0           ; 0                 ; 1                ; 1            ;
; state_r.SEND_DATA ; 0           ; 0             ; 0           ; 1                 ; 0                ; 1            ;
; state_r.CON       ; 0           ; 0             ; 1           ; 0                 ; 0                ; 1            ;
; state_r.PAUSE     ; 0           ; 1             ; 0           ; 0                 ; 0                ; 1            ;
; state_r.END       ; 1           ; 0             ; 0           ; 0                 ; 0                ; 1            ;
+-------------------+-------------+---------------+-------------+-------------------+------------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender|state_r ;
+---------------+---------------+-------------+------------+---------------------------------+
; Name          ; state_r.START ; state_r.ACK ; state_r.TX ; state_r.FIN                     ;
+---------------+---------------+-------------+------------+---------------------------------+
; state_r.FIN   ; 0             ; 0           ; 0          ; 0                               ;
; state_r.TX    ; 0             ; 0           ; 1          ; 1                               ;
; state_r.ACK   ; 0             ; 1           ; 0          ; 1                               ;
; state_r.START ; 1             ; 0           ; 0          ; 1                               ;
+---------------+---------------+-------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                                                                                               ; Reason for Removal                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; top:top_module|AudioPlayer:audi_player|we_r                                                                                                 ; Stuck at VCC due to stuck port data_in                           ;
; top:top_module|AudioPlayer:audi_player|ce_r                                                                                                 ; Stuck at GND due to stuck port data_in                           ;
; top:top_module|AudioPlayer:audi_player|oe_r                                                                                                 ; Stuck at GND due to stuck port data_in                           ;
; top:top_module|AudioPlayer:audi_player|lb_r                                                                                                 ; Stuck at GND due to stuck port data_in                           ;
; top:top_module|AudioPlayer:audi_player|ub_r                                                                                                 ; Stuck at GND due to stuck port data_in                           ;
; top:top_module|AudioRecorder:audi_recorder|ce_r                                                                                             ; Stuck at GND due to stuck port data_in                           ;
; top:top_module|AudioRecorder:audi_recorder|oe_r                                                                                             ; Stuck at GND due to stuck port data_in                           ;
; top:top_module|AudioRecorder:audi_recorder|lb_r                                                                                             ; Stuck at GND due to stuck port data_in                           ;
; top:top_module|AudioRecorder:audi_recorder|ub_r                                                                                             ; Stuck at GND due to stuck port data_in                           ;
; top:top_module|play_sram_ce_n_r                                                                                                             ; Stuck at GND due to stuck port data_in                           ;
; top:top_module|play_sram_oe_n_r                                                                                                             ; Stuck at GND due to stuck port data_in                           ;
; top:top_module|play_sram_we_n_r                                                                                                             ; Stuck at VCC due to stuck port data_in                           ;
; top:top_module|play_sram_ub_n_r                                                                                                             ; Stuck at GND due to stuck port data_in                           ;
; top:top_module|play_sram_lb_n_r                                                                                                             ; Stuck at GND due to stuck port data_in                           ;
; jfjplayer:player|jfjplayer_altpll_0:altpll_0|prev_reset                                                                                     ; Stuck at GND due to stuck port data_in                           ;
; jfjplayer:player|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  ; Lost fanout                                                      ;
; jfjplayer:player|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1] ; Lost fanout                                                      ;
; top:top_module|rec_sram_ce_n_r                                                                                                              ; Stuck at GND due to stuck port data_in                           ;
; top:top_module|rec_sram_oe_n_r                                                                                                              ; Stuck at GND due to stuck port data_in                           ;
; top:top_module|rec_sram_ub_n_r                                                                                                              ; Stuck at GND due to stuck port data_in                           ;
; top:top_module|rec_sram_lb_n_r                                                                                                              ; Stuck at GND due to stuck port data_in                           ;
; top:top_module|I2cInitialize:i2cinit|send_data_r[8,14..17,19,22,23]                                                                         ; Merged with top:top_module|I2cInitialize:i2cinit|send_data_r[13] ;
; top:top_module|I2cInitialize:i2cinit|send_data_r[20,21]                                                                                     ; Merged with top:top_module|I2cInitialize:i2cinit|send_data_r[18] ;
; top:top_module|I2cInitialize:i2cinit|send_data_r[13]                                                                                        ; Stuck at GND due to stuck port data_in                           ;
; top:top_module|state_r~2                                                                                                                    ; Lost fanout                                                      ;
; top:top_module|state_r~3                                                                                                                    ; Lost fanout                                                      ;
; top:top_module|state_r~4                                                                                                                    ; Lost fanout                                                      ;
; top:top_module|AudioPlayer:audi_player|state_r~2                                                                                            ; Lost fanout                                                      ;
; top:top_module|AudioPlayer:audi_player|state_r~3                                                                                            ; Lost fanout                                                      ;
; top:top_module|AudioPlayer:audi_player|state_r~4                                                                                            ; Lost fanout                                                      ;
; top:top_module|AudioRecorder:audi_recorder|state_r~2                                                                                        ; Lost fanout                                                      ;
; top:top_module|AudioRecorder:audi_recorder|state_r~3                                                                                        ; Lost fanout                                                      ;
; top:top_module|AudioRecorder:audi_recorder|state_r~4                                                                                        ; Lost fanout                                                      ;
; top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender|state_r~4                                                                         ; Lost fanout                                                      ;
; top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender|state_r~5                                                                         ; Lost fanout                                                      ;
; top:top_module|AudioRecorder:audi_recorder|state_r.END                                                                                      ; Lost fanout                                                      ;
; Total Number of Removed Registers = 45                                                                                                      ;                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                       ;
+---------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                      ;
+---------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; jfjplayer:player|jfjplayer_altpll_0:altpll_0|prev_reset ; Stuck at GND              ; jfjplayer:player|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, ;
;                                                         ; due to stuck port data_in ; jfjplayer:player|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],  ;
;                                                         ;                           ; jfjplayer:player|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],  ;
;                                                         ;                           ; top:top_module|I2cInitialize:i2cinit|send_data_r[13]                                                                                        ;
; top:top_module|AudioPlayer:audi_player|we_r             ; Stuck at VCC              ; top:top_module|play_sram_we_n_r                                                                                                             ;
;                                                         ; due to stuck port data_in ;                                                                                                                                             ;
; top:top_module|AudioPlayer:audi_player|ce_r             ; Stuck at GND              ; top:top_module|play_sram_ce_n_r                                                                                                             ;
;                                                         ; due to stuck port data_in ;                                                                                                                                             ;
; top:top_module|AudioPlayer:audi_player|oe_r             ; Stuck at GND              ; top:top_module|play_sram_oe_n_r                                                                                                             ;
;                                                         ; due to stuck port data_in ;                                                                                                                                             ;
; top:top_module|AudioPlayer:audi_player|lb_r             ; Stuck at GND              ; top:top_module|play_sram_lb_n_r                                                                                                             ;
;                                                         ; due to stuck port data_in ;                                                                                                                                             ;
; top:top_module|AudioPlayer:audi_player|ub_r             ; Stuck at GND              ; top:top_module|play_sram_ub_n_r                                                                                                             ;
;                                                         ; due to stuck port data_in ;                                                                                                                                             ;
; top:top_module|AudioRecorder:audi_recorder|ce_r         ; Stuck at GND              ; top:top_module|rec_sram_ce_n_r                                                                                                              ;
;                                                         ; due to stuck port data_in ;                                                                                                                                             ;
; top:top_module|AudioRecorder:audi_recorder|oe_r         ; Stuck at GND              ; top:top_module|rec_sram_oe_n_r                                                                                                              ;
;                                                         ; due to stuck port data_in ;                                                                                                                                             ;
; top:top_module|AudioRecorder:audi_recorder|lb_r         ; Stuck at GND              ; top:top_module|rec_sram_lb_n_r                                                                                                              ;
;                                                         ; due to stuck port data_in ;                                                                                                                                             ;
; top:top_module|AudioRecorder:audi_recorder|ub_r         ; Stuck at GND              ; top:top_module|rec_sram_ub_n_r                                                                                                              ;
;                                                         ; due to stuck port data_in ;                                                                                                                                             ;
+---------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 366   ;
; Number of registers using Synchronous Clear  ; 116   ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 39    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 182   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Inverted Register Statistics                                                ;
+-------------------------------------------------------------------+---------+
; Inverted Register                                                 ; Fan out ;
+-------------------------------------------------------------------+---------+
; top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender|sclk_r  ; 2       ;
; top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender|o_bit_r ; 2       ;
; top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender|oe_r    ; 2       ;
; Total number of inverted registers = 3                            ;         ;
+-------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115|top:top_module|play_sram_dq_r[15]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115|top:top_module|AudioPlayer:audi_player|data_r[0]                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_115|top:top_module|AudioRecorder:audi_recorder|addr_r[11]                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115|top:top_module|AudioRecorder:audi_recorder|data_r[12]                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_115|top:top_module|I2cInitialize:i2cinit|send_data_r[10]                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender|clk_cnt_r[1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_115|top:top_module|AudioPlayer:audi_player|data_counter_r[0]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_115|top:top_module|AudioRecorder:audi_recorder|data_counter_r[3]            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE2_115|top:top_module|audi_time_r[4]                                           ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |DE2_115|top:top_module|AudioPlayer:audi_player|addr_r[1]                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender|byte_cnt_r[1] ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DE2_115|top:top_module|I2cInitialize:i2cinit|counter_r[3]                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |DE2_115|top:top_module|I2cInitialize:i2cinit|send_data_r[11]                    ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE2_115|top:top_module|AudioPlayer:audi_player|inter_data_r[7]                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |DE2_115|top:top_module|rst_counter_r[2]                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender|bit_cnt_r[2]  ;
; 8:1                ; 9 bits    ; 45 LEs        ; 9 LEs                ; 36 LEs                 ; Yes        ; |DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender|i_data_r[14]  ;
; 8:1                ; 14 bits   ; 70 LEs        ; 14 LEs               ; 56 LEs                 ; Yes        ; |DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender|i_data_r[9]   ;
; 7:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE2_115|top:top_module|AudioPlayer:audi_player|old_data_r[2]                    ;
; 9:1                ; 20 bits   ; 120 LEs       ; 20 LEs               ; 100 LEs                ; Yes        ; |DE2_115|top:top_module|AudioRecorder:audi_recorder|last_r[16]                   ;
; 11:1               ; 4 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; Yes        ; |DE2_115|top:top_module|audi_speed_r[0]                                          ;
; 10:1               ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |DE2_115|top:top_module|AudioPlayer:audi_player|cur_speed_r[1]                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender|Selector33    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender|Selector34    ;
; 14:1               ; 3 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; No         ; |DE2_115|top:top_module|AudioRecorder:audi_recorder|state_r                      ;
; 14:1               ; 4 bits    ; 36 LEs        ; 16 LEs               ; 20 LEs                 ; No         ; |DE2_115|top:top_module|state_r                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE2_115|top:top_module|state_r                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |DE2_115|top:top_module|AudioRecorder:audi_recorder|state_r                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |DE2_115|top:top_module|AudioPlayer:audi_player|state_r                          ;
; 19:1               ; 2 bits    ; 24 LEs        ; 10 LEs               ; 14 LEs                 ; No         ; |DE2_115|top:top_module|AudioPlayer:audi_player|state_r                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for jfjplayer:player|jfjplayer_altpll_0:altpll_0 ;
+----------------+-------+------+-------------------------------------+
; Assignment     ; Value ; From ; To                                  ;
+----------------+-------+------+-------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                          ;
+----------------+-------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jfjplayer:player|jfjplayer_altpll_0:altpll_0|jfjplayer_altpll_0_stdsync_sv6:stdsync2|jfjplayer_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jfjplayer:player|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jfjplayer:player|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jfjplayer:player|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jfjplayer:player|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jfjplayer:player|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:deb0 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; CNT_N          ; 7     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:deb1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; CNT_N          ; 7     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:deb2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; CNT_N          ; 7     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:deb3 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; CNT_N          ; 7     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_module ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; NOT_INIT       ; 000   ; Unsigned Binary                    ;
; INIT           ; 001   ; Unsigned Binary                    ;
; IDLE           ; 010   ; Unsigned Binary                    ;
; REC            ; 011   ; Unsigned Binary                    ;
; P_REC          ; 100   ; Unsigned Binary                    ;
; PLAY           ; 101   ; Unsigned Binary                    ;
; P_PLAY         ; 110   ; Unsigned Binary                    ;
; DISP_IDLE      ; 00    ; Unsigned Binary                    ;
; DISP_REC       ; 01    ; Unsigned Binary                    ;
; DISP_PLAY      ; 10    ; Unsigned Binary                    ;
; DISP_PAUSE     ; 11    ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_module|I2cInitialize:i2cinit                                   ;
+----------------+----------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                            ; Type            ;
+----------------+----------------------------------------------------------------------------------+-----------------+
; IDLE           ; 0                                                                                ; Unsigned Binary ;
; SEND           ; 1                                                                                ; Unsigned Binary ;
; CONFIG_DATA    ; (001101000000000010010111,001101000000001010010111,001101000000010001111001,0011 ; Array/Record    ;
; CONFIG_DATA    ; 01000000011001111001,001101000000100000010101,001101000000101000000000,001101000 ;                 ;
; CONFIG_DATA    ; 000110000000000,001101000000111001000010,001101000001000000011001,00110100000100 ;                 ;
;                ; 1000000001)                                                                      ;                 ;
+----------------+----------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; BYTE           ; 3     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_module|AudioRecorder:audi_recorder ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                                                ;
; GET_DATA       ; 001   ; Unsigned Binary                                                ;
; SEND_DATA      ; 010   ; Unsigned Binary                                                ;
; CON            ; 011   ; Unsigned Binary                                                ;
; PAUSE          ; 100   ; Unsigned Binary                                                ;
; END            ; 101   ; Unsigned Binary                                                ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_module|AudioPlayer:audi_player ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                                            ;
; GET_DATA       ; 001   ; Unsigned Binary                                            ;
; CON            ; 010   ; Unsigned Binary                                            ;
; SEND_SLOW      ; 011   ; Unsigned Binary                                            ;
; SEND_FAST      ; 100   ; Unsigned Binary                                            ;
; PAUSE          ; 101   ; Unsigned Binary                                            ;
; END            ; 110   ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SevenHexAlphabet:seven_alpha ;
+----------------+---------+------------------------------------------------+
; Parameter Name ; Value   ; Type                                           ;
+----------------+---------+------------------------------------------------+
; DA             ; 0001000 ; Unsigned Binary                                ;
; DC             ; 1000110 ; Unsigned Binary                                ;
; DD             ; 0100001 ; Unsigned Binary                                ;
; DE             ; 0000110 ; Unsigned Binary                                ;
; DI             ; 1111001 ; Unsigned Binary                                ;
; DL             ; 1000111 ; Unsigned Binary                                ;
; DP             ; 0001100 ; Unsigned Binary                                ;
; DR             ; 1001110 ; Unsigned Binary                                ;
; DS             ; 0010010 ; Unsigned Binary                                ;
; DU             ; 1000001 ; Unsigned Binary                                ;
; DY             ; 0010001 ; Unsigned Binary                                ;
; DCON           ; 1111111 ; Unsigned Binary                                ;
+----------------+---------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SevenHexTime:seven_dec_time ;
+----------------+---------+-----------------------------------------------+
; Parameter Name ; Value   ; Type                                          ;
+----------------+---------+-----------------------------------------------+
; D0             ; 1000000 ; Unsigned Binary                               ;
; D1             ; 1111001 ; Unsigned Binary                               ;
; D2             ; 0100100 ; Unsigned Binary                               ;
; D3             ; 0110000 ; Unsigned Binary                               ;
; D4             ; 0011001 ; Unsigned Binary                               ;
; D5             ; 0010010 ; Unsigned Binary                               ;
; D6             ; 0000010 ; Unsigned Binary                               ;
; D7             ; 1011000 ; Unsigned Binary                               ;
; D8             ; 0000000 ; Unsigned Binary                               ;
; D9             ; 0010000 ; Unsigned Binary                               ;
; DCON           ; 1111111 ; Unsigned Binary                               ;
+----------------+---------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SevenHexSpeed:seven_dec_speed ;
+----------------+---------+-------------------------------------------------+
; Parameter Name ; Value   ; Type                                            ;
+----------------+---------+-------------------------------------------------+
; D0             ; 1000000 ; Unsigned Binary                                 ;
; D1             ; 1111001 ; Unsigned Binary                                 ;
; D2             ; 0100100 ; Unsigned Binary                                 ;
; D3             ; 0110000 ; Unsigned Binary                                 ;
; D4             ; 0011001 ; Unsigned Binary                                 ;
; D5             ; 0010010 ; Unsigned Binary                                 ;
; D6             ; 0000010 ; Unsigned Binary                                 ;
; D7             ; 1011000 ; Unsigned Binary                                 ;
; D8             ; 0000000 ; Unsigned Binary                                 ;
; D9             ; 0010000 ; Unsigned Binary                                 ;
; DN             ; 0111111 ; Unsigned Binary                                 ;
; DCON           ; 1111111 ; Unsigned Binary                                 ;
+----------------+---------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SevenHexTime:seven_dec_time|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SevenHexTime:seven_dec_time|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:top_module|AudioPlayer:audi_player|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                ;
; LPM_WIDTHB                                     ; 4            ; Untyped                                ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_d4t     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:top_module|AudioPlayer:audi_player|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_q0p ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                ;
+---------------------------------------+-------------------------------------------------------+
; Name                                  ; Value                                                 ;
+---------------------------------------+-------------------------------------------------------+
; Number of entity instances            ; 1                                                     ;
; Entity Instance                       ; top:top_module|AudioPlayer:audi_player|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                    ;
;     -- LPM_WIDTHB                     ; 4                                                     ;
;     -- LPM_WIDTHP                     ; 20                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                    ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
+---------------------------------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenHexSpeed:seven_dec_speed"                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_speed ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenHexTime:seven_dec_time"                                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_time ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender"                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_state ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:top_module"                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; audio_time[7..6]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_speed[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:deb3"                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:deb2"                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:deb1"                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:deb0"                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jfjplayer:player|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jfjplayer:player|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                        ;
+----------------+--------+----------+------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                         ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                   ;
+----------------+--------+----------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jfjplayer:player|jfjplayer_altpll_0:altpll_0|jfjplayer_altpll_0_altpll_kpa2:sd1"         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "jfjplayer:player|jfjplayer_altpll_0:altpll_0" ;
+-----------+--------+----------+------------------------------------------+
; Port      ; Type   ; Severity ; Details                                  ;
+-----------+--------+----------+------------------------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected                   ;
; write     ; Input  ; Info     ; Explicitly unconnected                   ;
; address   ; Input  ; Info     ; Explicitly unconnected                   ;
; readdata  ; Output ; Info     ; Explicitly unconnected                   ;
; writedata ; Input  ; Info     ; Explicitly unconnected                   ;
; areset    ; Input  ; Info     ; Explicitly unconnected                   ;
; locked    ; Output ; Info     ; Explicitly unconnected                   ;
; phasedone ; Output ; Info     ; Explicitly unconnected                   ;
+-----------+--------+----------+------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 480                         ;
; cycloneiii_ff         ; 366                         ;
;     CLR               ; 16                          ;
;     ENA               ; 70                          ;
;     ENA CLR           ; 23                          ;
;     ENA SCLR          ; 84                          ;
;     ENA SCLR SLD      ; 5                           ;
;     SCLR              ; 27                          ;
;     SLD               ; 4                           ;
;     plain             ; 137                         ;
; cycloneiii_io_obuf    ; 141                         ;
; cycloneiii_lcell_comb ; 1044                        ;
;     arith             ; 231                         ;
;         2 data inputs ; 76                          ;
;         3 data inputs ; 155                         ;
;     normal            ; 813                         ;
;         0 data inputs ; 22                          ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 209                         ;
;         3 data inputs ; 211                         ;
;         4 data inputs ; 351                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 53.30                       ;
; Average LUT depth     ; 16.32                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Tue May 17 04:49:57 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c DE2_115
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Debounce.sv
    Info (12023): Found entity 1: Debounce File: /home/jfj/DCLab/Lab3/Debounce.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DE2_115.sv
    Info (12023): Found entity 1: DE2_115 File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jfjplayer/synthesis/jfjplayer.v
    Info (12023): Found entity 1: jfjplayer File: /home/jfj/DCLab/Lab3/jfjplayer/synthesis/jfjplayer.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file jfjplayer/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file jfjplayer/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 4 design units, including 4 entities, in source file jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v
    Info (12023): Found entity 1: jfjplayer_altpll_0_dffpipe_l2c File: /home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v Line: 38
    Info (12023): Found entity 2: jfjplayer_altpll_0_stdsync_sv6 File: /home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v Line: 99
    Info (12023): Found entity 3: jfjplayer_altpll_0_altpll_kpa2 File: /home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v Line: 131
    Info (12023): Found entity 4: jfjplayer_altpll_0 File: /home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v Line: 218
Info (12021): Found 1 design units, including 1 entities, in source file SevenHexSpeed.sv
    Info (12023): Found entity 1: SevenHexSpeed File: /home/jfj/DCLab/Lab3/SevenHexSpeed.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SevenHexAlphabet.sv
    Info (12023): Found entity 1: SevenHexAlphabet File: /home/jfj/DCLab/Lab3/SevenHexAlphabet.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file AudioRecorder.sv
    Info (12023): Found entity 1: AudioRecorder File: /home/jfj/DCLab/Lab3/AudioRecorder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file AudioPlayer.sv
    Info (12023): Found entity 1: AudioPlayer File: /home/jfj/DCLab/Lab3/AudioPlayer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: /home/jfj/DCLab/Lab3/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SevenHexTime.sv
    Info (12023): Found entity 1: SevenHexTime File: /home/jfj/DCLab/Lab3/SevenHexTime.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file I2cSender.sv
    Info (12023): Found entity 1: I2cSender File: /home/jfj/DCLab/Lab3/I2cSender.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file I2cInitialize.sv
    Info (12023): Found entity 1: I2cInitialize File: /home/jfj/DCLab/Lab3/I2cInitialize.sv Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at I2cSender.sv(12): Parameter Declaration in module "I2cSender" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/jfj/DCLab/Lab3/I2cSender.sv Line: 12
Warning (10222): Verilog HDL Parameter Declaration warning at I2cSender.sv(13): Parameter Declaration in module "I2cSender" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/jfj/DCLab/Lab3/I2cSender.sv Line: 13
Warning (10222): Verilog HDL Parameter Declaration warning at I2cSender.sv(14): Parameter Declaration in module "I2cSender" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/jfj/DCLab/Lab3/I2cSender.sv Line: 14
Warning (10222): Verilog HDL Parameter Declaration warning at I2cSender.sv(15): Parameter Declaration in module "I2cSender" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/jfj/DCLab/Lab3/I2cSender.sv Line: 15
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10034): Output port "LEDR" at DE2_115.sv(9) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 9
Warning (10034): Output port "VGA_B" at DE2_115.sv(38) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 38
Warning (10034): Output port "VGA_G" at DE2_115.sv(41) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 41
Warning (10034): Output port "VGA_R" at DE2_115.sv(43) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 43
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115.sv(68) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 68
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115.sv(84) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 84
Warning (10034): Output port "OTG_ADDR" at DE2_115.sv(94) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 94
Warning (10034): Output port "DRAM_ADDR" at DE2_115.sv(101) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 101
Warning (10034): Output port "DRAM_BA" at DE2_115.sv(102) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 102
Warning (10034): Output port "DRAM_DQM" at DE2_115.sv(108) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 108
Warning (10034): Output port "FL_ADDR" at DE2_115.sv(118) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
Warning (10034): Output port "HSMC_TX_D_P" at DE2_115.sv(135) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 135
Warning (10034): Output port "SMA_CLKOUT" at DE2_115.sv(7) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 7
Warning (10034): Output port "LCD_BLON" at DE2_115.sv(20) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 20
Warning (10034): Output port "LCD_EN" at DE2_115.sv(22) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 22
Warning (10034): Output port "LCD_ON" at DE2_115.sv(23) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 23
Warning (10034): Output port "LCD_RS" at DE2_115.sv(24) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 24
Warning (10034): Output port "LCD_RW" at DE2_115.sv(25) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 25
Warning (10034): Output port "UART_CTS" at DE2_115.sv(26) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 26
Warning (10034): Output port "UART_TXD" at DE2_115.sv(29) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 29
Warning (10034): Output port "SD_CLK" at DE2_115.sv(34) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 34
Warning (10034): Output port "VGA_BLANK_N" at DE2_115.sv(39) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 39
Warning (10034): Output port "VGA_CLK" at DE2_115.sv(40) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 40
Warning (10034): Output port "VGA_HS" at DE2_115.sv(42) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 42
Warning (10034): Output port "VGA_SYNC_N" at DE2_115.sv(44) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 44
Warning (10034): Output port "VGA_VS" at DE2_115.sv(45) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 45
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115.sv(52) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 52
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115.sv(56) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 56
Warning (10034): Output port "ENET0_MDC" at DE2_115.sv(58) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 58
Warning (10034): Output port "ENET0_RST_N" at DE2_115.sv(60) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 60
Warning (10034): Output port "ENET0_TX_EN" at DE2_115.sv(69) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 69
Warning (10034): Output port "ENET0_TX_ER" at DE2_115.sv(70) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 70
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115.sv(72) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 72
Warning (10034): Output port "ENET1_MDC" at DE2_115.sv(74) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 74
Warning (10034): Output port "ENET1_RST_N" at DE2_115.sv(76) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 76
Warning (10034): Output port "ENET1_TX_EN" at DE2_115.sv(85) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 85
Warning (10034): Output port "ENET1_TX_ER" at DE2_115.sv(86) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 86
Warning (10034): Output port "TD_RESET_N" at DE2_115.sv(91) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 91
Warning (10034): Output port "OTG_CS_N" at DE2_115.sv(95) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 95
Warning (10034): Output port "OTG_WR_N" at DE2_115.sv(96) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 96
Warning (10034): Output port "OTG_RD_N" at DE2_115.sv(97) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 97
Warning (10034): Output port "OTG_RST_N" at DE2_115.sv(99) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 99
Warning (10034): Output port "DRAM_CAS_N" at DE2_115.sv(103) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 103
Warning (10034): Output port "DRAM_CKE" at DE2_115.sv(104) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 104
Warning (10034): Output port "DRAM_CLK" at DE2_115.sv(105) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 105
Warning (10034): Output port "DRAM_CS_N" at DE2_115.sv(106) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 106
Warning (10034): Output port "DRAM_RAS_N" at DE2_115.sv(109) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 109
Warning (10034): Output port "DRAM_WE_N" at DE2_115.sv(110) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 110
Warning (10034): Output port "FL_CE_N" at DE2_115.sv(119) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 119
Warning (10034): Output port "FL_OE_N" at DE2_115.sv(121) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 121
Warning (10034): Output port "FL_RST_N" at DE2_115.sv(122) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 122
Warning (10034): Output port "FL_WE_N" at DE2_115.sv(124) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 124
Warning (10034): Output port "FL_WP_N" at DE2_115.sv(125) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 125
Warning (10034): Output port "HSMC_CLKOUT_P1" at DE2_115.sv(130) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 130
Warning (10034): Output port "HSMC_CLKOUT_P2" at DE2_115.sv(131) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 131
Warning (10034): Output port "HSMC_CLKOUT0" at DE2_115.sv(132) has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 132
Info (12128): Elaborating entity "jfjplayer" for hierarchy "jfjplayer:player" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 148
Info (12128): Elaborating entity "jfjplayer_altpll_0" for hierarchy "jfjplayer:player|jfjplayer_altpll_0:altpll_0" File: /home/jfj/DCLab/Lab3/jfjplayer/synthesis/jfjplayer.v Line: 28
Info (12128): Elaborating entity "jfjplayer_altpll_0_stdsync_sv6" for hierarchy "jfjplayer:player|jfjplayer_altpll_0:altpll_0|jfjplayer_altpll_0_stdsync_sv6:stdsync2" File: /home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v Line: 265
Info (12128): Elaborating entity "jfjplayer_altpll_0_dffpipe_l2c" for hierarchy "jfjplayer:player|jfjplayer_altpll_0:altpll_0|jfjplayer_altpll_0_stdsync_sv6:stdsync2|jfjplayer_altpll_0_dffpipe_l2c:dffpipe3" File: /home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v Line: 117
Info (12128): Elaborating entity "jfjplayer_altpll_0_altpll_kpa2" for hierarchy "jfjplayer:player|jfjplayer_altpll_0:altpll_0|jfjplayer_altpll_0_altpll_kpa2:sd1" File: /home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v Line: 271
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "jfjplayer:player|altera_reset_controller:rst_controller" File: /home/jfj/DCLab/Lab3/jfjplayer/synthesis/jfjplayer.v Line: 91
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "jfjplayer:player|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "jfjplayer:player|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "Debounce" for hierarchy "Debounce:deb0" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 154
Warning (10230): Verilog HDL assignment warning at Debounce.sv(23): truncated value with size 32 to match size of target (3) File: /home/jfj/DCLab/Lab3/Debounce.sv Line: 23
Warning (10230): Verilog HDL assignment warning at Debounce.sv(25): truncated value with size 32 to match size of target (3) File: /home/jfj/DCLab/Lab3/Debounce.sv Line: 25
Info (12128): Elaborating entity "top" for hierarchy "top:top_module" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 202
Warning (10858): Verilog HDL warning at top.sv(65): object play_sram_dq_w used but never assigned File: /home/jfj/DCLab/Lab3/top.sv Line: 65
Warning (10230): Verilog HDL assignment warning at top.sv(216): truncated value with size 32 to match size of target (3) File: /home/jfj/DCLab/Lab3/top.sv Line: 216
Warning (10230): Verilog HDL assignment warning at top.sv(224): truncated value with size 32 to match size of target (3) File: /home/jfj/DCLab/Lab3/top.sv Line: 224
Warning (10230): Verilog HDL assignment warning at top.sv(238): truncated value with size 32 to match size of target (8) File: /home/jfj/DCLab/Lab3/top.sv Line: 238
Warning (10230): Verilog HDL assignment warning at top.sv(269): truncated value with size 32 to match size of target (8) File: /home/jfj/DCLab/Lab3/top.sv Line: 269
Warning (10230): Verilog HDL assignment warning at top.sv(274): truncated value with size 32 to match size of target (4) File: /home/jfj/DCLab/Lab3/top.sv Line: 274
Warning (10230): Verilog HDL assignment warning at top.sv(278): truncated value with size 32 to match size of target (4) File: /home/jfj/DCLab/Lab3/top.sv Line: 278
Warning (10230): Verilog HDL assignment warning at top.sv(282): truncated value with size 32 to match size of target (4) File: /home/jfj/DCLab/Lab3/top.sv Line: 282
Warning (10230): Verilog HDL assignment warning at top.sv(286): truncated value with size 32 to match size of target (4) File: /home/jfj/DCLab/Lab3/top.sv Line: 286
Warning (10230): Verilog HDL assignment warning at top.sv(306): truncated value with size 32 to match size of target (4) File: /home/jfj/DCLab/Lab3/top.sv Line: 306
Warning (10230): Verilog HDL assignment warning at top.sv(310): truncated value with size 32 to match size of target (4) File: /home/jfj/DCLab/Lab3/top.sv Line: 310
Warning (10230): Verilog HDL assignment warning at top.sv(314): truncated value with size 32 to match size of target (4) File: /home/jfj/DCLab/Lab3/top.sv Line: 314
Warning (10230): Verilog HDL assignment warning at top.sv(318): truncated value with size 32 to match size of target (4) File: /home/jfj/DCLab/Lab3/top.sv Line: 318
Warning (10030): Net "play_sram_dq_w" at top.sv(65) has no driver or initial value, using a default initial value '0' File: /home/jfj/DCLab/Lab3/top.sv Line: 65
Warning (10034): Output port "LR[8..2]" at top.sv(31) has no driver File: /home/jfj/DCLab/Lab3/top.sv Line: 31
Info (12128): Elaborating entity "I2cInitialize" for hierarchy "top:top_module|I2cInitialize:i2cinit" File: /home/jfj/DCLab/Lab3/top.sv Line: 106
Warning (10230): Verilog HDL assignment warning at I2cInitialize.sv(73): truncated value with size 32 to match size of target (4) File: /home/jfj/DCLab/Lab3/I2cInitialize.sv Line: 73
Warning (10230): Verilog HDL assignment warning at I2cInitialize.sv(83): truncated value with size 32 to match size of target (4) File: /home/jfj/DCLab/Lab3/I2cInitialize.sv Line: 83
Info (12128): Elaborating entity "I2cSender" for hierarchy "top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender" File: /home/jfj/DCLab/Lab3/I2cInitialize.sv Line: 58
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(49): truncated value with size 32 to match size of target (2) File: /home/jfj/DCLab/Lab3/I2cSender.sv Line: 49
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(52): truncated value with size 32 to match size of target (2) File: /home/jfj/DCLab/Lab3/I2cSender.sv Line: 52
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(56): truncated value with size 32 to match size of target (2) File: /home/jfj/DCLab/Lab3/I2cSender.sv Line: 56
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(67): truncated value with size 32 to match size of target (2) File: /home/jfj/DCLab/Lab3/I2cSender.sv Line: 67
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(70): truncated value with size 32 to match size of target (2) File: /home/jfj/DCLab/Lab3/I2cSender.sv Line: 70
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(78): truncated value with size 32 to match size of target (3) File: /home/jfj/DCLab/Lab3/I2cSender.sv Line: 78
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(88): truncated value with size 32 to match size of target (2) File: /home/jfj/DCLab/Lab3/I2cSender.sv Line: 88
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(91): truncated value with size 32 to match size of target (2) File: /home/jfj/DCLab/Lab3/I2cSender.sv Line: 91
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(101): truncated value with size 32 to match size of target (2) File: /home/jfj/DCLab/Lab3/I2cSender.sv Line: 101
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(113): truncated value with size 32 to match size of target (2) File: /home/jfj/DCLab/Lab3/I2cSender.sv Line: 113
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(116): truncated value with size 32 to match size of target (2) File: /home/jfj/DCLab/Lab3/I2cSender.sv Line: 116
Info (12128): Elaborating entity "AudioRecorder" for hierarchy "top:top_module|AudioRecorder:audi_recorder" File: /home/jfj/DCLab/Lab3/top.sv Line: 125
Warning (10230): Verilog HDL assignment warning at AudioRecorder.sv(84): truncated value with size 32 to match size of target (5) File: /home/jfj/DCLab/Lab3/AudioRecorder.sv Line: 84
Warning (10230): Verilog HDL assignment warning at AudioRecorder.sv(124): truncated value with size 32 to match size of target (20) File: /home/jfj/DCLab/Lab3/AudioRecorder.sv Line: 124
Warning (10270): Verilog HDL Case Statement warning at AudioRecorder.sv(60): incomplete case statement has no default case item File: /home/jfj/DCLab/Lab3/AudioRecorder.sv Line: 60
Info (10264): Verilog HDL Case Statement information at AudioRecorder.sv(60): all case item expressions in this case statement are onehot File: /home/jfj/DCLab/Lab3/AudioRecorder.sv Line: 60
Info (12128): Elaborating entity "AudioPlayer" for hierarchy "top:top_module|AudioPlayer:audi_player" File: /home/jfj/DCLab/Lab3/top.sv Line: 146
Warning (10230): Verilog HDL assignment warning at AudioPlayer.sv(78): truncated value with size 32 to match size of target (4) File: /home/jfj/DCLab/Lab3/AudioPlayer.sv Line: 78
Warning (10230): Verilog HDL assignment warning at AudioPlayer.sv(105): truncated value with size 32 to match size of target (21) File: /home/jfj/DCLab/Lab3/AudioPlayer.sv Line: 105
Warning (10230): Verilog HDL assignment warning at AudioPlayer.sv(148): truncated value with size 32 to match size of target (5) File: /home/jfj/DCLab/Lab3/AudioPlayer.sv Line: 148
Warning (10230): Verilog HDL assignment warning at AudioPlayer.sv(166): truncated value with size 32 to match size of target (4) File: /home/jfj/DCLab/Lab3/AudioPlayer.sv Line: 166
Warning (10230): Verilog HDL assignment warning at AudioPlayer.sv(171): truncated value with size 32 to match size of target (5) File: /home/jfj/DCLab/Lab3/AudioPlayer.sv Line: 171
Warning (10230): Verilog HDL assignment warning at AudioPlayer.sv(188): truncated value with size 32 to match size of target (4) File: /home/jfj/DCLab/Lab3/AudioPlayer.sv Line: 188
Warning (10230): Verilog HDL assignment warning at AudioPlayer.sv(202): truncated value with size 32 to match size of target (5) File: /home/jfj/DCLab/Lab3/AudioPlayer.sv Line: 202
Info (12128): Elaborating entity "SevenHexAlphabet" for hierarchy "SevenHexAlphabet:seven_alpha" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 210
Info (12128): Elaborating entity "SevenHexTime" for hierarchy "SevenHexTime:seven_dec_time" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 215
Warning (10230): Verilog HDL assignment warning at SevenHexTime.sv(29): truncated value with size 32 to match size of target (4) File: /home/jfj/DCLab/Lab3/SevenHexTime.sv Line: 29
Warning (10230): Verilog HDL assignment warning at SevenHexTime.sv(30): truncated value with size 32 to match size of target (4) File: /home/jfj/DCLab/Lab3/SevenHexTime.sv Line: 30
Warning (10270): Verilog HDL Case Statement warning at SevenHexTime.sv(33): incomplete case statement has no default case item File: /home/jfj/DCLab/Lab3/SevenHexTime.sv Line: 33
Warning (10270): Verilog HDL Case Statement warning at SevenHexTime.sv(45): incomplete case statement has no default case item File: /home/jfj/DCLab/Lab3/SevenHexTime.sv Line: 45
Info (12128): Elaborating entity "SevenHexSpeed" for hierarchy "SevenHexSpeed:seven_dec_speed" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 220
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SevenHexTime:seven_dec_time|Mod0" File: /home/jfj/DCLab/Lab3/SevenHexTime.sv Line: 30
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SevenHexTime:seven_dec_time|Div0" File: /home/jfj/DCLab/Lab3/SevenHexTime.sv Line: 29
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top:top_module|AudioPlayer:audi_player|Mult0" File: /home/jfj/DCLab/Lab3/AudioPlayer.sv Line: 134
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "top:top_module|AudioPlayer:audi_player|Div0" File: /home/jfj/DCLab/Lab3/AudioPlayer.sv Line: 134
Info (12130): Elaborated megafunction instantiation "SevenHexTime:seven_dec_time|lpm_divide:Mod0" File: /home/jfj/DCLab/Lab3/SevenHexTime.sv Line: 30
Info (12133): Instantiated megafunction "SevenHexTime:seven_dec_time|lpm_divide:Mod0" with the following parameter: File: /home/jfj/DCLab/Lab3/SevenHexTime.sv Line: 30
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf
    Info (12023): Found entity 1: lpm_divide_k9m File: /home/jfj/DCLab/Lab3/db/lpm_divide_k9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: /home/jfj/DCLab/Lab3/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf
    Info (12023): Found entity 1: alt_u_div_64f File: /home/jfj/DCLab/Lab3/db/alt_u_div_64f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/jfj/DCLab/Lab3/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/jfj/DCLab/Lab3/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "SevenHexTime:seven_dec_time|lpm_divide:Div0" File: /home/jfj/DCLab/Lab3/SevenHexTime.sv Line: 29
Info (12133): Instantiated megafunction "SevenHexTime:seven_dec_time|lpm_divide:Div0" with the following parameter: File: /home/jfj/DCLab/Lab3/SevenHexTime.sv Line: 29
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf
    Info (12023): Found entity 1: lpm_divide_hhm File: /home/jfj/DCLab/Lab3/db/lpm_divide_hhm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "top:top_module|AudioPlayer:audi_player|lpm_mult:Mult0" File: /home/jfj/DCLab/Lab3/AudioPlayer.sv Line: 134
Info (12133): Instantiated megafunction "top:top_module|AudioPlayer:audi_player|lpm_mult:Mult0" with the following parameter: File: /home/jfj/DCLab/Lab3/AudioPlayer.sv Line: 134
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_d4t.tdf
    Info (12023): Found entity 1: mult_d4t File: /home/jfj/DCLab/Lab3/db/mult_d4t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "top:top_module|AudioPlayer:audi_player|lpm_divide:Div0" File: /home/jfj/DCLab/Lab3/AudioPlayer.sv Line: 134
Info (12133): Instantiated megafunction "top:top_module|AudioPlayer:audi_player|lpm_divide:Div0" with the following parameter: File: /home/jfj/DCLab/Lab3/AudioPlayer.sv Line: 134
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q0p.tdf
    Info (12023): Found entity 1: lpm_divide_q0p File: /home/jfj/DCLab/Lab3/db/lpm_divide_q0p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf
    Info (12023): Found entity 1: abs_divider_lbg File: /home/jfj/DCLab/Lab3/db/abs_divider_lbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f File: /home/jfj/DCLab/Lab3/db/alt_u_div_87f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_1v9.tdf
    Info (12023): Found entity 1: lpm_abs_1v9 File: /home/jfj/DCLab/Lab3/db/lpm_abs_1v9.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_k0a.tdf
    Info (12023): Found entity 1: lpm_abs_k0a File: /home/jfj/DCLab/Lab3/db/lpm_abs_k0a.tdf Line: 25
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "top:top_module|AudioPlayer:audi_player|lpm_mult:Mult0|mult_d4t:auto_generated|le2a[16]" File: /home/jfj/DCLab/Lab3/db/mult_d4t.tdf Line: 40
        Warning (14320): Synthesized away node "top:top_module|AudioPlayer:audi_player|lpm_mult:Mult0|mult_d4t:auto_generated|le2a[15]" File: /home/jfj/DCLab/Lab3/db/mult_d4t.tdf Line: 40
        Warning (14320): Synthesized away node "top:top_module|AudioPlayer:audi_player|lpm_mult:Mult0|mult_d4t:auto_generated|le2a[14]" File: /home/jfj/DCLab/Lab3/db/mult_d4t.tdf Line: 40
        Warning (14320): Synthesized away node "top:top_module|AudioPlayer:audi_player|lpm_mult:Mult0|mult_d4t:auto_generated|le4a[16]" File: /home/jfj/DCLab/Lab3/db/mult_d4t.tdf Line: 41
        Warning (14320): Synthesized away node "top:top_module|AudioPlayer:audi_player|lpm_mult:Mult0|mult_d4t:auto_generated|le4a[15]" File: /home/jfj/DCLab/Lab3/db/mult_d4t.tdf Line: 41
        Warning (14320): Synthesized away node "top:top_module|AudioPlayer:audi_player|lpm_mult:Mult0|mult_d4t:auto_generated|le4a[14]" File: /home/jfj/DCLab/Lab3/db/mult_d4t.tdf Line: 41
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "top:top_module|AudioPlayer:audi_player|lpm_mult:Mult0|mult_d4t:auto_generated|le5a[16]" File: /home/jfj/DCLab/Lab3/db/mult_d4t.tdf Line: 42
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 93 buffer(s)
    Info (13016): Ignored 17 CARRY_SUM buffer(s)
    Info (13019): Ignored 76 SOFT buffer(s)
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 47
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 48
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 50
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 30
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 31
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 32
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 33
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 35
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 36
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 36
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 36
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 36
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 53
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "HSMC_D[0]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 133
    Warning (13040): bidirectional pin "HSMC_D[1]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 133
    Warning (13040): bidirectional pin "HSMC_D[2]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 133
    Warning (13040): bidirectional pin "HSMC_D[3]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 133
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 137
Info (13000): Registers with preset signals will power-up high File: /home/jfj/DCLab/Lab3/I2cSender.sv Line: 145
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 7
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 9
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 13
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 13
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX7[0]" is stuck at VCC File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[1]" is stuck at VCC File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[2]" is stuck at VCC File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[3]" is stuck at VCC File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[4]" is stuck at VCC File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[5]" is stuck at VCC File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 19
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 20
    Warning (13410): Pin "LCD_EN" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 22
    Warning (13410): Pin "LCD_ON" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 23
    Warning (13410): Pin "LCD_RS" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 24
    Warning (13410): Pin "LCD_RW" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 25
    Warning (13410): Pin "UART_CTS" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 26
    Warning (13410): Pin "UART_TXD" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 29
    Warning (13410): Pin "SD_CLK" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 34
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 39
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 40
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_HS" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 42
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 44
    Warning (13410): Pin "VGA_VS" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 45
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 52
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 56
    Warning (13410): Pin "ENET0_MDC" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 58
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 60
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 68
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 68
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 68
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 68
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 69
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 70
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 72
    Warning (13410): Pin "ENET1_MDC" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 74
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 76
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 84
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 84
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 84
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 84
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 85
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 86
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 91
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 94
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 94
    Warning (13410): Pin "OTG_CS_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 95
    Warning (13410): Pin "OTG_WR_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 96
    Warning (13410): Pin "OTG_RD_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 97
    Warning (13410): Pin "OTG_RST_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 99
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 102
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 102
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 103
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 104
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 105
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 106
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 108
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 108
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 108
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 108
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 109
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 110
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 112
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 114
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 115
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 116
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 119
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 121
    Warning (13410): Pin "FL_RST_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 122
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 124
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 125
    Warning (13410): Pin "HSMC_CLKOUT_P1" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 130
    Warning (13410): Pin "HSMC_CLKOUT_P2" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 131
    Warning (13410): Pin "HSMC_CLKOUT0" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 132
    Warning (13410): Pin "HSMC_TX_D_P[0]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[1]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[2]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[3]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[4]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[5]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[6]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[7]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[8]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[9]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[10]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[11]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[12]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[13]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[14]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[15]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[16]" is stuck at GND File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 135
Info (286030): Timing-Driven Synthesis is running
Warning (14632): Output pin "LEDG[0]" driven by bidirectional pin "AUD_DACLRCK" cannot be tri-stated File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 8
Warning (14632): Output pin "LEDG[1]" driven by bidirectional pin "AUD_DACLRCK" cannot be tri-stated File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 8
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/jfj/DCLab/Lab3/output_files/DE2_115.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 81 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 3
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 4
    Warning (15610): No output dependent on input pin "ENETCLK_25" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 5
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 6
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[10]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[11]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[12]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[13]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[14]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[15]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "UART_RTS" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 27
    Warning (15610): No output dependent on input pin "UART_RXD" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 28
    Warning (15610): No output dependent on input pin "SD_WP_N" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 37
    Warning (15610): No output dependent on input pin "ENET0_INT_N" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 57
    Warning (15610): No output dependent on input pin "ENET0_MDIO" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 59
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 61
    Warning (15610): No output dependent on input pin "ENET0_RX_COL" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 62
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 63
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 64
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 64
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 64
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 64
    Warning (15610): No output dependent on input pin "ENET0_RX_DV" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 65
    Warning (15610): No output dependent on input pin "ENET0_RX_ER" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 66
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 67
    Warning (15610): No output dependent on input pin "ENET0_LINK100" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 71
    Warning (15610): No output dependent on input pin "ENET1_INT_N" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 73
    Warning (15610): No output dependent on input pin "ENET1_MDIO" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 75
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 77
    Warning (15610): No output dependent on input pin "ENET1_RX_COL" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 78
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 79
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 80
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 80
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 80
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 80
    Warning (15610): No output dependent on input pin "ENET1_RX_DV" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 81
    Warning (15610): No output dependent on input pin "ENET1_RX_ER" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 82
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 83
    Warning (15610): No output dependent on input pin "ENET1_LINK100" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 87
    Warning (15610): No output dependent on input pin "TD_CLK27" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 88
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_HS" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 90
    Warning (15610): No output dependent on input pin "TD_VS" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 92
    Warning (15610): No output dependent on input pin "OTG_INT" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 98
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 100
    Warning (15610): No output dependent on input pin "FL_RY" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 123
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P1" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 127
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P2" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 128
    Warning (15610): No output dependent on input pin "HSMC_CLKIN0" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 129
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[0]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[1]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[2]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[3]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[4]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[5]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[6]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[7]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[8]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[9]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[10]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[11]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[12]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[13]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[14]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[15]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[16]" File: /home/jfj/DCLab/Lab3/DE2_115.sv Line: 134
Info (21057): Implemented 1509 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 91 input pins
    Info (21059): Implemented 248 output pins
    Info (21060): Implemented 141 bidirectional pins
    Info (21061): Implemented 1028 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 502 warnings
    Info: Peak virtual memory: 1258 megabytes
    Info: Processing ended: Tue May 17 04:50:30 2016
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/jfj/DCLab/Lab3/output_files/DE2_115.map.smsg.


