Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu May 09 15:20:12 2019
| Host         : CORSAIRONE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file async_245_fifo_timing_summary_routed.rpt -rpx async_245_fifo_timing_summary_routed.rpx
| Design       : async_245_fifo
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.096        0.000                      0                 3405        0.090        0.000                      0                 3405        4.500        0.000                       0                  1254  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               3.730        0.000                      0                 2161        0.090        0.000                      0                 2161        4.500        0.000                       0                  1254  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  i_clk              i_clk                    2.096        0.000                      0                 1244        0.366        0.000                      0                 1244  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 IIC_NUM_11/U1/C1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/U1/rSCL_reg/CE
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 1.312ns (22.011%)  route 4.649ns (77.989%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.559     5.143    IIC_NUM_11/U1/i_clk_IBUF_BUFG
    SLICE_X48Y51         FDCE                                         r  IIC_NUM_11/U1/C1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDCE (Prop_fdce_C_Q)         0.456     5.599 f  IIC_NUM_11/U1/C1_reg[3]/Q
                         net (fo=17, routed)          1.365     6.964    IIC_NUM_11/U1/C1_reg_n_0_[3]
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.088 r  IIC_NUM_11/U1/rSCL_i_22__10/O
                         net (fo=2, routed)           0.667     7.755    IIC_NUM_11/U1/rSCL_i_22__10_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I4_O)        0.152     7.907 r  IIC_NUM_11/U1/rSCL_i_8__10/O
                         net (fo=11, routed)          0.887     8.794    IIC_NUM_11/U1/rSCL_i_8__10_n_0
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.332     9.126 r  IIC_NUM_11/U1/rSCL_i_10__10/O
                         net (fo=1, routed)           0.666     9.792    IIC_NUM_11/U1/rSCL_i_10__10_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.916 r  IIC_NUM_11/U1/rSCL_i_3__10/O
                         net (fo=1, routed)           0.573    10.489    IIC_NUM_11/U1/rSCL_i_3__10_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.613 r  IIC_NUM_11/U1/rSCL_i_1__10/O
                         net (fo=1, routed)           0.491    11.104    IIC_NUM_11/U1/rSCL_i_1__10_n_0
    SLICE_X56Y49         FDPE                                         r  IIC_NUM_11/U1/rSCL_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.454    14.859    IIC_NUM_11/U1/i_clk_IBUF_BUFG
    SLICE_X56Y49         FDPE                                         r  IIC_NUM_11/U1/rSCL_reg/C
                         clock pessimism              0.179    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X56Y49         FDPE (Setup_fdpe_C_CE)      -0.169    14.834    IIC_NUM_11/U1/rSCL_reg
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 IIC_NUM_11/U1/C1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/U1/i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.312ns (22.765%)  route 4.451ns (77.235%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.559     5.143    IIC_NUM_11/U1/i_clk_IBUF_BUFG
    SLICE_X49Y52         FDCE                                         r  IIC_NUM_11/U1/C1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDCE (Prop_fdce_C_Q)         0.456     5.599 r  IIC_NUM_11/U1/C1_reg[4]/Q
                         net (fo=18, routed)          0.927     6.526    IIC_NUM_11/U1/C1_reg_n_0_[4]
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.152     6.678 f  IIC_NUM_11/U1/C1[6]_i_3__10/O
                         net (fo=2, routed)           0.759     7.437    IIC_NUM_11/U1/C1[6]_i_3__10_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I5_O)        0.332     7.769 r  IIC_NUM_11/U1/i[4]_i_9__10/O
                         net (fo=5, routed)           0.983     8.752    IIC_NUM_11/U1/i[4]_i_9__10_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.876 r  IIC_NUM_11/U1/i[4]_i_10__10/O
                         net (fo=1, routed)           0.857     9.734    IIC_NUM_11/U1/i[4]_i_10__10_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.858 r  IIC_NUM_11/U1/i[4]_i_5__10/O
                         net (fo=1, routed)           0.314    10.171    IIC_NUM_11/U1/i[4]_i_5__10_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I3_O)        0.124    10.295 r  IIC_NUM_11/U1/i[4]_i_1__10/O
                         net (fo=5, routed)           0.611    10.906    IIC_NUM_11/U1/i[4]_i_1__10_n_0
    SLICE_X55Y49         FDCE                                         r  IIC_NUM_11/U1/i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.453    14.858    IIC_NUM_11/U1/i_clk_IBUF_BUFG
    SLICE_X55Y49         FDCE                                         r  IIC_NUM_11/U1/i_reg[4]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X55Y49         FDCE (Setup_fdce_C_CE)      -0.205    14.797    IIC_NUM_11/U1/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -10.906    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 IIC_NUM_02/U1/C1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/U1/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 1.279ns (21.823%)  route 4.582ns (78.177%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.623     5.207    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X58Y90         FDCE                                         r  IIC_NUM_02/U1/C1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.456     5.663 r  IIC_NUM_02/U1/C1_reg[5]/Q
                         net (fo=16, routed)          0.864     6.527    IIC_NUM_02/U1/C1_reg_n_0_[5]
    SLICE_X57Y90         LUT2 (Prop_lut2_I0_O)        0.119     6.646 f  IIC_NUM_02/U1/C1[6]_i_3__1/O
                         net (fo=2, routed)           0.554     7.200    IIC_NUM_02/U1/C1[6]_i_3__1_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.332     7.532 r  IIC_NUM_02/U1/i[4]_i_9__1/O
                         net (fo=5, routed)           1.132     8.664    IIC_NUM_02/U1/i[4]_i_9__1_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I0_O)        0.124     8.788 r  IIC_NUM_02/U1/i[4]_i_10__1/O
                         net (fo=1, routed)           0.853     9.640    IIC_NUM_02/U1/i[4]_i_10__1_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.124     9.764 r  IIC_NUM_02/U1/i[4]_i_5__1/O
                         net (fo=1, routed)           0.621    10.385    IIC_NUM_02/U1/i[4]_i_5__1_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.509 r  IIC_NUM_02/U1/i[4]_i_1__1/O
                         net (fo=5, routed)           0.559    11.068    IIC_NUM_02/U1/i[4]_i_1__1_n_0
    SLICE_X64Y88         FDCE                                         r  IIC_NUM_02/U1/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.506    14.910    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X64Y88         FDCE                                         r  IIC_NUM_02/U1/i_reg[0]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X64Y88         FDCE (Setup_fdce_C_CE)      -0.169    14.964    IIC_NUM_02/U1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 IIC_NUM_02/U1/C1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/U1/i_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 1.279ns (22.094%)  route 4.510ns (77.906%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.623     5.207    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X58Y90         FDCE                                         r  IIC_NUM_02/U1/C1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.456     5.663 r  IIC_NUM_02/U1/C1_reg[5]/Q
                         net (fo=16, routed)          0.864     6.527    IIC_NUM_02/U1/C1_reg_n_0_[5]
    SLICE_X57Y90         LUT2 (Prop_lut2_I0_O)        0.119     6.646 f  IIC_NUM_02/U1/C1[6]_i_3__1/O
                         net (fo=2, routed)           0.554     7.200    IIC_NUM_02/U1/C1[6]_i_3__1_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.332     7.532 r  IIC_NUM_02/U1/i[4]_i_9__1/O
                         net (fo=5, routed)           1.132     8.664    IIC_NUM_02/U1/i[4]_i_9__1_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I0_O)        0.124     8.788 r  IIC_NUM_02/U1/i[4]_i_10__1/O
                         net (fo=1, routed)           0.853     9.640    IIC_NUM_02/U1/i[4]_i_10__1_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.124     9.764 r  IIC_NUM_02/U1/i[4]_i_5__1/O
                         net (fo=1, routed)           0.621    10.385    IIC_NUM_02/U1/i[4]_i_5__1_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.509 r  IIC_NUM_02/U1/i[4]_i_1__1/O
                         net (fo=5, routed)           0.487    10.996    IIC_NUM_02/U1/i[4]_i_1__1_n_0
    SLICE_X65Y88         FDCE                                         r  IIC_NUM_02/U1/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.506    14.910    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X65Y88         FDCE                                         r  IIC_NUM_02/U1/i_reg[3]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X65Y88         FDCE (Setup_fdce_C_CE)      -0.205    14.928    IIC_NUM_02/U1/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 IIC_NUM_02/U1/C1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/U1/i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 1.279ns (22.103%)  route 4.508ns (77.897%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.623     5.207    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X58Y90         FDCE                                         r  IIC_NUM_02/U1/C1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.456     5.663 r  IIC_NUM_02/U1/C1_reg[5]/Q
                         net (fo=16, routed)          0.864     6.527    IIC_NUM_02/U1/C1_reg_n_0_[5]
    SLICE_X57Y90         LUT2 (Prop_lut2_I0_O)        0.119     6.646 f  IIC_NUM_02/U1/C1[6]_i_3__1/O
                         net (fo=2, routed)           0.554     7.200    IIC_NUM_02/U1/C1[6]_i_3__1_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.332     7.532 r  IIC_NUM_02/U1/i[4]_i_9__1/O
                         net (fo=5, routed)           1.132     8.664    IIC_NUM_02/U1/i[4]_i_9__1_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I0_O)        0.124     8.788 r  IIC_NUM_02/U1/i[4]_i_10__1/O
                         net (fo=1, routed)           0.853     9.640    IIC_NUM_02/U1/i[4]_i_10__1_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.124     9.764 r  IIC_NUM_02/U1/i[4]_i_5__1/O
                         net (fo=1, routed)           0.621    10.385    IIC_NUM_02/U1/i[4]_i_5__1_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.509 r  IIC_NUM_02/U1/i[4]_i_1__1/O
                         net (fo=5, routed)           0.485    10.994    IIC_NUM_02/U1/i[4]_i_1__1_n_0
    SLICE_X64Y87         FDCE                                         r  IIC_NUM_02/U1/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.505    14.909    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDCE                                         r  IIC_NUM_02/U1/i_reg[2]/C
                         clock pessimism              0.258    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X64Y87         FDCE (Setup_fdce_C_CE)      -0.169    14.963    IIC_NUM_02/U1/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 IIC_NUM_02/U1/C1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/U1/i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 1.279ns (22.103%)  route 4.508ns (77.897%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.623     5.207    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X58Y90         FDCE                                         r  IIC_NUM_02/U1/C1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.456     5.663 r  IIC_NUM_02/U1/C1_reg[5]/Q
                         net (fo=16, routed)          0.864     6.527    IIC_NUM_02/U1/C1_reg_n_0_[5]
    SLICE_X57Y90         LUT2 (Prop_lut2_I0_O)        0.119     6.646 f  IIC_NUM_02/U1/C1[6]_i_3__1/O
                         net (fo=2, routed)           0.554     7.200    IIC_NUM_02/U1/C1[6]_i_3__1_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.332     7.532 r  IIC_NUM_02/U1/i[4]_i_9__1/O
                         net (fo=5, routed)           1.132     8.664    IIC_NUM_02/U1/i[4]_i_9__1_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I0_O)        0.124     8.788 r  IIC_NUM_02/U1/i[4]_i_10__1/O
                         net (fo=1, routed)           0.853     9.640    IIC_NUM_02/U1/i[4]_i_10__1_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.124     9.764 r  IIC_NUM_02/U1/i[4]_i_5__1/O
                         net (fo=1, routed)           0.621    10.385    IIC_NUM_02/U1/i[4]_i_5__1_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.509 r  IIC_NUM_02/U1/i[4]_i_1__1/O
                         net (fo=5, routed)           0.485    10.994    IIC_NUM_02/U1/i[4]_i_1__1_n_0
    SLICE_X64Y89         FDCE                                         r  IIC_NUM_02/U1/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.507    14.911    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X64Y89         FDCE                                         r  IIC_NUM_02/U1/i_reg[1]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X64Y89         FDCE (Setup_fdce_C_CE)      -0.169    14.965    IIC_NUM_02/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 IIC_NUM_02/U1/C1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/U1/i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 1.279ns (22.103%)  route 4.508ns (77.897%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.623     5.207    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X58Y90         FDCE                                         r  IIC_NUM_02/U1/C1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.456     5.663 r  IIC_NUM_02/U1/C1_reg[5]/Q
                         net (fo=16, routed)          0.864     6.527    IIC_NUM_02/U1/C1_reg_n_0_[5]
    SLICE_X57Y90         LUT2 (Prop_lut2_I0_O)        0.119     6.646 f  IIC_NUM_02/U1/C1[6]_i_3__1/O
                         net (fo=2, routed)           0.554     7.200    IIC_NUM_02/U1/C1[6]_i_3__1_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.332     7.532 r  IIC_NUM_02/U1/i[4]_i_9__1/O
                         net (fo=5, routed)           1.132     8.664    IIC_NUM_02/U1/i[4]_i_9__1_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I0_O)        0.124     8.788 r  IIC_NUM_02/U1/i[4]_i_10__1/O
                         net (fo=1, routed)           0.853     9.640    IIC_NUM_02/U1/i[4]_i_10__1_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.124     9.764 r  IIC_NUM_02/U1/i[4]_i_5__1/O
                         net (fo=1, routed)           0.621    10.385    IIC_NUM_02/U1/i[4]_i_5__1_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.509 r  IIC_NUM_02/U1/i[4]_i_1__1/O
                         net (fo=5, routed)           0.485    10.994    IIC_NUM_02/U1/i[4]_i_1__1_n_0
    SLICE_X64Y89         FDCE                                         r  IIC_NUM_02/U1/i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.507    14.911    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X64Y89         FDCE                                         r  IIC_NUM_02/U1/i_reg[4]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X64Y89         FDCE (Setup_fdce_C_CE)      -0.169    14.965    IIC_NUM_02/U1/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 IIC_NUM_13/U1/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_13/U1/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 1.076ns (19.039%)  route 4.576ns (80.961%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.635     5.219    IIC_NUM_13/U1/i_clk_IBUF_BUFG
    SLICE_X59Y40         FDCE                                         r  IIC_NUM_13/U1/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDCE (Prop_fdce_C_Q)         0.456     5.675 r  IIC_NUM_13/U1/i_reg[2]/Q
                         net (fo=55, routed)          1.340     7.015    IIC_NUM_13/U1/i_reg_n_0_[2]
    SLICE_X57Y42         LUT2 (Prop_lut2_I0_O)        0.124     7.139 r  IIC_NUM_13/U1/i[1]_i_6__12/O
                         net (fo=2, routed)           1.191     8.330    IIC_NUM_13/U1/i[1]_i_6__12_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.454 r  IIC_NUM_13/U1/i[4]_i_16__12/O
                         net (fo=2, routed)           0.594     9.048    IIC_NUM_13/U1/i[4]_i_16__12_n_0
    SLICE_X62Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.172 r  IIC_NUM_13/U1/i[4]_i_10__12/O
                         net (fo=1, routed)           0.580     9.752    IIC_NUM_13/U1/i[4]_i_10__12_n_0
    SLICE_X61Y41         LUT5 (Prop_lut5_I3_O)        0.124     9.876 r  IIC_NUM_13/U1/i[4]_i_5__12/O
                         net (fo=1, routed)           0.284    10.160    IIC_NUM_13/U1/i[4]_i_5__12_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.284 r  IIC_NUM_13/U1/i[4]_i_1__12/O
                         net (fo=5, routed)           0.587    10.871    IIC_NUM_13/U1/i[4]_i_1__12_n_0
    SLICE_X57Y40         FDCE                                         r  IIC_NUM_13/U1/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.451    14.856    IIC_NUM_13/U1/i_clk_IBUF_BUFG
    SLICE_X57Y40         FDCE                                         r  IIC_NUM_13/U1/i_reg[0]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X57Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.875    IIC_NUM_13/U1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 IIC_NUM_13/U1/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_13/U1/i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 1.076ns (19.039%)  route 4.576ns (80.961%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.635     5.219    IIC_NUM_13/U1/i_clk_IBUF_BUFG
    SLICE_X59Y40         FDCE                                         r  IIC_NUM_13/U1/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDCE (Prop_fdce_C_Q)         0.456     5.675 r  IIC_NUM_13/U1/i_reg[2]/Q
                         net (fo=55, routed)          1.340     7.015    IIC_NUM_13/U1/i_reg_n_0_[2]
    SLICE_X57Y42         LUT2 (Prop_lut2_I0_O)        0.124     7.139 r  IIC_NUM_13/U1/i[1]_i_6__12/O
                         net (fo=2, routed)           1.191     8.330    IIC_NUM_13/U1/i[1]_i_6__12_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.454 r  IIC_NUM_13/U1/i[4]_i_16__12/O
                         net (fo=2, routed)           0.594     9.048    IIC_NUM_13/U1/i[4]_i_16__12_n_0
    SLICE_X62Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.172 r  IIC_NUM_13/U1/i[4]_i_10__12/O
                         net (fo=1, routed)           0.580     9.752    IIC_NUM_13/U1/i[4]_i_10__12_n_0
    SLICE_X61Y41         LUT5 (Prop_lut5_I3_O)        0.124     9.876 r  IIC_NUM_13/U1/i[4]_i_5__12/O
                         net (fo=1, routed)           0.284    10.160    IIC_NUM_13/U1/i[4]_i_5__12_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.284 r  IIC_NUM_13/U1/i[4]_i_1__12/O
                         net (fo=5, routed)           0.587    10.871    IIC_NUM_13/U1/i[4]_i_1__12_n_0
    SLICE_X57Y40         FDCE                                         r  IIC_NUM_13/U1/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.451    14.856    IIC_NUM_13/U1/i_clk_IBUF_BUFG
    SLICE_X57Y40         FDCE                                         r  IIC_NUM_13/U1/i_reg[1]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X57Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.875    IIC_NUM_13/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.023ns  (required time - arrival time)
  Source:                 IIC_NUM_11/U1/C1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/U1/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 1.312ns (22.877%)  route 4.423ns (77.123%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.559     5.143    IIC_NUM_11/U1/i_clk_IBUF_BUFG
    SLICE_X49Y52         FDCE                                         r  IIC_NUM_11/U1/C1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDCE (Prop_fdce_C_Q)         0.456     5.599 r  IIC_NUM_11/U1/C1_reg[4]/Q
                         net (fo=18, routed)          0.927     6.526    IIC_NUM_11/U1/C1_reg_n_0_[4]
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.152     6.678 f  IIC_NUM_11/U1/C1[6]_i_3__10/O
                         net (fo=2, routed)           0.759     7.437    IIC_NUM_11/U1/C1[6]_i_3__10_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I5_O)        0.332     7.769 r  IIC_NUM_11/U1/i[4]_i_9__10/O
                         net (fo=5, routed)           0.983     8.752    IIC_NUM_11/U1/i[4]_i_9__10_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.876 r  IIC_NUM_11/U1/i[4]_i_10__10/O
                         net (fo=1, routed)           0.857     9.734    IIC_NUM_11/U1/i[4]_i_10__10_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.858 r  IIC_NUM_11/U1/i[4]_i_5__10/O
                         net (fo=1, routed)           0.314    10.171    IIC_NUM_11/U1/i[4]_i_5__10_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I3_O)        0.124    10.295 r  IIC_NUM_11/U1/i[4]_i_1__10/O
                         net (fo=5, routed)           0.583    10.878    IIC_NUM_11/U1/i[4]_i_1__10_n_0
    SLICE_X54Y50         FDCE                                         r  IIC_NUM_11/U1/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.443    14.847    IIC_NUM_11/U1/i_clk_IBUF_BUFG
    SLICE_X54Y50         FDCE                                         r  IIC_NUM_11/U1/i_reg[0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X54Y50         FDCE (Setup_fdce_C_CE)      -0.169    14.901    IIC_NUM_11/U1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                  4.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 IIC_NUM_12/U1/Go_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_12/U1/i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.463%)  route 0.263ns (58.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.595     1.539    IIC_NUM_12/U1/i_clk_IBUF_BUFG
    SLICE_X58Y49         FDCE                                         r  IIC_NUM_12/U1/Go_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  IIC_NUM_12/U1/Go_reg[1]/Q
                         net (fo=3, routed)           0.263     1.942    IIC_NUM_12/U1/Go[1]
    SLICE_X58Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.987 r  IIC_NUM_12/U1/i[1]_i_1__11/O
                         net (fo=1, routed)           0.000     1.987    IIC_NUM_12/U1/i[1]_i_1__11_n_0
    SLICE_X58Y50         FDCE                                         r  IIC_NUM_12/U1/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.863     2.052    IIC_NUM_12/U1/i_clk_IBUF_BUFG
    SLICE_X58Y50         FDCE                                         r  IIC_NUM_12/U1/i_reg[1]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDCE (Hold_fdce_C_D)         0.091     1.898    IIC_NUM_12/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 IIC_NUM_11/U1/i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/U1/i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.910%)  route 0.280ns (60.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.567     1.511    IIC_NUM_11/U1/i_clk_IBUF_BUFG
    SLICE_X55Y49         FDCE                                         r  IIC_NUM_11/U1/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  IIC_NUM_11/U1/i_reg[4]/Q
                         net (fo=47, routed)          0.280     1.932    IIC_NUM_11/U1/i_reg_n_0_[4]
    SLICE_X55Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.977 r  IIC_NUM_11/U1/i[3]_i_1__10/O
                         net (fo=1, routed)           0.000     1.977    IIC_NUM_11/U1/i[3]_i_1__10_n_0
    SLICE_X55Y50         FDCE                                         r  IIC_NUM_11/U1/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.835     2.025    IIC_NUM_11/U1/i_clk_IBUF_BUFG
    SLICE_X55Y50         FDCE                                         r  IIC_NUM_11/U1/i_reg[3]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDCE (Hold_fdce_C_D)         0.092     1.872    IIC_NUM_11/U1/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 IIC_NUM_17/reg_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/U1/D_NOT_OUT1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.567     1.511    IIC_NUM_17/i_clk_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  IIC_NUM_17/reg_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  IIC_NUM_17/reg_addr_reg[3]/Q
                         net (fo=1, routed)           0.054     1.706    IIC_NUM_17/U1/reg_addr_reg[5][3]
    SLICE_X50Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.751 r  IIC_NUM_17/U1/D_NOT_OUT1[3]_i_1__16/O
                         net (fo=1, routed)           0.000     1.751    IIC_NUM_17/U1/D_NOT_OUT1[3]_i_1__16_n_0
    SLICE_X50Y48         FDCE                                         r  IIC_NUM_17/U1/D_NOT_OUT1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.838     2.028    IIC_NUM_17/U1/i_clk_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  IIC_NUM_17/U1/D_NOT_OUT1_reg[3]/C
                         clock pessimism             -0.504     1.524    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.121     1.645    IIC_NUM_17/U1/D_NOT_OUT1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 IIC_NUM_22/reg_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_22/U1/D_NOT_OUT1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.567     1.511    IIC_NUM_22/i_clk_IBUF_BUFG
    SLICE_X13Y2          FDCE                                         r  IIC_NUM_22/reg_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  IIC_NUM_22/reg_addr_reg[2]/Q
                         net (fo=1, routed)           0.056     1.708    IIC_NUM_22/U1/reg_addr_reg[5][2]
    SLICE_X12Y2          LUT5 (Prop_lut5_I3_O)        0.045     1.753 r  IIC_NUM_22/U1/D_NOT_OUT1[2]_i_1__21/O
                         net (fo=1, routed)           0.000     1.753    IIC_NUM_22/U1/D_NOT_OUT1[2]_i_1__21_n_0
    SLICE_X12Y2          FDCE                                         r  IIC_NUM_22/U1/D_NOT_OUT1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.837     2.027    IIC_NUM_22/U1/i_clk_IBUF_BUFG
    SLICE_X12Y2          FDCE                                         r  IIC_NUM_22/U1/D_NOT_OUT1_reg[2]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X12Y2          FDCE (Hold_fdce_C_D)         0.120     1.644    IIC_NUM_22/U1/D_NOT_OUT1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 IIC_NUM_12/U1/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_12/U1/Go_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.822%)  route 0.293ns (61.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.593     1.537    IIC_NUM_12/U1/i_clk_IBUF_BUFG
    SLICE_X59Y50         FDCE                                         r  IIC_NUM_12/U1/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.141     1.678 r  IIC_NUM_12/U1/i_reg[0]/Q
                         net (fo=57, routed)          0.293     1.971    IIC_NUM_12/U1/i_reg_n_0_[0]
    SLICE_X58Y49         LUT5 (Prop_lut5_I1_O)        0.045     2.016 r  IIC_NUM_12/U1/Go[1]_i_1__11/O
                         net (fo=1, routed)           0.000     2.016    IIC_NUM_12/U1/Go[1]_i_1__11_n_0
    SLICE_X58Y49         FDCE                                         r  IIC_NUM_12/U1/Go_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.865     2.055    IIC_NUM_12/U1/i_clk_IBUF_BUFG
    SLICE_X58Y49         FDCE                                         r  IIC_NUM_12/U1/Go_reg[1]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X58Y49         FDCE (Hold_fdce_C_D)         0.091     1.900    IIC_NUM_12/U1/Go_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 IIC_NUM_00/sel_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_00/U1/D_NOT_OUT1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.453%)  route 0.074ns (28.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.593     1.537    IIC_NUM_00/i_clk_IBUF_BUFG
    SLICE_X61Y97         FDPE                                         r  IIC_NUM_00/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.678 r  IIC_NUM_00/sel_reg/Q
                         net (fo=3, routed)           0.074     1.752    IIC_NUM_00/U1/sel_reg_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I2_O)        0.045     1.797 r  IIC_NUM_00/U1/D_NOT_OUT1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    IIC_NUM_00/U1/D_NOT_OUT1[1]_i_1_n_0
    SLICE_X60Y97         FDCE                                         r  IIC_NUM_00/U1/D_NOT_OUT1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.863     2.052    IIC_NUM_00/U1/i_clk_IBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  IIC_NUM_00/U1/D_NOT_OUT1_reg[1]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y97         FDCE (Hold_fdce_C_D)         0.121     1.671    IIC_NUM_00/U1/D_NOT_OUT1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 IIC_NUM_08/sel_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/D_NOT_OUT1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.590     1.534    IIC_NUM_08/i_clk_IBUF_BUFG
    SLICE_X61Y60         FDPE                                         r  IIC_NUM_08/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.675 r  IIC_NUM_08/sel_reg/Q
                         net (fo=3, routed)           0.076     1.751    IIC_NUM_08/U1/sel_reg_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I2_O)        0.045     1.796 r  IIC_NUM_08/U1/D_NOT_OUT1[1]_i_1__7/O
                         net (fo=1, routed)           0.000     1.796    IIC_NUM_08/U1/D_NOT_OUT1[1]_i_1__7_n_0
    SLICE_X60Y60         FDCE                                         r  IIC_NUM_08/U1/D_NOT_OUT1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.860     2.049    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X60Y60         FDCE                                         r  IIC_NUM_08/U1/D_NOT_OUT1_reg[1]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X60Y60         FDCE (Hold_fdce_C_D)         0.121     1.668    IIC_NUM_08/U1/D_NOT_OUT1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 IIC_NUM_04/sel_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/D_NOT_OUT1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.557     1.501    IIC_NUM_04/i_clk_IBUF_BUFG
    SLICE_X55Y81         FDPE                                         r  IIC_NUM_04/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.642 f  IIC_NUM_04/sel_reg/Q
                         net (fo=3, routed)           0.078     1.720    IIC_NUM_04/U1/sel_reg_0
    SLICE_X54Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.765 r  IIC_NUM_04/U1/D_NOT_OUT1[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.765    IIC_NUM_04/U1/D_NOT_OUT1[2]_i_1__3_n_0
    SLICE_X54Y81         FDCE                                         r  IIC_NUM_04/U1/D_NOT_OUT1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.825     2.015    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X54Y81         FDCE                                         r  IIC_NUM_04/U1/D_NOT_OUT1_reg[2]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X54Y81         FDCE (Hold_fdce_C_D)         0.120     1.634    IIC_NUM_04/U1/D_NOT_OUT1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 IIC_NUM_09/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_09/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.560     1.504    IIC_NUM_09/i_clk_IBUF_BUFG
    SLICE_X48Y63         FDCE                                         r  IIC_NUM_09/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  IIC_NUM_09/j_reg[2]/Q
                         net (fo=1, routed)           0.054     1.699    IIC_NUM_09/j_reg_n_0_[2]
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.045     1.744 r  IIC_NUM_09/i[2]_i_1__24/O
                         net (fo=1, routed)           0.000     1.744    IIC_NUM_09/i[2]_i_1__24_n_0
    SLICE_X49Y63         FDCE                                         r  IIC_NUM_09/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.828     2.018    IIC_NUM_09/i_clk_IBUF_BUFG
    SLICE_X49Y63         FDCE                                         r  IIC_NUM_09/i_reg[2]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X49Y63         FDCE (Hold_fdce_C_D)         0.091     1.608    IIC_NUM_09/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 IIC_NUM_00/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_00/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.594     1.538    IIC_NUM_00/i_clk_IBUF_BUFG
    SLICE_X62Y98         FDCE                                         r  IIC_NUM_00/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  IIC_NUM_00/j_reg[2]/Q
                         net (fo=1, routed)           0.054     1.733    IIC_NUM_00/j_reg_n_0_[2]
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.778 r  IIC_NUM_00/i[2]_i_1__44/O
                         net (fo=1, routed)           0.000     1.778    IIC_NUM_00/i[2]_i_1__44_n_0
    SLICE_X63Y98         FDCE                                         r  IIC_NUM_00/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.864     2.054    IIC_NUM_00/i_clk_IBUF_BUFG
    SLICE_X63Y98         FDCE                                         r  IIC_NUM_00/i_reg[2]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X63Y98         FDCE (Hold_fdce_C_D)         0.091     1.642    IIC_NUM_00/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y90   IIC_NUM_01/U1/i_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y90   IIC_NUM_01/U1/i_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y90   IIC_NUM_01/U1/i_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y90   IIC_NUM_01/U1/i_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y90   IIC_NUM_01/U1/i_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X53Y90   IIC_NUM_01/U1/isAck_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y89   IIC_NUM_01/U1/isDone_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y90   IIC_NUM_01/U1/isQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y85   IIC_NUM_04/U1/i_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y85   IIC_NUM_04/U1/i_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y85   IIC_NUM_04/U1/i_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y85   IIC_NUM_04/U1/i_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y84   IIC_NUM_04/U1/isAck_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y84   IIC_NUM_04/U1/isDone_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   IIC_NUM_07/U1/i_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   IIC_NUM_07/U1/i_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   IIC_NUM_07/U1/i_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   IIC_NUM_16/U1/i_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   IIC_NUM_16/U1/i_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y90   IIC_NUM_01/U1/i_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y90   IIC_NUM_01/U1/i_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y90   IIC_NUM_01/U1/i_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y90   IIC_NUM_01/U1/i_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y90   IIC_NUM_01/U1/i_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y90   IIC_NUM_01/U1/isAck_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y89   IIC_NUM_01/U1/isDone_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y90   IIC_NUM_01/U1/isQ_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y85   IIC_NUM_04/U1/i_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y85   IIC_NUM_04/U1/i_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_01/U1/Go_reg[1]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 0.456ns (6.072%)  route 7.054ns (93.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X55Y57         FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg/Q
                         net (fo=159, routed)         7.054    12.652    IIC_NUM_01/U1/sys_rst
    SLICE_X50Y91         FDCE                                         f  IIC_NUM_01/U1/Go_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.441    14.845    IIC_NUM_01/U1/i_clk_IBUF_BUFG
    SLICE_X50Y91         FDCE                                         r  IIC_NUM_01/U1/Go_reg[1]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X50Y91         FDCE (Recov_fdce_C_CLR)     -0.319    14.749    IIC_NUM_01/U1/Go_reg[1]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_01/U1/Go_reg[2]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 0.456ns (6.072%)  route 7.054ns (93.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X55Y57         FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg/Q
                         net (fo=159, routed)         7.054    12.652    IIC_NUM_01/U1/sys_rst
    SLICE_X50Y91         FDCE                                         f  IIC_NUM_01/U1/Go_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.441    14.845    IIC_NUM_01/U1/i_clk_IBUF_BUFG
    SLICE_X50Y91         FDCE                                         r  IIC_NUM_01/U1/Go_reg[2]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X50Y91         FDCE (Recov_fdce_C_CLR)     -0.319    14.749    IIC_NUM_01/U1/Go_reg[2]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_01/U1/i_reg[3]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 0.456ns (6.199%)  route 6.900ns (93.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X55Y57         FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg/Q
                         net (fo=159, routed)         6.900    12.498    IIC_NUM_01/U1/sys_rst
    SLICE_X48Y90         FDCE                                         f  IIC_NUM_01/U1/i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.439    14.843    IIC_NUM_01/U1/i_clk_IBUF_BUFG
    SLICE_X48Y90         FDCE                                         r  IIC_NUM_01/U1/i_reg[3]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X48Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.661    IIC_NUM_01/U1/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -12.498    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_01/U1/i_reg[4]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 0.456ns (6.199%)  route 6.900ns (93.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X55Y57         FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg/Q
                         net (fo=159, routed)         6.900    12.498    IIC_NUM_01/U1/sys_rst
    SLICE_X48Y90         FDCE                                         f  IIC_NUM_01/U1/i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.439    14.843    IIC_NUM_01/U1/i_clk_IBUF_BUFG
    SLICE_X48Y90         FDCE                                         r  IIC_NUM_01/U1/i_reg[4]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X48Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.661    IIC_NUM_01/U1/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -12.498    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_01/U1/i_reg[0]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 0.456ns (6.203%)  route 6.895ns (93.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X55Y57         FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg/Q
                         net (fo=159, routed)         6.895    12.493    IIC_NUM_01/U1/sys_rst
    SLICE_X49Y90         FDCE                                         f  IIC_NUM_01/U1/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.439    14.843    IIC_NUM_01/U1/i_clk_IBUF_BUFG
    SLICE_X49Y90         FDCE                                         r  IIC_NUM_01/U1/i_reg[0]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X49Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.661    IIC_NUM_01/U1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -12.493    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_01/U1/i_reg[2]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 0.456ns (6.203%)  route 6.895ns (93.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X55Y57         FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg/Q
                         net (fo=159, routed)         6.895    12.493    IIC_NUM_01/U1/sys_rst
    SLICE_X49Y90         FDCE                                         f  IIC_NUM_01/U1/i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.439    14.843    IIC_NUM_01/U1/i_clk_IBUF_BUFG
    SLICE_X49Y90         FDCE                                         r  IIC_NUM_01/U1/i_reg[2]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X49Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.661    IIC_NUM_01/U1/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -12.493    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_01/j_reg[0]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.456ns (6.321%)  route 6.758ns (93.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X55Y57         FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg/Q
                         net (fo=159, routed)         6.758    12.356    IIC_NUM_01/sys_rst
    SLICE_X48Y86         FDCE                                         f  IIC_NUM_01/j_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.436    14.840    IIC_NUM_01/i_clk_IBUF_BUFG
    SLICE_X48Y86         FDCE                                         r  IIC_NUM_01/j_reg[0]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.658    IIC_NUM_01/j_reg[0]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -12.356    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_01/j_reg[2]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.456ns (6.321%)  route 6.758ns (93.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X55Y57         FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg/Q
                         net (fo=159, routed)         6.758    12.356    IIC_NUM_01/sys_rst
    SLICE_X48Y86         FDCE                                         f  IIC_NUM_01/j_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.436    14.840    IIC_NUM_01/i_clk_IBUF_BUFG
    SLICE_X48Y86         FDCE                                         r  IIC_NUM_01/j_reg[2]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.658    IIC_NUM_01/j_reg[2]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -12.356    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_01/j_reg[3]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.456ns (6.321%)  route 6.758ns (93.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X55Y57         FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg/Q
                         net (fo=159, routed)         6.758    12.356    IIC_NUM_01/sys_rst
    SLICE_X48Y86         FDCE                                         f  IIC_NUM_01/j_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.436    14.840    IIC_NUM_01/i_clk_IBUF_BUFG
    SLICE_X48Y86         FDCE                                         r  IIC_NUM_01/j_reg[3]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.658    IIC_NUM_01/j_reg[3]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -12.356    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_01/j_reg[4]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.456ns (6.321%)  route 6.758ns (93.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X55Y57         FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg/Q
                         net (fo=159, routed)         6.758    12.356    IIC_NUM_01/sys_rst
    SLICE_X48Y86         FDCE                                         f  IIC_NUM_01/j_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.436    14.840    IIC_NUM_01/i_clk_IBUF_BUFG
    SLICE_X48Y86         FDCE                                         r  IIC_NUM_01/j_reg[4]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.658    IIC_NUM_01/j_reg[4]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -12.356    
  -------------------------------------------------------------------
                         slack                                  2.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/C1_reg[2]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.849%)  route 0.222ns (61.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X55Y57         FDPE                                         r  SYS_RST/o_rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__0/Q
                         net (fo=159, routed)         0.222     1.870    IIC_NUM_08/U1/o_rst_reg_rep__0
    SLICE_X60Y57         FDCE                                         f  IIC_NUM_08/U1/C1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.860     2.050    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X60Y57         FDCE                                         r  IIC_NUM_08/U1/C1_reg[2]/C
                         clock pessimism             -0.480     1.571    
    SLICE_X60Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.504    IIC_NUM_08/U1/C1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/C1_reg[6]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.849%)  route 0.222ns (61.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X55Y57         FDPE                                         r  SYS_RST/o_rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__0/Q
                         net (fo=159, routed)         0.222     1.870    IIC_NUM_08/U1/o_rst_reg_rep__0
    SLICE_X60Y57         FDCE                                         f  IIC_NUM_08/U1/C1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.860     2.050    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X60Y57         FDCE                                         r  IIC_NUM_08/U1/C1_reg[6]/C
                         clock pessimism             -0.480     1.571    
    SLICE_X60Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.504    IIC_NUM_08/U1/C1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/w_data_reg[0]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.479%)  route 0.183ns (56.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.565     1.509    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X51Y52         FDPE                                         r  SYS_RST/o_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.650 f  SYS_RST/o_rst_reg_rep__1/Q
                         net (fo=159, routed)         0.183     1.833    IIC_NUM_11/o_rst_reg_rep__1
    SLICE_X50Y52         FDCE                                         f  IIC_NUM_11/w_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.835     2.025    IIC_NUM_11/i_clk_IBUF_BUFG
    SLICE_X50Y52         FDCE                                         r  IIC_NUM_11/w_data_reg[0]/C
                         clock pessimism             -0.504     1.522    
    SLICE_X50Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.455    IIC_NUM_11/w_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/w_data_reg[5]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.479%)  route 0.183ns (56.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.565     1.509    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X51Y52         FDPE                                         r  SYS_RST/o_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.650 f  SYS_RST/o_rst_reg_rep__1/Q
                         net (fo=159, routed)         0.183     1.833    IIC_NUM_11/o_rst_reg_rep__1
    SLICE_X50Y52         FDCE                                         f  IIC_NUM_11/w_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.835     2.025    IIC_NUM_11/i_clk_IBUF_BUFG
    SLICE_X50Y52         FDCE                                         r  IIC_NUM_11/w_data_reg[5]/C
                         clock pessimism             -0.504     1.522    
    SLICE_X50Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.455    IIC_NUM_11/w_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/j_reg[0]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.114%)  route 0.186ns (56.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X53Y49         FDPE                                         r  SYS_RST/o_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.652 f  SYS_RST/o_rst_reg_rep__3/Q
                         net (fo=159, routed)         0.186     1.838    IIC_NUM_17/o_rst_reg_rep__3
    SLICE_X49Y49         FDCE                                         f  IIC_NUM_17/j_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.837     2.027    IIC_NUM_17/i_clk_IBUF_BUFG
    SLICE_X49Y49         FDCE                                         r  IIC_NUM_17/j_reg[0]/C
                         clock pessimism             -0.480     1.547    
    SLICE_X49Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.455    IIC_NUM_17/j_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/j_reg[3]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.114%)  route 0.186ns (56.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X53Y49         FDPE                                         r  SYS_RST/o_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.652 f  SYS_RST/o_rst_reg_rep__3/Q
                         net (fo=159, routed)         0.186     1.838    IIC_NUM_17/o_rst_reg_rep__3
    SLICE_X49Y49         FDCE                                         f  IIC_NUM_17/j_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.837     2.027    IIC_NUM_17/i_clk_IBUF_BUFG
    SLICE_X49Y49         FDCE                                         r  IIC_NUM_17/j_reg[3]/C
                         clock pessimism             -0.480     1.547    
    SLICE_X49Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.455    IIC_NUM_17/j_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/i_reg[0]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.548%)  route 0.190ns (57.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X53Y49         FDPE                                         r  SYS_RST/o_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.652 f  SYS_RST/o_rst_reg_rep__3/Q
                         net (fo=159, routed)         0.190     1.842    IIC_NUM_17/o_rst_reg_rep__3
    SLICE_X48Y49         FDCE                                         f  IIC_NUM_17/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.837     2.027    IIC_NUM_17/i_clk_IBUF_BUFG
    SLICE_X48Y49         FDCE                                         r  IIC_NUM_17/i_reg[0]/C
                         clock pessimism             -0.480     1.547    
    SLICE_X48Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.455    IIC_NUM_17/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/i_reg[1]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.548%)  route 0.190ns (57.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X53Y49         FDPE                                         r  SYS_RST/o_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.652 f  SYS_RST/o_rst_reg_rep__3/Q
                         net (fo=159, routed)         0.190     1.842    IIC_NUM_17/o_rst_reg_rep__3
    SLICE_X48Y49         FDCE                                         f  IIC_NUM_17/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.837     2.027    IIC_NUM_17/i_clk_IBUF_BUFG
    SLICE_X48Y49         FDCE                                         r  IIC_NUM_17/i_reg[1]/C
                         clock pessimism             -0.480     1.547    
    SLICE_X48Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.455    IIC_NUM_17/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/i_reg[3]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.548%)  route 0.190ns (57.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X53Y49         FDPE                                         r  SYS_RST/o_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.652 f  SYS_RST/o_rst_reg_rep__3/Q
                         net (fo=159, routed)         0.190     1.842    IIC_NUM_17/o_rst_reg_rep__3
    SLICE_X48Y49         FDCE                                         f  IIC_NUM_17/i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.837     2.027    IIC_NUM_17/i_clk_IBUF_BUFG
    SLICE_X48Y49         FDCE                                         r  IIC_NUM_17/i_reg[3]/C
                         clock pessimism             -0.480     1.547    
    SLICE_X48Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.455    IIC_NUM_17/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_12/U1/C1_reg[2]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.141ns (20.948%)  route 0.532ns (79.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X55Y48         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.652 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=159, routed)         0.532     2.184    IIC_NUM_12/U1/o_rst_reg_rep__2
    SLICE_X64Y50         FDCE                                         f  IIC_NUM_12/U1/C1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.864     2.054    IIC_NUM_12/U1/i_clk_IBUF_BUFG
    SLICE_X64Y50         FDCE                                         r  IIC_NUM_12/U1/C1_reg[2]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.742    IIC_NUM_12/U1/C1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.442    





