"h:\fpga\secd\activehdl\secd\implement\TIME_SIM.VHD" secd_timing 1 0 0
. . 0 0 0