DSCH 2.6j
VERSION 5/17/2003 4:07:27 PM
BB(-20,110,259,170)
SYM  #Arrow
BB(180,147,190,153)
TITLE 178 155  #Clock=1
MODEL 935
PROP                                                                                                                                                                                                            
REC(0,0,0,0,)
VIS 4
PIN(180,150,0.000,0.000)in
LIG(180,150,190,150)
LIG(188,148,190,150)
LIG(188,152,190,150)
FSYM
SYM  #Arrow
BB(85,147,95,153)
TITLE 80 155  #Clock=0
MODEL 935
PROP                                                                                                                                                                                                            
REC(0,10,0,0,)
VIS 4
PIN(85,150,0.000,0.000)in
LIG(85,150,95,150)
LIG(93,148,95,150)
LIG(93,152,95,150)
FSYM
SYM  #Res
BB(95,120,105,140)
TITLE 105 130  #Ron_N2
MODEL 920
PROP   50                                                                                                                                                                                                         
REC(220,-75,0,0,)
VIS 4
PIN(100,120,0.000,0.000)r1
PIN(100,140,0.000,0.000)r2
LIG(100,120,100,124)
LIG(102,126,100,124)
LIG(98,128,102,126)
LIG(102,131,98,128)
LIG(98,133,102,131)
LIG(102,136,98,133)
LIG(100,137,102,136)
LIG(100,140,100,137)
FSYM
SYM  #nmos
BB(0,120,20,140)
TITLE 15 130  #N2
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                        
REC(1,125,19,15,r)
VIS 4
PIN(20,140,0.000,0.000)s
PIN(0,130,0.000,0.000)g
PIN(20,120,0.030,0.420)d
LIG(10,130,0,130)
LIG(10,136,10,124)
LIG(12,136,12,124)
LIG(20,124,12,124)
LIG(20,120,20,124)
LIG(20,136,12,136)
LIG(20,140,20,136)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #vss
BB(190,162,200,170)
TITLE 194 167  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(190,160,0,0,b)
VIS 0
PIN(195,160,0.000,0.000)vss
LIG(195,160,195,165)
LIG(190,165,200,165)
LIG(190,168,192,165)
LIG(192,168,194,165)
LIG(194,168,196,165)
LIG(196,168,198,165)
FSYM
SYM  #vdd
BB(190,110,200,120)
TITLE 193 116  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(190,15,0,0,)
VIS 0
PIN(195,120,0.000,0.000)vdd
LIG(195,120,195,115)
LIG(195,115,190,115)
LIG(190,115,195,110)
LIG(195,110,200,115)
LIG(200,115,195,115)
FSYM
SYM  #Res
BB(190,140,200,160)
TITLE 200 150  #Ron_N1
MODEL 920
PROP   50                                                                                                                                                                                                         
REC(315,-55,0,0,)
VIS 4
PIN(195,140,0.000,0.000)r1
PIN(195,160,0.000,0.000)r2
LIG(195,140,195,144)
LIG(197,146,195,144)
LIG(193,148,197,146)
LIG(197,151,193,148)
LIG(193,153,197,151)
LIG(197,156,193,153)
LIG(195,157,197,156)
LIG(195,160,195,157)
FSYM
SYM  #Arrow
BB(45,137,55,143)
TITLE 48 145  #Out
MODEL 935
PROP                                                                                                                                                                                                           
REC(-20,0,0,0,)
VIS 0
PIN(45,140,0.000,0.000)in
LIG(45,140,55,140)
LIG(53,138,55,140)
LIG(53,142,55,140)
FSYM
SYM  #OnOff
BB(95,145,105,160)
TITLE 105 150  #K
MODEL 732
PROP   0                                                                                                                                                                                                         
REC(-40,20,0,0,)
VIS 0
PIN(100,145,0.000,0.000)A
PIN(100,160,0.000,0.000)B
LIG(100,150,100,145)
LIG(100,160,100,155)
LIG(100,155,102,150)
LIG(102,150,100,150)
FSYM
SYM  #Res
BB(190,120,200,140)
TITLE 200 130  #Ron_N2
MODEL 920
PROP   50                                                                                                                                                                                                         
REC(315,-75,0,0,)
VIS 4
PIN(195,120,0.000,0.000)r1
PIN(195,140,0.000,0.000)r2
LIG(195,120,195,124)
LIG(197,126,195,124)
LIG(193,128,197,126)
LIG(197,131,193,128)
LIG(193,133,197,131)
LIG(197,136,193,133)
LIG(195,137,197,136)
LIG(195,140,195,137)
FSYM
SYM  #vdd
BB(95,110,105,120)
TITLE 98 116  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(95,15,0,0,)
VIS 0
PIN(100,120,0.000,0.000)vdd
LIG(100,120,100,115)
LIG(100,115,95,115)
LIG(95,115,100,110)
LIG(100,110,105,115)
LIG(105,115,100,115)
FSYM
SYM  #vss
BB(95,162,105,170)
TITLE 99 167  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(95,160,0,0,b)
VIS 0
PIN(100,160,0.000,0.000)vss
LIG(100,160,100,165)
LIG(95,165,105,165)
LIG(95,168,97,165)
LIG(97,168,99,165)
LIG(99,168,101,165)
LIG(101,168,103,165)
FSYM
SYM  #nmos
BB(0,140,20,160)
TITLE 15 150  #N1
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                        
REC(1,145,19,15,r)
VIS 4
PIN(20,160,0.000,0.000)s
PIN(0,150,0.000,0.000)g
PIN(20,140,0.030,0.140)d
LIG(10,150,0,150)
LIG(10,156,10,144)
LIG(12,156,12,144)
LIG(20,144,12,144)
LIG(20,140,20,144)
LIG(20,156,12,156)
LIG(20,160,20,156)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #Arrow
BB(225,137,235,143)
TITLE 228 145  #Out
MODEL 935
PROP                                                                                                                                                                                                           
REC(160,0,0,0,)
VIS 0
PIN(225,140,0.000,0.000)in
LIG(225,140,235,140)
LIG(233,138,235,140)
LIG(233,142,235,140)
FSYM
SYM  #vss
BB(15,162,25,170)
TITLE 19 167  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(15,160,0,0,b)
VIS 0
PIN(20,160,0.000,0.000)vss
LIG(20,160,20,165)
LIG(15,165,25,165)
LIG(15,168,17,165)
LIG(17,168,19,165)
LIG(19,168,21,165)
LIG(21,168,23,165)
FSYM
SYM  #vdd
BB(15,110,25,120)
TITLE 18 116  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(15,15,0,0,)
VIS 0
PIN(20,120,0.000,0.000)vdd
LIG(20,120,20,115)
LIG(20,115,15,115)
LIG(15,115,20,110)
LIG(20,110,25,115)
LIG(25,115,20,115)
FSYM
SYM  #Arrow
BB(125,137,135,143)
TITLE 128 145  #Out
MODEL 935
PROP                                                                                                                                                                                                           
REC(60,0,0,0,)
VIS 0
PIN(125,140,0.000,0.000)in
LIG(125,140,135,140)
LIG(133,138,135,140)
LIG(133,142,135,140)
FSYM
LIG(195,140,225,140)
LIG(0,120,20,120)
LIG(100,140,125,140)
LIG(100,140,100,145)
LIG(-20,150,0,150)
LIG(20,140,45,140)
LIG(0,130,0,120)
TEXT 219 146  #InvNmos falls to Vlow
TEXT -20 143  #Clock
TEXT 31 131  #InvNmos
TEXT 127 131  #InvNmos rises to Vhigh
FFIG C:\Documents and Settings\Administrator\My Documents\Dsch2\Book on CMOS\InvNmos.sch
