{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614391502005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614391502005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 27 04:05:01 2021 " "Processing started: Sat Feb 27 04:05:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614391502005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614391502005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614391502005 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614391502399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-desc " "Found design unit 1: processor-desc" {  } { { "processor.vhd" "" { Text "C:/altera/13.1/_processor/processor/processor.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614391502769 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "C:/altera/13.1/_processor/processor/processor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614391502769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614391502769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614391502806 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DECODE_MWR processor.vhd(47) " "Verilog HDL or VHDL warning at processor.vhd(47): object \"DECODE_MWR\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/altera/13.1/_processor/processor/processor.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614391502808 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DATA_MEMORY_RD processor.vhd(64) " "VHDL Signal Declaration warning at processor.vhd(64): used implicit default value for signal \"DATA_MEMORY_RD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/altera/13.1/_processor/processor/processor.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614391502808 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXECUTE_Memory_Address processor.vhd(101) " "Verilog HDL or VHDL warning at processor.vhd(101): object \"EXECUTE_Memory_Address\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/altera/13.1/_processor/processor/processor.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614391502808 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXECUTE_Memory_WriteData processor.vhd(101) " "Verilog HDL or VHDL warning at processor.vhd(101): object \"EXECUTE_Memory_WriteData\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/altera/13.1/_processor/processor/processor.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614391502808 "|processor"}
{ "Warning" "WSGN_SEARCH_FILE" "ifetch.vhd 2 1 " "Using design file ifetch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFetch-behavior " "Found design unit 1: IFetch-behavior" {  } { { "ifetch.vhd" "" { Text "C:/altera/13.1/_processor/processor/ifetch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614391502820 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFetch " "Found entity 1: IFetch" {  } { { "ifetch.vhd" "" { Text "C:/altera/13.1/_processor/processor/ifetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614391502820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614391502820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFetch IFetch:wiringIF " "Elaborating entity \"IFetch\" for hierarchy \"IFetch:wiringIF\"" {  } { { "processor.vhd" "wiringIF" { Text "C:/altera/13.1/_processor/processor/processor.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614391502821 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc_reg.vhd 2 1 " "Using design file pc_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_Reg-behavior " "Found design unit 1: PC_Reg-behavior" {  } { { "pc_reg.vhd" "" { Text "C:/altera/13.1/_processor/processor/pc_reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614391502833 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Reg " "Found entity 1: PC_Reg" {  } { { "pc_reg.vhd" "" { Text "C:/altera/13.1/_processor/processor/pc_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614391502833 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614391502833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Reg IFetch:wiringIF\|PC_Reg:wiring " "Elaborating entity \"PC_Reg\" for hierarchy \"IFetch:wiringIF\|PC_Reg:wiring\"" {  } { { "ifetch.vhd" "wiring" { Text "C:/altera/13.1/_processor/processor/ifetch.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614391502834 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inst_memory.vhd 2 1 " "Using design file inst_memory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inst_Memory-behavior " "Found design unit 1: Inst_Memory-behavior" {  } { { "inst_memory.vhd" "" { Text "C:/altera/13.1/_processor/processor/inst_memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614391502846 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inst_Memory " "Found entity 1: Inst_Memory" {  } { { "inst_memory.vhd" "" { Text "C:/altera/13.1/_processor/processor/inst_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614391502846 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614391502846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inst_Memory IFetch:wiringIF\|Inst_Memory:wiring2 " "Elaborating entity \"Inst_Memory\" for hierarchy \"IFetch:wiringIF\|Inst_Memory:wiring2\"" {  } { { "ifetch.vhd" "wiring2" { Text "C:/altera/13.1/_processor/processor/ifetch.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614391502847 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decode.vhd 2 1 " "Using design file decode.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode-desc " "Found design unit 1: Decode-desc" {  } { { "decode.vhd" "" { Text "C:/altera/13.1/_processor/processor/decode.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614391502861 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "decode.vhd" "" { Text "C:/altera/13.1/_processor/processor/decode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614391502861 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614391502861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:wiringDEC " "Elaborating entity \"Decode\" for hierarchy \"Decode:wiringDEC\"" {  } { { "processor.vhd" "wiringDEC" { Text "C:/altera/13.1/_processor/processor/processor.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614391502862 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct7 decode.vhd(39) " "Verilog HDL or VHDL warning at decode.vhd(39): object \"funct7\" assigned a value but never read" {  } { { "decode.vhd" "" { Text "C:/altera/13.1/_processor/processor/decode.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614391502865 "|processor|Decode:wiringDEC"}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.vhd 2 1 " "Using design file regfile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFile-behavior " "Found design unit 1: regFile-behavior" {  } { { "regfile.vhd" "" { Text "C:/altera/13.1/_processor/processor/regfile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614391502879 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regfile.vhd" "" { Text "C:/altera/13.1/_processor/processor/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614391502879 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614391502879 ""}
{ "Error" "EVRFX_VHDL_WRONG_SIGNAL_ASSIGN" "RegFileInst regfile.vhd(51) " "VHDL Signal Assignment Statement error at regfile.vhd(51): Signal Assignment Statement must use <= to assign value to signal \"RegFileInst\"" {  } { { "regfile.vhd" "" { Text "C:/altera/13.1/_processor/processor/regfile.vhd" 51 0 0 } }  } 0 10526 "VHDL Signal Assignment Statement error at %2!s!: Signal Assignment Statement must use <= to assign value to signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614391502879 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614391503030 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 27 04:05:03 2021 " "Processing ended: Sat Feb 27 04:05:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614391503030 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614391503030 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614391503030 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614391503030 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 11 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 11 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614391503646 ""}
