Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Sat Dec 09 13:11:09 2017
| Host             : THINKPAD running 64-bit major release  (build 9200)
| Command          : report_power -file final_project_power_routed.rpt -pb final_project_power_summary_routed.pb -rpx final_project_power_routed.rpx
| Design           : final_project
| Device           : xc7a100tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.226  |
| Dynamic (W)              | 0.125  |
| Device Static (W)        | 0.100  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 99.0   |
| Junction Temperature (C) | 26.0   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.006 |       10 |       --- |             --- |
| Slice Logic              |     0.003 |     4199 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1910 |     63400 |            3.01 |
|   CARRY4                 |    <0.001 |      361 |     15850 |            2.28 |
|   Register               |    <0.001 |     1063 |    126800 |            0.84 |
|   LUT as Distributed RAM |    <0.001 |       96 |     19000 |            0.51 |
|   F7/F8 Muxes            |    <0.001 |       98 |     63400 |            0.15 |
|   LUT as Shift Register  |    <0.001 |       11 |     19000 |            0.06 |
|   Others                 |     0.000 |      419 |       --- |             --- |
| Signals                  |     0.004 |     3462 |       --- |             --- |
| Block RAM                |     0.004 |    103.5 |       135 |           76.67 |
| MMCM                     |     0.106 |        1 |         6 |           16.67 |
| DSPs                     |    <0.001 |        1 |       240 |            0.42 |
| I/O                      |     0.002 |       46 |       210 |           21.90 |
| Static Power             |     0.100 |          |           |                 |
| Total                    |     0.226 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.034 |       0.017 |      0.017 |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------+-----------------------------------+-----------------+
| Clock                  | Domain                            | Constraint (ns) |
+------------------------+-----------------------------------+-----------------+
| CLK100MHZ              | CLK100MHZ                         |            10.0 |
| clk_out1_clk_manager   | clocker/inst/clk_out1_clk_manager |            40.0 |
| clk_out1_clk_manager_1 | clocker/inst/clk_out1_clk_manager |            40.0 |
| clk_out2_clk_manager   | clocker/inst/clk_out2_clk_manager |            10.0 |
| clk_out2_clk_manager_1 | clocker/inst/clk_out2_clk_manager |            10.0 |
| clkfbout_clk_manager   | clocker/inst/clkfbout_clk_manager |            10.0 |
| clkfbout_clk_manager_1 | clocker/inst/clkfbout_clk_manager |            10.0 |
| sys_clk_pin            | CLK100MHZ                         |            10.0 |
+------------------------+-----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------+-----------+
| Name                                                                                         | Power (W) |
+----------------------------------------------------------------------------------------------+-----------+
| final_project                                                                                |     0.125 |
|   audio_stuff                                                                                |     0.005 |
|     audio_at32khz                                                                            |    <0.001 |
|     clk_32khz_module                                                                         |    <0.001 |
|     filter_controller                                                                        |    <0.001 |
|       hpf                                                                                    |    <0.001 |
|       lpf                                                                                    |    <0.001 |
|     my_fft                                                                                   |     0.002 |
|       axis_register_slice_2                                                                  |    <0.001 |
|         inst                                                                                 |    <0.001 |
|           axisc_register_slice_0                                                             |    <0.001 |
|       cordic_0                                                                               |    <0.001 |
|         U0                                                                                   |    <0.001 |
|           i_synth                                                                            |    <0.001 |
|             i_has_diplomatic_bag.i_diplomatic_bag                                            |    <0.001 |
|             i_nd_to_rdy                                                                      |    <0.001 |
|       xfft_0                                                                                 |     0.002 |
|         U0                                                                                   |     0.002 |
|           i_synth                                                                            |     0.002 |
|             axi_wrapper                                                                      |    <0.001 |
|               data_in_channel_fifo                                                           |    <0.001 |
|                 gen_non_real_time.data_in_fifo_pt1                                           |    <0.001 |
|                   fifo0                                                                      |    <0.001 |
|               data_out_channel                                                               |    <0.001 |
|                 gen_non_real_time.fifo                                                       |    <0.001 |
|                   fifo0                                                                      |    <0.001 |
|             xfft_inst                                                                        |     0.002 |
|               non_floating_point.arch_d.xfft_inst                                            |     0.002 |
|                 DOUT_CNT_CTRL_0                                                              |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                 FLOW                                                                         |    <0.001 |
|                   proc0_counter                                                              |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   proc_cnt_start                                                             |    <0.001 |
|                 no_bit_reverse.DV_delay                                                      |    <0.001 |
|                 no_bit_reverse.EDONE_delay                                                   |    <0.001 |
|                 pe0_bf2_start_gen                                                            |    <0.001 |
|                 pe_gen[0].natural_order_input.PE                                             |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                  |    <0.001 |
|                     cnt                                                                      |    <0.001 |
|                       cnt_addsub                                                             |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                       i_tc_compare_new                                                       |    <0.001 |
|                     output_cnt.next_start_int_equ                                            |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                          |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                   |    <0.001 |
|                     cnt                                                                      |    <0.001 |
|                       cnt_addsub                                                             |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                       i_tc_compare_new                                                       |    <0.001 |
|                     output_cnt.next_start_int_equ                                            |    <0.001 |
|                 pe_gen[1].natural_order_input.PE                                             |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                  |    <0.001 |
|                     cnt                                                                      |    <0.001 |
|                       cnt_addsub                                                             |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                       i_tc_compare_new                                                       |    <0.001 |
|                     output_cnt.next_start_int_equ                                            |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                          |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                   |    <0.001 |
|                     cnt                                                                      |    <0.001 |
|                       cnt_addsub                                                             |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                       i_tc_compare_new                                                       |    <0.001 |
|                     output_cnt.next_start_int_equ                                            |    <0.001 |
|                 pe_gen[2].natural_order_input.PE                                             |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                  |    <0.001 |
|                     cnt                                                                      |    <0.001 |
|                       cnt_addsub                                                             |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                       i_tc_compare_new                                                       |    <0.001 |
|                     output_cnt.next_start_int_equ                                            |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                          |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                   |    <0.001 |
|                     cnt                                                                      |    <0.001 |
|                       cnt_addsub                                                             |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                       i_tc_compare_new                                                       |    <0.001 |
|                     output_cnt.next_start_int_equ                                            |    <0.001 |
|                 pe_gen[3].natural_order_input.PE                                             |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                  |    <0.001 |
|                     cnt                                                                      |    <0.001 |
|                       cnt_addsub                                                             |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                       i_tc_compare_new                                                       |    <0.001 |
|                     output_cnt.next_start_int_equ                                            |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                          |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                   |    <0.001 |
|                     cnt                                                                      |    <0.001 |
|                       cnt_addsub                                                             |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                       i_tc_compare_new                                                       |    <0.001 |
|                     output_cnt.next_start_int_equ                                            |    <0.001 |
|                 pe_gen[4].natural_order_input.PE                                             |    <0.001 |
|                   no_addr_gen.final_next_bf2_start_delay                                     |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|     myfifo                                                                                   |     0.001 |
|       fifo_reg_0_63_0_2                                                                      |    <0.001 |
|       fifo_reg_0_63_3_5                                                                      |    <0.001 |
|       fifo_reg_0_63_6_6                                                                      |    <0.001 |
|       fifo_reg_0_63_7_7                                                                      |    <0.001 |
|       fifo_reg_128_191_0_2                                                                   |    <0.001 |
|       fifo_reg_128_191_3_5                                                                   |    <0.001 |
|       fifo_reg_128_191_6_6                                                                   |    <0.001 |
|       fifo_reg_128_191_7_7                                                                   |    <0.001 |
|       fifo_reg_192_255_0_2                                                                   |    <0.001 |
|       fifo_reg_192_255_3_5                                                                   |    <0.001 |
|       fifo_reg_192_255_6_6                                                                   |    <0.001 |
|       fifo_reg_192_255_7_7                                                                   |    <0.001 |
|       fifo_reg_256_319_0_2                                                                   |    <0.001 |
|       fifo_reg_256_319_3_5                                                                   |    <0.001 |
|       fifo_reg_256_319_6_6                                                                   |    <0.001 |
|       fifo_reg_256_319_7_7                                                                   |    <0.001 |
|       fifo_reg_320_383_0_2                                                                   |    <0.001 |
|       fifo_reg_320_383_3_5                                                                   |    <0.001 |
|       fifo_reg_320_383_6_6                                                                   |    <0.001 |
|       fifo_reg_320_383_7_7                                                                   |    <0.001 |
|       fifo_reg_384_447_0_2                                                                   |    <0.001 |
|       fifo_reg_384_447_3_5                                                                   |    <0.001 |
|       fifo_reg_384_447_6_6                                                                   |    <0.001 |
|       fifo_reg_384_447_7_7                                                                   |    <0.001 |
|       fifo_reg_448_511_0_2                                                                   |    <0.001 |
|       fifo_reg_448_511_3_5                                                                   |    <0.001 |
|       fifo_reg_448_511_6_6                                                                   |    <0.001 |
|       fifo_reg_448_511_7_7                                                                   |    <0.001 |
|       fifo_reg_64_127_0_2                                                                    |    <0.001 |
|       fifo_reg_64_127_3_5                                                                    |    <0.001 |
|       fifo_reg_64_127_6_6                                                                    |    <0.001 |
|       fifo_reg_64_127_7_7                                                                    |    <0.001 |
|   box                                                                                        |     0.005 |
|     edge_detection                                                                           |     0.003 |
|     isolate                                                                                  |    <0.001 |
|     separate                                                                                 |     0.001 |
|       your_instance_name                                                                     |    <0.001 |
|         U0                                                                                   |    <0.001 |
|           i_synth                                                                            |    <0.001 |
|             i_nd_to_rdy                                                                      |    <0.001 |
|     skinny_edge                                                                              |    <0.001 |
|   clocker                                                                                    |     0.106 |
|     inst                                                                                     |     0.106 |
|   display                                                                                    |    <0.001 |
|   frame_buffer_1                                                                             |     0.002 |
|     U0                                                                                       |     0.002 |
|       inst_blk_mem_gen                                                                       |     0.002 |
|         gnbram.gnativebmg.native_blk_mem_gen                                                 |     0.002 |
|           valid.cstr                                                                         |     0.002 |
|             has_mux_b.B                                                                      |    <0.001 |
|             ramloop[17].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[18].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[19].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[20].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[21].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[22].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[23].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[24].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[25].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[26].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[27].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[28].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[29].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[30].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[31].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[32].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[33].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[34].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[35].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[36].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[37].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[38].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[39].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[40].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[41].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[42].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[43].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[44].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[45].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[46].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[47].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[48].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[49].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[50].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[51].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[52].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[53].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[54].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[55].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[56].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[57].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[58].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[59].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[60].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[61].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[62].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[63].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[64].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[65].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[66].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[67].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[68].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[69].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[70].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[71].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[72].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[73].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[74].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[75].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[76].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[77].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[78].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[79].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[80].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[81].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[82].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[83].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[84].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[85].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[86].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[87].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[88].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[89].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[90].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[91].ram.r                                                                |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|   julian_color                                                                               |    <0.001 |
|     test_FFT                                                                                 |    <0.001 |
|     test_color                                                                               |    <0.001 |
|   sd_read_write                                                                              |    <0.001 |
|   xy_edge                                                                                    |     0.004 |
|     U0                                                                                       |     0.004 |
|       inst_blk_mem_gen                                                                       |     0.004 |
|         gnbram.gnativebmg.native_blk_mem_gen                                                 |     0.004 |
|           valid.cstr                                                                         |     0.004 |
|             bindec_a.bindec_inst_a                                                           |    <0.001 |
|             bindec_b.bindec_inst_b                                                           |    <0.001 |
|             has_mux_b.B                                                                      |    <0.001 |
|             ramloop[0].ram.r                                                                 |    <0.001 |
|               prim_noinit.ram                                                                |    <0.001 |
|             ramloop[10].ram.r                                                                |    <0.001 |
|               prim_noinit.ram                                                                |    <0.001 |
|             ramloop[11].ram.r                                                                |    <0.001 |
|               prim_noinit.ram                                                                |    <0.001 |
|             ramloop[12].ram.r                                                                |    <0.001 |
|               prim_noinit.ram                                                                |    <0.001 |
|             ramloop[13].ram.r                                                                |    <0.001 |
|               prim_noinit.ram                                                                |    <0.001 |
|             ramloop[14].ram.r                                                                |    <0.001 |
|               prim_noinit.ram                                                                |    <0.001 |
|             ramloop[15].ram.r                                                                |    <0.001 |
|               prim_noinit.ram                                                                |    <0.001 |
|             ramloop[16].ram.r                                                                |    <0.001 |
|               prim_noinit.ram                                                                |    <0.001 |
|             ramloop[1].ram.r                                                                 |    <0.001 |
|               prim_noinit.ram                                                                |    <0.001 |
|             ramloop[2].ram.r                                                                 |    <0.001 |
|               prim_noinit.ram                                                                |    <0.001 |
|             ramloop[3].ram.r                                                                 |    <0.001 |
|               prim_noinit.ram                                                                |    <0.001 |
|             ramloop[4].ram.r                                                                 |    <0.001 |
|               prim_noinit.ram                                                                |    <0.001 |
|             ramloop[5].ram.r                                                                 |    <0.001 |
|               prim_noinit.ram                                                                |    <0.001 |
|             ramloop[6].ram.r                                                                 |    <0.001 |
|               prim_noinit.ram                                                                |    <0.001 |
|             ramloop[7].ram.r                                                                 |    <0.001 |
|               prim_noinit.ram                                                                |    <0.001 |
|             ramloop[8].ram.r                                                                 |    <0.001 |
|               prim_noinit.ram                                                                |    <0.001 |
|             ramloop[9].ram.r                                                                 |    <0.001 |
|               prim_noinit.ram                                                                |    <0.001 |
+----------------------------------------------------------------------------------------------+-----------+


