$date
	Thu Apr 03 20:18:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var reg 1 & E $end
$var reg 1 ' F $end
$scope module DUT $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * C $end
$var wire 1 + D $end
$var wire 1 , E $end
$var wire 1 - F $end
$var wire 1 ! Y $end
$var wire 1 . t1 $end
$var wire 1 / t2 $end
$var wire 1 0 t3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z0
z/
z.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
x!
$end
#5000
1%
1+
1"
1(
#10000
1$
1*
0"
0(
#15000
0$
0*
1"
1(
#20000
1'
1-
#25000
