#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 22 12:18:14 2021
# Process ID: 156033
# Current directory: /home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/top.vds
# Journal file: /home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 156071 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1445.996 ; gain = 87.898 ; free physical = 3086 ; free virtual = 11065
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:21]
INFO: [Synth 8-3491] module 'timer' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/timer.vhd:15' bound to instance 'timer1' of component 'timer' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:142]
INFO: [Synth 8-638] synthesizing module 'timer' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/timer.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'timer' (1#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/timer.vhd:20]
INFO: [Synth 8-3491] module 'Lab4_wrapper' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/hdl/Lab4_wrapper.vhd:14' bound to instance 'mem1' of component 'Lab4_wrapper' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:145]
INFO: [Synth 8-638] synthesizing module 'Lab4_wrapper' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/hdl/Lab4_wrapper.vhd:47]
INFO: [Synth 8-3491] module 'Lab4' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/synth/Lab4.vhd:14' bound to instance 'Lab4_i' of component 'Lab4' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/hdl/Lab4_wrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Lab4' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/synth/Lab4.vhd:51]
INFO: [Synth 8-3491] module 'Lab4_axi_bram_ctrl_0_0' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-156033-sebastian-ZBook/realtime/Lab4_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'Lab4_axi_bram_ctrl_0_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/synth/Lab4.vhd:438]
INFO: [Synth 8-638] synthesizing module 'Lab4_axi_bram_ctrl_0_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-156033-sebastian-ZBook/realtime/Lab4_axi_bram_ctrl_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'Lab4_axi_smc_0' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-156033-sebastian-ZBook/realtime/Lab4_axi_smc_0_stub.vhdl:5' bound to instance 'axi_smc' of component 'Lab4_axi_smc_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/synth/Lab4.vhd:481]
INFO: [Synth 8-638] synthesizing module 'Lab4_axi_smc_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-156033-sebastian-ZBook/realtime/Lab4_axi_smc_0_stub.vhdl:84]
INFO: [Synth 8-3491] module 'Lab4_blk_mem_gen_0_0' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-156033-sebastian-ZBook/realtime/Lab4_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'Lab4_blk_mem_gen_0_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/synth/Lab4.vhd:557]
INFO: [Synth 8-638] synthesizing module 'Lab4_blk_mem_gen_0_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-156033-sebastian-ZBook/realtime/Lab4_blk_mem_gen_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'Lab4_processing_system7_0_0' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-156033-sebastian-ZBook/realtime/Lab4_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'Lab4_processing_system7_0_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/synth/Lab4.vhd:575]
INFO: [Synth 8-638] synthesizing module 'Lab4_processing_system7_0_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-156033-sebastian-ZBook/realtime/Lab4_processing_system7_0_0_stub.vhdl:76]
INFO: [Synth 8-3491] module 'Lab4_rst_ps7_0_100M_0' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-156033-sebastian-ZBook/realtime/Lab4_rst_ps7_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_100M' of component 'Lab4_rst_ps7_0_100M_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/synth/Lab4.vhd:643]
INFO: [Synth 8-638] synthesizing module 'Lab4_rst_ps7_0_100M_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-156033-sebastian-ZBook/realtime/Lab4_rst_ps7_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'Lab4' (2#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/synth/Lab4.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Lab4_wrapper' (3#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/hdl/Lab4_wrapper.vhd:47]
INFO: [Synth 8-3491] module 'rows' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:13' bound to instance 'row1' of component 'rows' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:174]
INFO: [Synth 8-638] synthesizing module 'rows' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:24]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:43]
INFO: [Synth 8-638] synthesizing module 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:25]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/pwm_generator.vhd:13' bound to instance 'PWMS' of component 'pwm_generator' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:42]
INFO: [Synth 8-638] synthesizing module 'pwm_generator' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/pwm_generator.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pwm_generator' (4#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/pwm_generator.vhd:19]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/pwm_generator.vhd:13' bound to instance 'PWMS' of component 'pwm_generator' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:42]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/pwm_generator.vhd:13' bound to instance 'PWMS' of component 'pwm_generator' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'color_channel' (5#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:25]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:43]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:43]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:43]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:43]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:43]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:43]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:43]
WARNING: [Synth 8-3848] Net red_pwm in module/entity rows does not have driver. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:19]
WARNING: [Synth 8-3848] Net green_pwm in module/entity rows does not have driver. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:20]
WARNING: [Synth 8-3848] Net blue_pwm in module/entity rows does not have driver. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'rows' (6#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:24]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element ocr_blue_sync_reg was removed.  [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:213]
WARNING: [Synth 8-6014] Unused sequential element ocr_green_sync_reg was removed.  [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:214]
WARNING: [Synth 8-6014] Unused sequential element ocr_red_sync_reg was removed.  [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:215]
WARNING: [Synth 8-6014] Unused sequential element ocr_red_reg was removed.  [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:215]
WARNING: [Synth 8-6014] Unused sequential element ocr_green_reg was removed.  [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:214]
WARNING: [Synth 8-6014] Unused sequential element ocr_blue_reg was removed.  [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:213]
WARNING: [Synth 8-3848] Net blue_out in module/entity top does not have driver. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:15]
WARNING: [Synth 8-3848] Net red_out in module/entity top does not have driver. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:16]
WARNING: [Synth 8-3848] Net green_out in module/entity top does not have driver. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:21]
WARNING: [Synth 8-3331] design rows has unconnected port red_pwm[7]
WARNING: [Synth 8-3331] design rows has unconnected port red_pwm[6]
WARNING: [Synth 8-3331] design rows has unconnected port red_pwm[5]
WARNING: [Synth 8-3331] design rows has unconnected port red_pwm[4]
WARNING: [Synth 8-3331] design rows has unconnected port red_pwm[3]
WARNING: [Synth 8-3331] design rows has unconnected port red_pwm[2]
WARNING: [Synth 8-3331] design rows has unconnected port red_pwm[1]
WARNING: [Synth 8-3331] design rows has unconnected port red_pwm[0]
WARNING: [Synth 8-3331] design rows has unconnected port green_pwm[7]
WARNING: [Synth 8-3331] design rows has unconnected port green_pwm[6]
WARNING: [Synth 8-3331] design rows has unconnected port green_pwm[5]
WARNING: [Synth 8-3331] design rows has unconnected port green_pwm[4]
WARNING: [Synth 8-3331] design rows has unconnected port green_pwm[3]
WARNING: [Synth 8-3331] design rows has unconnected port green_pwm[2]
WARNING: [Synth 8-3331] design rows has unconnected port green_pwm[1]
WARNING: [Synth 8-3331] design rows has unconnected port green_pwm[0]
WARNING: [Synth 8-3331] design rows has unconnected port blue_pwm[7]
WARNING: [Synth 8-3331] design rows has unconnected port blue_pwm[6]
WARNING: [Synth 8-3331] design rows has unconnected port blue_pwm[5]
WARNING: [Synth 8-3331] design rows has unconnected port blue_pwm[4]
WARNING: [Synth 8-3331] design rows has unconnected port blue_pwm[3]
WARNING: [Synth 8-3331] design rows has unconnected port blue_pwm[2]
WARNING: [Synth 8-3331] design rows has unconnected port blue_pwm[1]
WARNING: [Synth 8-3331] design rows has unconnected port blue_pwm[0]
WARNING: [Synth 8-3331] design rows has unconnected port clk
WARNING: [Synth 8-3331] design top has unconnected port blue_out[7]
WARNING: [Synth 8-3331] design top has unconnected port blue_out[6]
WARNING: [Synth 8-3331] design top has unconnected port blue_out[5]
WARNING: [Synth 8-3331] design top has unconnected port blue_out[4]
WARNING: [Synth 8-3331] design top has unconnected port blue_out[3]
WARNING: [Synth 8-3331] design top has unconnected port blue_out[2]
WARNING: [Synth 8-3331] design top has unconnected port blue_out[1]
WARNING: [Synth 8-3331] design top has unconnected port blue_out[0]
WARNING: [Synth 8-3331] design top has unconnected port red_out[7]
WARNING: [Synth 8-3331] design top has unconnected port red_out[6]
WARNING: [Synth 8-3331] design top has unconnected port red_out[5]
WARNING: [Synth 8-3331] design top has unconnected port red_out[4]
WARNING: [Synth 8-3331] design top has unconnected port red_out[3]
WARNING: [Synth 8-3331] design top has unconnected port red_out[2]
WARNING: [Synth 8-3331] design top has unconnected port red_out[1]
WARNING: [Synth 8-3331] design top has unconnected port red_out[0]
WARNING: [Synth 8-3331] design top has unconnected port green_out[7]
WARNING: [Synth 8-3331] design top has unconnected port green_out[6]
WARNING: [Synth 8-3331] design top has unconnected port green_out[5]
WARNING: [Synth 8-3331] design top has unconnected port green_out[4]
WARNING: [Synth 8-3331] design top has unconnected port green_out[3]
WARNING: [Synth 8-3331] design top has unconnected port green_out[2]
WARNING: [Synth 8-3331] design top has unconnected port green_out[1]
WARNING: [Synth 8-3331] design top has unconnected port green_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1491.746 ; gain = 133.648 ; free physical = 3098 ; free virtual = 11078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1491.746 ; gain = 133.648 ; free physical = 3098 ; free virtual = 11078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1491.746 ; gain = 133.648 ; free physical = 3098 ; free virtual = 11078
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/ip/Lab4_blk_mem_gen_0_0/Lab4_blk_mem_gen_0_0/Lab4_blk_mem_gen_0_0_in_context.xdc] for cell 'mem1/Lab4_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/ip/Lab4_blk_mem_gen_0_0/Lab4_blk_mem_gen_0_0/Lab4_blk_mem_gen_0_0_in_context.xdc] for cell 'mem1/Lab4_i/blk_mem_gen_0'
Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/ip/Lab4_processing_system7_0_0/Lab4_processing_system7_0_0/Lab4_processing_system7_0_0_in_context.xdc] for cell 'mem1/Lab4_i/processing_system7_0'
Finished Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/ip/Lab4_processing_system7_0_0/Lab4_processing_system7_0_0/Lab4_processing_system7_0_0_in_context.xdc] for cell 'mem1/Lab4_i/processing_system7_0'
Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/ip/Lab4_axi_bram_ctrl_0_0/Lab4_axi_bram_ctrl_0_0/Lab3_axi_bram_ctrl_0_0_in_context.xdc] for cell 'mem1/Lab4_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/ip/Lab4_axi_bram_ctrl_0_0/Lab4_axi_bram_ctrl_0_0/Lab3_axi_bram_ctrl_0_0_in_context.xdc] for cell 'mem1/Lab4_i/axi_bram_ctrl_0'
Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/ip/Lab4_axi_smc_0/Lab4_axi_smc_0/Lab4_axi_smc_0_in_context.xdc] for cell 'mem1/Lab4_i/axi_smc'
Finished Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/ip/Lab4_axi_smc_0/Lab4_axi_smc_0/Lab4_axi_smc_0_in_context.xdc] for cell 'mem1/Lab4_i/axi_smc'
Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/ip/Lab4_rst_ps7_0_100M_0/Lab4_rst_ps7_0_100M_0/Lab3_rst_ps7_0_100M_0_in_context.xdc] for cell 'mem1/Lab4_i/rst_ps7_0_100M'
Finished Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab4/ip/Lab4_rst_ps7_0_100M_0/Lab4_rst_ps7_0_100M_0/Lab3_rst_ps7_0_100M_0_in_context.xdc] for cell 'mem1/Lab4_i/rst_ps7_0_100M'
Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc]
Finished Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.426 ; gain = 0.000 ; free physical = 2840 ; free virtual = 10821
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.426 ; gain = 0.000 ; free physical = 2842 ; free virtual = 10822
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.426 ; gain = 0.000 ; free physical = 2842 ; free virtual = 10822
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.426 ; gain = 0.000 ; free physical = 2842 ; free virtual = 10822
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem1/Lab4_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1846.426 ; gain = 488.328 ; free physical = 2886 ; free virtual = 10869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1846.426 ; gain = 488.328 ; free physical = 2887 ; free virtual = 10869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mem1/Lab4_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem1/Lab4_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem1/Lab4_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem1/Lab4_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem1/Lab4_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem1/Lab4_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1846.426 ; gain = 488.328 ; free physical = 2888 ; free virtual = 10870
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mem_addr0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'memory_state_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                             0001 |                               11
                   reset |                             0010 |                               00
                   setup |                             0100 |                               01
                   latch |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'memory_state_reg' using encoding 'one-hot' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   shift |                               00 |                               00
                     get |                               01 |                               01
                 waiting |                               10 |                               10
                   ready |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1846.426 ; gain = 488.328 ; free physical = 2875 ; free virtual = 10857
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top has unconnected port blue_out[7]
WARNING: [Synth 8-3331] design top has unconnected port blue_out[6]
WARNING: [Synth 8-3331] design top has unconnected port blue_out[5]
WARNING: [Synth 8-3331] design top has unconnected port blue_out[4]
WARNING: [Synth 8-3331] design top has unconnected port blue_out[3]
WARNING: [Synth 8-3331] design top has unconnected port blue_out[2]
WARNING: [Synth 8-3331] design top has unconnected port blue_out[1]
WARNING: [Synth 8-3331] design top has unconnected port blue_out[0]
WARNING: [Synth 8-3331] design top has unconnected port red_out[7]
WARNING: [Synth 8-3331] design top has unconnected port red_out[6]
WARNING: [Synth 8-3331] design top has unconnected port red_out[5]
WARNING: [Synth 8-3331] design top has unconnected port red_out[4]
WARNING: [Synth 8-3331] design top has unconnected port red_out[3]
WARNING: [Synth 8-3331] design top has unconnected port red_out[2]
WARNING: [Synth 8-3331] design top has unconnected port red_out[1]
WARNING: [Synth 8-3331] design top has unconnected port red_out[0]
WARNING: [Synth 8-3331] design top has unconnected port green_out[7]
WARNING: [Synth 8-3331] design top has unconnected port green_out[6]
WARNING: [Synth 8-3331] design top has unconnected port green_out[5]
WARNING: [Synth 8-3331] design top has unconnected port green_out[4]
WARNING: [Synth 8-3331] design top has unconnected port green_out[3]
WARNING: [Synth 8-3331] design top has unconnected port green_out[2]
WARNING: [Synth 8-3331] design top has unconnected port green_out[1]
WARNING: [Synth 8-3331] design top has unconnected port green_out[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1846.426 ; gain = 488.328 ; free physical = 2861 ; free virtual = 10845
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mem1/Lab4_i/processing_system7_0/FCLK_CLK0' to pin 'mem1/Lab4_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mem1/Lab4_i/axi_bram_ctrl_0/bram_clk_a' to pin 'mem1/Lab4_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1846.426 ; gain = 488.328 ; free physical = 2727 ; free virtual = 10709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1846.426 ; gain = 488.328 ; free physical = 2725 ; free virtual = 10708
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1846.426 ; gain = 488.328 ; free physical = 2725 ; free virtual = 10707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1846.426 ; gain = 488.328 ; free physical = 2729 ; free virtual = 10711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1846.426 ; gain = 488.328 ; free physical = 2729 ; free virtual = 10711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1846.426 ; gain = 488.328 ; free physical = 2729 ; free virtual = 10711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1846.426 ; gain = 488.328 ; free physical = 2729 ; free virtual = 10711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1846.426 ; gain = 488.328 ; free physical = 2729 ; free virtual = 10711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1846.426 ; gain = 488.328 ; free physical = 2729 ; free virtual = 10711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |Lab4_axi_bram_ctrl_0_0      |         1|
|2     |Lab4_axi_smc_0              |         1|
|3     |Lab4_blk_mem_gen_0_0        |         1|
|4     |Lab4_processing_system7_0_0 |         1|
|5     |Lab4_rst_ps7_0_100M_0       |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |Lab4_axi_bram_ctrl_0_0_bbox_0      |     1|
|2     |Lab4_axi_smc_0_bbox_1              |     1|
|3     |Lab4_blk_mem_gen_0_0_bbox_2        |     1|
|4     |Lab4_processing_system7_0_0_bbox_3 |     1|
|5     |Lab4_rst_ps7_0_100M_0_bbox_4       |     1|
|6     |BUFG                               |     1|
|7     |CARRY4                             |    20|
|8     |LUT1                               |     2|
|9     |LUT2                               |     4|
|10    |LUT3                               |    10|
|11    |LUT4                               |    10|
|12    |LUT5                               |     4|
|13    |LUT6                               |     4|
|14    |FDRE                               |    93|
|15    |IBUF                               |     1|
|16    |OBUF                               |     8|
|17    |OBUFT                              |    24|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+-----------+-------------+------+
|      |Instance   |Module       |Cells |
+------+-----------+-------------+------+
|1     |top        |             |   719|
|2     |  mem1     |Lab4_wrapper |   538|
|3     |    Lab4_i |Lab4         |   538|
+------+-----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1846.426 ; gain = 488.328 ; free physical = 2729 ; free virtual = 10711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1846.426 ; gain = 133.648 ; free physical = 2786 ; free virtual = 10769
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1846.426 ; gain = 488.328 ; free physical = 2786 ; free virtual = 10769
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.426 ; gain = 0.000 ; free physical = 2728 ; free virtual = 10711
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1846.426 ; gain = 494.156 ; free physical = 2783 ; free virtual = 10765
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.426 ; gain = 0.000 ; free physical = 2783 ; free virtual = 10765
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 22 12:18:44 2021...
