---Test:                     ma_fetch.hex
misalign trapTest passed

#--------------------------------------
# Summary: 1/1 tests passed
#--------------------------------------

- /home/michail/labs/SoC/lab2/scr1/src/tb/scr1_top_tb_runtests.sv:199: Verilog $finish
Simulation performed on Verilator 5.004 2022-12-14 rev v5.004-30-g8468af1a2 
                          Test               | build | simulation 
                    ma_fetch.hex                OK        PASS 
