C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/TB/tb_TOP_LEVEL.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/TB/tb_TOP_LEVEL.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module testbench

Top level modules:
	testbench

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/apb_interface_serial_mul.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/apb_interface_serial_mul.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module apb_interface_serial_mul

Top level modules:
	apb_interface_serial_mul

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/ff.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/ff.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ff

Top level modules:
	ff

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/APB_SERIAL_MULTIPLIER.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/APB_SERIAL_MULTIPLIER.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module APB_SERIAL_MULTIPLIER

Top level modules:
	APB_SERIAL_MULTIPLIER

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/APB_BUS.sv {2 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/APB_BUS.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module APB_BUS
** Warning: C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/APB_BUS.sv(30): (vlog-13314) Defaulting port 'M_PRDATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	APB_BUS

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/TOP_LEVEL.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/TOP_LEVEL.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TOP_LEVEL

Top level modules:
	TOP_LEVEL

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/serial_multiplier.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/serial_multiplier.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module serial_multiplier

Top level modules:
	serial_multiplier

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/pwm_generator.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/pwm_generator.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module pwm_generator

Top level modules:
	pwm_generator

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/counter_clr_en.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/counter_clr_en.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter_clr_en

Top level modules:
	counter_clr_en

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/APB_PWM.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/APB_PWM.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module APB_PWM

Top level modules:
	APB_PWM

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/apb_interface_pwm.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab9/SYS_VERILOG/apb_interface_pwm.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module apb_interface_pwm

Top level modules:
	apb_interface_pwm

} {} {}}
