verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/acc.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/blockControl.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/calc.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/execute.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/execute_Block_codeRe.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/execute_entry195.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w1_d128_A.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d2_A.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d2_A_x.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d3_A.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d3_A_x.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d1024_A.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w32_d2_A.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w32_d2_A_x.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w32_d128_A.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_AXILiteS_s_axi.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fpext_32ns_64_1_1.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fptrunc_64ns_32_2_1.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/getConductances.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/getTotalCurrent.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/getVoltages.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/I_calc.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/I_calc_F_temp_data.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/indexGeneration.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/readCalcData.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/readVoltages.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_acc_U0.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_calc_U0.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_execute_Block_codeRe_U0.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_I_calc_U0.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_indexGeneration_U0.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read_entry190203.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read_voltagesBackup.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read_voltagesBackup_memcore.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/writeV2calc.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_1/sim/design_1_xlconcat_0_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_s00_mmu_0/sim/design_1_s00_mmu_0.v" \
"../../../bd/design_1/ip/design_1_s01_mmu_0/sim/design_1_s01_mmu_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
