

================================================================
== Vitis HLS Report for 'operator_Pipeline_OUTER_INNER'
================================================================
* Date:           Thu Dec 19 08:55:56 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.352 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4102|     4102|  34.867 us|  34.867 us|  4102|  4102|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUTER_INNER  |     4100|     4100|        13|          8|          1|   512|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 8, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.60>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k_V = alloca i32 1"   --->   Operation 16 'alloca' 'k_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 18 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %k_V"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit38"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [./bignum.h:88]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.77ns)   --->   "%icmp_ln88 = icmp_eq  i10 %indvar_flatten_load, i10 512" [./bignum.h:88]   --->   Operation 27 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln88 = add i10 %indvar_flatten_load, i10 1" [./bignum.h:88]   --->   Operation 28 'add' 'add_ln88' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split, void %.exitStub" [./bignum.h:88]   --->   Operation 29 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [./bignum.h:88]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [./bignum.h:88]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_load, i32 5" [./bignum.h:91]   --->   Operation 32 'bitselect' 'tmp' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.18ns)   --->   "%select_ln88 = select i1 %tmp, i6 0, i6 %i_load" [./bignum.h:88]   --->   Operation 33 'select' 'select_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.82ns)   --->   "%add_ln88_1 = add i6 %j_load, i6 1" [./bignum.h:88]   --->   Operation 34 'add' 'add_ln88_1' <Predicate = (!icmp_ln88)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.18ns)   --->   "%select_ln88_2 = select i1 %tmp, i6 %add_ln88_1, i6 %j_load" [./bignum.h:88]   --->   Operation 35 'select' 'select_ln88_2' <Predicate = (!icmp_ln88)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_assign_cast2 = zext i6 %select_ln88" [./bignum.h:88]   --->   Operation 36 'zext' 'i_assign_cast2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_29 = trunc i6 %select_ln88" [./bignum.h:88]   --->   Operation 37 'trunc' 'empty_29' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%u_addr = getelementptr i64 %u, i64 0, i64 %i_assign_cast2" [./bignum.h:67]   --->   Operation 38 'getelementptr' 'u_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%u_load = load i5 %u_addr" [./bignum.h:67]   --->   Operation 39 'load' 'u_load' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln91 = or i5 %empty_29, i5 1" [./bignum.h:91]   --->   Operation 40 'or' 'or_ln91' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i5 %or_ln91" [./bignum.h:89]   --->   Operation 41 'zext' 'zext_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%u_addr_64 = getelementptr i64 %u, i64 0, i64 %zext_ln89" [./bignum.h:67]   --->   Operation 42 'getelementptr' 'u_addr_64' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%u_load_64 = load i5 %u_addr_64" [./bignum.h:67]   --->   Operation 43 'load' 'u_load_64' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln88 = store i10 %add_ln88, i10 %indvar_flatten" [./bignum.h:88]   --->   Operation 44 'store' 'store_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln88 = store i6 %select_ln88_2, i6 %j" [./bignum.h:88]   --->   Operation 45 'store' 'store_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i6 %select_ln88_2" [./bignum.h:88]   --->   Operation 46 'zext' 'zext_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i64 %v, i64 0, i64 %zext_ln88" [./bignum.h:88]   --->   Operation 47 'getelementptr' 'v_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%v_load = load i5 %v_addr" [./bignum.h:88]   --->   Operation 48 'load' 'v_load' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%u_load = load i5 %u_addr" [./bignum.h:67]   --->   Operation 49 'load' 'u_load' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln93 = add i6 %select_ln88, i6 %select_ln88_2" [./bignum.h:93]   --->   Operation 50 'add' 'add_ln93' <Predicate = (!icmp_ln88)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln0 = zext i6 %add_ln93" [./bignum.h:0]   --->   Operation 51 'zext' 'zext_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln93, i32 5" [./bignum.h:66]   --->   Operation 52 'bitselect' 'tmp_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%agg_result_addr = getelementptr i64 %agg_result, i64 0, i64 %zext_ln0" [./bignum.h:67]   --->   Operation 53 'getelementptr' 'agg_result_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_1, void, void %_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv" [./bignum.h:59]   --->   Operation 54 'br' 'br_ln59' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i5 %or_ln91" [./bignum.h:89]   --->   Operation 55 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 56 [1/2] (3.25ns)   --->   "%u_load_64 = load i5 %u_addr_64" [./bignum.h:67]   --->   Operation 56 'load' 'u_load_64' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 57 [1/1] (1.82ns)   --->   "%add_ln93_1 = add i6 %zext_ln89_1, i6 %select_ln88_2" [./bignum.h:93]   --->   Operation 57 'add' 'add_ln93_1' <Predicate = (!icmp_ln88)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln0_30 = zext i6 %add_ln93_1" [./bignum.h:0]   --->   Operation 58 'zext' 'zext_ln0_30' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln93_1, i32 5" [./bignum.h:66]   --->   Operation 59 'bitselect' 'tmp_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%agg_result_addr_1 = getelementptr i64 %agg_result, i64 0, i64 %zext_ln0_30" [./bignum.h:67]   --->   Operation 60 'getelementptr' 'agg_result_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_2, void, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.1._crit_edge" [./bignum.h:59]   --->   Operation 61 'br' 'br_ln59' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.82ns)   --->   "%add_ln91 = add i6 %select_ln88, i6 2" [./bignum.h:91]   --->   Operation 62 'add' 'add_ln91' <Predicate = (!icmp_ln88)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln91 = store i6 %add_ln91, i6 %i" [./bignum.h:91]   --->   Operation 63 'store' 'store_ln91' <Predicate = (!icmp_ln88)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 64 [1/2] (3.25ns)   --->   "%v_load = load i5 %v_addr" [./bignum.h:88]   --->   Operation 64 'load' 'v_load' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 3.94>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i64 %v_load" [./bignum.h:88]   --->   Operation 65 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1539_1 = zext i64 %u_load"   --->   Operation 66 'zext' 'zext_ln1539_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 67 [3/3] (3.94ns)   --->   "%mul_ln885 = mul i128 %zext_ln1539_1, i128 %zext_ln88_1"   --->   Operation 67 'mul' 'mul_ln885' <Predicate = (!icmp_ln88)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.94>
ST_5 : Operation 68 [2/3] (3.94ns)   --->   "%mul_ln885 = mul i128 %zext_ln1539_1, i128 %zext_ln88_1"   --->   Operation 68 'mul' 'mul_ln885' <Predicate = (!icmp_ln88)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1539 = zext i64 %u_load_64"   --->   Operation 69 'zext' 'zext_ln1539' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 70 [3/3] (3.94ns)   --->   "%mul_ln885_1 = mul i128 %zext_ln1539, i128 %zext_ln88_1"   --->   Operation 70 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln88)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.94>
ST_6 : Operation 71 [2/2] (3.25ns)   --->   "%agg_result_load = load i5 %agg_result_addr" [./bignum.h:67]   --->   Operation 71 'load' 'agg_result_load' <Predicate = (!icmp_ln88 & !tmp_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_6 : Operation 72 [1/3] (3.94ns)   --->   "%mul_ln885 = mul i128 %zext_ln1539_1, i128 %zext_ln88_1"   --->   Operation 72 'mul' 'mul_ln885' <Predicate = (!icmp_ln88)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [2/3] (3.94ns)   --->   "%mul_ln885_1 = mul i128 %zext_ln1539, i128 %zext_ln88_1"   --->   Operation 73 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln88)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.35>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%k_V_load = load i64 %k_V" [./bignum.h:88]   --->   Operation 74 'load' 'k_V_load' <Predicate = (!icmp_ln88 & !tmp)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln885)   --->   "%select_ln88_1 = select i1 %tmp, i64 0, i64 %k_V_load" [./bignum.h:88]   --->   Operation 75 'select' 'select_ln88_1' <Predicate = (!icmp_ln88)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln885)   --->   "%k_V_cast = zext i64 %select_ln88_1" [./bignum.h:88]   --->   Operation 76 'zext' 'k_V_cast' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 77 [1/2] (3.25ns)   --->   "%agg_result_load = load i5 %agg_result_addr" [./bignum.h:67]   --->   Operation 77 'load' 'agg_result_load' <Predicate = (!icmp_ln88 & !tmp_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 78 [1/1] (1.48ns)   --->   "%select_ln66 = select i1 %tmp_1, i64 0, i64 %agg_result_load" [./bignum.h:66]   --->   Operation 78 'select' 'select_ln66' <Predicate = (!icmp_ln88)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (5.35ns) (out node of the LUT)   --->   "%add_ln885 = add i128 %mul_ln885, i128 %k_V_cast"   --->   Operation 79 'add' 'add_ln885' <Predicate = (!icmp_ln88)> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln885 = trunc i128 %add_ln885"   --->   Operation 80 'trunc' 'trunc_ln885' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 81 [1/3] (3.94ns)   --->   "%mul_ln885_1 = mul i128 %zext_ln1539, i128 %zext_ln88_1"   --->   Operation 81 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln88)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.35>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTER_INNER_str"   --->   Operation 82 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 83 'speclooptripcount' 'empty' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 84 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [./bignum.h:0]   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln885 = zext i64 %select_ln66"   --->   Operation 86 'zext' 'zext_ln885' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (5.35ns)   --->   "%k_V_1 = add i128 %add_ln885, i128 %zext_ln885"   --->   Operation 87 'add' 'k_V_1' <Predicate = (!icmp_ln88)> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (3.52ns)   --->   "%add_ln223 = add i64 %trunc_ln885, i64 %select_ln66"   --->   Operation 88 'add' 'add_ln223' <Predicate = (!icmp_ln88)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%k_V_2 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %k_V_1, i32 64, i32 127"   --->   Operation 89 'partselect' 'k_V_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %add_ln223, i5 %agg_result_addr" [./bignum.h:60]   --->   Operation 90 'store' 'store_ln60' <Predicate = (!tmp_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln61 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv" [./bignum.h:61]   --->   Operation 91 'br' 'br_ln61' <Predicate = (!tmp_1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 92 [2/2] (3.25ns)   --->   "%agg_result_load_1 = load i5 %agg_result_addr_1" [./bignum.h:67]   --->   Operation 92 'load' 'agg_result_load_1' <Predicate = (!tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 5.35>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1043 = zext i64 %k_V_2"   --->   Operation 93 'zext' 'zext_ln1043' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/2] (3.25ns)   --->   "%agg_result_load_1 = load i5 %agg_result_addr_1" [./bignum.h:67]   --->   Operation 94 'load' 'agg_result_load_1' <Predicate = (!tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_11 : Operation 95 [1/1] (1.48ns)   --->   "%select_ln66_1 = select i1 %tmp_2, i64 0, i64 %agg_result_load_1" [./bignum.h:66]   --->   Operation 95 'select' 'select_ln66_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (5.35ns)   --->   "%add_ln885_2 = add i128 %mul_ln885_1, i128 %zext_ln1043"   --->   Operation 96 'add' 'add_ln885_2' <Predicate = true> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln885_1 = trunc i128 %add_ln885_2"   --->   Operation 97 'trunc' 'trunc_ln885_1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.35>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln885_1 = zext i64 %select_ln66_1"   --->   Operation 98 'zext' 'zext_ln885_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (5.35ns)   --->   "%k_V_3 = add i128 %add_ln885_2, i128 %zext_ln885_1"   --->   Operation 99 'add' 'k_V_3' <Predicate = true> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (3.52ns)   --->   "%add_ln223_1 = add i64 %trunc_ln885_1, i64 %select_ln66_1"   --->   Operation 100 'add' 'add_ln223_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %k_V_3, i32 64, i32 127" [./bignum.h:91]   --->   Operation 101 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %add_ln223_1, i5 %agg_result_addr_1" [./bignum.h:60]   --->   Operation 102 'store' 'store_ln60' <Predicate = (!tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln61 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit.1._crit_edge" [./bignum.h:61]   --->   Operation 103 'br' 'br_ln61' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %trunc_ln2, i64 %k_V" [./bignum.h:91]   --->   Operation 104 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit38"   --->   Operation 105 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ u]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ agg_result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_V                 (alloca           ) [ 01111111111111]
i                   (alloca           ) [ 01100000000000]
j                   (alloca           ) [ 01000000000000]
indvar_flatten      (alloca           ) [ 01000000000000]
store_ln0           (store            ) [ 00000000000000]
store_ln0           (store            ) [ 00000000000000]
store_ln0           (store            ) [ 00000000000000]
store_ln0           (store            ) [ 00000000000000]
br_ln0              (br               ) [ 00000000000000]
indvar_flatten_load (load             ) [ 00000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000]
icmp_ln88           (icmp             ) [ 01111111100000]
add_ln88            (add              ) [ 00000000000000]
br_ln88             (br               ) [ 00000000000000]
i_load              (load             ) [ 00000000000000]
j_load              (load             ) [ 00000000000000]
tmp                 (bitselect        ) [ 00111111000000]
select_ln88         (select           ) [ 00100000000000]
add_ln88_1          (add              ) [ 00000000000000]
select_ln88_2       (select           ) [ 00100000000000]
i_assign_cast2      (zext             ) [ 00000000000000]
empty_29            (trunc            ) [ 00000000000000]
u_addr              (getelementptr    ) [ 00100000000000]
or_ln91             (or               ) [ 00100000000000]
zext_ln89           (zext             ) [ 00000000000000]
u_addr_64           (getelementptr    ) [ 00100000000000]
store_ln88          (store            ) [ 00000000000000]
store_ln88          (store            ) [ 00000000000000]
zext_ln88           (zext             ) [ 00000000000000]
v_addr              (getelementptr    ) [ 00010000000000]
u_load              (load             ) [ 00011000000000]
add_ln93            (add              ) [ 00000000000000]
zext_ln0            (zext             ) [ 00000000000000]
tmp_1               (bitselect        ) [ 01011111110000]
agg_result_addr     (getelementptr    ) [ 01011111110000]
br_ln59             (br               ) [ 00000000000000]
zext_ln89_1         (zext             ) [ 00000000000000]
u_load_64           (load             ) [ 00011100000000]
add_ln93_1          (add              ) [ 00000000000000]
zext_ln0_30         (zext             ) [ 00000000000000]
tmp_2               (bitselect        ) [ 01111111111111]
agg_result_addr_1   (getelementptr    ) [ 01111111111111]
br_ln59             (br               ) [ 00000000000000]
add_ln91            (add              ) [ 00000000000000]
store_ln91          (store            ) [ 00000000000000]
v_load              (load             ) [ 00001000000000]
zext_ln88_1         (zext             ) [ 00000111000000]
zext_ln1539_1       (zext             ) [ 00000110000000]
zext_ln1539         (zext             ) [ 00000011000000]
mul_ln885           (mul              ) [ 00000001000000]
k_V_load            (load             ) [ 00000000000000]
select_ln88_1       (select           ) [ 00000000000000]
k_V_cast            (zext             ) [ 00000000000000]
agg_result_load     (load             ) [ 00000000000000]
select_ln66         (select           ) [ 00000000100000]
add_ln885           (add              ) [ 00000000100000]
trunc_ln885         (trunc            ) [ 00000000100000]
mul_ln885_1         (mul              ) [ 01110000111100]
specloopname_ln0    (specloopname     ) [ 00000000000000]
empty               (speclooptripcount) [ 00000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000]
zext_ln885          (zext             ) [ 00000000000000]
k_V_1               (add              ) [ 00000000000000]
add_ln223           (add              ) [ 01000000010000]
k_V_2               (partselect       ) [ 01110000011100]
store_ln60          (store            ) [ 00000000000000]
br_ln61             (br               ) [ 00000000000000]
zext_ln1043         (zext             ) [ 00000000000000]
agg_result_load_1   (load             ) [ 00000000000000]
select_ln66_1       (select           ) [ 00001000000010]
add_ln885_2         (add              ) [ 00001000000010]
trunc_ln885_1       (trunc            ) [ 00001000000010]
zext_ln885_1        (zext             ) [ 00000000000000]
k_V_3               (add              ) [ 00000000000000]
add_ln223_1         (add              ) [ 00000100000001]
trunc_ln2           (partselect       ) [ 00000100000001]
store_ln60          (store            ) [ 00000000000000]
br_ln61             (br               ) [ 00000000000000]
store_ln91          (store            ) [ 00000000000000]
br_ln0              (br               ) [ 00000000000000]
ret_ln0             (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="u">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="agg_result">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTER_INNER_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="k_V_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_V/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="u_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="5" slack="0"/>
<pin id="77" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="0"/>
<pin id="80" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="81" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="82" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="64" slack="3"/>
<pin id="83" dir="1" index="7" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load/1 u_load_64/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="u_addr_64_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="5" slack="0"/>
<pin id="89" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_addr_64/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="v_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="6" slack="0"/>
<pin id="97" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="agg_result_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="1" index="3" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="agg_result_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="6" slack="0"/>
<pin id="117" dir="1" index="3" bw="5" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_addr_1/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="4"/>
<pin id="122" dir="0" index="1" bw="64" slack="1"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="agg_result_load/6 store_ln60/9 agg_result_load_1/10 store_ln60/13 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="10" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="6" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="6" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="indvar_flatten_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln88_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="10" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln88_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="j_load_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="0"/>
<pin id="165" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln88_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="0"/>
<pin id="178" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln88_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln88_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="6" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="0"/>
<pin id="192" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_assign_cast2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_assign_cast2/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="empty_29_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_29/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="or_ln91_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln91/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln89_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln88_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="0"/>
<pin id="218" dir="0" index="1" bw="10" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln88_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="0" index="1" bw="6" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln88_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln93_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="1"/>
<pin id="232" dir="0" index="1" bw="6" slack="1"/>
<pin id="233" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln0_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln0/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="6" slack="0"/>
<pin id="242" dir="0" index="2" bw="4" slack="0"/>
<pin id="243" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln89_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="1"/>
<pin id="249" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln93_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="6" slack="1"/>
<pin id="253" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln0_30_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln0_30/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="6" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln91_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="1"/>
<pin id="270" dir="0" index="1" bw="3" slack="0"/>
<pin id="271" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln91_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="0" index="1" bw="6" slack="1"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln88_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="1"/>
<pin id="280" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_1/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln1539_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="2"/>
<pin id="283" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1539_1/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln885/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln1539_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="3"/>
<pin id="292" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1539/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="0" index="1" bw="64" slack="1"/>
<pin id="296" dir="1" index="2" bw="128" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln885_1/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="k_V_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="6"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_V_load/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln88_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="6"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="64" slack="0"/>
<pin id="305" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88_1/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="k_V_cast_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="0"/>
<pin id="310" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_V_cast/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln66_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="5"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="64" slack="0"/>
<pin id="316" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln885_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="128" slack="1"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="trunc_ln885_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="128" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln885/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln885_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="1"/>
<pin id="330" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln885/8 "/>
</bind>
</comp>

<comp id="331" class="1004" name="k_V_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="128" slack="1"/>
<pin id="333" dir="0" index="1" bw="64" slack="0"/>
<pin id="334" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_V_1/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln223_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="1"/>
<pin id="338" dir="0" index="1" bw="64" slack="1"/>
<pin id="339" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223/8 "/>
</bind>
</comp>

<comp id="340" class="1004" name="k_V_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="0" index="1" bw="128" slack="0"/>
<pin id="343" dir="0" index="2" bw="8" slack="0"/>
<pin id="344" dir="0" index="3" bw="8" slack="0"/>
<pin id="345" dir="1" index="4" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k_V_2/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln1043_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="3"/>
<pin id="352" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1043/11 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln66_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="9"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="64" slack="0"/>
<pin id="357" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_1/11 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln885_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="128" slack="4"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_2/11 "/>
</bind>
</comp>

<comp id="365" class="1004" name="trunc_ln885_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="128" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln885_1/11 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln885_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="1"/>
<pin id="371" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln885_1/12 "/>
</bind>
</comp>

<comp id="372" class="1004" name="k_V_3_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="128" slack="1"/>
<pin id="374" dir="0" index="1" bw="64" slack="0"/>
<pin id="375" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_V_3/12 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln223_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="1"/>
<pin id="379" dir="0" index="1" bw="64" slack="1"/>
<pin id="380" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223_1/12 "/>
</bind>
</comp>

<comp id="381" class="1004" name="trunc_ln2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="0"/>
<pin id="383" dir="0" index="1" bw="128" slack="0"/>
<pin id="384" dir="0" index="2" bw="8" slack="0"/>
<pin id="385" dir="0" index="3" bw="8" slack="0"/>
<pin id="386" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/12 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln91_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="1"/>
<pin id="393" dir="0" index="1" bw="64" slack="12"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/13 "/>
</bind>
</comp>

<comp id="395" class="1005" name="k_V_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k_V "/>
</bind>
</comp>

<comp id="402" class="1005" name="i_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="0"/>
<pin id="404" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="409" class="1005" name="j_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="0"/>
<pin id="411" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="416" class="1005" name="indvar_flatten_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="0"/>
<pin id="418" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="423" class="1005" name="icmp_ln88_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln88 "/>
</bind>
</comp>

<comp id="427" class="1005" name="tmp_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="6"/>
<pin id="429" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="432" class="1005" name="select_ln88_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="1"/>
<pin id="434" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln88 "/>
</bind>
</comp>

<comp id="438" class="1005" name="select_ln88_2_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="1"/>
<pin id="440" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln88_2 "/>
</bind>
</comp>

<comp id="445" class="1005" name="u_addr_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="1"/>
<pin id="447" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="u_addr "/>
</bind>
</comp>

<comp id="450" class="1005" name="or_ln91_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="1"/>
<pin id="452" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln91 "/>
</bind>
</comp>

<comp id="455" class="1005" name="u_addr_64_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="1"/>
<pin id="457" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="u_addr_64 "/>
</bind>
</comp>

<comp id="460" class="1005" name="v_addr_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="1"/>
<pin id="462" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="v_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="u_load_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="2"/>
<pin id="467" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="u_load "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_1_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="4"/>
<pin id="472" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="475" class="1005" name="agg_result_addr_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="4"/>
<pin id="477" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_addr "/>
</bind>
</comp>

<comp id="480" class="1005" name="u_load_64_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="3"/>
<pin id="482" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="u_load_64 "/>
</bind>
</comp>

<comp id="485" class="1005" name="tmp_2_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="8"/>
<pin id="487" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="490" class="1005" name="agg_result_addr_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="8"/>
<pin id="492" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="agg_result_addr_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="v_load_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="1"/>
<pin id="497" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_load "/>
</bind>
</comp>

<comp id="500" class="1005" name="zext_ln88_1_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="128" slack="1"/>
<pin id="502" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln88_1 "/>
</bind>
</comp>

<comp id="506" class="1005" name="zext_ln1539_1_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="128" slack="1"/>
<pin id="508" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1539_1 "/>
</bind>
</comp>

<comp id="511" class="1005" name="zext_ln1539_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="128" slack="1"/>
<pin id="513" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1539 "/>
</bind>
</comp>

<comp id="516" class="1005" name="mul_ln885_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="128" slack="1"/>
<pin id="518" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln885 "/>
</bind>
</comp>

<comp id="521" class="1005" name="select_ln66_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="1"/>
<pin id="523" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66 "/>
</bind>
</comp>

<comp id="527" class="1005" name="add_ln885_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="128" slack="1"/>
<pin id="529" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln885 "/>
</bind>
</comp>

<comp id="532" class="1005" name="trunc_ln885_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="64" slack="1"/>
<pin id="534" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln885 "/>
</bind>
</comp>

<comp id="537" class="1005" name="mul_ln885_1_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="128" slack="4"/>
<pin id="539" dir="1" index="1" bw="128" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln885_1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="add_ln223_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="1"/>
<pin id="544" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln223 "/>
</bind>
</comp>

<comp id="547" class="1005" name="k_V_2_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="3"/>
<pin id="549" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="k_V_2 "/>
</bind>
</comp>

<comp id="552" class="1005" name="select_ln66_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="1"/>
<pin id="554" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66_1 "/>
</bind>
</comp>

<comp id="558" class="1005" name="add_ln885_2_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="128" slack="1"/>
<pin id="560" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln885_2 "/>
</bind>
</comp>

<comp id="563" class="1005" name="trunc_ln885_1_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="1"/>
<pin id="565" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln885_1 "/>
</bind>
</comp>

<comp id="568" class="1005" name="add_ln223_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="1"/>
<pin id="570" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln223_1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="trunc_ln2_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="1"/>
<pin id="575" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="84"><net_src comp="68" pin="3"/><net_sink comp="75" pin=2"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="85" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="160" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="166" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="160" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="163" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="166" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="182" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="163" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="174" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="204"><net_src comp="174" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="220"><net_src comp="154" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="188" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="226" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="237"><net_src comp="230" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="230" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="254"><net_src comp="247" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="250" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="28" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="268" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="288"><net_src comp="281" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="278" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="306"><net_src comp="12" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="298" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="311"><net_src comp="301" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="12" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="120" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="308" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="319" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="328" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="346"><net_src comp="46" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="331" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="48" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="50" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="358"><net_src comp="12" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="120" pin="3"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="350" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="360" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="376"><net_src comp="369" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="387"><net_src comp="46" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="372" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="48" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="390"><net_src comp="50" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="398"><net_src comp="52" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="405"><net_src comp="56" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="412"><net_src comp="60" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="419"><net_src comp="64" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="426"><net_src comp="148" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="166" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="435"><net_src comp="174" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="441"><net_src comp="188" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="444"><net_src comp="438" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="448"><net_src comp="68" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="453"><net_src comp="205" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="458"><net_src comp="85" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="463"><net_src comp="93" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="468"><net_src comp="75" pin="7"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="473"><net_src comp="239" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="478"><net_src comp="106" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="483"><net_src comp="75" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="488"><net_src comp="260" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="493"><net_src comp="113" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="498"><net_src comp="100" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="503"><net_src comp="278" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="509"><net_src comp="281" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="514"><net_src comp="290" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="519"><net_src comp="284" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="524"><net_src comp="312" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="530"><net_src comp="319" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="535"><net_src comp="324" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="540"><net_src comp="293" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="545"><net_src comp="336" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="550"><net_src comp="340" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="555"><net_src comp="353" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="561"><net_src comp="360" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="566"><net_src comp="365" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="571"><net_src comp="377" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="576"><net_src comp="381" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="391" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result | {9 13 }
 - Input state : 
	Port: operator*_Pipeline_OUTER_INNER : u | {1 2 }
	Port: operator*_Pipeline_OUTER_INNER : agg_result | {6 7 10 11 }
	Port: operator*_Pipeline_OUTER_INNER : v | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln88 : 2
		add_ln88 : 2
		br_ln88 : 3
		i_load : 1
		j_load : 1
		tmp : 2
		select_ln88 : 3
		add_ln88_1 : 2
		select_ln88_2 : 3
		i_assign_cast2 : 4
		empty_29 : 4
		u_addr : 5
		u_load : 6
		or_ln91 : 5
		zext_ln89 : 5
		u_addr_64 : 6
		u_load_64 : 7
		store_ln88 : 3
		store_ln88 : 4
	State 2
		v_addr : 1
		v_load : 2
		zext_ln0 : 1
		tmp_1 : 1
		agg_result_addr : 2
		br_ln59 : 2
		add_ln93_1 : 1
		zext_ln0_30 : 2
		tmp_2 : 2
		agg_result_addr_1 : 3
		br_ln59 : 3
		store_ln91 : 1
	State 3
	State 4
		mul_ln885 : 1
	State 5
		mul_ln885_1 : 1
	State 6
	State 7
		select_ln88_1 : 1
		k_V_cast : 2
		select_ln66 : 1
		add_ln885 : 3
		trunc_ln885 : 4
	State 8
		k_V_1 : 1
		k_V_2 : 2
	State 9
	State 10
	State 11
		select_ln66_1 : 1
		add_ln885_2 : 1
		trunc_ln885_1 : 2
	State 12
		k_V_3 : 1
		trunc_ln2 : 2
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln88_fu_154    |    0    |    0    |    13   |
|          |   add_ln88_1_fu_182   |    0    |    0    |    14   |
|          |    add_ln93_fu_230    |    0    |    0    |    14   |
|          |   add_ln93_1_fu_250   |    0    |    0    |    14   |
|          |    add_ln91_fu_268    |    0    |    0    |    14   |
|    add   |    add_ln885_fu_319   |    0    |    0    |   135   |
|          |      k_V_1_fu_331     |    0    |    0    |   135   |
|          |    add_ln223_fu_336   |    0    |    0    |    71   |
|          |   add_ln885_2_fu_360  |    0    |    0    |   135   |
|          |      k_V_3_fu_372     |    0    |    0    |   135   |
|          |   add_ln223_1_fu_377  |    0    |    0    |    71   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln88_fu_174  |    0    |    0    |    6    |
|          |  select_ln88_2_fu_188 |    0    |    0    |    6    |
|  select  |  select_ln88_1_fu_301 |    0    |    0    |    64   |
|          |   select_ln66_fu_312  |    0    |    0    |    64   |
|          |  select_ln66_1_fu_353 |    0    |    0    |    64   |
|----------|-----------------------|---------|---------|---------|
|    mul   |       grp_fu_284      |    9    |    34   |    47   |
|          |       grp_fu_293      |    9    |    34   |    47   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln88_fu_148   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_166      |    0    |    0    |    0    |
| bitselect|      tmp_1_fu_239     |    0    |    0    |    0    |
|          |      tmp_2_fu_260     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          | i_assign_cast2_fu_196 |    0    |    0    |    0    |
|          |    zext_ln89_fu_211   |    0    |    0    |    0    |
|          |    zext_ln88_fu_226   |    0    |    0    |    0    |
|          |    zext_ln0_fu_234    |    0    |    0    |    0    |
|          |   zext_ln89_1_fu_247  |    0    |    0    |    0    |
|          |   zext_ln0_30_fu_255  |    0    |    0    |    0    |
|   zext   |   zext_ln88_1_fu_278  |    0    |    0    |    0    |
|          |  zext_ln1539_1_fu_281 |    0    |    0    |    0    |
|          |   zext_ln1539_fu_290  |    0    |    0    |    0    |
|          |    k_V_cast_fu_308    |    0    |    0    |    0    |
|          |   zext_ln885_fu_328   |    0    |    0    |    0    |
|          |   zext_ln1043_fu_350  |    0    |    0    |    0    |
|          |  zext_ln885_1_fu_369  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    empty_29_fu_201    |    0    |    0    |    0    |
|   trunc  |   trunc_ln885_fu_324  |    0    |    0    |    0    |
|          |  trunc_ln885_1_fu_365 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    or    |     or_ln91_fu_205    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|      k_V_2_fu_340     |    0    |    0    |    0    |
|          |    trunc_ln2_fu_381   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    18   |    68   |   1060  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln223_1_reg_568   |   64   |
|    add_ln223_reg_542    |   64   |
|   add_ln885_2_reg_558   |   128  |
|    add_ln885_reg_527    |   128  |
|agg_result_addr_1_reg_490|    5   |
| agg_result_addr_reg_475 |    5   |
|        i_reg_402        |    6   |
|    icmp_ln88_reg_423    |    1   |
|  indvar_flatten_reg_416 |   10   |
|        j_reg_409        |    6   |
|      k_V_2_reg_547      |   64   |
|       k_V_reg_395       |   64   |
|   mul_ln885_1_reg_537   |   128  |
|    mul_ln885_reg_516    |   128  |
|     or_ln91_reg_450     |    5   |
|  select_ln66_1_reg_552  |   64   |
|   select_ln66_reg_521   |   64   |
|  select_ln88_2_reg_438  |    6   |
|   select_ln88_reg_432   |    6   |
|      tmp_1_reg_470      |    1   |
|      tmp_2_reg_485      |    1   |
|       tmp_reg_427       |    1   |
|    trunc_ln2_reg_573    |   64   |
|  trunc_ln885_1_reg_563  |   64   |
|   trunc_ln885_reg_532   |   64   |
|    u_addr_64_reg_455    |    5   |
|      u_addr_reg_445     |    5   |
|    u_load_64_reg_480    |   64   |
|      u_load_reg_465     |   64   |
|      v_addr_reg_460     |    5   |
|      v_load_reg_495     |   64   |
|  zext_ln1539_1_reg_506  |   128  |
|   zext_ln1539_reg_511   |   128  |
|   zext_ln88_1_reg_500   |   128  |
+-------------------------+--------+
|          Total          |  1732  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_75 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_75 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_100 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_120 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_120 |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_284    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_284    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_293    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   542  ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |   68   |  1060  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   72   |
|  Register |    -   |    -   |  1732  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   12   |  1800  |  1132  |
+-----------+--------+--------+--------+--------+
