
;; Function int read_data(int*, Preprocess*, IOFiles*, Data_file_header*, Data_block_header*, Precision2*, FILE**, Precision1*, float**, float**, int, InFile_struct*) (_Z9read_dataPiP10PreprocessP7IOFilesP16Data_file_headerP17Data_block_headerP10Precision2PP8_IO_FILEP10Precision1PPfSG_iP13InFile_struct, funcdef_no=2, decl_uid=5307, cgraph_uid=2)


********** Local #1: **********

New elimination table:
Can't eliminate 16 to 7 (offset=160, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=128, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=0)
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 2:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 3:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 4:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 5:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 6:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 7:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 11:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 12:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 13:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 14:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 15:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 16:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 17:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 21:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 22:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 24:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 25:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 26:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 28:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 31:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 32
	 Choosing alt 0 in insn 32:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 33:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 34:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 37:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 38:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 39:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=606 from oldreg=65, assigning class GENERAL_REGS to r606
   39: {r606:DI=r606:DI<<0x6;clobber flags:CC;}
      REG_DEAD r64:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  864: r606:DI=r64:DI
    Inserting insn reload after:
  865: r65:DI=r606:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 40:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 41
	 Choosing alt 0 in insn 41:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 42:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 43:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 44:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 45:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 46:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 47:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 48:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 50:  (1) rzw {*call_value}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 52:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 53:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 54:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 55:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 57:  (1) rzw {*call_value}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 59:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 60:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 61:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 62:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 63:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 64:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 65:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 66:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 67:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 69:  (1) rzw {*call_value}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 72:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 73:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 74:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 75:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 76:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 77:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 78:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 79:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 80:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 82:  (1) rzw {*call_value}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 85:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 86:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 87:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 88:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 89:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 90:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 91:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 92:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 93:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 95:  (1) rzw {*call_value}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 98:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 99:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 100:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 101:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 102:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 103:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 104:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 105:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 106:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 108:  (1) rzw {*call_value}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 111:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 112:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 116:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 117:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 118:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 119:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 120
	 Choosing alt 0 in insn 120:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 121:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 122:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 123:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 124:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 125
	 Choosing alt 0 in insn 125:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 126:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 127:  (0) ?m  (1) rF {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 128:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 129:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 130:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 131:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 132
	 Choosing alt 0 in insn 132:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 133:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 134:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 135:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 136:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 137:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 138
	 Choosing alt 0 in insn 138:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 139:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 140:  (0) ?m  (1) rF {*movsf_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 141:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 145:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 146:  (0) r  (1) rm {*cmpsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 149:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 150:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 151:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 152:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 153:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 154:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=607 from oldreg=113, assigning class GENERAL_REGS to r607
  154: {r607:DI=r607:DI<<0x6;clobber flags:CC;}
      REG_DEAD r112:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  866: r607:DI=r112:DI
    Inserting insn reload after:
  867: r113:DI=r607:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 155:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 156
	 Choosing alt 0 in insn 156:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 157:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 158:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 159:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 160:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=608 from oldreg=117, assigning class GENERAL_REGS to r608
  160: {r608:DI=r608:DI<<0x6;clobber flags:CC;}
      REG_DEAD r116:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  868: r608:DI=r116:DI
    Inserting insn reload after:
  869: r117:DI=r608:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 161:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 162
	 Choosing alt 0 in insn 162:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 163:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=2,overall=6,losers=1 -- reject
	 Choosing alt 2 in insn 164:  (0) r  (1) 0  (2) mr {*muldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 165:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 166:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 167:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=609 from oldreg=122, assigning class GENERAL_REGS to r609
  167: {r609:DI=r609:DI<<0x5;clobber flags:CC;}
      REG_DEAD r121:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  870: r609:DI=r121:DI
    Inserting insn reload after:
  871: r122:DI=r609:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 168:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 169
	 Choosing alt 0 in insn 169:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 170:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 171:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 172
	 Choosing alt 2 in insn 172:  (0) r  (1) 0  (2) mr {*muldi3_1}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 173:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 174:  (0) ?mr {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 177:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 178:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 179:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 180:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 181:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 182:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 183:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 184
	 Choosing alt 0 in insn 184:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 185:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 186:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 187:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 190:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 191:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 192:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 193:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=610 from oldreg=131, assigning class GENERAL_REGS to r610
  193: {r610:DI=r610:DI<<0x5;clobber flags:CC;}
      REG_DEAD r130:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  872: r610:DI=r130:DI
    Inserting insn reload after:
  873: r131:DI=r610:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 194:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 195
	 Choosing alt 0 in insn 195:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 196:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 197:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 198:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 199:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=611 from oldreg=135, assigning class GENERAL_REGS to r611
  199: {r611:DI=r611:DI<<0x5;clobber flags:CC;}
      REG_DEAD r134:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  874: r611:DI=r134:DI
    Inserting insn reload after:
  875: r135:DI=r611:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 200:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 201
	 Choosing alt 0 in insn 201:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 202:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 203:  (0) =rm  (1) 0  (2) re {*subsi_1}
      Creating newreg=612 from oldreg=468, assigning class GENERAL_REGS to r612
  203: {r612:SI=r612:SI-r137:SI;clobber flags:CC;}
      REG_DEAD r137:SI
      REG_DEAD r133:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  876: r612:SI=r133:SI
    Inserting insn reload after:
  877: r468:SI=r612:SI

          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 204:  (0) m  (1) re {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 209:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 210:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 211:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 212:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 213:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 214:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 215:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 216:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 217
	 Choosing alt 0 in insn 217:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 218:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 219:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 220:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 223:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 224:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 225:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 226:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=613 from oldreg=144, assigning class GENERAL_REGS to r613
  226: {r613:DI=r613:DI<<0x5;clobber flags:CC;}
      REG_DEAD r143:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  878: r613:DI=r143:DI
    Inserting insn reload after:
  879: r144:DI=r613:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 227:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 228
	 Choosing alt 0 in insn 228:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 229:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 230:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 233:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 237:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 238:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 239:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=614 from oldreg=147, assigning class GENERAL_REGS to r614
  239: {r614:DI=r614:DI<<0x6;clobber flags:CC;}
      REG_DEAD r146:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  880: r614:DI=r146:DI
    Inserting insn reload after:
  881: r147:DI=r614:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 240:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 241
	 Choosing alt 0 in insn 241:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 242:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 244:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 245:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 248:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 251:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 252:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 253:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 254:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 255
	 Choosing alt 0 in insn 255:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 256:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 257:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 258:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 259:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=615 from oldreg=157, assigning class GENERAL_REGS to r615
  259: {r615:DI=r615:DI<<0x6;clobber flags:CC;}
      REG_DEAD r156:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  882: r615:DI=r156:DI
    Inserting insn reload after:
  883: r157:DI=r615:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 260:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 261
	 Choosing alt 0 in insn 261:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 262:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 263:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 265:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 266:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 267:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=616 from oldreg=163, assigning class GENERAL_REGS to r616
  267: {r616:DI=r616:DI<<0x6;clobber flags:CC;}
      REG_DEAD r162:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  884: r616:DI=r162:DI
    Inserting insn reload after:
  885: r163:DI=r616:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 268:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 269
	 Choosing alt 0 in insn 269:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 270:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=8,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 271:  (0) =rm  (1) 0  (2) cJ {*lshrdi3_1}
      Creating newreg=617 from oldreg=485, assigning class GENERAL_REGS to r617
  271: {r617:DI=r617:DI 0>>0x3f;clobber flags:CC;}
      REG_UNUSED flags:CC
    Inserting insn reload before:
  886: r617:DI=r165:DI
    Inserting insn reload after:
  887: r485:DI=r617:DI

          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 272
	 Choosing alt 0 in insn 272:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 273:  (0) =rm  (1) 0  (2) cJ {*ashrdi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 276:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 281:  (1) rzw {*call_value}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 283:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 288:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 291:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 292:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 293:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 294:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 295
	 Choosing alt 0 in insn 295:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 296:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 297:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 298:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 299:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=618 from oldreg=174, assigning class GENERAL_REGS to r618
  299: {r618:DI=r618:DI<<0x6;clobber flags:CC;}
      REG_DEAD r173:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  888: r618:DI=r173:DI
    Inserting insn reload after:
  889: r174:DI=r618:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 300:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 301
	 Choosing alt 0 in insn 301:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 302:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 303:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 305:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 306:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 307:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=619 from oldreg=180, assigning class GENERAL_REGS to r619
  307: {r619:DI=r619:DI<<0x6;clobber flags:CC;}
      REG_DEAD r179:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  890: r619:DI=r179:DI
    Inserting insn reload after:
  891: r180:DI=r619:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 308:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 309
	 Choosing alt 0 in insn 309:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 310:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=8,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 311:  (0) =rm  (1) 0  (2) cJ {*lshrdi3_1}
      Creating newreg=620 from oldreg=495, assigning class GENERAL_REGS to r620
  311: {r620:DI=r620:DI 0>>0x3f;clobber flags:CC;}
      REG_UNUSED flags:CC
    Inserting insn reload before:
  892: r620:DI=r182:DI
    Inserting insn reload after:
  893: r495:DI=r620:DI

          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 312
	 Choosing alt 0 in insn 312:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 313:  (0) =rm  (1) 0  (2) cJ {*ashrdi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 316:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 321:  (1) rzw {*call_value}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 323:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 326:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 327:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 328:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 329:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 330:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=621 from oldreg=188, assigning class GENERAL_REGS to r621
  330: {r621:DI=r621:DI<<0x6;clobber flags:CC;}
      REG_DEAD r187:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  894: r621:DI=r187:DI
    Inserting insn reload after:
  895: r188:DI=r621:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 331:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 332
	 Choosing alt 0 in insn 332:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 333:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 334:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 335:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 338:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 339:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 340:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=622 from oldreg=504, assigning class GENERAL_REGS to r622
  340: {r622:DI=r622:DI<<0x8;clobber flags:CC;}
      REG_DEAD r502:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  896: r622:DI=r502:DI
    Inserting insn reload after:
  897: r504:DI=r622:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 341:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 342
	 Choosing alt 0 in insn 342:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 344:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 345:  (0) rzw {*call}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 350:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 354:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 357:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 358:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 359:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 360:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 361
	 Choosing alt 0 in insn 361:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 362:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 363:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 364:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 365:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 366:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 367:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 368:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 369:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 370:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 371
	 Choosing alt 0 in insn 371:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 372:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 373:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 374:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 377:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 380:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 381:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 382:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 383:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 384
	 Choosing alt 0 in insn 384:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 385:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 386:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 387:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 388:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 389:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 390:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 391:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 392:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 393:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 394
	 Choosing alt 0 in insn 394:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 395:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 396:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 397:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 400:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 403:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 404:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 405:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 406:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 407:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=623 from oldreg=195, assigning class GENERAL_REGS to r623
  407: {r623:DI=r623:DI<<0x6;clobber flags:CC;}
      REG_DEAD r194:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  898: r623:DI=r194:DI
    Inserting insn reload after:
  899: r195:DI=r623:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 408:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 409
	 Choosing alt 0 in insn 409:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 410:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 411:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 413:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 420:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 421:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 422:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 423:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 424
	 Choosing alt 0 in insn 424:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 425:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 426:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 427:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 428:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=624 from oldreg=228, assigning class GENERAL_REGS to r624
  428: {r624:DI=r624:DI<<0x6;clobber flags:CC;}
      REG_DEAD r227:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  900: r624:DI=r227:DI
    Inserting insn reload after:
  901: r228:DI=r624:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 429:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 430
	 Choosing alt 0 in insn 430:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 431:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 432:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 434:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 435:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 436:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=625 from oldreg=234, assigning class GENERAL_REGS to r625
  436: {r625:DI=r625:DI<<0x6;clobber flags:CC;}
      REG_DEAD r233:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  902: r625:DI=r233:DI
    Inserting insn reload after:
  903: r234:DI=r625:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 437:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 438
	 Choosing alt 0 in insn 438:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 439:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=8,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 440:  (0) =rm  (1) 0  (2) cJ {*lshrdi3_1}
      Creating newreg=626 from oldreg=525, assigning class GENERAL_REGS to r626
  440: {r626:DI=r626:DI 0>>0x3f;clobber flags:CC;}
      REG_UNUSED flags:CC
    Inserting insn reload before:
  904: r626:DI=r236:DI
    Inserting insn reload after:
  905: r525:DI=r626:DI

          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 441
	 Choosing alt 0 in insn 441:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 442:  (0) =rm  (1) 0  (2) cJ {*ashrdi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 445:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 446:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 447:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 448:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 449
	 Choosing alt 0 in insn 449:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 450:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 455:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 457:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 458:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 459:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=627 from oldreg=245, assigning class GENERAL_REGS to r627
  459: {r627:DI=r627:DI<<0x6;clobber flags:CC;}
      REG_DEAD r244:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  906: r627:DI=r244:DI
    Inserting insn reload after:
  907: r245:DI=r627:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 460:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 461
	 Choosing alt 0 in insn 461:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 462:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 463:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 465:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 466:  (0) =qm {*setcc_qi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 467:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 470:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 471:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 472:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=628 from oldreg=534, assigning class GENERAL_REGS to r628
  472: {r628:DI=r628:DI<<0x8;clobber flags:CC;}
      REG_DEAD r532:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  908: r628:DI=r532:DI
    Inserting insn reload after:
  909: r534:DI=r628:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 473:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 474
	 Choosing alt 0 in insn 474:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 476:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 477:  (0) rzw {*call}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 480:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 483:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 487:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 488:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 489:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=629 from oldreg=259, assigning class GENERAL_REGS to r629
  489: {r629:DI=r629:DI<<0x6;clobber flags:CC;}
      REG_DEAD r258:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  910: r629:DI=r258:DI
    Inserting insn reload after:
  911: r259:DI=r629:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 490:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 491
	 Choosing alt 0 in insn 491:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 492:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 494:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 495:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 498:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 499:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 500:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 501:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 502
	 Choosing alt 0 in insn 502:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 503:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 504:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 505:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 506:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 507:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 508:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 510:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 515:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 516:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 517:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=630 from oldreg=272, assigning class GENERAL_REGS to r630
  517: {r630:DI=r630:DI<<0x6;clobber flags:CC;}
      REG_DEAD r271:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  912: r630:DI=r271:DI
    Inserting insn reload after:
  913: r272:DI=r630:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 518:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 519
	 Choosing alt 0 in insn 519:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 520:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 522:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 523:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 526:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 527:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 528:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 529:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 530
	 Choosing alt 0 in insn 530:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 531:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 533:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 534:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 535:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 536:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 537:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 538
	 Choosing alt 0 in insn 538:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 539:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 540:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 541:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 542:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 543:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 544:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 545:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 546:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 547:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 548
	 Choosing alt 0 in insn 548:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 549:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 550:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 551:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 556:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 557:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 558:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 559:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 560
	 Choosing alt 0 in insn 560:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 561:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 562:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 563:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 564:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 565:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 566:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 568:  (0) rzw {*call}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 571:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 574:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 575:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 576:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 577:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 578:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=631 from oldreg=254, assigning class GENERAL_REGS to r631
  578: {r631:DI=r631:DI<<0x6;clobber flags:CC;}
      REG_DEAD r253:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  914: r631:DI=r253:DI
    Inserting insn reload after:
  915: r254:DI=r631:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 579:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 580
	 Choosing alt 0 in insn 580:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 581:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 582:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 584:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 588:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 589:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 590:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=632 from oldreg=300, assigning class GENERAL_REGS to r632
  590: {r632:DI=r632:DI<<0x6;clobber flags:CC;}
      REG_DEAD r299:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  916: r632:DI=r299:DI
    Inserting insn reload after:
  917: r300:DI=r632:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 591:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 592
	 Choosing alt 0 in insn 592:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 593:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 595:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 596:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 599:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 600:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 601:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=633 from oldreg=306, assigning class GENERAL_REGS to r633
  601: {r633:DI=r633:DI<<0x6;clobber flags:CC;}
      REG_DEAD r305:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  918: r633:DI=r305:DI
    Inserting insn reload after:
  919: r306:DI=r633:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 602:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 603
	 Choosing alt 0 in insn 603:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 604:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 605:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 606:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 607:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 608:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 612:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 613:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 614:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 615:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 616
	 Choosing alt 0 in insn 616:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 617:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 618:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 619:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 620:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 621
	 Choosing alt 0 in insn 621:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 622:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 623:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 624:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 625:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 626
	 Choosing alt 0 in insn 626:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 627:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 628:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 629:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 630:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 631:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 632:  (0) r  (1) rm {*movhi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 633:  (0) =*a  (1) *0 {extendhisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 634:  (0) =x  (1) r {*floatsisf2_sse_interunit}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 635:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 636:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 640:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 647:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 648:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 649:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=634 from oldreg=329, assigning class GENERAL_REGS to r634
  649: {r634:DI=r634:DI<<0x6;clobber flags:CC;}
      REG_DEAD r328:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  920: r634:DI=r328:DI
    Inserting insn reload after:
  921: r329:DI=r634:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 650:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 651
	 Choosing alt 0 in insn 651:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 652:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 654:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 655:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 658:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 662:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 663:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 664:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 665:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 666
	 Choosing alt 0 in insn 666:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 667:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 668:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 669:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 670:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 671:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 672:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 673:  (0) =x  (1) r {*floatdisf2_sse_interunit}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 674:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 675:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 676:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 677:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 678:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 679
	 Choosing alt 0 in insn 679:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 680:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 681:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 682:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 683:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 684
	 Choosing alt 0 in insn 684:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 685:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 686:  (0) ?m  (1) rF {*movsf_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 687:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 690:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 691:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 692:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 693:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 694:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=635 from oldreg=336, assigning class GENERAL_REGS to r635
  694: {r635:DI=r635:DI<<0x6;clobber flags:CC;}
      REG_DEAD r335:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  922: r635:DI=r335:DI
    Inserting insn reload after:
  923: r336:DI=r635:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 695:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 696
	 Choosing alt 0 in insn 696:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 697:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 698:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 700:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 704:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 708:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 709:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 710:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 711:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 712
	 Choosing alt 0 in insn 712:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 713:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 714:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 715:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 716:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 717:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 718:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 719:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 720:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 721:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 722
	 Choosing alt 0 in insn 722:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 723:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 724:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 725:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 726:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 727:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 728:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 729:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 730:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 731:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 732:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 733
	 Choosing alt 0 in insn 733:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 734:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 735:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 736:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 737:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 738:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 739:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 740
	 Choosing alt 0 in insn 740:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 741:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 742:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 743:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 744:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 745:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 746
	 Choosing alt 0 in insn 746:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 747:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 748:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 749:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 750:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 751:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 752:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 753:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 754:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 755:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 756:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 757
	 Choosing alt 0 in insn 757:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 758:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 759:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 760:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 761:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 762:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 763:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 764:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 765:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 766:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 767:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 768:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 769
	 Choosing alt 0 in insn 769:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 770:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 771:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 772:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 773:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 774:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 775:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 776:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 777
	 Choosing alt 0 in insn 777:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 778:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 779:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 782:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 783:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 784:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 785:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 786:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=636 from oldreg=357, assigning class GENERAL_REGS to r636
  786: {r636:DI=r636:DI<<0x6;clobber flags:CC;}
      REG_DEAD r356:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  924: r636:DI=r356:DI
    Inserting insn reload after:
  925: r357:DI=r636:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 787:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 788
	 Choosing alt 0 in insn 788:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 789:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 790:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 792:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 795:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 799:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 800:  (0) r  (1) rm {*cmpsi_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 804:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 807:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 808:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 810:  (0) r  (1) rm {*cmpsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 813:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 815:  (0) rzw {*call}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 816:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 818:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 819:  (0) =r  (1) g {*movsi_internal}

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13
EBB 14
EBB 15
EBB 16
EBB 17
EBB 18
EBB 19
EBB 20
EBB 21
EBB 22
EBB 23
EBB 24
EBB 25
EBB 26
EBB 27
EBB 28
EBB 29
EBB 30
EBB 31
EBB 32
EBB 33
EBB 34
EBB 35
EBB 36
EBB 37
EBB 38
EBB 39
EBB 40
EBB 41
EBB 42
EBB 43
EBB 44
EBB 45
EBB 46
EBB 47
EBB 48
EBB 49
EBB 50
EBB 51
EBB 52
EBB 53

********** Pseudo live ranges #1: **********

  BB 53
   Insn 829: point = 0
   Insn 826: point = 0
   Insn 822: point = 1
   Insn 819: point = 3
   Insn 818: point = 4
   Insn 817: point = 4
   Insn 816: point = 5
   Insn 815: point = 6
   Insn 814: point = 6
   Insn 813: point = 7
  BB 52
   Insn 811: point = 8
   Insn 810: point = 8
   Insn 808: point = 9
   Insn 807: point = 11
  BB 2
   Insn 832: point = 12
   Insn 17: point = 12
   Insn 16: point = 12
   Insn 15: point = 12
   Insn 14: point = 12
   Insn 13: point = 12
   Insn 12: point = 12
   Insn 11: point = 12
   Insn 7: point = 12
   Insn 6: point = 12
   Insn 5: point = 12
   Insn 4: point = 12
   Insn 3: point = 12
   Insn 2: point = 12
  BB 51
   Insn 804: point = 12
  BB 50
   Insn 801: point = 12
   Insn 800: point = 12
   Insn 799: point = 13
  BB 10
   Insn 838: point = 14
   Insn 233: point = 14
  BB 8
   Insn 836: point = 14
   Insn 204: point = 14
   Insn 877: point = 15
	Hard reg 0 is preferable by r612 with profit 1
   Insn 203: point = 17
   Insn 876: point = 18
	Hard reg 0 is preferable by r612 with profit 1
	Hard reg 1 is preferable by r612 with profit 1
   Insn 202: point = 20
   Insn 201: point = 22
   Insn 200: point = 24
   Insn 875: point = 25
	Hard reg 2 is preferable by r611 with profit 1
   Insn 199: point = 27
   Insn 874: point = 27
	Hard reg 2 is preferable by r611 with profit 1
	Hard reg 0 is preferable by r611 with profit 1
   Insn 198: point = 29
   Insn 197: point = 31
   Insn 196: point = 32
   Insn 195: point = 34
   Insn 194: point = 36
   Insn 873: point = 37
	Hard reg 1 is preferable by r610 with profit 1
   Insn 193: point = 39
   Insn 872: point = 39
	Hard reg 1 is preferable by r610 with profit 1
	Hard reg 0 is preferable by r610 with profit 1
   Insn 192: point = 41
   Insn 191: point = 43
   Insn 190: point = 44
   Insn 189: point = 44
   Insn 188: point = 45
   Insn 187: point = 46
   Insn 186: point = 46
   Insn 185: point = 47
   Insn 184: point = 49
   Insn 183: point = 51
   Insn 182: point = 52
   Insn 181: point = 54
   Insn 180: point = 56
   Insn 179: point = 57
   Insn 178: point = 58
   Insn 177: point = 60
  BB 9
   Insn 230: point = 61
   Insn 229: point = 62
   Insn 228: point = 64
   Insn 227: point = 66
   Insn 879: point = 67
	Hard reg 1 is preferable by r613 with profit 1
   Insn 226: point = 69
   Insn 878: point = 69
	Hard reg 1 is preferable by r613 with profit 1
	Hard reg 0 is preferable by r613 with profit 1
   Insn 225: point = 71
   Insn 224: point = 73
   Insn 223: point = 74
   Insn 222: point = 74
   Insn 221: point = 75
   Insn 220: point = 76
   Insn 219: point = 76
   Insn 218: point = 77
   Insn 217: point = 79
   Insn 216: point = 81
   Insn 215: point = 82
   Insn 214: point = 84
   Insn 213: point = 86
   Insn 212: point = 87
   Insn 211: point = 88
   Insn 210: point = 90
   Insn 209: point = 92
  BB 7
   Insn 175: point = 93
   Insn 174: point = 93
   Insn 173: point = 93
   Insn 172: point = 94
   Insn 171: point = 96
   Insn 170: point = 98
   Insn 169: point = 100
   Insn 168: point = 102
   Insn 871: point = 103
	Hard reg 2 is preferable by r609 with profit 1
   Insn 167: point = 105
   Insn 870: point = 105
	Hard reg 2 is preferable by r609 with profit 1
	Hard reg 0 is preferable by r609 with profit 1
   Insn 166: point = 107
   Insn 165: point = 109
   Insn 164: point = 110
   Insn 163: point = 112
   Insn 162: point = 114
   Insn 161: point = 116
   Insn 869: point = 117
	Hard reg 2 is preferable by r608 with profit 1
   Insn 160: point = 119
   Insn 868: point = 119
	Hard reg 2 is preferable by r608 with profit 1
	Hard reg 0 is preferable by r608 with profit 1
   Insn 159: point = 121
   Insn 158: point = 123
   Insn 157: point = 124
   Insn 156: point = 126
   Insn 155: point = 128
   Insn 867: point = 129
	Hard reg 1 is preferable by r607 with profit 1
   Insn 154: point = 131
   Insn 866: point = 131
	Hard reg 1 is preferable by r607 with profit 1
	Hard reg 0 is preferable by r607 with profit 1
   Insn 153: point = 133
   Insn 152: point = 135
   Insn 151: point = 136
   Insn 150: point = 137
   Insn 149: point = 139
  BB 6
   Insn 147: point = 140
   Insn 146: point = 140
   Insn 145: point = 141
  BB 4
   Insn 834: point = 142
   Insn 112: point = 142
   Insn 111: point = 142
   Insn 110: point = 143
   Insn 109: point = 145
   Insn 108: point = 146
   Insn 107: point = 146
   Insn 106: point = 147
   Insn 105: point = 149
   Insn 104: point = 151
   Insn 103: point = 152
   Insn 102: point = 154
   Insn 101: point = 155
   Insn 100: point = 157
   Insn 99: point = 159
   Insn 98: point = 160
   Insn 97: point = 161
   Insn 96: point = 163
   Insn 95: point = 164
   Insn 94: point = 164
   Insn 93: point = 165
   Insn 92: point = 167
   Insn 91: point = 169
   Insn 90: point = 170
   Insn 89: point = 172
   Insn 88: point = 173
   Insn 87: point = 175
   Insn 86: point = 177
   Insn 85: point = 178
   Insn 84: point = 179
   Insn 83: point = 181
   Insn 82: point = 182
   Insn 81: point = 182
   Insn 80: point = 183
   Insn 79: point = 185
   Insn 78: point = 187
   Insn 77: point = 188
   Insn 76: point = 190
   Insn 75: point = 191
   Insn 74: point = 193
   Insn 73: point = 195
   Insn 72: point = 196
   Insn 71: point = 197
   Insn 70: point = 199
   Insn 69: point = 200
   Insn 68: point = 200
   Insn 67: point = 201
   Insn 66: point = 203
   Insn 65: point = 205
   Insn 64: point = 206
   Insn 63: point = 208
   Insn 62: point = 209
   Insn 61: point = 211
   Insn 60: point = 213
   Insn 59: point = 214
   Insn 58: point = 215
   Insn 57: point = 216
   Insn 56: point = 216
   Insn 55: point = 217
   Insn 54: point = 219
   Insn 53: point = 221
   Insn 52: point = 222
   Insn 51: point = 223
   Insn 50: point = 224
   Insn 49: point = 224
   Insn 48: point = 225
   Insn 47: point = 227
   Insn 46: point = 229
   Insn 45: point = 230
   Insn 44: point = 231
   Insn 43: point = 233
   Insn 42: point = 235
   Insn 41: point = 237
   Insn 40: point = 239
   Insn 865: point = 240
	Hard reg 1 is preferable by r606 with profit 1
   Insn 39: point = 242
   Insn 864: point = 242
	Hard reg 1 is preferable by r606 with profit 1
	Hard reg 0 is preferable by r606 with profit 1
   Insn 38: point = 244
   Insn 37: point = 246
  BB 5
   Insn 141: point = 247
   Insn 140: point = 247
   Insn 139: point = 248
   Insn 138: point = 249
   Insn 137: point = 251
   Insn 136: point = 253
   Insn 135: point = 255
   Insn 134: point = 257
   Insn 133: point = 258
   Insn 132: point = 260
   Insn 131: point = 262
   Insn 130: point = 263
   Insn 129: point = 265
   Insn 128: point = 267
   Insn 127: point = 268
   Insn 126: point = 269
   Insn 125: point = 270
   Insn 124: point = 272
   Insn 123: point = 274
   Insn 122: point = 276
   Insn 121: point = 277
   Insn 120: point = 279
   Insn 119: point = 281
   Insn 118: point = 282
   Insn 117: point = 284
   Insn 116: point = 286
  BB 49
   Insn 795: point = 287
  BB 48
   Insn 793: point = 287
   Insn 792: point = 287
   Insn 790: point = 288
   Insn 789: point = 290
   Insn 788: point = 292
   Insn 787: point = 294
   Insn 925: point = 295
	Hard reg 2 is preferable by r636 with profit 1
   Insn 786: point = 297
   Insn 924: point = 297
	Hard reg 2 is preferable by r636 with profit 1
	Hard reg 1 is preferable by r636 with profit 1
   Insn 785: point = 299
   Insn 784: point = 301
   Insn 783: point = 302
   Insn 782: point = 304
  BB 46
   Insn 862: point = 305
   Insn 704: point = 305
  BB 41
   Insn 858: point = 305
  BB 40
   Insn 641: point = 305
   Insn 640: point = 305
  BB 38
   Insn 855: point = 305
   Insn 608: point = 305
   Insn 607: point = 306
   Insn 606: point = 308
   Insn 605: point = 310
   Insn 604: point = 312
   Insn 603: point = 314
   Insn 602: point = 316
   Insn 919: point = 317
	Hard reg 1 is preferable by r633 with profit 1
   Insn 601: point = 319
   Insn 918: point = 319
	Hard reg 1 is preferable by r633 with profit 1
	Hard reg 0 is preferable by r633 with profit 1
   Insn 600: point = 321
   Insn 599: point = 323
  BB 39
   Insn 636: point = 324
   Insn 635: point = 324
   Insn 634: point = 325
   Insn 633: point = 327
   Insn 632: point = 329
   Insn 631: point = 331
   Insn 630: point = 333
   Insn 629: point = 335
   Insn 628: point = 337
   Insn 627: point = 338
   Insn 626: point = 340
   Insn 625: point = 342
   Insn 624: point = 343
   Insn 623: point = 345
   Insn 622: point = 347
   Insn 621: point = 348
   Insn 620: point = 350
   Insn 619: point = 352
   Insn 618: point = 354
   Insn 617: point = 355
   Insn 616: point = 357
   Insn 615: point = 359
   Insn 614: point = 360
   Insn 613: point = 362
   Insn 612: point = 364
  BB 45
   Insn 701: point = 365
   Insn 700: point = 365
   Insn 698: point = 366
   Insn 697: point = 368
   Insn 696: point = 370
   Insn 695: point = 372
   Insn 923: point = 373
	Hard reg 2 is preferable by r635 with profit 1
   Insn 694: point = 375
   Insn 922: point = 375
	Hard reg 2 is preferable by r635 with profit 1
	Hard reg 1 is preferable by r635 with profit 1
   Insn 693: point = 377
   Insn 692: point = 379
   Insn 691: point = 380
   Insn 690: point = 382
  BB 43
   Insn 860: point = 383
   Insn 658: point = 383
  BB 42
   Insn 656: point = 383
   Insn 655: point = 383
   Insn 654: point = 384
   Insn 653: point = 386
   Insn 652: point = 388
   Insn 651: point = 390
   Insn 650: point = 392
   Insn 921: point = 393
	Hard reg 1 is preferable by r634 with profit 1
   Insn 649: point = 395
   Insn 920: point = 395
	Hard reg 1 is preferable by r634 with profit 1
	Hard reg 0 is preferable by r634 with profit 1
   Insn 648: point = 397
   Insn 647: point = 399
  BB 37
   Insn 597: point = 400
   Insn 596: point = 400
   Insn 595: point = 401
   Insn 594: point = 403
   Insn 593: point = 405
   Insn 592: point = 407
   Insn 591: point = 409
   Insn 917: point = 410
	Hard reg 1 is preferable by r632 with profit 1
   Insn 590: point = 412
   Insn 916: point = 412
	Hard reg 1 is preferable by r632 with profit 1
	Hard reg 0 is preferable by r632 with profit 1
   Insn 589: point = 414
   Insn 588: point = 416
  BB 36
   Insn 585: point = 417
   Insn 584: point = 417
   Insn 582: point = 418
   Insn 581: point = 420
   Insn 580: point = 422
   Insn 579: point = 424
   Insn 915: point = 425
	Hard reg 2 is preferable by r631 with profit 1
   Insn 578: point = 427
   Insn 914: point = 427
	Hard reg 2 is preferable by r631 with profit 1
	Hard reg 1 is preferable by r631 with profit 1
   Insn 577: point = 429
   Insn 576: point = 431
   Insn 575: point = 432
   Insn 574: point = 434
  BB 29
   Insn 849: point = 435
   Insn 483: point = 435
  BB 35
   Insn 571: point = 435
  BB 33
   Insn 853: point = 435
   Insn 551: point = 435
   Insn 550: point = 436
   Insn 549: point = 438
   Insn 548: point = 440
   Insn 547: point = 442
   Insn 546: point = 443
   Insn 545: point = 445
   Insn 544: point = 447
   Insn 543: point = 448
   Insn 542: point = 450
   Insn 541: point = 452
   Insn 540: point = 454
   Insn 539: point = 455
   Insn 538: point = 457
   Insn 537: point = 459
   Insn 536: point = 460
   Insn 535: point = 462
   Insn 534: point = 464
   Insn 533: point = 465
   Insn 532: point = 465
   Insn 531: point = 466
   Insn 530: point = 466
   Insn 529: point = 468
   Insn 528: point = 469
   Insn 527: point = 471
   Insn 526: point = 473
  BB 31
   Insn 851: point = 474
   Insn 510: point = 474
   Insn 509: point = 474
   Insn 508: point = 475
   Insn 507: point = 475
   Insn 506: point = 477
   Insn 505: point = 479
   Insn 504: point = 481
   Insn 503: point = 482
   Insn 502: point = 484
   Insn 501: point = 486
   Insn 500: point = 487
   Insn 499: point = 489
   Insn 498: point = 491
  BB 34
   Insn 568: point = 492
   Insn 567: point = 492
   Insn 566: point = 493
   Insn 565: point = 493
   Insn 564: point = 495
   Insn 563: point = 497
   Insn 562: point = 499
   Insn 561: point = 500
   Insn 560: point = 502
   Insn 559: point = 504
   Insn 558: point = 505
   Insn 557: point = 507
   Insn 556: point = 509
  BB 32
   Insn 524: point = 510
   Insn 523: point = 510
   Insn 522: point = 511
   Insn 521: point = 513
   Insn 520: point = 515
   Insn 519: point = 517
   Insn 518: point = 519
   Insn 913: point = 520
	Hard reg 1 is preferable by r630 with profit 1
   Insn 517: point = 522
   Insn 912: point = 522
	Hard reg 1 is preferable by r630 with profit 1
	Hard reg 0 is preferable by r630 with profit 1
   Insn 516: point = 524
   Insn 515: point = 526
  BB 30
   Insn 496: point = 527
   Insn 495: point = 527
   Insn 494: point = 528
   Insn 493: point = 530
   Insn 492: point = 532
   Insn 491: point = 534
   Insn 490: point = 536
   Insn 911: point = 537
	Hard reg 1 is preferable by r629 with profit 1
   Insn 489: point = 539
   Insn 910: point = 539
	Hard reg 1 is preferable by r629 with profit 1
	Hard reg 0 is preferable by r629 with profit 1
   Insn 488: point = 541
   Insn 487: point = 543
  BB 28
   Insn 481: point = 544
   Insn 480: point = 544
  BB 25
   Insn 847: point = 544
  BB 24
   Insn 414: point = 544
   Insn 413: point = 544
   Insn 411: point = 545
   Insn 410: point = 547
   Insn 409: point = 549
   Insn 408: point = 551
   Insn 899: point = 552
	Hard reg 2 is preferable by r623 with profit 1
   Insn 407: point = 554
   Insn 898: point = 554
	Hard reg 2 is preferable by r623 with profit 1
	Hard reg 1 is preferable by r623 with profit 1
   Insn 406: point = 556
   Insn 405: point = 558
   Insn 404: point = 559
   Insn 403: point = 561
  BB 18
   Insn 844: point = 562
   Insn 350: point = 562
  BB 23
   Insn 400: point = 562
  BB 22
   Insn 397: point = 562
   Insn 396: point = 563
   Insn 395: point = 565
   Insn 394: point = 567
   Insn 393: point = 569
   Insn 392: point = 570
   Insn 391: point = 572
   Insn 390: point = 574
   Insn 389: point = 575
   Insn 388: point = 577
   Insn 387: point = 579
   Insn 386: point = 581
   Insn 385: point = 582
   Insn 384: point = 584
   Insn 383: point = 586
   Insn 382: point = 587
   Insn 381: point = 589
   Insn 380: point = 591
  BB 21
   Insn 378: point = 592
   Insn 377: point = 592
  BB 20
   Insn 374: point = 592
   Insn 373: point = 593
   Insn 372: point = 595
   Insn 371: point = 597
   Insn 370: point = 599
   Insn 369: point = 600
   Insn 368: point = 602
   Insn 367: point = 604
   Insn 366: point = 605
   Insn 365: point = 607
   Insn 364: point = 609
   Insn 363: point = 611
   Insn 362: point = 612
   Insn 361: point = 614
   Insn 360: point = 616
   Insn 359: point = 617
   Insn 358: point = 619
   Insn 357: point = 621
  BB 19
   Insn 355: point = 622
   Insn 354: point = 622
  BB 27
   Insn 477: point = 622
   Insn 476: point = 622
   Insn 475: point = 622
   Insn 474: point = 623
   Insn 473: point = 625
   Insn 909: point = 626
	Hard reg 1 is preferable by r628 with profit 1
   Insn 472: point = 628
   Insn 908: point = 628
	Hard reg 1 is preferable by r628 with profit 1
	Hard reg 0 is preferable by r628 with profit 1
   Insn 471: point = 630
   Insn 470: point = 632
  BB 26
   Insn 468: point = 633
   Insn 467: point = 633
   Insn 466: point = 634
   Insn 465: point = 635
   Insn 464: point = 636
   Insn 463: point = 638
   Insn 462: point = 640
   Insn 461: point = 642
   Insn 460: point = 644
   Insn 907: point = 645
	Hard reg 2 is preferable by r627 with profit 1
   Insn 459: point = 647
   Insn 906: point = 647
	Hard reg 2 is preferable by r627 with profit 1
	Hard reg 1 is preferable by r627 with profit 1
   Insn 458: point = 649
   Insn 457: point = 651
   Insn 456: point = 652
   Insn 455: point = 653
   Insn 454: point = 653
   Insn 453: point = 654
   Insn 452: point = 655
   Insn 451: point = 656
   Insn 450: point = 657
   Insn 449: point = 659
   Insn 448: point = 661
   Insn 447: point = 662
   Insn 446: point = 664
   Insn 445: point = 666
   Insn 444: point = 667
   Insn 443: point = 669
   Insn 442: point = 671
   Insn 441: point = 673
   Insn 905: point = 675
	Hard reg 4 is preferable by r626 with profit 1
   Insn 440: point = 677
   Insn 904: point = 677
   Insn 439: point = 678
   Insn 438: point = 680
   Insn 437: point = 682
   Insn 903: point = 683
	Hard reg 4 is preferable by r625 with profit 1
   Insn 436: point = 685
   Insn 902: point = 685
	Hard reg 4 is preferable by r625 with profit 1
	Hard reg 0 is preferable by r625 with profit 1
   Insn 435: point = 687
   Insn 434: point = 689
   Insn 433: point = 690
   Insn 432: point = 692
   Insn 431: point = 694
   Insn 430: point = 696
   Insn 429: point = 698
   Insn 901: point = 699
	Hard reg 1 is preferable by r624 with profit 1
   Insn 428: point = 701
   Insn 900: point = 701
	Hard reg 1 is preferable by r624 with profit 1
	Hard reg 0 is preferable by r624 with profit 1
   Insn 427: point = 703
   Insn 426: point = 705
   Insn 425: point = 706
   Insn 424: point = 708
   Insn 423: point = 710
   Insn 422: point = 711
   Insn 421: point = 713
   Insn 420: point = 715
  BB 17
   Insn 842: point = 716
   Insn 345: point = 716
   Insn 344: point = 716
   Insn 343: point = 716
   Insn 342: point = 717
   Insn 341: point = 719
   Insn 897: point = 720
	Hard reg 1 is preferable by r622 with profit 1
   Insn 340: point = 722
   Insn 896: point = 722
	Hard reg 1 is preferable by r622 with profit 1
	Hard reg 0 is preferable by r622 with profit 1
   Insn 339: point = 724
   Insn 338: point = 726
  BB 16
   Insn 336: point = 727
   Insn 335: point = 727
   Insn 334: point = 728
   Insn 333: point = 730
   Insn 332: point = 732
   Insn 331: point = 734
   Insn 895: point = 735
	Hard reg 2 is preferable by r621 with profit 1
   Insn 330: point = 737
   Insn 894: point = 737
	Hard reg 2 is preferable by r621 with profit 1
	Hard reg 1 is preferable by r621 with profit 1
   Insn 329: point = 739
   Insn 328: point = 741
   Insn 327: point = 742
   Insn 326: point = 744
  BB 13
   Insn 840: point = 745
   Insn 283: point = 745
   Insn 282: point = 746
   Insn 281: point = 747
   Insn 280: point = 747
   Insn 279: point = 748
   Insn 278: point = 749
   Insn 277: point = 750
   Insn 276: point = 751
   Insn 275: point = 752
   Insn 274: point = 754
   Insn 273: point = 756
   Insn 272: point = 758
   Insn 887: point = 760
	Hard reg 4 is preferable by r617 with profit 1
   Insn 271: point = 762
   Insn 886: point = 762
   Insn 270: point = 763
   Insn 269: point = 765
   Insn 268: point = 767
   Insn 885: point = 768
	Hard reg 4 is preferable by r616 with profit 1
   Insn 267: point = 770
   Insn 884: point = 770
	Hard reg 4 is preferable by r616 with profit 1
	Hard reg 0 is preferable by r616 with profit 1
   Insn 266: point = 772
   Insn 265: point = 774
   Insn 264: point = 775
   Insn 263: point = 777
   Insn 262: point = 779
   Insn 261: point = 781
   Insn 260: point = 783
   Insn 883: point = 784
	Hard reg 1 is preferable by r615 with profit 1
   Insn 259: point = 786
   Insn 882: point = 786
	Hard reg 1 is preferable by r615 with profit 1
	Hard reg 0 is preferable by r615 with profit 1
   Insn 258: point = 788
   Insn 257: point = 790
   Insn 256: point = 791
   Insn 255: point = 793
   Insn 254: point = 795
   Insn 253: point = 796
   Insn 252: point = 798
   Insn 251: point = 800
  BB 15
   Insn 323: point = 801
   Insn 322: point = 802
   Insn 321: point = 803
   Insn 320: point = 803
   Insn 319: point = 804
   Insn 318: point = 805
   Insn 317: point = 806
   Insn 316: point = 807
   Insn 315: point = 808
   Insn 314: point = 810
   Insn 313: point = 812
   Insn 312: point = 814
   Insn 893: point = 816
	Hard reg 4 is preferable by r620 with profit 1
   Insn 311: point = 818
   Insn 892: point = 818
   Insn 310: point = 819
   Insn 309: point = 821
   Insn 308: point = 823
   Insn 891: point = 824
	Hard reg 4 is preferable by r619 with profit 1
   Insn 307: point = 826
   Insn 890: point = 826
	Hard reg 4 is preferable by r619 with profit 1
	Hard reg 0 is preferable by r619 with profit 1
   Insn 306: point = 828
   Insn 305: point = 830
   Insn 304: point = 831
   Insn 303: point = 833
   Insn 302: point = 835
   Insn 301: point = 837
   Insn 300: point = 839
   Insn 889: point = 840
	Hard reg 1 is preferable by r618 with profit 1
   Insn 299: point = 842
   Insn 888: point = 842
	Hard reg 1 is preferable by r618 with profit 1
	Hard reg 0 is preferable by r618 with profit 1
   Insn 298: point = 844
   Insn 297: point = 846
   Insn 296: point = 847
   Insn 295: point = 849
   Insn 294: point = 851
   Insn 293: point = 852
   Insn 292: point = 854
   Insn 291: point = 856
  BB 14
   Insn 289: point = 857
   Insn 288: point = 857
  BB 12
   Insn 249: point = 857
   Insn 248: point = 857
  BB 11
   Insn 246: point = 857
   Insn 245: point = 857
   Insn 244: point = 858
   Insn 243: point = 860
   Insn 242: point = 862
   Insn 241: point = 864
   Insn 240: point = 866
   Insn 881: point = 867
	Hard reg 1 is preferable by r614 with profit 1
   Insn 239: point = 869
   Insn 880: point = 869
	Hard reg 1 is preferable by r614 with profit 1
	Hard reg 0 is preferable by r614 with profit 1
   Insn 238: point = 871
   Insn 237: point = 873
  BB 44
   Insn 687: point = 874
   Insn 686: point = 874
   Insn 685: point = 875
   Insn 684: point = 876
   Insn 683: point = 878
   Insn 682: point = 880
   Insn 681: point = 882
   Insn 680: point = 883
   Insn 679: point = 885
   Insn 678: point = 887
   Insn 677: point = 888
   Insn 676: point = 890
   Insn 675: point = 892
   Insn 674: point = 893
   Insn 673: point = 894
   Insn 672: point = 896
   Insn 671: point = 898
   Insn 670: point = 900
   Insn 669: point = 902
   Insn 668: point = 904
   Insn 667: point = 905
   Insn 666: point = 907
   Insn 665: point = 909
   Insn 664: point = 910
   Insn 663: point = 912
   Insn 662: point = 914
  BB 47
   Insn 779: point = 915
   Insn 778: point = 915
   Insn 777: point = 916
   Insn 776: point = 918
   Insn 775: point = 920
   Insn 774: point = 922
   Insn 773: point = 924
   Insn 772: point = 926
   Insn 771: point = 928
   Insn 770: point = 929
   Insn 769: point = 931
   Insn 768: point = 933
   Insn 767: point = 934
   Insn 766: point = 936
   Insn 765: point = 938
   Insn 764: point = 939
   Insn 763: point = 941
   Insn 762: point = 943
   Insn 761: point = 945
   Insn 760: point = 947
   Insn 759: point = 949
   Insn 758: point = 950
   Insn 757: point = 952
   Insn 756: point = 954
   Insn 755: point = 955
   Insn 754: point = 957
   Insn 753: point = 959
   Insn 752: point = 960
   Insn 751: point = 962
   Insn 750: point = 964
   Insn 749: point = 966
   Insn 748: point = 968
   Insn 747: point = 969
   Insn 746: point = 971
   Insn 745: point = 973
   Insn 744: point = 974
   Insn 743: point = 976
   Insn 742: point = 978
   Insn 741: point = 979
   Insn 740: point = 980
   Insn 739: point = 982
   Insn 738: point = 984
   Insn 737: point = 986
   Insn 736: point = 988
   Insn 735: point = 990
   Insn 734: point = 991
   Insn 733: point = 993
   Insn 732: point = 995
   Insn 731: point = 996
   Insn 730: point = 998
   Insn 729: point = 1000
   Insn 728: point = 1001
   Insn 727: point = 1003
   Insn 726: point = 1005
   Insn 725: point = 1007
   Insn 724: point = 1009
   Insn 723: point = 1010
   Insn 722: point = 1012
   Insn 721: point = 1014
   Insn 720: point = 1015
   Insn 719: point = 1017
   Insn 718: point = 1019
   Insn 717: point = 1020
   Insn 716: point = 1022
   Insn 715: point = 1024
   Insn 714: point = 1026
   Insn 713: point = 1027
   Insn 712: point = 1029
   Insn 711: point = 1031
   Insn 710: point = 1032
   Insn 709: point = 1034
   Insn 708: point = 1036
  BB 3
   Insn 35: point = 1037
   Insn 34: point = 1037
   Insn 33: point = 1038
   Insn 32: point = 1040
   Insn 31: point = 1042
   Insn 30: point = 1043
   Insn 29: point = 1045
   Insn 28: point = 1047
   Insn 27: point = 1049
   Insn 26: point = 1050
   Insn 25: point = 1050
   Insn 24: point = 1050
   Insn 23: point = 1050
   Insn 22: point = 1051
   Insn 21: point = 1053
 r59: [8..9]
 r60: [1049..1051]
 r61: [1041..1043]
 r62: [1039..1040]
 r63: [1037..1038]
 r64: [243..244]
 r65: [238..240]
 r66: [236..237]
 r67: [234..235]
 r68: [232..233]
 r69: [226..227]
 r70: [224..225]
 r71: [218..219]
 r72: [216..217]
 r73: [210..211]
 r74: [207..209]
 r75: [196..206]
 r76: [202..203]
 r77: [200..201]
 r78: [196..197]
 r79: [192..193]
 r80: [189..191]
 r81: [178..188]
 r82: [184..185]
 r83: [182..183]
 r84: [178..179]
 r85: [174..175]
 r86: [171..173]
 r87: [160..170]
 r88: [166..167]
 r89: [164..165]
 r90: [160..161]
 r91: [156..157]
 r92: [153..155]
 r93: [142..152]
 r94: [148..149]
 r95: [146..147]
 r96: [142..143]
 r97: [283..284]
 r98: [280..282]
 r99: [278..279]
 r100: [271..277]
 r101: [273..274]
 r102: [271..272]
 r103: [268..270]
 r104: [264..265]
 r105: [261..263]
 r106: [259..260]
 r107: [250..258]
 r108: [254..255]
 r109: [252..253]
 r110: [250..251]
 r111: [247..249]
 r112: [132..133]
 r113: [127..129]
 r114: [125..126]
 r115: [111..124]
 r116: [120..121]
 r117: [115..117]
 r118: [113..114]
 r119: [111..112]
 r120: [95..110]
 r121: [106..107]
 r122: [101..103]
 r123: [99..100]
 r124: [97..98]
 r125: [95..96]
 r126: [53..54]
 r127: [50..52]
 r128: [48..49]
 r129: [44..47]
 r130: [40..41]
 r131: [35..37]
 r132: [33..34]
 r133: [19..32]
 r134: [28..29]
 r135: [23..25]
 r136: [21..22]
 r137: [17..20]
 r138: [89..90]
 r139: [83..84]
 r140: [80..82]
 r141: [78..79]
 r142: [74..77]
 r143: [70..71]
 r144: [65..67]
 r145: [63..64]
 r146: [870..871]
 r147: [865..867]
 r148: [863..864]
 r149: [861..862]
 r150: [859..860]
 r151: [857..858]
 r152: [797..798]
 r153: [794..796]
 r154: [792..793]
 r155: [750..791]
 r156: [787..788]
 r157: [782..784]
 r158: [780..781]
 r159: [778..779]
 r160: [776..777]
 r161: [749..775]
 r162: [771..772]
 r163: [766..768]
 r164: [764..765]
 r165: [759..763]
 r166: [753..754]
 r167: [748..752]
 r168: [745..746]
 r169: [853..854]
 r170: [850..852]
 r171: [848..849]
 r172: [806..847]
 r173: [843..844]
 r174: [838..840]
 r175: [836..837]
 r176: [834..835]
 r177: [832..833]
 r178: [805..831]
 r179: [827..828]
 r180: [822..824]
 r181: [820..821]
 r182: [815..819]
 r183: [809..810]
 r184: [804..808]
 r185: [801..802]
 r186: [727..742]
 r187: [738..739]
 r188: [733..735]
 r189: [731..732]
 r190: [729..730]
 r191: [727..728]
 r192: [716..717]
 r193: [544..559]
 r194: [555..556]
 r195: [550..552]
 r196: [548..549]
 r197: [546..547]
 r198: [544..545]
 r199: [618..619]
 r200: [615..617]
 r201: [613..614]
 r202: [606..612]
 r203: [608..609]
 r204: [606..607]
 r205: [592..605]
 r206: [601..602]
 r207: [598..600]
 r208: [596..597]
 r209: [594..595]
 r210: [592..593]
 r211: [588..589]
 r212: [585..587]
 r213: [583..584]
 r214: [576..582]
 r215: [578..579]
 r216: [576..577]
 r217: [562..575]
 r218: [571..572]
 r219: [568..570]
 r220: [566..567]
 r221: [564..565]
 r222: [562..563]
 r223: [712..713]
 r224: [709..711]
 r225: [707..708]
 r226: [656..706]
 r227: [702..703]
 r228: [697..699]
 r229: [695..696]
 r230: [693..694]
 r231: [691..692]
 r232: [655..690]
 r233: [686..687]
 r234: [681..683]
 r235: [679..680]
 r236: [674..678]
 r237: [668..669]
 r238: [654..667]
 r239: [663..664]
 r240: [660..662]
 r241: [658..659]
 r242: [653..657]
 r243: [635..652]
 r244: [648..649]
 r245: [643..645]
 r246: [641..642]
 r247: [639..640]
 r248: [637..638]
 r249: [635..636]
 r250: [633..634]
 r251: [622..623]
 r252: [417..432]
 r253: [428..429]
 r254: [423..425]
 r255: [421..422]
 r256: [419..420]
 r257: [417..418]
 r258: [540..541]
 r259: [535..537]
 r260: [533..534]
 r261: [531..532]
 r262: [529..530]
 r263: [527..528]
 r264: [488..489]
 r265: [485..487]
 r266: [483..484]
 r267: [476..482]
 r268: [478..479]
 r269: [476..477]
 r270: [474..475]
 r271: [523..524]
 r272: [518..520]
 r273: [516..517]
 r274: [514..515]
 r275: [512..513]
 r276: [510..511]
 r277: [470..471]
 r278: [467..469]
 r279: [465..466]
 r280: [461..462]
 r281: [458..460]
 r282: [456..457]
 r283: [449..455]
 r284: [451..452]
 r285: [449..450]
 r286: [435..448]
 r287: [444..445]
 r288: [441..443]
 r289: [439..440]
 r290: [437..438]
 r291: [435..436]
 r292: [506..507]
 r293: [503..505]
 r294: [501..502]
 r295: [494..500]
 r296: [496..497]
 r297: [494..495]
 r298: [492..493]
 r299: [413..414]
 r300: [408..410]
 r301: [406..407]
 r302: [404..405]
 r303: [402..403]
 r304: [400..401]
 r305: [320..321]
 r306: [315..317]
 r307: [313..314]
 r308: [311..312]
 r309: [309..310]
 r310: [307..308]
 r311: [305..306]
 r312: [361..362]
 r313: [358..360]
 r314: [356..357]
 r315: [349..355]
 r316: [351..352]
 r317: [349..350]
 r318: [324..348]
 r319: [344..345]
 r320: [341..343]
 r321: [339..340]
 r322: [332..338]
 r323: [334..335]
 r324: [332..333]
 r325: [330..331]
 r326: [328..329]
 r327: [324..325]
 r328: [396..397]
 r329: [391..393]
 r330: [389..390]
 r331: [387..388]
 r332: [385..386]
 r333: [383..384]
 r334: [365..380]
 r335: [376..377]
 r336: [371..373]
 r337: [369..370]
 r338: [367..368]
 r339: [365..366]
 r340: [911..912]
 r341: [908..910]
 r342: [906..907]
 r343: [899..905]
 r344: [901..902]
 r345: [899..900]
 r346: [897..898]
 r347: [895..896]
 r348: [889..890]
 r349: [886..888]
 r350: [884..885]
 r351: [877..883]
 r352: [879..880]
 r353: [877..878]
 r354: [874..876]
 r355: [287..302]
 r356: [298..299]
 r357: [293..295]
 r358: [291..292]
 r359: [289..290]
 r360: [287..288]
 r361: [1033..1034]
 r362: [1030..1032]
 r363: [1028..1029]
 r364: [1021..1027]
 r365: [1023..1024]
 r366: [1021..1022]
 r367: [979..1020]
 r368: [1016..1017]
 r369: [1013..1015]
 r370: [1011..1012]
 r371: [1004..1010]
 r372: [1006..1007]
 r373: [1004..1005]
 r374: [1002..1003]
 r375: [981..1001]
 r376: [997..998]
 r377: [994..996]
 r378: [992..993]
 r379: [985..991]
 r380: [987..988]
 r381: [985..986]
 r382: [983..984]
 r383: [981..982]
 r384: [979..980]
 r385: [975..976]
 r386: [972..974]
 r387: [970..971]
 r388: [961..969]
 r389: [965..966]
 r390: [963..964]
 r391: [961..962]
 r392: [915..960]
 r393: [956..957]
 r394: [953..955]
 r395: [951..952]
 r396: [942..950]
 r397: [946..947]
 r398: [944..945]
 r399: [942..943]
 r400: [940..941]
 r401: [917..939]
 r402: [935..936]
 r403: [932..934]
 r404: [930..931]
 r405: [921..929]
 r406: [925..926]
 r407: [923..924]
 r408: [921..922]
 r409: [919..920]
 r410: [917..918]
 r411: [915..916]
 r412: [2..3]
 r413: [0..1]
 r414: [1052..1053]
 r415: [1048..1050] [1044..1045]
 r416: [1046..1047]
 r417: [1041..1042]
 r418: [245..246]
 r419: [238..239]
 r420: [230..231]
 r421: [228..229]
 r422: [222..223]
 r423: [220..221]
 r424: [214..215]
 r425: [212..213]
 r426: [207..208]
 r427: [204..205]
 r428: [198..199]
 r429: [194..195]
 r430: [189..190]
 r431: [186..187]
 r432: [180..181]
 r433: [176..177]
 r434: [171..172]
 r435: [168..169]
 r436: [162..163]
 r437: [158..159]
 r438: [153..154]
 r439: [150..151]
 r440: [144..145]
 r441: [285..286]
 r442: [280..281]
 r443: [275..276]
 r444: [268..269]
 r445: [266..267]
 r446: [261..262]
 r447: [256..257]
 r448: [247..248]
 r449: [140..141]
 r450: [138..139]
 r451: [136..137]
 r452: [134..135]
 r453: [127..128]
 r454: [122..123]
 r455: [115..116]
 r456: [108..109]
 r457: [101..102]
 r458: [93..94]
 r459: [59..60]
 r460: [57..58]
 r461: [55..56]
 r462: [50..51]
 r463: [45..46]
 r464: [42..43]
 r465: [35..36]
 r466: [30..31]
 r467: [23..24]
 r468: [14..15]
 r469: [91..92]
 r470: [87..88]
 r471: [85..86]
 r472: [80..81]
 r473: [75..76]
 r474: [72..73]
 r475: [65..66]
 r476: [61..62]
 r477: [872..873]
 r478: [865..866]
 r479: [799..800]
 r480: [794..795]
 r481: [789..790]
 r482: [782..783]
 r483: [773..774]
 r484: [766..767]
 r485: [759..760]
 r486: [757..758]
 r487: [755..756]
 r488: [747..751]
 r489: [855..856]
 r490: [850..851]
 r491: [845..846]
 r492: [838..839]
 r493: [829..830]
 r494: [822..823]
 r495: [815..816]
 r496: [813..814]
 r497: [811..812]
 r498: [803..807]
 r499: [743..744]
 r500: [740..741]
 r501: [733..734]
 r502: [723..724]
 r503: [725..726]
 r504: [718..720]
 r505: [718..719]
 r506: [620..621]
 r507: [615..616]
 r508: [610..611]
 r509: [603..604]
 r510: [598..599]
 r511: [590..591]
 r512: [585..586]
 r513: [580..581]
 r514: [573..574]
 r515: [568..569]
 r516: [560..561]
 r517: [557..558]
 r518: [550..551]
 r519: [714..715]
 r520: [709..710]
 r521: [704..705]
 r522: [697..698]
 r523: [688..689]
 r524: [681..682]
 r525: [674..675]
 r526: [672..673]
 r527: [670..671]
 r528: [665..666]
 r529: [660..661]
 r530: [650..651]
 r531: [643..644]
 r532: [629..630]
 r533: [631..632]
 r534: [624..626]
 r535: [624..625]
 r536: [542..543]
 r537: [535..536]
 r538: [490..491]
 r539: [485..486]
 r540: [480..481]
 r541: [525..526]
 r542: [518..519]
 r543: [472..473]
 r544: [467..468]
 r545: [463..464]
 r546: [458..459]
 r547: [453..454]
 r548: [446..447]
 r549: [441..442]
 r550: [508..509]
 r551: [503..504]
 r552: [498..499]
 r553: [433..434]
 r554: [430..431]
 r555: [423..424]
 r556: [415..416]
 r557: [408..409]
 r558: [322..323]
 r559: [315..316]
 r560: [363..364]
 r561: [358..359]
 r562: [353..354]
 r563: [346..347]
 r564: [341..342]
 r565: [336..337]
 r566: [326..327]
 r567: [398..399]
 r568: [391..392]
 r569: [913..914]
 r570: [908..909]
 r571: [903..904]
 r572: [893..894]
 r573: [891..892]
 r574: [886..887]
 r575: [881..882]
 r576: [874..875]
 r577: [381..382]
 r578: [378..379]
 r579: [371..372]
 r580: [1035..1036]
 r581: [1030..1031]
 r582: [1025..1026]
 r583: [1018..1019]
 r584: [1013..1014]
 r585: [1008..1009]
 r586: [999..1000]
 r587: [994..995]
 r588: [989..990]
 r589: [977..978]
 r590: [972..973]
 r591: [967..968]
 r592: [958..959]
 r593: [953..954]
 r594: [948..949]
 r595: [937..938]
 r596: [932..933]
 r597: [927..928]
 r598: [303..304]
 r599: [300..301]
 r600: [293..294]
 r601: [12..13]
 r602: [10..11]
 r603: [6..7]
 r604: [4..5]
 r606: [241..242]
 r607: [130..131]
 r608: [118..119]
 r609: [104..105]
 r610: [38..39]
 r611: [26..27]
 r612: [16..18]
 r613: [68..69]
 r614: [868..869]
 r615: [785..786]
 r616: [769..770]
 r617: [761..762]
 r618: [841..842]
 r619: [825..826]
 r620: [817..818]
 r621: [736..737]
 r622: [721..722]
 r623: [553..554]
 r624: [700..701]
 r625: [684..685]
 r626: [676..677]
 r627: [646..647]
 r628: [627..628]
 r629: [538..539]
 r630: [521..522]
 r631: [426..427]
 r632: [411..412]
 r633: [318..319]
 r634: [394..395]
 r635: [374..375]
 r636: [296..297]
Compressing live ranges: from 1054 to 926 - 87%
Ranges after the compression:
 r59: [8..9]
 r60: [922..923]
 r61: [916..917]
 r62: [914..915]
 r63: [912..913]
 r64: [218..219]
 r65: [214..215]
 r66: [212..213]
 r67: [210..211]
 r68: [208..209]
 r69: [202..203]
 r70: [200..201]
 r71: [194..195]
 r72: [192..193]
 r73: [186..187]
 r74: [184..185]
 r75: [174..183]
 r76: [180..181]
 r77: [178..179]
 r78: [174..175]
 r79: [170..171]
 r80: [168..169]
 r81: [158..167]
 r82: [164..165]
 r83: [162..163]
 r84: [158..159]
 r85: [154..155]
 r86: [152..153]
 r87: [142..151]
 r88: [148..149]
 r89: [146..147]
 r90: [142..143]
 r91: [138..139]
 r92: [136..137]
 r93: [126..135]
 r94: [132..133]
 r95: [130..131]
 r96: [126..127]
 r97: [252..253]
 r98: [250..251]
 r99: [248..249]
 r100: [242..247]
 r101: [244..245]
 r102: [242..243]
 r103: [240..241]
 r104: [236..237]
 r105: [234..235]
 r106: [232..233]
 r107: [224..231]
 r108: [228..229]
 r109: [226..227]
 r110: [224..225]
 r111: [222..223]
 r112: [116..117]
 r113: [112..113]
 r114: [110..111]
 r115: [98..109]
 r116: [106..107]
 r117: [102..103]
 r118: [100..101]
 r119: [98..99]
 r120: [84..97]
 r121: [94..95]
 r122: [90..91]
 r123: [88..89]
 r124: [86..87]
 r125: [84..85]
 r126: [46..47]
 r127: [44..45]
 r128: [42..43]
 r129: [40..41]
 r130: [36..37]
 r131: [32..33]
 r132: [30..31]
 r133: [18..29]
 r134: [26..27]
 r135: [22..23]
 r136: [20..21]
 r137: [16..19]
 r138: [78..79]
 r139: [72..73]
 r140: [70..71]
 r141: [68..69]
 r142: [66..67]
 r143: [62..63]
 r144: [58..59]
 r145: [56..57]
 r146: [766..767]
 r147: [762..763]
 r148: [760..761]
 r149: [758..759]
 r150: [756..757]
 r151: [754..755]
 r152: [704..705]
 r153: [702..703]
 r154: [700..701]
 r155: [664..699]
 r156: [696..697]
 r157: [692..693]
 r158: [690..691]
 r159: [688..689]
 r160: [686..687]
 r161: [664..685]
 r162: [682..683]
 r163: [678..679]
 r164: [676..677]
 r165: [672..675]
 r166: [666..667]
 r167: [664..665]
 r168: [662..663]
 r169: [750..751]
 r170: [748..749]
 r171: [746..747]
 r172: [710..745]
 r173: [742..743]
 r174: [738..739]
 r175: [736..737]
 r176: [734..735]
 r177: [732..733]
 r178: [710..731]
 r179: [728..729]
 r180: [724..725]
 r181: [722..723]
 r182: [718..721]
 r183: [712..713]
 r184: [710..711]
 r185: [708..709]
 r186: [646..659]
 r187: [656..657]
 r188: [652..653]
 r189: [650..651]
 r190: [648..649]
 r191: [646..647]
 r192: [636..637]
 r193: [488..501]
 r194: [498..499]
 r195: [494..495]
 r196: [492..493]
 r197: [490..491]
 r198: [488..489]
 r199: [552..553]
 r200: [550..551]
 r201: [548..549]
 r202: [542..547]
 r203: [544..545]
 r204: [542..543]
 r205: [530..541]
 r206: [538..539]
 r207: [536..537]
 r208: [534..535]
 r209: [532..533]
 r210: [530..531]
 r211: [526..527]
 r212: [524..525]
 r213: [522..523]
 r214: [516..521]
 r215: [518..519]
 r216: [516..517]
 r217: [504..515]
 r218: [512..513]
 r219: [510..511]
 r220: [508..509]
 r221: [506..507]
 r222: [504..505]
 r223: [632..633]
 r224: [630..631]
 r225: [628..629]
 r226: [584..627]
 r227: [624..625]
 r228: [620..621]
 r229: [618..619]
 r230: [616..617]
 r231: [614..615]
 r232: [584..613]
 r233: [610..611]
 r234: [606..607]
 r235: [604..605]
 r236: [600..603]
 r237: [594..595]
 r238: [584..593]
 r239: [590..591]
 r240: [588..589]
 r241: [586..587]
 r242: [584..585]
 r243: [568..583]
 r244: [580..581]
 r245: [576..577]
 r246: [574..575]
 r247: [572..573]
 r248: [570..571]
 r249: [568..569]
 r250: [566..567]
 r251: [556..557]
 r252: [374..387]
 r253: [384..385]
 r254: [380..381]
 r255: [378..379]
 r256: [376..377]
 r257: [374..375]
 r258: [484..485]
 r259: [480..481]
 r260: [478..479]
 r261: [476..477]
 r262: [474..475]
 r263: [472..473]
 r264: [436..437]
 r265: [434..435]
 r266: [432..433]
 r267: [426..431]
 r268: [428..429]
 r269: [426..427]
 r270: [424..425]
 r271: [468..469]
 r272: [464..465]
 r273: [462..463]
 r274: [460..461]
 r275: [458..459]
 r276: [456..457]
 r277: [420..421]
 r278: [418..419]
 r279: [416..417]
 r280: [412..413]
 r281: [410..411]
 r282: [408..409]
 r283: [402..407]
 r284: [404..405]
 r285: [402..403]
 r286: [390..401]
 r287: [398..399]
 r288: [396..397]
 r289: [394..395]
 r290: [392..393]
 r291: [390..391]
 r292: [452..453]
 r293: [450..451]
 r294: [448..449]
 r295: [442..447]
 r296: [444..445]
 r297: [442..443]
 r298: [440..441]
 r299: [370..371]
 r300: [366..367]
 r301: [364..365]
 r302: [362..363]
 r303: [360..361]
 r304: [358..359]
 r305: [286..287]
 r306: [282..283]
 r307: [280..281]
 r308: [278..279]
 r309: [276..277]
 r310: [274..275]
 r311: [272..273]
 r312: [322..323]
 r313: [320..321]
 r314: [318..319]
 r315: [312..317]
 r316: [314..315]
 r317: [312..313]
 r318: [290..311]
 r319: [308..309]
 r320: [306..307]
 r321: [304..305]
 r322: [298..303]
 r323: [300..301]
 r324: [298..299]
 r325: [296..297]
 r326: [294..295]
 r327: [290..291]
 r328: [354..355]
 r329: [350..351]
 r330: [348..349]
 r331: [346..347]
 r332: [344..345]
 r333: [342..343]
 r334: [326..339]
 r335: [336..337]
 r336: [332..333]
 r337: [330..331]
 r338: [328..329]
 r339: [326..327]
 r340: [802..803]
 r341: [800..801]
 r342: [798..799]
 r343: [792..797]
 r344: [794..795]
 r345: [792..793]
 r346: [790..791]
 r347: [788..789]
 r348: [782..783]
 r349: [780..781]
 r350: [778..779]
 r351: [772..777]
 r352: [774..775]
 r353: [772..773]
 r354: [770..771]
 r355: [256..269]
 r356: [266..267]
 r357: [262..263]
 r358: [260..261]
 r359: [258..259]
 r360: [256..257]
 r361: [908..909]
 r362: [906..907]
 r363: [904..905]
 r364: [898..903]
 r365: [900..901]
 r366: [898..899]
 r367: [862..897]
 r368: [894..895]
 r369: [892..893]
 r370: [890..891]
 r371: [884..889]
 r372: [886..887]
 r373: [884..885]
 r374: [882..883]
 r375: [864..881]
 r376: [878..879]
 r377: [876..877]
 r378: [874..875]
 r379: [868..873]
 r380: [870..871]
 r381: [868..869]
 r382: [866..867]
 r383: [864..865]
 r384: [862..863]
 r385: [858..859]
 r386: [856..857]
 r387: [854..855]
 r388: [846..853]
 r389: [850..851]
 r390: [848..849]
 r391: [846..847]
 r392: [806..845]
 r393: [842..843]
 r394: [840..841]
 r395: [838..839]
 r396: [830..837]
 r397: [834..835]
 r398: [832..833]
 r399: [830..831]
 r400: [828..829]
 r401: [808..827]
 r402: [824..825]
 r403: [822..823]
 r404: [820..821]
 r405: [812..819]
 r406: [816..817]
 r407: [814..815]
 r408: [812..813]
 r409: [810..811]
 r410: [808..809]
 r411: [806..807]
 r412: [2..3]
 r413: [0..1]
 r414: [924..925]
 r415: [922..923] [918..919]
 r416: [920..921]
 r417: [916..917]
 r418: [220..221]
 r419: [214..215]
 r420: [206..207]
 r421: [204..205]
 r422: [198..199]
 r423: [196..197]
 r424: [190..191]
 r425: [188..189]
 r426: [184..185]
 r427: [182..183]
 r428: [176..177]
 r429: [172..173]
 r430: [168..169]
 r431: [166..167]
 r432: [160..161]
 r433: [156..157]
 r434: [152..153]
 r435: [150..151]
 r436: [144..145]
 r437: [140..141]
 r438: [136..137]
 r439: [134..135]
 r440: [128..129]
 r441: [254..255]
 r442: [250..251]
 r443: [246..247]
 r444: [240..241]
 r445: [238..239]
 r446: [234..235]
 r447: [230..231]
 r448: [222..223]
 r449: [124..125]
 r450: [122..123]
 r451: [120..121]
 r452: [118..119]
 r453: [112..113]
 r454: [108..109]
 r455: [102..103]
 r456: [96..97]
 r457: [90..91]
 r458: [82..83]
 r459: [52..53]
 r460: [50..51]
 r461: [48..49]
 r462: [44..45]
 r463: [40..41]
 r464: [38..39]
 r465: [32..33]
 r466: [28..29]
 r467: [22..23]
 r468: [14..15]
 r469: [80..81]
 r470: [76..77]
 r471: [74..75]
 r472: [70..71]
 r473: [66..67]
 r474: [64..65]
 r475: [58..59]
 r476: [54..55]
 r477: [768..769]
 r478: [762..763]
 r479: [706..707]
 r480: [702..703]
 r481: [698..699]
 r482: [692..693]
 r483: [684..685]
 r484: [678..679]
 r485: [672..673]
 r486: [670..671]
 r487: [668..669]
 r488: [664..665]
 r489: [752..753]
 r490: [748..749]
 r491: [744..745]
 r492: [738..739]
 r493: [730..731]
 r494: [724..725]
 r495: [718..719]
 r496: [716..717]
 r497: [714..715]
 r498: [710..711]
 r499: [660..661]
 r500: [658..659]
 r501: [652..653]
 r502: [642..643]
 r503: [644..645]
 r504: [638..639]
 r505: [638..639]
 r506: [554..555]
 r507: [550..551]
 r508: [546..547]
 r509: [540..541]
 r510: [536..537]
 r511: [528..529]
 r512: [524..525]
 r513: [520..521]
 r514: [514..515]
 r515: [510..511]
 r516: [502..503]
 r517: [500..501]
 r518: [494..495]
 r519: [634..635]
 r520: [630..631]
 r521: [626..627]
 r522: [620..621]
 r523: [612..613]
 r524: [606..607]
 r525: [600..601]
 r526: [598..599]
 r527: [596..597]
 r528: [592..593]
 r529: [588..589]
 r530: [582..583]
 r531: [576..577]
 r532: [562..563]
 r533: [564..565]
 r534: [558..559]
 r535: [558..559]
 r536: [486..487]
 r537: [480..481]
 r538: [438..439]
 r539: [434..435]
 r540: [430..431]
 r541: [470..471]
 r542: [464..465]
 r543: [422..423]
 r544: [418..419]
 r545: [414..415]
 r546: [410..411]
 r547: [406..407]
 r548: [400..401]
 r549: [396..397]
 r550: [454..455]
 r551: [450..451]
 r552: [446..447]
 r553: [388..389]
 r554: [386..387]
 r555: [380..381]
 r556: [372..373]
 r557: [366..367]
 r558: [288..289]
 r559: [282..283]
 r560: [324..325]
 r561: [320..321]
 r562: [316..317]
 r563: [310..311]
 r564: [306..307]
 r565: [302..303]
 r566: [292..293]
 r567: [356..357]
 r568: [350..351]
 r569: [804..805]
 r570: [800..801]
 r571: [796..797]
 r572: [786..787]
 r573: [784..785]
 r574: [780..781]
 r575: [776..777]
 r576: [770..771]
 r577: [340..341]
 r578: [338..339]
 r579: [332..333]
 r580: [910..911]
 r581: [906..907]
 r582: [902..903]
 r583: [896..897]
 r584: [892..893]
 r585: [888..889]
 r586: [880..881]
 r587: [876..877]
 r588: [872..873]
 r589: [860..861]
 r590: [856..857]
 r591: [852..853]
 r592: [844..845]
 r593: [840..841]
 r594: [836..837]
 r595: [826..827]
 r596: [822..823]
 r597: [818..819]
 r598: [270..271]
 r599: [268..269]
 r600: [262..263]
 r601: [12..13]
 r602: [10..11]
 r603: [6..7]
 r604: [4..5]
 r606: [216..217]
 r607: [114..115]
 r608: [104..105]
 r609: [92..93]
 r610: [34..35]
 r611: [24..25]
 r612: [16..17]
 r613: [60..61]
 r614: [764..765]
 r615: [694..695]
 r616: [680..681]
 r617: [674..675]
 r618: [740..741]
 r619: [726..727]
 r620: [720..721]
 r621: [654..655]
 r622: [640..641]
 r623: [496..497]
 r624: [622..623]
 r625: [608..609]
 r626: [602..603]
 r627: [578..579]
 r628: [560..561]
 r629: [482..483]
 r630: [466..467]
 r631: [382..383]
 r632: [368..369]
 r633: [284..285]
 r634: [352..353]
 r635: [334..335]
 r636: [264..265]
	 Assigning to 606 (cl=GENERAL_REGS, orig=65, freq=3, tfirst=606, tfreq=3)...
	   Assign 0 to reload r606 (freq=3)
	 Assigning to 607 (cl=GENERAL_REGS, orig=113, freq=3, tfirst=607, tfreq=3)...
	   Assign 0 to reload r607 (freq=3)
	 Assigning to 608 (cl=GENERAL_REGS, orig=117, freq=3, tfirst=608, tfreq=3)...
	   Assign 0 to reload r608 (freq=3)
	 Assigning to 609 (cl=GENERAL_REGS, orig=122, freq=3, tfirst=609, tfreq=3)...
	   Assign 0 to reload r609 (freq=3)
	 Assigning to 610 (cl=GENERAL_REGS, orig=131, freq=3, tfirst=610, tfreq=3)...
	   Assign 0 to reload r610 (freq=3)
	 Assigning to 611 (cl=GENERAL_REGS, orig=135, freq=3, tfirst=611, tfreq=3)...
	   Assign 0 to reload r611 (freq=3)
	 Assigning to 612 (cl=GENERAL_REGS, orig=468, freq=3, tfirst=612, tfreq=3)...
	   Assign 1 to reload r612 (freq=3)
	 Assigning to 613 (cl=GENERAL_REGS, orig=144, freq=3, tfirst=613, tfreq=3)...
	   Assign 0 to reload r613 (freq=3)
	 Assigning to 614 (cl=GENERAL_REGS, orig=147, freq=3, tfirst=614, tfreq=3)...
	   Assign 0 to reload r614 (freq=3)
	 Assigning to 615 (cl=GENERAL_REGS, orig=157, freq=3, tfirst=615, tfreq=3)...
	   Assign 0 to reload r615 (freq=3)
	 Assigning to 616 (cl=GENERAL_REGS, orig=163, freq=3, tfirst=616, tfreq=3)...
	   Assign 0 to reload r616 (freq=3)
	 Assigning to 617 (cl=GENERAL_REGS, orig=485, freq=3, tfirst=617, tfreq=3)...
	   Assign 4 to reload r617 (freq=3)
	 Assigning to 618 (cl=GENERAL_REGS, orig=174, freq=3, tfirst=618, tfreq=3)...
	   Assign 0 to reload r618 (freq=3)
	 Assigning to 619 (cl=GENERAL_REGS, orig=180, freq=3, tfirst=619, tfreq=3)...
	   Assign 0 to reload r619 (freq=3)
	 Assigning to 620 (cl=GENERAL_REGS, orig=495, freq=3, tfirst=620, tfreq=3)...
	   Assign 4 to reload r620 (freq=3)
	 Assigning to 621 (cl=GENERAL_REGS, orig=188, freq=3, tfirst=621, tfreq=3)...
	   Assign 2 to reload r621 (freq=3)
	 Assigning to 622 (cl=GENERAL_REGS, orig=504, freq=3, tfirst=622, tfreq=3)...
	   Assign 0 to reload r622 (freq=3)
	 Assigning to 623 (cl=GENERAL_REGS, orig=195, freq=3, tfirst=623, tfreq=3)...
	   Assign 2 to reload r623 (freq=3)
	 Assigning to 624 (cl=GENERAL_REGS, orig=228, freq=3, tfirst=624, tfreq=3)...
	   Assign 0 to reload r624 (freq=3)
	 Assigning to 625 (cl=GENERAL_REGS, orig=234, freq=3, tfirst=625, tfreq=3)...
	   Assign 0 to reload r625 (freq=3)
	 Assigning to 626 (cl=GENERAL_REGS, orig=525, freq=3, tfirst=626, tfreq=3)...
	   Assign 4 to reload r626 (freq=3)
	 Assigning to 627 (cl=GENERAL_REGS, orig=245, freq=3, tfirst=627, tfreq=3)...
	   Assign 2 to reload r627 (freq=3)
	 Assigning to 628 (cl=GENERAL_REGS, orig=534, freq=3, tfirst=628, tfreq=3)...
	   Assign 0 to reload r628 (freq=3)
	 Assigning to 629 (cl=GENERAL_REGS, orig=259, freq=3, tfirst=629, tfreq=3)...
	   Assign 0 to reload r629 (freq=3)
	 Assigning to 630 (cl=GENERAL_REGS, orig=272, freq=3, tfirst=630, tfreq=3)...
	   Assign 0 to reload r630 (freq=3)
	 Assigning to 631 (cl=GENERAL_REGS, orig=254, freq=3, tfirst=631, tfreq=3)...
	   Assign 2 to reload r631 (freq=3)
	 Assigning to 632 (cl=GENERAL_REGS, orig=300, freq=3, tfirst=632, tfreq=3)...
	   Assign 0 to reload r632 (freq=3)
	 Assigning to 633 (cl=GENERAL_REGS, orig=306, freq=3, tfirst=633, tfreq=3)...
	   Assign 0 to reload r633 (freq=3)
	 Assigning to 634 (cl=GENERAL_REGS, orig=329, freq=3, tfirst=634, tfreq=3)...
	   Assign 0 to reload r634 (freq=3)
	 Assigning to 635 (cl=GENERAL_REGS, orig=336, freq=3, tfirst=635, tfreq=3)...
	   Assign 2 to reload r635 (freq=3)
	 Assigning to 636 (cl=GENERAL_REGS, orig=357, freq=3, tfirst=636, tfreq=3)...
	   Assign 2 to reload r636 (freq=3)

********** Undoing inheritance #1: **********


********** Local #2: **********

New elimination table:
Can't eliminate 16 to 7 (offset=160, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=128, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=-16)
changing reg in insn 808
changing reg in insn 810
changing reg in insn 22
changing reg in insn 27
changing reg in insn 25
changing reg in insn 23
changing reg in insn 27
changing reg in insn 25
changing reg in insn 30
changing reg in insn 32
changing reg in insn 32
changing reg in insn 33
changing reg in insn 33
changing reg in insn 34
changing reg in insn 38
changing reg in insn 41
changing reg in insn 41
changing reg in insn 42
changing reg in insn 42
changing reg in insn 43
changing reg in insn 44
changing reg in insn 47
changing reg in insn 48
changing reg in insn 48
changing reg in insn 49
changing reg in insn 54
changing reg in insn 55
changing reg in insn 55
changing reg in insn 56
changing reg in insn 61
changing reg in insn 62
changing reg in insn 62
changing reg in insn 64
changing reg in insn 64
changing reg in insn 64
changing reg in insn 72
changing reg in insn 66
changing reg in insn 67
changing reg in insn 67
changing reg in insn 68
changing reg in insn 71
changing reg in insn 72
changing reg in insn 74
changing reg in insn 75
changing reg in insn 75
changing reg in insn 77
changing reg in insn 77
changing reg in insn 77
changing reg in insn 85
changing reg in insn 79
changing reg in insn 80
changing reg in insn 80
changing reg in insn 81
changing reg in insn 84
changing reg in insn 85
changing reg in insn 87
changing reg in insn 88
changing reg in insn 88
changing reg in insn 90
changing reg in insn 90
changing reg in insn 90
changing reg in insn 98
changing reg in insn 92
changing reg in insn 93
changing reg in insn 93
changing reg in insn 94
changing reg in insn 97
changing reg in insn 98
changing reg in insn 100
changing reg in insn 101
changing reg in insn 101
changing reg in insn 103
changing reg in insn 103
changing reg in insn 103
changing reg in insn 111
changing reg in insn 105
changing reg in insn 106
changing reg in insn 106
changing reg in insn 107
changing reg in insn 110
changing reg in insn 111
changing reg in insn 117
changing reg in insn 118
changing reg in insn 118
changing reg in insn 120
changing reg in insn 120
changing reg in insn 121
changing reg in insn 121
changing reg in insn 123
changing reg in insn 124
changing reg in insn 124
changing reg in insn 125
changing reg in insn 127
changing reg in insn 129
changing reg in insn 130
changing reg in insn 130
changing reg in insn 132
changing reg in insn 132
changing reg in insn 133
changing reg in insn 133
changing reg in insn 135
changing reg in insn 136
changing reg in insn 136
changing reg in insn 137
changing reg in insn 137
changing reg in insn 138
changing reg in insn 140
changing reg in insn 153
changing reg in insn 156
changing reg in insn 156
changing reg in insn 157
changing reg in insn 157
changing reg in insn 164
changing reg in insn 159
changing reg in insn 162
changing reg in insn 162
changing reg in insn 163
changing reg in insn 163
changing reg in insn 164
changing reg in insn 164
changing reg in insn 166
changing reg in insn 169
changing reg in insn 169
changing reg in insn 170
changing reg in insn 170
changing reg in insn 171
changing reg in insn 171
changing reg in insn 181
changing reg in insn 182
changing reg in insn 182
changing reg in insn 184
changing reg in insn 184
changing reg in insn 185
changing reg in insn 185
changing reg in insn 189
changing reg in insn 192
changing reg in insn 195
changing reg in insn 195
changing reg in insn 196
changing reg in insn 196
changing reg in insn 198
changing reg in insn 201
changing reg in insn 201
changing reg in insn 202
changing reg in insn 202
changing reg in insn 203
changing reg in insn 210
changing reg in insn 211
changing reg in insn 214
changing reg in insn 215
changing reg in insn 215
changing reg in insn 217
changing reg in insn 217
changing reg in insn 218
changing reg in insn 218
changing reg in insn 222
changing reg in insn 225
changing reg in insn 228
changing reg in insn 228
changing reg in insn 229
changing reg in insn 238
changing reg in insn 241
changing reg in insn 241
changing reg in insn 242
changing reg in insn 242
changing reg in insn 243
changing reg in insn 243
changing reg in insn 244
changing reg in insn 244
changing reg in insn 245
changing reg in insn 252
changing reg in insn 253
changing reg in insn 253
changing reg in insn 255
changing reg in insn 255
changing reg in insn 256
changing reg in insn 256
changing reg in insn 277
changing reg in insn 258
changing reg in insn 261
changing reg in insn 261
changing reg in insn 262
changing reg in insn 262
changing reg in insn 263
changing reg in insn 263
changing reg in insn 264
changing reg in insn 264
changing reg in insn 278
changing reg in insn 266
changing reg in insn 269
changing reg in insn 269
changing reg in insn 270
changing reg in insn 270
changing reg in insn 274
changing reg in insn 275
changing reg in insn 275
changing reg in insn 279
changing reg in insn 282
changing reg in insn 292
changing reg in insn 293
changing reg in insn 293
changing reg in insn 295
changing reg in insn 295
changing reg in insn 296
changing reg in insn 296
changing reg in insn 317
changing reg in insn 298
changing reg in insn 301
changing reg in insn 301
changing reg in insn 302
changing reg in insn 302
changing reg in insn 303
changing reg in insn 303
changing reg in insn 304
changing reg in insn 304
changing reg in insn 318
changing reg in insn 306
changing reg in insn 309
changing reg in insn 309
changing reg in insn 310
changing reg in insn 310
changing reg in insn 314
changing reg in insn 315
changing reg in insn 315
changing reg in insn 319
changing reg in insn 322
changing reg in insn 327
changing reg in insn 335
changing reg in insn 329
changing reg in insn 332
changing reg in insn 332
changing reg in insn 333
changing reg in insn 333
changing reg in insn 334
changing reg in insn 334
changing reg in insn 335
changing reg in insn 342
changing reg in insn 343
changing reg in insn 404
changing reg in insn 413
changing reg in insn 406
changing reg in insn 409
changing reg in insn 409
changing reg in insn 410
changing reg in insn 410
changing reg in insn 411
changing reg in insn 411
changing reg in insn 413
changing reg in insn 358
changing reg in insn 359
changing reg in insn 359
changing reg in insn 361
changing reg in insn 361
changing reg in insn 362
changing reg in insn 362
changing reg in insn 366
changing reg in insn 364
changing reg in insn 365
changing reg in insn 365
changing reg in insn 366
changing reg in insn 366
changing reg in insn 374
changing reg in insn 368
changing reg in insn 369
changing reg in insn 369
changing reg in insn 371
changing reg in insn 371
changing reg in insn 372
changing reg in insn 372
changing reg in insn 373
changing reg in insn 373
changing reg in insn 374
changing reg in insn 381
changing reg in insn 382
changing reg in insn 382
changing reg in insn 384
changing reg in insn 384
changing reg in insn 385
changing reg in insn 385
changing reg in insn 389
changing reg in insn 387
changing reg in insn 388
changing reg in insn 388
changing reg in insn 389
changing reg in insn 389
changing reg in insn 397
changing reg in insn 391
changing reg in insn 392
changing reg in insn 392
changing reg in insn 394
changing reg in insn 394
changing reg in insn 395
changing reg in insn 395
changing reg in insn 396
changing reg in insn 396
changing reg in insn 397
changing reg in insn 421
changing reg in insn 422
changing reg in insn 422
changing reg in insn 424
changing reg in insn 424
changing reg in insn 425
changing reg in insn 425
changing reg in insn 451
changing reg in insn 427
changing reg in insn 430
changing reg in insn 430
changing reg in insn 431
changing reg in insn 431
changing reg in insn 432
changing reg in insn 432
changing reg in insn 433
changing reg in insn 433
changing reg in insn 452
changing reg in insn 435
changing reg in insn 438
changing reg in insn 438
changing reg in insn 439
changing reg in insn 439
changing reg in insn 443
changing reg in insn 444
changing reg in insn 444
changing reg in insn 453
changing reg in insn 446
changing reg in insn 447
changing reg in insn 447
changing reg in insn 449
changing reg in insn 449
changing reg in insn 450
changing reg in insn 450
changing reg in insn 454
changing reg in insn 456
changing reg in insn 465
changing reg in insn 458
changing reg in insn 461
changing reg in insn 461
changing reg in insn 462
changing reg in insn 462
changing reg in insn 463
changing reg in insn 463
changing reg in insn 464
changing reg in insn 464
changing reg in insn 465
changing reg in insn 466
changing reg in insn 467
changing reg in insn 474
changing reg in insn 475
changing reg in insn 575
changing reg in insn 584
changing reg in insn 577
changing reg in insn 580
changing reg in insn 580
changing reg in insn 581
changing reg in insn 581
changing reg in insn 582
changing reg in insn 582
changing reg in insn 584
changing reg in insn 488
changing reg in insn 491
changing reg in insn 491
changing reg in insn 492
changing reg in insn 492
changing reg in insn 493
changing reg in insn 493
changing reg in insn 494
changing reg in insn 494
changing reg in insn 495
changing reg in insn 499
changing reg in insn 500
changing reg in insn 500
changing reg in insn 502
changing reg in insn 502
changing reg in insn 503
changing reg in insn 503
changing reg in insn 507
changing reg in insn 505
changing reg in insn 506
changing reg in insn 506
changing reg in insn 507
changing reg in insn 507
changing reg in insn 509
changing reg in insn 516
changing reg in insn 519
changing reg in insn 519
changing reg in insn 520
changing reg in insn 520
changing reg in insn 521
changing reg in insn 521
changing reg in insn 522
changing reg in insn 522
changing reg in insn 523
changing reg in insn 527
changing reg in insn 528
changing reg in insn 528
changing reg in insn 530
changing reg in insn 530
changing reg in insn 532
changing reg in insn 535
changing reg in insn 536
changing reg in insn 536
changing reg in insn 538
changing reg in insn 538
changing reg in insn 539
changing reg in insn 539
changing reg in insn 543
changing reg in insn 541
changing reg in insn 542
changing reg in insn 542
changing reg in insn 543
changing reg in insn 543
changing reg in insn 551
changing reg in insn 545
changing reg in insn 546
changing reg in insn 546
changing reg in insn 548
changing reg in insn 548
changing reg in insn 549
changing reg in insn 549
changing reg in insn 550
changing reg in insn 550
changing reg in insn 551
changing reg in insn 557
changing reg in insn 558
changing reg in insn 558
changing reg in insn 560
changing reg in insn 560
changing reg in insn 561
changing reg in insn 561
changing reg in insn 565
changing reg in insn 563
changing reg in insn 564
changing reg in insn 564
changing reg in insn 565
changing reg in insn 565
changing reg in insn 567
changing reg in insn 589
changing reg in insn 592
changing reg in insn 592
changing reg in insn 593
changing reg in insn 593
changing reg in insn 594
changing reg in insn 594
changing reg in insn 595
changing reg in insn 595
changing reg in insn 596
changing reg in insn 600
changing reg in insn 603
changing reg in insn 603
changing reg in insn 604
changing reg in insn 604
changing reg in insn 605
changing reg in insn 606
changing reg in insn 606
changing reg in insn 607
changing reg in insn 607
changing reg in insn 608
changing reg in insn 613
changing reg in insn 614
changing reg in insn 614
changing reg in insn 616
changing reg in insn 616
changing reg in insn 617
changing reg in insn 617
changing reg in insn 619
changing reg in insn 620
changing reg in insn 620
changing reg in insn 621
changing reg in insn 635
changing reg in insn 623
changing reg in insn 624
changing reg in insn 624
changing reg in insn 626
changing reg in insn 626
changing reg in insn 627
changing reg in insn 627
changing reg in insn 631
changing reg in insn 629
changing reg in insn 630
changing reg in insn 630
changing reg in insn 631
changing reg in insn 631
changing reg in insn 632
changing reg in insn 632
changing reg in insn 633
changing reg in insn 634
changing reg in insn 635
changing reg in insn 648
changing reg in insn 651
changing reg in insn 651
changing reg in insn 652
changing reg in insn 652
changing reg in insn 653
changing reg in insn 653
changing reg in insn 654
changing reg in insn 654
changing reg in insn 655
changing reg in insn 691
changing reg in insn 700
changing reg in insn 693
changing reg in insn 696
changing reg in insn 696
changing reg in insn 697
changing reg in insn 697
changing reg in insn 698
changing reg in insn 698
changing reg in insn 700
changing reg in insn 663
changing reg in insn 664
changing reg in insn 664
changing reg in insn 666
changing reg in insn 666
changing reg in insn 667
changing reg in insn 667
changing reg in insn 671
changing reg in insn 669
changing reg in insn 670
changing reg in insn 670
changing reg in insn 671
changing reg in insn 671
changing reg in insn 672
changing reg in insn 672
changing reg in insn 673
changing reg in insn 676
changing reg in insn 677
changing reg in insn 677
changing reg in insn 679
changing reg in insn 679
changing reg in insn 680
changing reg in insn 680
changing reg in insn 682
changing reg in insn 683
changing reg in insn 683
changing reg in insn 684
changing reg in insn 686
changing reg in insn 783
changing reg in insn 792
changing reg in insn 785
changing reg in insn 788
changing reg in insn 788
changing reg in insn 789
changing reg in insn 789
changing reg in insn 790
changing reg in insn 790
changing reg in insn 792
changing reg in insn 709
changing reg in insn 710
changing reg in insn 710
changing reg in insn 712
changing reg in insn 712
changing reg in insn 713
changing reg in insn 713
changing reg in insn 717
changing reg in insn 715
changing reg in insn 716
changing reg in insn 716
changing reg in insn 717
changing reg in insn 717
changing reg in insn 741
changing reg in insn 719
changing reg in insn 720
changing reg in insn 720
changing reg in insn 722
changing reg in insn 722
changing reg in insn 723
changing reg in insn 723
changing reg in insn 727
changing reg in insn 725
changing reg in insn 726
changing reg in insn 726
changing reg in insn 727
changing reg in insn 727
changing reg in insn 728
changing reg in insn 728
changing reg in insn 730
changing reg in insn 731
changing reg in insn 731
changing reg in insn 733
changing reg in insn 733
changing reg in insn 734
changing reg in insn 734
changing reg in insn 738
changing reg in insn 736
changing reg in insn 737
changing reg in insn 737
changing reg in insn 738
changing reg in insn 738
changing reg in insn 739
changing reg in insn 739
changing reg in insn 740
changing reg in insn 741
changing reg in insn 743
changing reg in insn 744
changing reg in insn 744
changing reg in insn 746
changing reg in insn 746
changing reg in insn 747
changing reg in insn 747
changing reg in insn 752
changing reg in insn 749
changing reg in insn 750
changing reg in insn 750
changing reg in insn 751
changing reg in insn 751
changing reg in insn 752
changing reg in insn 752
changing reg in insn 778
changing reg in insn 754
changing reg in insn 755
changing reg in insn 755
changing reg in insn 757
changing reg in insn 757
changing reg in insn 758
changing reg in insn 758
changing reg in insn 763
changing reg in insn 760
changing reg in insn 761
changing reg in insn 761
changing reg in insn 762
changing reg in insn 762
changing reg in insn 763
changing reg in insn 763
changing reg in insn 764
changing reg in insn 764
changing reg in insn 766
changing reg in insn 767
changing reg in insn 767
changing reg in insn 769
changing reg in insn 769
changing reg in insn 770
changing reg in insn 770
changing reg in insn 775
changing reg in insn 772
changing reg in insn 773
changing reg in insn 773
changing reg in insn 774
changing reg in insn 774
changing reg in insn 775
changing reg in insn 775
changing reg in insn 776
changing reg in insn 776
changing reg in insn 777
changing reg in insn 778
changing reg in insn 819
changing reg in insn 822
changing reg in insn 822
changing reg in insn 826
changing reg in insn 21
changing reg in insn 22
changing reg in insn 29
changing reg in insn 27
changing reg in insn 26
changing reg in insn 25
changing reg in insn 24
changing reg in insn 23
changing reg in insn 30
changing reg in insn 28
changing reg in insn 27
changing reg in insn 26
changing reg in insn 25
changing reg in insn 24
changing reg in insn 28
changing reg in insn 29
changing reg in insn 31
changing reg in insn 37
changing reg in insn 38
changing reg in insn 40
changing reg in insn 44
changing reg in insn 45
changing reg in insn 46
changing reg in insn 47
changing reg in insn 51
changing reg in insn 52
changing reg in insn 53
changing reg in insn 54
changing reg in insn 58
changing reg in insn 59
changing reg in insn 60
changing reg in insn 61
changing reg in insn 63
changing reg in insn 64
changing reg in insn 65
changing reg in insn 66
changing reg in insn 70
changing reg in insn 71
changing reg in insn 73
changing reg in insn 74
changing reg in insn 76
changing reg in insn 77
changing reg in insn 78
changing reg in insn 79
changing reg in insn 83
changing reg in insn 84
changing reg in insn 86
changing reg in insn 87
changing reg in insn 89
changing reg in insn 90
changing reg in insn 91
changing reg in insn 92
changing reg in insn 96
changing reg in insn 97
changing reg in insn 99
changing reg in insn 100
changing reg in insn 102
changing reg in insn 103
changing reg in insn 104
changing reg in insn 105
changing reg in insn 109
changing reg in insn 110
changing reg in insn 116
changing reg in insn 117
changing reg in insn 119
changing reg in insn 122
changing reg in insn 123
changing reg in insn 126
changing reg in insn 127
changing reg in insn 128
changing reg in insn 129
changing reg in insn 131
changing reg in insn 134
changing reg in insn 135
changing reg in insn 139
changing reg in insn 140
changing reg in insn 145
changing reg in insn 146
changing reg in insn 149
changing reg in insn 150
changing reg in insn 150
changing reg in insn 151
changing reg in insn 152
changing reg in insn 153
changing reg in insn 155
changing reg in insn 158
changing reg in insn 159
changing reg in insn 161
changing reg in insn 165
changing reg in insn 166
changing reg in insn 168
changing reg in insn 172
changing reg in insn 173
changing reg in insn 177
changing reg in insn 178
changing reg in insn 178
changing reg in insn 179
changing reg in insn 180
changing reg in insn 181
changing reg in insn 183
changing reg in insn 186
changing reg in insn 188
changing reg in insn 191
changing reg in insn 192
changing reg in insn 194
changing reg in insn 197
changing reg in insn 198
changing reg in insn 200
changing reg in insn 204
changing reg in insn 209
changing reg in insn 210
changing reg in insn 211
changing reg in insn 212
changing reg in insn 213
changing reg in insn 214
changing reg in insn 216
changing reg in insn 219
changing reg in insn 221
changing reg in insn 224
changing reg in insn 225
changing reg in insn 227
changing reg in insn 229
changing reg in insn 230
changing reg in insn 237
changing reg in insn 238
changing reg in insn 240
changing reg in insn 251
changing reg in insn 252
changing reg in insn 254
changing reg in insn 257
changing reg in insn 258
changing reg in insn 260
changing reg in insn 265
changing reg in insn 266
changing reg in insn 268
changing reg in insn 272
changing reg in insn 273
changing reg in insn 273
changing reg in insn 274
changing reg in insn 276
changing reg in insn 280
changing reg in insn 291
changing reg in insn 292
changing reg in insn 294
changing reg in insn 297
changing reg in insn 298
changing reg in insn 300
changing reg in insn 305
changing reg in insn 306
changing reg in insn 308
changing reg in insn 312
changing reg in insn 313
changing reg in insn 313
changing reg in insn 314
changing reg in insn 316
changing reg in insn 320
changing reg in insn 326
changing reg in insn 327
changing reg in insn 328
changing reg in insn 329
changing reg in insn 331
changing reg in insn 339
changing reg in insn 338
changing reg in insn 339
changing reg in insn 342
changing reg in insn 341
changing reg in insn 357
changing reg in insn 358
changing reg in insn 360
changing reg in insn 363
changing reg in insn 364
changing reg in insn 367
changing reg in insn 368
changing reg in insn 370
changing reg in insn 380
changing reg in insn 381
changing reg in insn 383
changing reg in insn 386
changing reg in insn 387
changing reg in insn 390
changing reg in insn 391
changing reg in insn 393
changing reg in insn 403
changing reg in insn 404
changing reg in insn 405
changing reg in insn 406
changing reg in insn 408
changing reg in insn 420
changing reg in insn 421
changing reg in insn 423
changing reg in insn 426
changing reg in insn 427
changing reg in insn 429
changing reg in insn 434
changing reg in insn 435
changing reg in insn 437
changing reg in insn 441
changing reg in insn 442
changing reg in insn 442
changing reg in insn 443
changing reg in insn 445
changing reg in insn 446
changing reg in insn 448
changing reg in insn 457
changing reg in insn 458
changing reg in insn 460
changing reg in insn 471
changing reg in insn 470
changing reg in insn 471
changing reg in insn 474
changing reg in insn 473
changing reg in insn 487
changing reg in insn 488
changing reg in insn 490
changing reg in insn 498
changing reg in insn 499
changing reg in insn 501
changing reg in insn 504
changing reg in insn 505
changing reg in insn 515
changing reg in insn 516
changing reg in insn 518
changing reg in insn 526
changing reg in insn 527
changing reg in insn 529
changing reg in insn 534
changing reg in insn 535
changing reg in insn 537
changing reg in insn 540
changing reg in insn 541
changing reg in insn 544
changing reg in insn 545
changing reg in insn 547
changing reg in insn 556
changing reg in insn 557
changing reg in insn 559
changing reg in insn 562
changing reg in insn 563
changing reg in insn 574
changing reg in insn 575
changing reg in insn 576
changing reg in insn 577
changing reg in insn 579
changing reg in insn 588
changing reg in insn 589
changing reg in insn 591
changing reg in insn 599
changing reg in insn 600
changing reg in insn 602
changing reg in insn 612
changing reg in insn 613
changing reg in insn 615
changing reg in insn 618
changing reg in insn 619
changing reg in insn 622
changing reg in insn 623
changing reg in insn 625
changing reg in insn 628
changing reg in insn 629
changing reg in insn 633
changing reg in insn 634
changing reg in insn 647
changing reg in insn 648
changing reg in insn 650
changing reg in insn 662
changing reg in insn 663
changing reg in insn 665
changing reg in insn 668
changing reg in insn 669
changing reg in insn 673
changing reg in insn 674
changing reg in insn 675
changing reg in insn 676
changing reg in insn 678
changing reg in insn 681
changing reg in insn 682
changing reg in insn 685
changing reg in insn 686
changing reg in insn 690
changing reg in insn 691
changing reg in insn 692
changing reg in insn 693
changing reg in insn 695
changing reg in insn 708
changing reg in insn 709
changing reg in insn 711
changing reg in insn 714
changing reg in insn 715
changing reg in insn 718
changing reg in insn 719
changing reg in insn 721
changing reg in insn 724
changing reg in insn 725
changing reg in insn 729
changing reg in insn 730
changing reg in insn 732
changing reg in insn 735
changing reg in insn 736
changing reg in insn 742
changing reg in insn 743
changing reg in insn 745
changing reg in insn 748
changing reg in insn 749
changing reg in insn 753
changing reg in insn 754
changing reg in insn 756
changing reg in insn 759
changing reg in insn 760
changing reg in insn 765
changing reg in insn 766
changing reg in insn 768
changing reg in insn 771
changing reg in insn 772
changing reg in insn 782
changing reg in insn 783
changing reg in insn 784
changing reg in insn 785
changing reg in insn 787
changing reg in insn 799
changing reg in insn 800
changing reg in insn 807
changing reg in insn 808
changing reg in insn 813
changing reg in insn 814
changing reg in insn 816
changing reg in insn 817
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 50.
verify found no changes in insn with uid = 57.
verify found no changes in insn with uid = 69.
verify found no changes in insn with uid = 82.
verify found no changes in insn with uid = 95.
verify found no changes in insn with uid = 108.
verify found no changes in insn with uid = 190.
verify found no changes in insn with uid = 223.
verify found no changes in insn with uid = 281.
verify found no changes in insn with uid = 321.
verify found no changes in insn with uid = 345.
verify found no changes in insn with uid = 455.
verify found no changes in insn with uid = 477.
verify found no changes in insn with uid = 510.
verify found no changes in insn with uid = 533.
verify found no changes in insn with uid = 568.
verify found no changes in insn with uid = 815.
verify found no changes in insn with uid = 818.


int read_data(int*, Preprocess*, IOFiles*, Data_file_header*, Data_block_header*, Precision2*, FILE**, Precision1*, float**, float**, int, InFile_struct*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={386d,380u} r1={186d,170u,40e} r2={73d,55u,17e} r3={4d,4u} r4={44d,26u,3e} r5={38d,20u,1e} r6={1d,272u} r7={1d,71u} r8={18d} r9={18d} r10={18d} r11={18d} r12={18d} r13={18d} r14={18d} r15={18d} r16={25e} r17={245d,23u} r18={18d} r19={18d} r20={1d,1u,35e} r21={31d,12u} r22={21d,2u} r23={19d} r24={19d} r25={19d} r26={19d} r27={19d} r28={19d} r29={18d} r30={18d} r31={18d} r32={18d} r33={18d} r34={18d} r35={18d} r36={18d} r37={19d,1u} r38={19d,1u} r39={18d} r40={18d} r45={18d} r46={18d} r47={18d} r48={18d} r49={18d} r50={18d} r51={18d} r52={18d} 
;;    total ref usage 2846{1687d,1038u,121e} in 782{764 regular + 18 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 fid+0 S8 A64])
        (reg:DI 5 di [ fid ])) sim2fitman_fmtext_o.cpp:26 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ fid ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -112 [0xffffffffffffff90])) [0 preprocess+0 S8 A64])
        (reg:DI 4 si [ preprocess ])) sim2fitman_fmtext_o.cpp:26 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ preprocess ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 file+0 S8 A64])
        (reg:DI 1 dx [ file ])) sim2fitman_fmtext_o.cpp:26 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ file ])
        (nil)))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])
        (reg:DI 2 cx [ main_header ])) sim2fitman_fmtext_o.cpp:26 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ main_header ])
        (nil)))
(insn 6 5 7 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 block_header+0 S8 A64])
        (reg:DI 37 r8 [ block_header ])) sim2fitman_fmtext_o.cpp:26 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8 [ block_header ])
        (nil)))
(insn 7 6 8 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 switch_data+0 S8 A64])
        (reg:DI 38 r9 [ switch_data ])) sim2fitman_fmtext_o.cpp:26 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [ switch_data ])
        (nil)))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 countFID+0 S4 A32])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:29 89 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:30 89 {*movsi_internal}
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 numSets+0 S4 A32])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:31 89 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 header_size+0 S8 A64])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:32 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 baseline_set_size+0 S8 A64])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:33 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 unsup_set_size+0 S8 A64])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:34 87 {*movdi_internal_rex64}
     (nil))
(insn 17 16 832 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:50 89 {*movsi_internal}
     (nil))
(jump_insn 832 17 833 2 (set (pc)
        (label_ref 805)) sim2fitman_fmtext_o.cpp:50 650 {jump}
     (nil)
 -> 805)
;;  succ:       52 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 833 832 809)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       52
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 60 61 62 63 414 415 416 417
(code_label 809 833 20 3 33 "" [1 uses])
(note 20 809 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 3 (set (reg:SI 0 ax [414])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:54 89 {*movsi_internal}
     (nil))
(insn 22 21 23 3 (set (reg:DI 1 dx [orig:60 D.6004 ] [60])
        (sign_extend:DI (reg:SI 0 ax [414]))) sim2fitman_fmtext_o.cpp:54 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [414])
        (nil)))
(insn 23 22 24 3 (set (reg:DI 0 ax [415])
        (reg:DI 1 dx [orig:60 D.6004 ] [60])) sim2fitman_fmtext_o.cpp:54 87 {*movdi_internal_rex64}
     (nil))
(insn 24 23 25 3 (parallel [
            (set (reg:DI 0 ax [415])
                (ashift:DI (reg:DI 0 ax [415])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:54 513 {*ashldi3_1}
     (nil))
(insn 25 24 26 3 (parallel [
            (set (reg:DI 0 ax [415])
                (plus:DI (reg:DI 0 ax [415])
                    (reg:DI 1 dx [orig:60 D.6004 ] [60])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:54 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:60 D.6004 ] [60])
            (const_int 9 [0x9]))
        (nil)))
(insn 26 25 27 3 (parallel [
            (set (reg:DI 0 ax [415])
                (ashift:DI (reg:DI 0 ax [415])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:54 513 {*ashldi3_1}
     (nil))
(insn 27 26 28 3 (parallel [
            (set (reg:DI 0 ax [415])
                (plus:DI (reg:DI 0 ax [415])
                    (reg:DI 1 dx [orig:60 D.6004 ] [60])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:54 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:60 D.6004 ] [60])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:60 D.6004 ] [60])
                (const_int 19 [0x13]))
            (nil))))
(insn 28 27 29 3 (parallel [
            (set (reg:DI 0 ax [416])
                (ashift:DI (reg:DI 0 ax [415])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:54 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [415])
        (nil)))
(insn 29 28 30 3 (set (reg:DI 0 ax [415])
        (reg:DI 0 ax [416])) sim2fitman_fmtext_o.cpp:54 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [416])
        (nil)))
(insn 30 29 31 3 (set (reg:DI 1 dx [orig:61 D.6004 ] [61])
        (reg:DI 0 ax [415])) sim2fitman_fmtext_o.cpp:54 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [415])
        (nil)))
(insn 31 30 32 3 (set (reg/f:DI 0 ax [417])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -112 [0xffffffffffffff90])) [0 preprocess+0 S8 A64])) sim2fitman_fmtext_o.cpp:54 87 {*movdi_internal_rex64}
     (nil))
(insn 32 31 33 3 (parallel [
            (set (reg/f:DI 0 ax [orig:62 D.6005 ] [62])
                (plus:DI (reg/f:DI 0 ax [417])
                    (reg:DI 1 dx [orig:61 D.6004 ] [61])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:54 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [417])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:61 D.6004 ] [61])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -96 [0xffffffffffffffa0])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:61 D.6004 ] [61]))
                (nil)))))
(insn 33 32 34 3 (set (reg:SI 0 ax [orig:63 D.6003 ] [63])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:62 D.6005 ] [62])
                (const_int 20 [0x14])) [0 _34->file_type+0 S4 A32])) sim2fitman_fmtext_o.cpp:54 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:62 D.6005 ] [62])
        (nil)))
(insn 34 33 35 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:63 D.6003 ] [63])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:54 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:63 D.6003 ] [63])
        (nil)))
(jump_insn 35 34 36 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 802)
            (pc))) sim2fitman_fmtext_o.cpp:54 612 {*jcc_1}
     (nil)
 -> 802)
;;  succ:       4 (FALLTHRU)
;;              51
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440
(note 36 35 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 4 (set (reg:SI 0 ax [418])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:58 89 {*movsi_internal}
     (nil))
(insn 38 37 864 4 (set (reg:DI 0 ax [orig:64 D.6004 ] [64])
        (sign_extend:DI (reg:SI 0 ax [418]))) sim2fitman_fmtext_o.cpp:58 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [418])
        (nil)))
(insn 864 38 39 4 (set (reg:DI 0 ax [orig:65 D.6004 ] [65])
        (reg:DI 0 ax [orig:64 D.6004 ] [64])) sim2fitman_fmtext_o.cpp:58 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:64 D.6004 ] [64])
        (nil)))
(insn 39 864 865 4 (parallel [
            (set (reg:DI 0 ax [orig:65 D.6004 ] [65])
                (ashift:DI (reg:DI 0 ax [orig:65 D.6004 ] [65])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:58 513 {*ashldi3_1}
     (nil))
(insn 865 39 40 4 (set (reg:DI 1 dx [orig:65 D.6004 ] [65])
        (reg:DI 0 ax [orig:65 D.6004 ] [65])) sim2fitman_fmtext_o.cpp:58 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:65 D.6004 ] [65])
        (nil)))
(insn 40 865 41 4 (set (reg/f:DI 0 ax [419])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:58 87 {*movdi_internal_rex64}
     (nil))
(insn 41 40 42 4 (parallel [
            (set (reg/f:DI 0 ax [orig:66 D.6006 ] [66])
                (plus:DI (reg/f:DI 0 ax [419])
                    (reg:DI 1 dx [orig:65 D.6004 ] [65])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:58 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [419])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:65 D.6004 ] [65])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 1 dx [orig:65 D.6004 ] [65]))
                (nil)))))
(insn 42 41 43 4 (set (reg:DI 0 ax [orig:67 D.6007 ] [67])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:66 D.6006 ] [66])
                (const_int 16 [0x10])) [0 _39->np.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:58 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:66 D.6006 ] [66])
        (nil)))
(insn 43 42 44 4 (set (reg:SI 0 ax [orig:68 D.6003 ] [68])
        (reg:SI 0 ax [orig:67 D.6007 ] [67])) sim2fitman_fmtext_o.cpp:58 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:67 D.6007 ] [67])
        (nil)))
(insn 44 43 45 4 (parallel [
            (set (reg:SI 0 ax [420])
                (ashift:SI (reg:SI 0 ax [orig:68 D.6003 ] [68])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:58 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:68 D.6003 ] [68])
        (nil)))
(insn 45 44 46 4 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data_size+0 S4 A32])
        (reg:SI 0 ax [420])) sim2fitman_fmtext_o.cpp:58 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [420])
        (nil)))
(insn 46 45 47 4 (set (reg:SI 0 ax [421])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data_size+0 S4 A32])) sim2fitman_fmtext_o.cpp:60 89 {*movsi_internal}
     (nil))
(insn 47 46 48 4 (set (reg:DI 0 ax [orig:69 D.6004 ] [69])
        (sign_extend:DI (reg:SI 0 ax [421]))) sim2fitman_fmtext_o.cpp:60 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [421])
        (nil)))
(insn 48 47 49 4 (parallel [
            (set (reg:DI 0 ax [orig:70 D.6004 ] [70])
                (ashift:DI (reg:DI 0 ax [orig:69 D.6004 ] [69])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:60 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:69 D.6004 ] [69])
        (nil)))
(insn 49 48 50 4 (set (reg:DI 5 di)
        (reg:DI 0 ax [orig:70 D.6004 ] [70])) sim2fitman_fmtext_o.cpp:60 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:70 D.6004 ] [70])
        (nil)))
(call_insn 50 49 51 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f9310859000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:60 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 51 50 52 4 (set (reg/f:DI 0 ax [422])
        (reg:DI 0 ax)) sim2fitman_fmtext_o.cpp:60 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 0 ax [422])
            (nil))))
(insn 52 51 53 4 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 temp_double+0 S8 A64])
        (reg/f:DI 0 ax [422])) sim2fitman_fmtext_o.cpp:60 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [422])
        (nil)))
(insn 53 52 54 4 (set (reg:SI 0 ax [423])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data_size+0 S4 A32])) sim2fitman_fmtext_o.cpp:63 89 {*movsi_internal}
     (nil))
(insn 54 53 55 4 (set (reg:DI 0 ax [orig:71 D.6004 ] [71])
        (sign_extend:DI (reg:SI 0 ax [423]))) sim2fitman_fmtext_o.cpp:63 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [423])
        (nil)))
(insn 55 54 56 4 (parallel [
            (set (reg:DI 0 ax [orig:72 D.6004 ] [72])
                (ashift:DI (reg:DI 0 ax [orig:71 D.6004 ] [71])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:63 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:71 D.6004 ] [71])
        (nil)))
(insn 56 55 57 4 (set (reg:DI 5 di)
        (reg:DI 0 ax [orig:72 D.6004 ] [72])) sim2fitman_fmtext_o.cpp:63 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:72 D.6004 ] [72])
        (nil)))
(call_insn 57 56 58 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f9310859000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:63 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 58 57 59 4 (set (reg/f:DI 0 ax [424])
        (reg:DI 0 ax)) sim2fitman_fmtext_o.cpp:63 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 0 ax [424])
            (nil))))
(insn 59 58 60 4 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 temp_double2+0 S8 A64])
        (reg/f:DI 0 ax [424])) sim2fitman_fmtext_o.cpp:63 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [424])
        (nil)))
(insn 60 59 61 4 (set (reg:SI 0 ax [425])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:65 89 {*movsi_internal}
     (nil))
(insn 61 60 62 4 (set (reg:DI 0 ax [orig:73 D.6004 ] [73])
        (sign_extend:DI (reg:SI 0 ax [425]))) sim2fitman_fmtext_o.cpp:65 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [425])
        (nil)))
(insn 62 61 63 4 (parallel [
            (set (reg:DI 1 dx [orig:74 D.6004 ] [74])
                (ashift:DI (reg:DI 0 ax [orig:73 D.6004 ] [73])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:65 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:73 D.6004 ] [73])
        (nil)))
(insn 63 62 64 4 (set (reg/f:DI 0 ax [426])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [0 out_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:65 87 {*movdi_internal_rex64}
     (nil))
(insn 64 63 65 4 (parallel [
            (set (reg/f:DI 3 bx [orig:75 D.6008 ] [75])
                (plus:DI (reg:DI 1 dx [orig:74 D.6004 ] [74])
                    (reg/f:DI 0 ax [426])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:65 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [426])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:74 D.6004 ] [74])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                            (const_int 16 [0x10])) [0 out_data+0 S8 A64])
                    (reg:DI 1 dx [orig:74 D.6004 ] [74]))
                (nil)))))
(insn 65 64 66 4 (set (reg:SI 0 ax [427])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data_size+0 S4 A32])) sim2fitman_fmtext_o.cpp:65 89 {*movsi_internal}
     (nil))
(insn 66 65 67 4 (set (reg:DI 0 ax [orig:76 D.6004 ] [76])
        (sign_extend:DI (reg:SI 0 ax [427]))) sim2fitman_fmtext_o.cpp:65 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [427])
        (nil)))
(insn 67 66 68 4 (parallel [
            (set (reg:DI 0 ax [orig:77 D.6004 ] [77])
                (ashift:DI (reg:DI 0 ax [orig:76 D.6004 ] [76])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:65 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:76 D.6004 ] [76])
        (nil)))
(insn 68 67 69 4 (set (reg:DI 5 di)
        (reg:DI 0 ax [orig:77 D.6004 ] [77])) sim2fitman_fmtext_o.cpp:65 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:77 D.6004 ] [77])
        (nil)))
(call_insn 69 68 70 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f9310859000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:65 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 70 69 71 4 (set (reg/f:DI 0 ax [428])
        (reg:DI 0 ax)) sim2fitman_fmtext_o.cpp:65 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 0 ax [428])
            (nil))))
(insn 71 70 72 4 (set (reg/f:DI 0 ax [orig:78 D.6009 ] [78])
        (reg/f:DI 0 ax [428])) sim2fitman_fmtext_o.cpp:65 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [428])
        (nil)))
(insn 72 71 73 4 (set (mem/f:DI (reg/f:DI 3 bx [orig:75 D.6008 ] [75]) [0 *_52+0 S8 A64])
        (reg/f:DI 0 ax [orig:78 D.6009 ] [78])) sim2fitman_fmtext_o.cpp:65 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:78 D.6009 ] [78])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:75 D.6008 ] [75])
            (nil))))
(insn 73 72 74 4 (set (reg:SI 0 ax [429])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:66 89 {*movsi_internal}
     (nil))
(insn 74 73 75 4 (set (reg:DI 0 ax [orig:79 D.6004 ] [79])
        (sign_extend:DI (reg:SI 0 ax [429]))) sim2fitman_fmtext_o.cpp:66 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [429])
        (nil)))
(insn 75 74 76 4 (parallel [
            (set (reg:DI 1 dx [orig:80 D.6004 ] [80])
                (ashift:DI (reg:DI 0 ax [orig:79 D.6004 ] [79])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:66 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:79 D.6004 ] [79])
        (nil)))
(insn 76 75 77 4 (set (reg/f:DI 0 ax [430])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 40 [0x28])) [0 scratch_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:66 87 {*movdi_internal_rex64}
     (nil))
(insn 77 76 78 4 (parallel [
            (set (reg/f:DI 3 bx [orig:81 D.6008 ] [81])
                (plus:DI (reg:DI 1 dx [orig:80 D.6004 ] [80])
                    (reg/f:DI 0 ax [430])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:66 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [430])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:80 D.6004 ] [80])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                            (const_int 24 [0x18])) [0 scratch_data+0 S8 A64])
                    (reg:DI 1 dx [orig:80 D.6004 ] [80]))
                (nil)))))
(insn 78 77 79 4 (set (reg:SI 0 ax [431])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data_size+0 S4 A32])) sim2fitman_fmtext_o.cpp:66 89 {*movsi_internal}
     (nil))
(insn 79 78 80 4 (set (reg:DI 0 ax [orig:82 D.6004 ] [82])
        (sign_extend:DI (reg:SI 0 ax [431]))) sim2fitman_fmtext_o.cpp:66 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [431])
        (nil)))
(insn 80 79 81 4 (parallel [
            (set (reg:DI 0 ax [orig:83 D.6004 ] [83])
                (ashift:DI (reg:DI 0 ax [orig:82 D.6004 ] [82])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:66 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:82 D.6004 ] [82])
        (nil)))
(insn 81 80 82 4 (set (reg:DI 5 di)
        (reg:DI 0 ax [orig:83 D.6004 ] [83])) sim2fitman_fmtext_o.cpp:66 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:83 D.6004 ] [83])
        (nil)))
(call_insn 82 81 83 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f9310859000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:66 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 83 82 84 4 (set (reg/f:DI 0 ax [432])
        (reg:DI 0 ax)) sim2fitman_fmtext_o.cpp:66 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 0 ax [432])
            (nil))))
(insn 84 83 85 4 (set (reg/f:DI 0 ax [orig:84 D.6009 ] [84])
        (reg/f:DI 0 ax [432])) sim2fitman_fmtext_o.cpp:66 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [432])
        (nil)))
(insn 85 84 86 4 (set (mem/f:DI (reg/f:DI 3 bx [orig:81 D.6008 ] [81]) [0 *_59+0 S8 A64])
        (reg/f:DI 0 ax [orig:84 D.6009 ] [84])) sim2fitman_fmtext_o.cpp:66 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:84 D.6009 ] [84])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:81 D.6008 ] [81])
            (nil))))
(insn 86 85 87 4 (set (reg:SI 0 ax [433])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:68 89 {*movsi_internal}
     (nil))
(insn 87 86 88 4 (set (reg:DI 0 ax [orig:85 D.6004 ] [85])
        (sign_extend:DI (reg:SI 0 ax [433]))) sim2fitman_fmtext_o.cpp:68 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [433])
        (nil)))
(insn 88 87 89 4 (parallel [
            (set (reg:DI 1 dx [orig:86 D.6004 ] [86])
                (ashift:DI (reg:DI 0 ax [orig:85 D.6004 ] [85])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:68 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:85 D.6004 ] [85])
        (nil)))
(insn 89 88 90 4 (set (reg/f:DI 0 ax [434])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 in_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:68 87 {*movdi_internal_rex64}
     (nil))
(insn 90 89 91 4 (parallel [
            (set (reg/f:DI 3 bx [orig:87 D.6010 ] [87])
                (plus:DI (reg:DI 1 dx [orig:86 D.6004 ] [86])
                    (reg/f:DI 0 ax [434])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:68 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [434])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:86 D.6004 ] [86])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 in_data+0 S8 A64])
                    (reg:DI 1 dx [orig:86 D.6004 ] [86]))
                (nil)))))
(insn 91 90 92 4 (set (reg:SI 0 ax [435])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data_size+0 S4 A32])) sim2fitman_fmtext_o.cpp:68 89 {*movsi_internal}
     (nil))
(insn 92 91 93 4 (set (reg:DI 0 ax [orig:88 D.6004 ] [88])
        (sign_extend:DI (reg:SI 0 ax [435]))) sim2fitman_fmtext_o.cpp:68 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [435])
        (nil)))
(insn 93 92 94 4 (parallel [
            (set (reg:DI 0 ax [orig:89 D.6004 ] [89])
                (ashift:DI (reg:DI 0 ax [orig:88 D.6004 ] [88])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:68 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:88 D.6004 ] [88])
        (nil)))
(insn 94 93 95 4 (set (reg:DI 5 di)
        (reg:DI 0 ax [orig:89 D.6004 ] [89])) sim2fitman_fmtext_o.cpp:68 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:89 D.6004 ] [89])
        (nil)))
(call_insn 95 94 96 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f9310859000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:68 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 96 95 97 4 (set (reg/f:DI 0 ax [436])
        (reg:DI 0 ax)) sim2fitman_fmtext_o.cpp:68 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 0 ax [436])
            (nil))))
(insn 97 96 98 4 (set (reg/f:DI 0 ax [orig:90 D.6009 ] [90])
        (reg/f:DI 0 ax [436])) sim2fitman_fmtext_o.cpp:68 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [436])
        (nil)))
(insn 98 97 99 4 (set (mem/f/j:DI (reg/f:DI 3 bx [orig:87 D.6010 ] [87]) [0 _66->fl+0 S8 A64])
        (reg/f:DI 0 ax [orig:90 D.6009 ] [90])) sim2fitman_fmtext_o.cpp:68 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:90 D.6009 ] [90])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:87 D.6010 ] [87])
            (nil))))
(insn 99 98 100 4 (set (reg:SI 0 ax [437])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:69 89 {*movsi_internal}
     (nil))
(insn 100 99 101 4 (set (reg:DI 0 ax [orig:91 D.6004 ] [91])
        (sign_extend:DI (reg:SI 0 ax [437]))) sim2fitman_fmtext_o.cpp:69 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [437])
        (nil)))
(insn 101 100 102 4 (parallel [
            (set (reg:DI 1 dx [orig:92 D.6004 ] [92])
                (ashift:DI (reg:DI 0 ax [orig:91 D.6004 ] [91])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:69 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:91 D.6004 ] [91])
        (nil)))
(insn 102 101 103 4 (set (reg/f:DI 0 ax [438])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 switch_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:69 87 {*movdi_internal_rex64}
     (nil))
(insn 103 102 104 4 (parallel [
            (set (reg/f:DI 3 bx [orig:93 D.6011 ] [93])
                (plus:DI (reg:DI 1 dx [orig:92 D.6004 ] [92])
                    (reg/f:DI 0 ax [438])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:69 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [438])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:92 D.6004 ] [92])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -128 [0xffffffffffffff80])) [0 switch_data+0 S8 A64])
                    (reg:DI 1 dx [orig:92 D.6004 ] [92]))
                (nil)))))
(insn 104 103 105 4 (set (reg:SI 0 ax [439])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data_size+0 S4 A32])) sim2fitman_fmtext_o.cpp:69 89 {*movsi_internal}
     (nil))
(insn 105 104 106 4 (set (reg:DI 0 ax [orig:94 D.6004 ] [94])
        (sign_extend:DI (reg:SI 0 ax [439]))) sim2fitman_fmtext_o.cpp:69 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [439])
        (nil)))
(insn 106 105 107 4 (parallel [
            (set (reg:DI 0 ax [orig:95 D.6004 ] [95])
                (ashift:DI (reg:DI 0 ax [orig:94 D.6004 ] [94])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:69 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:94 D.6004 ] [94])
        (nil)))
(insn 107 106 108 4 (set (reg:DI 5 di)
        (reg:DI 0 ax [orig:95 D.6004 ] [95])) sim2fitman_fmtext_o.cpp:69 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:95 D.6004 ] [95])
        (nil)))
(call_insn 108 107 109 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f9310859000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:69 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 109 108 110 4 (set (reg/f:DI 0 ax [440])
        (reg:DI 0 ax)) sim2fitman_fmtext_o.cpp:69 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 0 ax [440])
            (nil))))
(insn 110 109 111 4 (set (reg/f:DI 0 ax [orig:96 D.6009 ] [96])
        (reg/f:DI 0 ax [440])) sim2fitman_fmtext_o.cpp:69 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [440])
        (nil)))
(insn 111 110 112 4 (set (mem/f/j:DI (reg/f:DI 3 bx [orig:93 D.6011 ] [93]) [0 _73->fl+0 S8 A64])
        (reg/f:DI 0 ax [orig:96 D.6009 ] [96])) sim2fitman_fmtext_o.cpp:69 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:96 D.6009 ] [96])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:93 D.6011 ] [93])
            (nil))))
(insn 112 111 834 4 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:72 89 {*movsi_internal}
     (nil))
(jump_insn 834 112 835 4 (set (pc)
        (label_ref 142)) sim2fitman_fmtext_o.cpp:72 650 {jump}
     (nil)
 -> 142)
;;  succ:       6 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 835 834 144)
;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 441 442 443 444 445 446 447 448
(code_label 144 835 115 5 5 "" [1 uses])
(note 115 144 116 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 116 115 117 5 (set (reg:SI 0 ax [441])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:73 89 {*movsi_internal}
     (nil))
(insn 117 116 118 5 (set (reg:DI 0 ax [orig:97 D.6004 ] [97])
        (sign_extend:DI (reg:SI 0 ax [441]))) sim2fitman_fmtext_o.cpp:73 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [441])
        (nil)))
(insn 118 117 119 5 (parallel [
            (set (reg:DI 1 dx [orig:98 D.6004 ] [98])
                (ashift:DI (reg:DI 0 ax [orig:97 D.6004 ] [97])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:73 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:97 D.6004 ] [97])
        (nil)))
(insn 119 118 120 5 (set (reg/f:DI 0 ax [442])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 switch_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:73 87 {*movdi_internal_rex64}
     (nil))
(insn 120 119 121 5 (parallel [
            (set (reg/f:DI 0 ax [orig:99 D.6011 ] [99])
                (plus:DI (reg/f:DI 0 ax [442])
                    (reg:DI 1 dx [orig:98 D.6004 ] [98])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:73 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [442])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:98 D.6004 ] [98])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -128 [0xffffffffffffff80])) [0 switch_data+0 S8 A64])
                    (reg:DI 1 dx [orig:98 D.6004 ] [98]))
                (nil)))))
(insn 121 120 122 5 (set (reg/f:DI 0 ax [orig:100 D.6012 ] [100])
        (mem/f/j:DI (reg/f:DI 0 ax [orig:99 D.6011 ] [99]) [0 _80->fl+0 S8 A64])) sim2fitman_fmtext_o.cpp:73 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:99 D.6011 ] [99])
        (nil)))
(insn 122 121 123 5 (set (reg:SI 1 dx [443])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:73 89 {*movsi_internal}
     (nil))
(insn 123 122 124 5 (set (reg:DI 1 dx [orig:101 D.6004 ] [101])
        (sign_extend:DI (reg:SI 1 dx [443]))) sim2fitman_fmtext_o.cpp:73 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [443])
        (nil)))
(insn 124 123 125 5 (parallel [
            (set (reg:DI 1 dx [orig:102 D.6004 ] [102])
                (ashift:DI (reg:DI 1 dx [orig:101 D.6004 ] [101])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:73 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:101 D.6004 ] [101])
        (nil)))
(insn 125 124 126 5 (parallel [
            (set (reg/f:DI 1 dx [orig:103 D.6012 ] [103])
                (plus:DI (reg:DI 1 dx [orig:102 D.6004 ] [102])
                    (reg/f:DI 0 ax [orig:100 D.6012 ] [100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:73 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:102 D.6004 ] [102])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:100 D.6012 ] [100])
            (nil))))
(insn 126 125 127 5 (set (reg:SF 0 ax [444])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0  S4 A32])) sim2fitman_fmtext_o.cpp:73 135 {*movsf_internal}
     (nil))
(insn 127 126 128 5 (set (mem:SF (reg/f:DI 1 dx [orig:103 D.6012 ] [103]) [0 *_84+0 S4 A32])
        (reg:SF 0 ax [444])) sim2fitman_fmtext_o.cpp:73 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [444])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:103 D.6012 ] [103])
            (nil))))
(insn 128 127 129 5 (set (reg:SI 0 ax [445])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:74 89 {*movsi_internal}
     (nil))
(insn 129 128 130 5 (set (reg:DI 0 ax [orig:104 D.6004 ] [104])
        (sign_extend:DI (reg:SI 0 ax [445]))) sim2fitman_fmtext_o.cpp:74 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [445])
        (nil)))
(insn 130 129 131 5 (parallel [
            (set (reg:DI 1 dx [orig:105 D.6004 ] [105])
                (ashift:DI (reg:DI 0 ax [orig:104 D.6004 ] [104])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:74 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:104 D.6004 ] [104])
        (nil)))
(insn 131 130 132 5 (set (reg/f:DI 0 ax [446])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 switch_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:74 87 {*movdi_internal_rex64}
     (nil))
(insn 132 131 133 5 (parallel [
            (set (reg/f:DI 0 ax [orig:106 D.6011 ] [106])
                (plus:DI (reg/f:DI 0 ax [446])
                    (reg:DI 1 dx [orig:105 D.6004 ] [105])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:74 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [446])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:105 D.6004 ] [105])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -128 [0xffffffffffffff80])) [0 switch_data+0 S8 A64])
                    (reg:DI 1 dx [orig:105 D.6004 ] [105]))
                (nil)))))
(insn 133 132 134 5 (set (reg/f:DI 0 ax [orig:107 D.6012 ] [107])
        (mem/f/j:DI (reg/f:DI 0 ax [orig:106 D.6011 ] [106]) [0 _87->fl+0 S8 A64])) sim2fitman_fmtext_o.cpp:74 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:106 D.6011 ] [106])
        (nil)))
(insn 134 133 135 5 (set (reg:SI 1 dx [447])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:74 89 {*movsi_internal}
     (nil))
(insn 135 134 136 5 (set (reg:DI 1 dx [orig:108 D.6013 ] [108])
        (sign_extend:DI (reg:SI 1 dx [447]))) sim2fitman_fmtext_o.cpp:74 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [447])
        (nil)))
(insn 136 135 137 5 (parallel [
            (set (reg:DI 1 dx [orig:109 D.6013 ] [109])
                (plus:DI (reg:DI 1 dx [orig:108 D.6013 ] [108])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:74 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:108 D.6013 ] [108])
        (nil)))
(insn 137 136 138 5 (parallel [
            (set (reg:DI 1 dx [orig:110 D.6013 ] [110])
                (ashift:DI (reg:DI 1 dx [orig:109 D.6013 ] [109])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:74 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:109 D.6013 ] [109])
        (nil)))
(insn 138 137 139 5 (parallel [
            (set (reg/f:DI 1 dx [orig:111 D.6012 ] [111])
                (plus:DI (reg:DI 1 dx [orig:110 D.6013 ] [110])
                    (reg/f:DI 0 ax [orig:107 D.6012 ] [107])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:74 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:110 D.6013 ] [110])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:107 D.6012 ] [107])
            (nil))))
(insn 139 138 140 5 (set (reg:SF 0 ax [448])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0  S4 A32])) sim2fitman_fmtext_o.cpp:74 135 {*movsf_internal}
     (nil))
(insn 140 139 141 5 (set (mem:SF (reg/f:DI 1 dx [orig:111 D.6012 ] [111]) [0 *_92+0 S4 A32])
        (reg:SF 0 ax [448])) sim2fitman_fmtext_o.cpp:74 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [448])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:111 D.6012 ] [111])
            (nil))))
(insn 141 140 142 5 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:72 273 {*addsi_1}
     (nil))
;;  succ:       6 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU,DFS_BACK)
;;              4 [100.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 449
(code_label 142 141 143 6 4 "" [1 uses])
(note 143 142 145 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 145 143 146 6 (set (reg:SI 0 ax [449])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:72 89 {*movsi_internal}
     (nil))
(insn 146 145 147 6 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [449])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -64 [0xffffffffffffffc0])) [0 out_data_size+0 S4 A32]))) sim2fitman_fmtext_o.cpp:72 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [449])
        (nil)))
(jump_insn 147 146 148 6 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 144)
            (pc))) sim2fitman_fmtext_o.cpp:72 612 {*jcc_1}
     (nil)
 -> 144)
;;  succ:       5
;;              7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 112 113 114 115 116 117 118 119 120 121 122 123 124 125 450 451 452 453 454 455 456 457 458
(note 148 147 149 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 149 148 150 7 (set (reg/f:DI 0 ax [450])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 56 [0x38])) [0 infile_struct+0 S8 A64])) sim2fitman_fmtext_o.cpp:78 87 {*movdi_internal_rex64}
     (nil))
(insn 150 149 151 7 (set (reg:DI 0 ax [451])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [450])
                (const_int 24 [0x18])) [0 infile_struct_94(D)->hdr_offset+0 S8 A64])) sim2fitman_fmtext_o.cpp:78 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [450])
        (nil)))
(insn 151 150 152 7 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 header_size+0 S8 A64])
        (reg:DI 0 ax [451])) sim2fitman_fmtext_o.cpp:78 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [451])
        (nil)))
(insn 152 151 153 7 (set (reg:SI 0 ax [452])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:84 89 {*movsi_internal}
     (nil))
(insn 153 152 866 7 (set (reg:DI 0 ax [orig:112 D.6004 ] [112])
        (sign_extend:DI (reg:SI 0 ax [452]))) sim2fitman_fmtext_o.cpp:84 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [452])
        (nil)))
(insn 866 153 154 7 (set (reg:DI 0 ax [orig:113 D.6004 ] [113])
        (reg:DI 0 ax [orig:112 D.6004 ] [112])) sim2fitman_fmtext_o.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:112 D.6004 ] [112])
        (nil)))
(insn 154 866 867 7 (parallel [
            (set (reg:DI 0 ax [orig:113 D.6004 ] [113])
                (ashift:DI (reg:DI 0 ax [orig:113 D.6004 ] [113])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:84 513 {*ashldi3_1}
     (nil))
(insn 867 154 155 7 (set (reg:DI 1 dx [orig:113 D.6004 ] [113])
        (reg:DI 0 ax [orig:113 D.6004 ] [113])) sim2fitman_fmtext_o.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:113 D.6004 ] [113])
        (nil)))
(insn 155 867 156 7 (set (reg/f:DI 0 ax [453])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:84 87 {*movdi_internal_rex64}
     (nil))
(insn 156 155 157 7 (parallel [
            (set (reg/f:DI 0 ax [orig:114 D.6006 ] [114])
                (plus:DI (reg/f:DI 0 ax [453])
                    (reg:DI 1 dx [orig:113 D.6004 ] [113])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:84 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [453])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:113 D.6004 ] [113])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 1 dx [orig:113 D.6004 ] [113]))
                (nil)))))
(insn 157 156 158 7 (set (reg:DI 1 dx [orig:115 D.6007 ] [115])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:114 D.6006 ] [114])
                (const_int 24 [0x18])) [0 _98->ebytes.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:114 D.6006 ] [114])
        (nil)))
(insn 158 157 159 7 (set (reg:SI 0 ax [454])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:84 89 {*movsi_internal}
     (nil))
(insn 159 158 868 7 (set (reg:DI 0 ax [orig:116 D.6004 ] [116])
        (sign_extend:DI (reg:SI 0 ax [454]))) sim2fitman_fmtext_o.cpp:84 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [454])
        (nil)))
(insn 868 159 160 7 (set (reg:DI 0 ax [orig:117 D.6004 ] [117])
        (reg:DI 0 ax [orig:116 D.6004 ] [116])) sim2fitman_fmtext_o.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:116 D.6004 ] [116])
        (nil)))
(insn 160 868 869 7 (parallel [
            (set (reg:DI 0 ax [orig:117 D.6004 ] [117])
                (ashift:DI (reg:DI 0 ax [orig:117 D.6004 ] [117])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:84 513 {*ashldi3_1}
     (nil))
(insn 869 160 161 7 (set (reg:DI 2 cx [orig:117 D.6004 ] [117])
        (reg:DI 0 ax [orig:117 D.6004 ] [117])) sim2fitman_fmtext_o.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:117 D.6004 ] [117])
        (nil)))
(insn 161 869 162 7 (set (reg/f:DI 0 ax [455])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:84 87 {*movdi_internal_rex64}
     (nil))
(insn 162 161 163 7 (parallel [
            (set (reg/f:DI 0 ax [orig:118 D.6006 ] [118])
                (plus:DI (reg/f:DI 0 ax [455])
                    (reg:DI 2 cx [orig:117 D.6004 ] [117])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:84 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [455])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:117 D.6004 ] [117])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 2 cx [orig:117 D.6004 ] [117]))
                (nil)))))
(insn 163 162 164 7 (set (reg:DI 0 ax [orig:119 D.6007 ] [119])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:118 D.6006 ] [118])
                (const_int 16 [0x10])) [0 _102->np.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:118 D.6006 ] [118])
        (nil)))
(insn 164 163 165 7 (parallel [
            (set (reg:DI 1 dx [orig:120 D.6007 ] [120])
                (mult:DI (reg:DI 1 dx [orig:115 D.6007 ] [115])
                    (reg:DI 0 ax [orig:119 D.6007 ] [119])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:84 345 {*muldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:119 D.6007 ] [119])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:115 D.6007 ] [115])
            (nil))))
(insn 165 164 166 7 (set (reg:SI 0 ax [456])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:85 89 {*movsi_internal}
     (nil))
(insn 166 165 870 7 (set (reg:DI 0 ax [orig:121 D.6004 ] [121])
        (sign_extend:DI (reg:SI 0 ax [456]))) sim2fitman_fmtext_o.cpp:85 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [456])
        (nil)))
(insn 870 166 167 7 (set (reg:DI 0 ax [orig:122 D.6004 ] [122])
        (reg:DI 0 ax [orig:121 D.6004 ] [121])) sim2fitman_fmtext_o.cpp:85 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:121 D.6004 ] [121])
        (nil)))
(insn 167 870 871 7 (parallel [
            (set (reg:DI 0 ax [orig:122 D.6004 ] [122])
                (ashift:DI (reg:DI 0 ax [orig:122 D.6004 ] [122])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:85 513 {*ashldi3_1}
     (nil))
(insn 871 167 168 7 (set (reg:DI 2 cx [orig:122 D.6004 ] [122])
        (reg:DI 0 ax [orig:122 D.6004 ] [122])) sim2fitman_fmtext_o.cpp:85 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:122 D.6004 ] [122])
        (nil)))
(insn 168 871 169 7 (set (reg/f:DI 0 ax [457])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 56 [0x38])) [0 infile_struct+0 S8 A64])) sim2fitman_fmtext_o.cpp:85 87 {*movdi_internal_rex64}
     (nil))
(insn 169 168 170 7 (parallel [
            (set (reg/f:DI 0 ax [orig:123 D.6014 ] [123])
                (plus:DI (reg/f:DI 0 ax [457])
                    (reg:DI 2 cx [orig:122 D.6004 ] [122])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:85 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [457])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:122 D.6004 ] [122])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                            (const_int 40 [0x28])) [0 infile_struct+0 S8 A64])
                    (reg:DI 2 cx [orig:122 D.6004 ] [122]))
                (nil)))))
(insn 170 169 171 7 (set (reg:SI 0 ax [orig:124 D.6003 ] [124])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:123 D.6014 ] [123])
                (const_int 4 [0x4])) [0 _107->num_unsup_sets+0 S4 A32])) sim2fitman_fmtext_o.cpp:85 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:123 D.6014 ] [123])
        (nil)))
(insn 171 170 172 7 (set (reg:DI 0 ax [orig:125 D.6007 ] [125])
        (sign_extend:DI (reg:SI 0 ax [orig:124 D.6003 ] [124]))) sim2fitman_fmtext_o.cpp:85 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:124 D.6003 ] [124])
        (nil)))
(insn 172 171 173 7 (parallel [
            (set (reg:DI 0 ax [458])
                (mult:DI (reg:DI 0 ax [orig:125 D.6007 ] [125])
                    (reg:DI 1 dx [orig:120 D.6007 ] [120])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:85 345 {*muldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:125 D.6007 ] [125])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:120 D.6007 ] [120])
            (nil))))
(insn 173 172 174 7 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 unsup_set_size+0 S8 A64])
        (reg:DI 0 ax [458])) sim2fitman_fmtext_o.cpp:85 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [458])
        (nil)))
(insn 174 173 175 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:90 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 175 174 176 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 207)
            (pc))) sim2fitman_fmtext_o.cpp:90 612 {*jcc_1}
     (nil)
 -> 207)
;;  succ:       8 (FALLTHRU)
;;              9
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 126 127 128 129 130 131 132 133 134 135 136 137 459 460 461 462 463 464 465 466 467 468
(note 176 175 177 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 177 176 178 8 (set (reg/f:DI 0 ax [459])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 56 [0x38])) [0 infile_struct+0 S8 A64])) sim2fitman_fmtext_o.cpp:93 87 {*movdi_internal_rex64}
     (nil))
(insn 178 177 179 8 (set (reg:DI 0 ax [460])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [459])
                (const_int 24 [0x18])) [0 infile_struct_94(D)->hdr_offset+0 S8 A64])) sim2fitman_fmtext_o.cpp:93 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [459])
        (nil)))
(insn 179 178 180 8 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 header_size+0 S8 A64])
        (reg:DI 0 ax [460])) sim2fitman_fmtext_o.cpp:93 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [460])
        (nil)))
(insn 180 179 181 8 (set (reg:SI 0 ax [461])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:96 89 {*movsi_internal}
     (nil))
(insn 181 180 182 8 (set (reg:DI 0 ax [orig:126 D.6004 ] [126])
        (sign_extend:DI (reg:SI 0 ax [461]))) sim2fitman_fmtext_o.cpp:96 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [461])
        (nil)))
(insn 182 181 183 8 (parallel [
            (set (reg:DI 1 dx [orig:127 D.6004 ] [127])
                (ashift:DI (reg:DI 0 ax [orig:126 D.6004 ] [126])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:96 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:126 D.6004 ] [126])
        (nil)))
(insn 183 182 184 8 (set (reg/f:DI 0 ax [462])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [0 in_file+0 S8 A64])) sim2fitman_fmtext_o.cpp:96 87 {*movdi_internal_rex64}
     (nil))
(insn 184 183 185 8 (parallel [
            (set (reg/f:DI 0 ax [orig:128 D.6015 ] [128])
                (plus:DI (reg/f:DI 0 ax [462])
                    (reg:DI 1 dx [orig:127 D.6004 ] [127])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:96 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [462])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:127 D.6004 ] [127])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (reg/f:DI 16 argp) [0 in_file+0 S8 A64])
                    (reg:DI 1 dx [orig:127 D.6004 ] [127]))
                (nil)))))
(insn 185 184 186 8 (set (reg/f:DI 0 ax [orig:129 D.6016 ] [129])
        (mem/f:DI (reg/f:DI 0 ax [orig:128 D.6015 ] [128]) [0 *_115+0 S8 A64])) sim2fitman_fmtext_o.cpp:96 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:128 D.6015 ] [128])
        (nil)))
(insn 186 185 187 8 (set (reg:DI 2 cx [463])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 header_size+0 S8 A64])) sim2fitman_fmtext_o.cpp:96 87 {*movdi_internal_rex64}
     (nil))
(insn 187 186 188 8 (set (reg:SI 1 dx)
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:96 89 {*movsi_internal}
     (nil))
(insn 188 187 189 8 (set (reg:DI 4 si)
        (reg:DI 2 cx [463])) sim2fitman_fmtext_o.cpp:96 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [463])
        (nil)))
(insn 189 188 190 8 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:129 D.6016 ] [129])) sim2fitman_fmtext_o.cpp:96 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:129 D.6016 ] [129])
        (nil)))
(call_insn 190 189 191 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fseek") [flags 0x41]  <function_decl 0x7f93105eff00 fseek>) [0 fseek S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:96 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (nil)))))
(insn 191 190 192 8 (set (reg:SI 0 ax [464])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:102 89 {*movsi_internal}
     (nil))
(insn 192 191 872 8 (set (reg:DI 0 ax [orig:130 D.6004 ] [130])
        (sign_extend:DI (reg:SI 0 ax [464]))) sim2fitman_fmtext_o.cpp:102 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [464])
        (nil)))
(insn 872 192 193 8 (set (reg:DI 0 ax [orig:131 D.6004 ] [131])
        (reg:DI 0 ax [orig:130 D.6004 ] [130])) sim2fitman_fmtext_o.cpp:102 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:130 D.6004 ] [130])
        (nil)))
(insn 193 872 873 8 (parallel [
            (set (reg:DI 0 ax [orig:131 D.6004 ] [131])
                (ashift:DI (reg:DI 0 ax [orig:131 D.6004 ] [131])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:102 513 {*ashldi3_1}
     (nil))
(insn 873 193 194 8 (set (reg:DI 1 dx [orig:131 D.6004 ] [131])
        (reg:DI 0 ax [orig:131 D.6004 ] [131])) sim2fitman_fmtext_o.cpp:102 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:131 D.6004 ] [131])
        (nil)))
(insn 194 873 195 8 (set (reg/f:DI 0 ax [465])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 56 [0x38])) [0 infile_struct+0 S8 A64])) sim2fitman_fmtext_o.cpp:102 87 {*movdi_internal_rex64}
     (nil))
(insn 195 194 196 8 (parallel [
            (set (reg/f:DI 0 ax [orig:132 D.6014 ] [132])
                (plus:DI (reg/f:DI 0 ax [465])
                    (reg:DI 1 dx [orig:131 D.6004 ] [131])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:102 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [465])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:131 D.6004 ] [131])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                            (const_int 40 [0x28])) [0 infile_struct+0 S8 A64])
                    (reg:DI 1 dx [orig:131 D.6004 ] [131]))
                (nil)))))
(insn 196 195 197 8 (set (reg:SI 1 dx [orig:133 D.6003 ] [133])
        (mem/j:SI (reg/f:DI 0 ax [orig:132 D.6014 ] [132]) [0 _119->num_datasets+0 S4 A64])) sim2fitman_fmtext_o.cpp:103 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:132 D.6014 ] [132])
        (nil)))
(insn 197 196 198 8 (set (reg:SI 0 ax [466])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:103 89 {*movsi_internal}
     (nil))
(insn 198 197 874 8 (set (reg:DI 0 ax [orig:134 D.6004 ] [134])
        (sign_extend:DI (reg:SI 0 ax [466]))) sim2fitman_fmtext_o.cpp:103 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [466])
        (nil)))
(insn 874 198 199 8 (set (reg:DI 0 ax [orig:135 D.6004 ] [135])
        (reg:DI 0 ax [orig:134 D.6004 ] [134])) sim2fitman_fmtext_o.cpp:103 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:134 D.6004 ] [134])
        (nil)))
(insn 199 874 875 8 (parallel [
            (set (reg:DI 0 ax [orig:135 D.6004 ] [135])
                (ashift:DI (reg:DI 0 ax [orig:135 D.6004 ] [135])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:103 513 {*ashldi3_1}
     (nil))
(insn 875 199 200 8 (set (reg:DI 2 cx [orig:135 D.6004 ] [135])
        (reg:DI 0 ax [orig:135 D.6004 ] [135])) sim2fitman_fmtext_o.cpp:103 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:135 D.6004 ] [135])
        (nil)))
(insn 200 875 201 8 (set (reg/f:DI 0 ax [467])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 56 [0x38])) [0 infile_struct+0 S8 A64])) sim2fitman_fmtext_o.cpp:103 87 {*movdi_internal_rex64}
     (nil))
(insn 201 200 202 8 (parallel [
            (set (reg/f:DI 0 ax [orig:136 D.6014 ] [136])
                (plus:DI (reg/f:DI 0 ax [467])
                    (reg:DI 2 cx [orig:135 D.6004 ] [135])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:103 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [467])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:135 D.6004 ] [135])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                            (const_int 40 [0x28])) [0 infile_struct+0 S8 A64])
                    (reg:DI 2 cx [orig:135 D.6004 ] [135]))
                (nil)))))
(insn 202 201 876 8 (set (reg:SI 0 ax [orig:137 D.6003 ] [137])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:136 D.6014 ] [136])
                (const_int 4 [0x4])) [0 _123->num_unsup_sets+0 S4 A32])) sim2fitman_fmtext_o.cpp:103 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:136 D.6014 ] [136])
        (nil)))
(insn 876 202 203 8 (set (reg:SI 1 dx [468])
        (reg:SI 1 dx [orig:133 D.6003 ] [133])) sim2fitman_fmtext_o.cpp:103 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:133 D.6003 ] [133])
        (nil)))
(insn 203 876 877 8 (parallel [
            (set (reg:SI 1 dx [468])
                (minus:SI (reg:SI 1 dx [468])
                    (reg:SI 0 ax [orig:137 D.6003 ] [137])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:103 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:137 D.6003 ] [137])
        (nil)))
(insn 877 203 204 8 (set (reg:SI 0 ax [468])
        (reg:SI 1 dx [468])) sim2fitman_fmtext_o.cpp:103 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [468])
        (nil)))
(insn 204 877 836 8 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 numSets+0 S4 A32])
        (reg:SI 0 ax [468])) sim2fitman_fmtext_o.cpp:103 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [468])
        (nil)))
(jump_insn 836 204 837 8 (set (pc)
        (label_ref 231)) 650 {jump}
     (nil)
 -> 231)
;;  succ:       10 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 837 836 207)
;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 138 139 140 141 142 143 144 145 469 470 471 472 473 474 475 476
(code_label 207 837 208 9 6 "" [1 uses])
(note 208 207 209 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 209 208 210 9 (set (reg/f:DI 0 ax [469])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 56 [0x38])) [0 infile_struct+0 S8 A64])) sim2fitman_fmtext_o.cpp:113 87 {*movdi_internal_rex64}
     (nil))
(insn 210 209 211 9 (parallel [
            (set (reg/f:DI 0 ax [orig:138 D.6014 ] [138])
                (plus:DI (reg/f:DI 0 ax [469])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:113 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [469])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                        (const_int 40 [0x28])) [0 infile_struct+0 S8 A64])
                (const_int 32 [0x20]))
            (nil))))
(insn 211 210 212 9 (set (reg:DI 0 ax [470])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:138 D.6014 ] [138])
                (const_int 24 [0x18])) [0 _126->hdr_offset+0 S8 A64])) sim2fitman_fmtext_o.cpp:113 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:138 D.6014 ] [138])
        (nil)))
(insn 212 211 213 9 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 header_size+0 S8 A64])
        (reg:DI 0 ax [470])) sim2fitman_fmtext_o.cpp:113 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [470])
        (nil)))
(insn 213 212 214 9 (set (reg:SI 0 ax [471])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:119 89 {*movsi_internal}
     (nil))
(insn 214 213 215 9 (set (reg:DI 0 ax [orig:139 D.6004 ] [139])
        (sign_extend:DI (reg:SI 0 ax [471]))) sim2fitman_fmtext_o.cpp:119 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [471])
        (nil)))
(insn 215 214 216 9 (parallel [
            (set (reg:DI 1 dx [orig:140 D.6004 ] [140])
                (ashift:DI (reg:DI 0 ax [orig:139 D.6004 ] [139])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:119 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:139 D.6004 ] [139])
        (nil)))
(insn 216 215 217 9 (set (reg/f:DI 0 ax [472])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [0 in_file+0 S8 A64])) sim2fitman_fmtext_o.cpp:119 87 {*movdi_internal_rex64}
     (nil))
(insn 217 216 218 9 (parallel [
            (set (reg/f:DI 0 ax [orig:141 D.6015 ] [141])
                (plus:DI (reg/f:DI 0 ax [472])
                    (reg:DI 1 dx [orig:140 D.6004 ] [140])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:119 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [472])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:140 D.6004 ] [140])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (reg/f:DI 16 argp) [0 in_file+0 S8 A64])
                    (reg:DI 1 dx [orig:140 D.6004 ] [140]))
                (nil)))))
(insn 218 217 219 9 (set (reg/f:DI 0 ax [orig:142 D.6016 ] [142])
        (mem/f:DI (reg/f:DI 0 ax [orig:141 D.6015 ] [141]) [0 *_130+0 S8 A64])) sim2fitman_fmtext_o.cpp:119 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:141 D.6015 ] [141])
        (nil)))
(insn 219 218 220 9 (set (reg:DI 2 cx [473])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 header_size+0 S8 A64])) sim2fitman_fmtext_o.cpp:119 87 {*movdi_internal_rex64}
     (nil))
(insn 220 219 221 9 (set (reg:SI 1 dx)
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:119 89 {*movsi_internal}
     (nil))
(insn 221 220 222 9 (set (reg:DI 4 si)
        (reg:DI 2 cx [473])) sim2fitman_fmtext_o.cpp:119 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [473])
        (nil)))
(insn 222 221 223 9 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:142 D.6016 ] [142])) sim2fitman_fmtext_o.cpp:119 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:142 D.6016 ] [142])
        (nil)))
(call_insn 223 222 224 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fseek") [flags 0x41]  <function_decl 0x7f93105eff00 fseek>) [0 fseek S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:119 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (nil)))))
(insn 224 223 225 9 (set (reg:SI 0 ax [474])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:124 89 {*movsi_internal}
     (nil))
(insn 225 224 878 9 (set (reg:DI 0 ax [orig:143 D.6004 ] [143])
        (sign_extend:DI (reg:SI 0 ax [474]))) sim2fitman_fmtext_o.cpp:124 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [474])
        (nil)))
(insn 878 225 226 9 (set (reg:DI 0 ax [orig:144 D.6004 ] [144])
        (reg:DI 0 ax [orig:143 D.6004 ] [143])) sim2fitman_fmtext_o.cpp:124 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:143 D.6004 ] [143])
        (nil)))
(insn 226 878 879 9 (parallel [
            (set (reg:DI 0 ax [orig:144 D.6004 ] [144])
                (ashift:DI (reg:DI 0 ax [orig:144 D.6004 ] [144])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:124 513 {*ashldi3_1}
     (nil))
(insn 879 226 227 9 (set (reg:DI 1 dx [orig:144 D.6004 ] [144])
        (reg:DI 0 ax [orig:144 D.6004 ] [144])) sim2fitman_fmtext_o.cpp:124 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:144 D.6004 ] [144])
        (nil)))
(insn 227 879 228 9 (set (reg/f:DI 0 ax [475])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 56 [0x38])) [0 infile_struct+0 S8 A64])) sim2fitman_fmtext_o.cpp:124 87 {*movdi_internal_rex64}
     (nil))
(insn 228 227 229 9 (parallel [
            (set (reg/f:DI 0 ax [orig:145 D.6014 ] [145])
                (plus:DI (reg/f:DI 0 ax [475])
                    (reg:DI 1 dx [orig:144 D.6004 ] [144])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:124 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [475])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:144 D.6004 ] [144])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                            (const_int 40 [0x28])) [0 infile_struct+0 S8 A64])
                    (reg:DI 1 dx [orig:144 D.6004 ] [144]))
                (nil)))))
(insn 229 228 230 9 (set (reg:SI 0 ax [476])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:145 D.6014 ] [145])
                (const_int 4 [0x4])) [0 _134->num_unsup_sets+0 S4 A32])) sim2fitman_fmtext_o.cpp:124 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:145 D.6014 ] [145])
        (nil)))
(insn 230 229 231 9 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 numSets+0 S4 A32])
        (reg:SI 0 ax [476])) sim2fitman_fmtext_o.cpp:124 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [476])
        (nil)))
;;  succ:       10 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;;              8 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 231 230 232 10 7 "" [1 uses])
(note 232 231 233 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 233 232 838 10 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 countFID+0 S4 A32])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:133 89 {*movsi_internal}
     (nil))
(jump_insn 838 233 839 10 (set (pc)
        (label_ref 796)) sim2fitman_fmtext_o.cpp:133 650 {jump}
     (nil)
 -> 796)
;;  succ:       50 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 839 838 798)
;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       50
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 146 147 148 149 150 151 477 478
(code_label 798 839 236 11 32 "" [1 uses])
(note 236 798 237 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 237 236 238 11 (set (reg:SI 0 ax [477])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:146 89 {*movsi_internal}
     (nil))
(insn 238 237 880 11 (set (reg:DI 0 ax [orig:146 D.6004 ] [146])
        (sign_extend:DI (reg:SI 0 ax [477]))) sim2fitman_fmtext_o.cpp:146 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [477])
        (nil)))
(insn 880 238 239 11 (set (reg:DI 0 ax [orig:147 D.6004 ] [147])
        (reg:DI 0 ax [orig:146 D.6004 ] [146])) sim2fitman_fmtext_o.cpp:146 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:146 D.6004 ] [146])
        (nil)))
(insn 239 880 881 11 (parallel [
            (set (reg:DI 0 ax [orig:147 D.6004 ] [147])
                (ashift:DI (reg:DI 0 ax [orig:147 D.6004 ] [147])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:146 513 {*ashldi3_1}
     (nil))
(insn 881 239 240 11 (set (reg:DI 1 dx [orig:147 D.6004 ] [147])
        (reg:DI 0 ax [orig:147 D.6004 ] [147])) sim2fitman_fmtext_o.cpp:146 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:147 D.6004 ] [147])
        (nil)))
(insn 240 881 241 11 (set (reg/f:DI 0 ax [478])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:146 87 {*movdi_internal_rex64}
     (nil))
(insn 241 240 242 11 (parallel [
            (set (reg/f:DI 0 ax [orig:148 D.6006 ] [148])
                (plus:DI (reg/f:DI 0 ax [478])
                    (reg:DI 1 dx [orig:147 D.6004 ] [147])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:146 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [478])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:147 D.6004 ] [147])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 1 dx [orig:147 D.6004 ] [147]))
                (nil)))))
(insn 242 241 243 11 (set (reg:DI 0 ax [orig:149 D.6007 ] [149])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:148 D.6006 ] [148])
                (const_int 24 [0x18])) [0 _139->ebytes.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:146 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:148 D.6006 ] [148])
        (nil)))
(insn 243 242 244 11 (set (reg:DI 0 ax [orig:150 D.6017 ] [150])
        (reg:DI 0 ax [orig:149 D.6007 ] [149])) sim2fitman_fmtext_o.cpp:146 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:149 D.6007 ] [149])
        (nil)))
(insn 244 243 245 11 (parallel [
            (set (reg:DI 0 ax [orig:151 D.6017 ] [151])
                (plus:DI (reg:DI 0 ax [orig:150 D.6017 ] [150])
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:146 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:150 D.6017 ] [150])
        (nil)))
(insn 245 244 246 11 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 0 ax [orig:151 D.6017 ] [151])
            (const_int 1 [0x1]))) sim2fitman_fmtext_o.cpp:146 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:151 D.6017 ] [151])
        (nil)))
(jump_insn 246 245 247 11 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 418)
            (pc))) sim2fitman_fmtext_o.cpp:146 612 {*jcc_1}
     (nil)
 -> 418)
;;  succ:       12 (FALLTHRU)
;;              26
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 247 246 248 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 248 247 249 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:157 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 249 248 250 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 286)
            (pc))) sim2fitman_fmtext_o.cpp:157 612 {*jcc_1}
     (nil)
 -> 286)
;;  succ:       13 (FALLTHRU)
;;              14
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 479 480 481 482 483 484 485 486 487 488
(note 250 249 251 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 251 250 252 13 (set (reg:SI 0 ax [479])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:159 89 {*movsi_internal}
     (nil))
(insn 252 251 253 13 (set (reg:DI 0 ax [orig:152 D.6004 ] [152])
        (sign_extend:DI (reg:SI 0 ax [479]))) sim2fitman_fmtext_o.cpp:159 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [479])
        (nil)))
(insn 253 252 254 13 (parallel [
            (set (reg:DI 1 dx [orig:153 D.6004 ] [153])
                (ashift:DI (reg:DI 0 ax [orig:152 D.6004 ] [152])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:159 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:152 D.6004 ] [152])
        (nil)))
(insn 254 253 255 13 (set (reg/f:DI 0 ax [480])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [0 in_file+0 S8 A64])) sim2fitman_fmtext_o.cpp:159 87 {*movdi_internal_rex64}
     (nil))
(insn 255 254 256 13 (parallel [
            (set (reg/f:DI 0 ax [orig:154 D.6015 ] [154])
                (plus:DI (reg/f:DI 0 ax [480])
                    (reg:DI 1 dx [orig:153 D.6004 ] [153])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:159 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [480])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:153 D.6004 ] [153])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (reg/f:DI 16 argp) [0 in_file+0 S8 A64])
                    (reg:DI 1 dx [orig:153 D.6004 ] [153]))
                (nil)))))
(insn 256 255 257 13 (set (reg/f:DI 2 cx [orig:155 D.6016 ] [155])
        (mem/f:DI (reg/f:DI 0 ax [orig:154 D.6015 ] [154]) [0 *_145+0 S8 A64])) sim2fitman_fmtext_o.cpp:159 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:154 D.6015 ] [154])
        (nil)))
(insn 257 256 258 13 (set (reg:SI 0 ax [481])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:159 89 {*movsi_internal}
     (nil))
(insn 258 257 882 13 (set (reg:DI 0 ax [orig:156 D.6004 ] [156])
        (sign_extend:DI (reg:SI 0 ax [481]))) sim2fitman_fmtext_o.cpp:159 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [481])
        (nil)))
(insn 882 258 259 13 (set (reg:DI 0 ax [orig:157 D.6004 ] [157])
        (reg:DI 0 ax [orig:156 D.6004 ] [156])) sim2fitman_fmtext_o.cpp:159 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:156 D.6004 ] [156])
        (nil)))
(insn 259 882 883 13 (parallel [
            (set (reg:DI 0 ax [orig:157 D.6004 ] [157])
                (ashift:DI (reg:DI 0 ax [orig:157 D.6004 ] [157])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:159 513 {*ashldi3_1}
     (nil))
(insn 883 259 260 13 (set (reg:DI 1 dx [orig:157 D.6004 ] [157])
        (reg:DI 0 ax [orig:157 D.6004 ] [157])) sim2fitman_fmtext_o.cpp:159 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:157 D.6004 ] [157])
        (nil)))
(insn 260 883 261 13 (set (reg/f:DI 0 ax [482])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:159 87 {*movdi_internal_rex64}
     (nil))
(insn 261 260 262 13 (parallel [
            (set (reg/f:DI 0 ax [orig:158 D.6006 ] [158])
                (plus:DI (reg/f:DI 0 ax [482])
                    (reg:DI 1 dx [orig:157 D.6004 ] [157])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:159 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [482])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:157 D.6004 ] [157])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 1 dx [orig:157 D.6004 ] [157]))
                (nil)))))
(insn 262 261 263 13 (set (reg:DI 0 ax [orig:159 D.6007 ] [159])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:158 D.6006 ] [158])
                (const_int 16 [0x10])) [0 _149->np.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:159 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:158 D.6006 ] [158])
        (nil)))
(insn 263 262 264 13 (parallel [
            (set (reg:DI 0 ax [orig:160 D.6007 ] [160])
                (ashift:DI (reg:DI 0 ax [orig:159 D.6007 ] [159])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:159 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:159 D.6007 ] [159])
        (nil)))
(insn 264 263 265 13 (set (reg:DI 1 dx [orig:161 D.6004 ] [161])
        (reg:DI 0 ax [orig:160 D.6007 ] [160])) sim2fitman_fmtext_o.cpp:159 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:160 D.6007 ] [160])
        (nil)))
(insn 265 264 266 13 (set (reg:SI 0 ax [483])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:158 89 {*movsi_internal}
     (nil))
(insn 266 265 884 13 (set (reg:DI 0 ax [orig:162 D.6004 ] [162])
        (sign_extend:DI (reg:SI 0 ax [483]))) sim2fitman_fmtext_o.cpp:158 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [483])
        (nil)))
(insn 884 266 267 13 (set (reg:DI 0 ax [orig:163 D.6004 ] [163])
        (reg:DI 0 ax [orig:162 D.6004 ] [162])) sim2fitman_fmtext_o.cpp:158 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:162 D.6004 ] [162])
        (nil)))
(insn 267 884 885 13 (parallel [
            (set (reg:DI 0 ax [orig:163 D.6004 ] [163])
                (ashift:DI (reg:DI 0 ax [orig:163 D.6004 ] [163])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:158 513 {*ashldi3_1}
     (nil))
(insn 885 267 268 13 (set (reg:DI 4 si [orig:163 D.6004 ] [163])
        (reg:DI 0 ax [orig:163 D.6004 ] [163])) sim2fitman_fmtext_o.cpp:158 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:163 D.6004 ] [163])
        (nil)))
(insn 268 885 269 13 (set (reg/f:DI 0 ax [484])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:158 87 {*movdi_internal_rex64}
     (nil))
(insn 269 268 270 13 (parallel [
            (set (reg/f:DI 0 ax [orig:164 D.6006 ] [164])
                (plus:DI (reg/f:DI 0 ax [484])
                    (reg:DI 4 si [orig:163 D.6004 ] [163])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:158 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [484])
        (expr_list:REG_DEAD (reg:DI 4 si [orig:163 D.6004 ] [163])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 4 si [orig:163 D.6004 ] [163]))
                (nil)))))
(insn 270 269 886 13 (set (reg:DI 0 ax [orig:165 D.6007 ] [165])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:164 D.6006 ] [164])
                (const_int 24 [0x18])) [0 _155->ebytes.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:158 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:164 D.6006 ] [164])
        (nil)))
(insn 886 270 271 13 (set (reg:DI 4 si [485])
        (reg:DI 0 ax [orig:165 D.6007 ] [165])) sim2fitman_fmtext_o.cpp:158 87 {*movdi_internal_rex64}
     (nil))
(insn 271 886 887 13 (parallel [
            (set (reg:DI 4 si [485])
                (lshiftrt:DI (reg:DI 4 si [485])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:158 547 {*lshrdi3_1}
     (nil))
(insn 887 271 272 13 (set (reg:DI 4 si [485])
        (reg:DI 4 si [485])) sim2fitman_fmtext_o.cpp:158 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [485])
        (nil)))
(insn 272 887 273 13 (parallel [
            (set (reg:DI 0 ax [486])
                (plus:DI (reg:DI 0 ax [orig:165 D.6007 ] [165])
                    (reg:DI 4 si [485])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:158 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 4 si [485])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:165 D.6007 ] [165])
            (nil))))
(insn 273 272 274 13 (parallel [
            (set (reg:DI 0 ax [487])
                (ashiftrt:DI (reg:DI 0 ax [486])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:158 548 {*ashrdi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [486])
        (nil)))
(insn 274 273 275 13 (set (reg:DI 0 ax [orig:166 D.6007 ] [166])
        (reg:DI 0 ax [487])) sim2fitman_fmtext_o.cpp:158 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [487])
        (nil)))
(insn 275 274 276 13 (set (reg:DI 4 si [orig:167 D.6004 ] [167])
        (reg:DI 0 ax [orig:166 D.6007 ] [166])) sim2fitman_fmtext_o.cpp:159 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:166 D.6007 ] [166])
        (nil)))
(insn 276 275 277 13 (set (reg:DI 0 ax [488])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 temp_double+0 S8 A64])) sim2fitman_fmtext_o.cpp:159 87 {*movdi_internal_rex64}
     (nil))
(insn 277 276 278 13 (set (reg:DI 2 cx)
        (reg/f:DI 2 cx [orig:155 D.6016 ] [155])) sim2fitman_fmtext_o.cpp:159 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:155 D.6016 ] [155])
        (nil)))
(insn 278 277 279 13 (set (reg:DI 1 dx)
        (reg:DI 1 dx [orig:161 D.6004 ] [161])) sim2fitman_fmtext_o.cpp:159 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:161 D.6004 ] [161])
        (nil)))
(insn 279 278 280 13 (set (reg:DI 4 si)
        (reg:DI 4 si [orig:167 D.6004 ] [167])) sim2fitman_fmtext_o.cpp:159 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [orig:167 D.6004 ] [167])
        (nil)))
(insn 280 279 281 13 (set (reg:DI 5 di)
        (reg:DI 0 ax [488])) sim2fitman_fmtext_o.cpp:159 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [488])
        (nil)))
(call_insn 281 280 282 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fread") [flags 0x41]  <function_decl 0x7f93105efa00 fread>) [0 fread S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:159 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (nil))))))
(insn 282 281 283 13 (set (reg:DI 0 ax [orig:168 D.6004 ] [168])
        (reg:DI 0 ax)) sim2fitman_fmtext_o.cpp:159 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 283 282 840 13 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 k+0 S4 A32])
        (reg:SI 0 ax [orig:168 D.6004 ] [168])) sim2fitman_fmtext_o.cpp:159 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:168 D.6004 ] [168])
        (nil)))
(jump_insn 840 283 841 13 (set (pc)
        (label_ref 324)) 650 {jump}
     (nil)
 -> 324)
;;  succ:       16 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 841 840 286)
;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 286 841 287 14 10 "" [1 uses])
(note 287 286 288 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 288 287 289 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman_fmtext_o.cpp:160 7 {*cmpsi_1}
     (nil))
(jump_insn 289 288 290 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 324)
            (pc))) sim2fitman_fmtext_o.cpp:160 612 {*jcc_1}
     (nil)
 -> 324)
;;  succ:       15 (FALLTHRU)
;;              16
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 489 490 491 492 493 494 495 496 497 498
(note 290 289 291 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 291 290 292 15 (set (reg:SI 0 ax [489])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:162 89 {*movsi_internal}
     (nil))
(insn 292 291 293 15 (set (reg:DI 0 ax [orig:169 D.6004 ] [169])
        (sign_extend:DI (reg:SI 0 ax [489]))) sim2fitman_fmtext_o.cpp:162 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [489])
        (nil)))
(insn 293 292 294 15 (parallel [
            (set (reg:DI 1 dx [orig:170 D.6004 ] [170])
                (ashift:DI (reg:DI 0 ax [orig:169 D.6004 ] [169])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:162 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:169 D.6004 ] [169])
        (nil)))
(insn 294 293 295 15 (set (reg/f:DI 0 ax [490])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [0 in_file+0 S8 A64])) sim2fitman_fmtext_o.cpp:162 87 {*movdi_internal_rex64}
     (nil))
(insn 295 294 296 15 (parallel [
            (set (reg/f:DI 0 ax [orig:171 D.6015 ] [171])
                (plus:DI (reg/f:DI 0 ax [490])
                    (reg:DI 1 dx [orig:170 D.6004 ] [170])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:162 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [490])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:170 D.6004 ] [170])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (reg/f:DI 16 argp) [0 in_file+0 S8 A64])
                    (reg:DI 1 dx [orig:170 D.6004 ] [170]))
                (nil)))))
(insn 296 295 297 15 (set (reg/f:DI 2 cx [orig:172 D.6016 ] [172])
        (mem/f:DI (reg/f:DI 0 ax [orig:171 D.6015 ] [171]) [0 *_164+0 S8 A64])) sim2fitman_fmtext_o.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:171 D.6015 ] [171])
        (nil)))
(insn 297 296 298 15 (set (reg:SI 0 ax [491])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:162 89 {*movsi_internal}
     (nil))
(insn 298 297 888 15 (set (reg:DI 0 ax [orig:173 D.6004 ] [173])
        (sign_extend:DI (reg:SI 0 ax [491]))) sim2fitman_fmtext_o.cpp:162 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [491])
        (nil)))
(insn 888 298 299 15 (set (reg:DI 0 ax [orig:174 D.6004 ] [174])
        (reg:DI 0 ax [orig:173 D.6004 ] [173])) sim2fitman_fmtext_o.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:173 D.6004 ] [173])
        (nil)))
(insn 299 888 889 15 (parallel [
            (set (reg:DI 0 ax [orig:174 D.6004 ] [174])
                (ashift:DI (reg:DI 0 ax [orig:174 D.6004 ] [174])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:162 513 {*ashldi3_1}
     (nil))
(insn 889 299 300 15 (set (reg:DI 1 dx [orig:174 D.6004 ] [174])
        (reg:DI 0 ax [orig:174 D.6004 ] [174])) sim2fitman_fmtext_o.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:174 D.6004 ] [174])
        (nil)))
(insn 300 889 301 15 (set (reg/f:DI 0 ax [492])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:162 87 {*movdi_internal_rex64}
     (nil))
(insn 301 300 302 15 (parallel [
            (set (reg/f:DI 0 ax [orig:175 D.6006 ] [175])
                (plus:DI (reg/f:DI 0 ax [492])
                    (reg:DI 1 dx [orig:174 D.6004 ] [174])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:162 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [492])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:174 D.6004 ] [174])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 1 dx [orig:174 D.6004 ] [174]))
                (nil)))))
(insn 302 301 303 15 (set (reg:DI 0 ax [orig:176 D.6007 ] [176])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:175 D.6006 ] [175])
                (const_int 16 [0x10])) [0 _168->np.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:175 D.6006 ] [175])
        (nil)))
(insn 303 302 304 15 (parallel [
            (set (reg:DI 0 ax [orig:177 D.6007 ] [177])
                (ashift:DI (reg:DI 0 ax [orig:176 D.6007 ] [176])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:162 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:176 D.6007 ] [176])
        (nil)))
(insn 304 303 305 15 (set (reg:DI 1 dx [orig:178 D.6004 ] [178])
        (reg:DI 0 ax [orig:177 D.6007 ] [177])) sim2fitman_fmtext_o.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:177 D.6007 ] [177])
        (nil)))
(insn 305 304 306 15 (set (reg:SI 0 ax [493])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:161 89 {*movsi_internal}
     (nil))
(insn 306 305 890 15 (set (reg:DI 0 ax [orig:179 D.6004 ] [179])
        (sign_extend:DI (reg:SI 0 ax [493]))) sim2fitman_fmtext_o.cpp:161 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [493])
        (nil)))
(insn 890 306 307 15 (set (reg:DI 0 ax [orig:180 D.6004 ] [180])
        (reg:DI 0 ax [orig:179 D.6004 ] [179])) sim2fitman_fmtext_o.cpp:161 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:179 D.6004 ] [179])
        (nil)))
(insn 307 890 891 15 (parallel [
            (set (reg:DI 0 ax [orig:180 D.6004 ] [180])
                (ashift:DI (reg:DI 0 ax [orig:180 D.6004 ] [180])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:161 513 {*ashldi3_1}
     (nil))
(insn 891 307 308 15 (set (reg:DI 4 si [orig:180 D.6004 ] [180])
        (reg:DI 0 ax [orig:180 D.6004 ] [180])) sim2fitman_fmtext_o.cpp:161 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:180 D.6004 ] [180])
        (nil)))
(insn 308 891 309 15 (set (reg/f:DI 0 ax [494])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:161 87 {*movdi_internal_rex64}
     (nil))
(insn 309 308 310 15 (parallel [
            (set (reg/f:DI 0 ax [orig:181 D.6006 ] [181])
                (plus:DI (reg/f:DI 0 ax [494])
                    (reg:DI 4 si [orig:180 D.6004 ] [180])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:161 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [494])
        (expr_list:REG_DEAD (reg:DI 4 si [orig:180 D.6004 ] [180])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 4 si [orig:180 D.6004 ] [180]))
                (nil)))))
(insn 310 309 892 15 (set (reg:DI 0 ax [orig:182 D.6007 ] [182])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:181 D.6006 ] [181])
                (const_int 24 [0x18])) [0 _174->ebytes.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:161 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:181 D.6006 ] [181])
        (nil)))
(insn 892 310 311 15 (set (reg:DI 4 si [495])
        (reg:DI 0 ax [orig:182 D.6007 ] [182])) sim2fitman_fmtext_o.cpp:161 87 {*movdi_internal_rex64}
     (nil))
(insn 311 892 893 15 (parallel [
            (set (reg:DI 4 si [495])
                (lshiftrt:DI (reg:DI 4 si [495])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:161 547 {*lshrdi3_1}
     (nil))
(insn 893 311 312 15 (set (reg:DI 4 si [495])
        (reg:DI 4 si [495])) sim2fitman_fmtext_o.cpp:161 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [495])
        (nil)))
(insn 312 893 313 15 (parallel [
            (set (reg:DI 0 ax [496])
                (plus:DI (reg:DI 0 ax [orig:182 D.6007 ] [182])
                    (reg:DI 4 si [495])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:161 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 4 si [495])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:182 D.6007 ] [182])
            (nil))))
(insn 313 312 314 15 (parallel [
            (set (reg:DI 0 ax [497])
                (ashiftrt:DI (reg:DI 0 ax [496])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:161 548 {*ashrdi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [496])
        (nil)))
(insn 314 313 315 15 (set (reg:DI 0 ax [orig:183 D.6007 ] [183])
        (reg:DI 0 ax [497])) sim2fitman_fmtext_o.cpp:161 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [497])
        (nil)))
(insn 315 314 316 15 (set (reg:DI 4 si [orig:184 D.6004 ] [184])
        (reg:DI 0 ax [orig:183 D.6007 ] [183])) sim2fitman_fmtext_o.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:183 D.6007 ] [183])
        (nil)))
(insn 316 315 317 15 (set (reg:DI 0 ax [498])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 temp_double2+0 S8 A64])) sim2fitman_fmtext_o.cpp:162 87 {*movdi_internal_rex64}
     (nil))
(insn 317 316 318 15 (set (reg:DI 2 cx)
        (reg/f:DI 2 cx [orig:172 D.6016 ] [172])) sim2fitman_fmtext_o.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:172 D.6016 ] [172])
        (nil)))
(insn 318 317 319 15 (set (reg:DI 1 dx)
        (reg:DI 1 dx [orig:178 D.6004 ] [178])) sim2fitman_fmtext_o.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:178 D.6004 ] [178])
        (nil)))
(insn 319 318 320 15 (set (reg:DI 4 si)
        (reg:DI 4 si [orig:184 D.6004 ] [184])) sim2fitman_fmtext_o.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [orig:184 D.6004 ] [184])
        (nil)))
(insn 320 319 321 15 (set (reg:DI 5 di)
        (reg:DI 0 ax [498])) sim2fitman_fmtext_o.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [498])
        (nil)))
(call_insn 321 320 322 15 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fread") [flags 0x41]  <function_decl 0x7f93105efa00 fread>) [0 fread S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:162 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (nil))))))
(insn 322 321 323 15 (set (reg:DI 0 ax [orig:185 D.6004 ] [185])
        (reg:DI 0 ax)) sim2fitman_fmtext_o.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 323 322 324 15 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 k+0 S4 A32])
        (reg:SI 0 ax [orig:185 D.6004 ] [185])) sim2fitman_fmtext_o.cpp:162 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:185 D.6004 ] [185])
        (nil)))
;;  succ:       16 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 (FALLTHRU)
;;              14
;;              13 [100.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 186 187 188 189 190 191 499 500 501
(code_label 324 323 325 16 11 "" [2 uses])
(note 325 324 326 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 326 325 327 16 (set (reg:SI 0 ax [499])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 k+0 S4 A32])) sim2fitman_fmtext_o.cpp:173 89 {*movsi_internal}
     (nil))
(insn 327 326 328 16 (set (reg:DI 0 ax [orig:186 D.6007 ] [186])
        (sign_extend:DI (reg:SI 0 ax [499]))) sim2fitman_fmtext_o.cpp:173 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [499])
        (nil)))
(insn 328 327 329 16 (set (reg:SI 1 dx [500])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:173 89 {*movsi_internal}
     (nil))
(insn 329 328 894 16 (set (reg:DI 1 dx [orig:187 D.6004 ] [187])
        (sign_extend:DI (reg:SI 1 dx [500]))) sim2fitman_fmtext_o.cpp:173 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [500])
        (nil)))
(insn 894 329 330 16 (set (reg:DI 2 cx [orig:188 D.6004 ] [188])
        (reg:DI 1 dx [orig:187 D.6004 ] [187])) sim2fitman_fmtext_o.cpp:173 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:187 D.6004 ] [187])
        (nil)))
(insn 330 894 895 16 (parallel [
            (set (reg:DI 2 cx [orig:188 D.6004 ] [188])
                (ashift:DI (reg:DI 2 cx [orig:188 D.6004 ] [188])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:173 513 {*ashldi3_1}
     (nil))
(insn 895 330 331 16 (set (reg:DI 2 cx [orig:188 D.6004 ] [188])
        (reg:DI 2 cx [orig:188 D.6004 ] [188])) sim2fitman_fmtext_o.cpp:173 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:188 D.6004 ] [188])
        (nil)))
(insn 331 895 332 16 (set (reg/f:DI 1 dx [501])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:173 87 {*movdi_internal_rex64}
     (nil))
(insn 332 331 333 16 (parallel [
            (set (reg/f:DI 1 dx [orig:189 D.6006 ] [189])
                (plus:DI (reg/f:DI 1 dx [501])
                    (reg:DI 2 cx [orig:188 D.6004 ] [188])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:173 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [501])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:188 D.6004 ] [188])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 2 cx [orig:188 D.6004 ] [188]))
                (nil)))))
(insn 333 332 334 16 (set (reg:DI 1 dx [orig:190 D.6007 ] [190])
        (mem/j:DI (plus:DI (reg/f:DI 1 dx [orig:189 D.6006 ] [189])
                (const_int 16 [0x10])) [0 _184->np.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:173 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:189 D.6006 ] [189])
        (nil)))
(insn 334 333 335 16 (parallel [
            (set (reg:DI 1 dx [orig:191 D.6007 ] [191])
                (ashift:DI (reg:DI 1 dx [orig:190 D.6007 ] [190])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:173 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:190 D.6007 ] [190])
        (nil)))
(insn 335 334 336 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [orig:186 D.6007 ] [186])
            (reg:DI 1 dx [orig:191 D.6007 ] [191]))) sim2fitman_fmtext_o.cpp:173 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:191 D.6007 ] [191])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:186 D.6007 ] [186])
            (nil))))
(jump_insn 336 335 337 16 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 348)
            (pc))) sim2fitman_fmtext_o.cpp:173 612 {*jcc_1}
     (nil)
 -> 348)
;;  succ:       17 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 192 502 503 504 505
(note 337 336 338 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 338 337 339 17 (set (reg:SI 0 ax [503])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:174 89 {*movsi_internal}
     (nil))
(insn 339 338 896 17 (set (reg:DI 0 ax [502])
        (sign_extend:DI (reg:SI 0 ax [503]))) sim2fitman_fmtext_o.cpp:174 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [503])
        (nil)))
(insn 896 339 340 17 (set (reg:DI 0 ax [504])
        (reg:DI 0 ax [502])) sim2fitman_fmtext_o.cpp:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [502])
        (nil)))
(insn 340 896 897 17 (parallel [
            (set (reg:DI 0 ax [504])
                (ashift:DI (reg:DI 0 ax [504])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:174 513 {*ashldi3_1}
     (nil))
(insn 897 340 341 17 (set (reg:DI 1 dx [504])
        (reg:DI 0 ax [504])) sim2fitman_fmtext_o.cpp:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [504])
        (nil)))
(insn 341 897 342 17 (set (reg/f:DI 0 ax [505])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 file+0 S8 A64])) sim2fitman_fmtext_o.cpp:174 87 {*movdi_internal_rex64}
     (nil))
(insn 342 341 343 17 (parallel [
            (set (reg/f:DI 0 ax [orig:192 D.6018 ] [192])
                (plus:DI (reg/f:DI 0 ax [505])
                    (reg:DI 1 dx [504])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:174 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [505])
        (expr_list:REG_DEAD (reg:DI 1 dx [504])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -104 [0xffffffffffffff98])) [0 file+0 S8 A64])
                    (reg:DI 1 dx [504]))
                (nil)))))
(insn 343 342 344 17 (set (reg:DI 4 si)
        (reg/f:DI 0 ax [orig:192 D.6018 ] [192])) sim2fitman_fmtext_o.cpp:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:192 D.6018 ] [192])
        (nil)))
(insn 344 343 345 17 (set (reg:DI 5 di)
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [0 in_file+0 S8 A64])) sim2fitman_fmtext_o.cpp:174 87 {*movdi_internal_rex64}
     (nil))
(call_insn 345 344 842 17 (call (mem:QI (symbol_ref:DI ("_Z7exit_06PP8_IO_FILEPc") [flags 0x41]  <function_decl 0x7f9310734000 exit_06>) [0 exit_06 S1 A8])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:174 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(jump_insn 842 345 843 17 (set (pc)
        (label_ref 478)) 650 {jump}
     (nil)
 -> 478)
;;  succ:       28 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 843 842 348)
;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 348 843 349 18 12 "" [1 uses])
(note 349 348 350 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 350 349 844 18 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:185 89 {*movsi_internal}
     (nil))
(jump_insn 844 350 845 18 (set (pc)
        (label_ref 401)) sim2fitman_fmtext_o.cpp:185 650 {jump}
     (nil)
 -> 401)
;;  succ:       24 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 845 844 412)
;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 412 845 353 19 17 "" [1 uses])
(note 353 412 354 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 354 353 355 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:187 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 355 354 356 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 375)
            (pc))) sim2fitman_fmtext_o.cpp:187 612 {*jcc_1}
     (nil)
 -> 375)
;;  succ:       20 (FALLTHRU)
;;              21
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 199 200 201 202 203 204 205 206 207 208 209 210 506 507 508 509 510
(note 356 355 357 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 357 356 358 20 (set (reg:SI 0 ax [506])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:190 89 {*movsi_internal}
     (nil))
(insn 358 357 359 20 (set (reg:DI 0 ax [orig:199 D.6004 ] [199])
        (sign_extend:DI (reg:SI 0 ax [506]))) sim2fitman_fmtext_o.cpp:190 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [506])
        (nil)))
(insn 359 358 360 20 (parallel [
            (set (reg:DI 1 dx [orig:200 D.6004 ] [200])
                (ashift:DI (reg:DI 0 ax [orig:199 D.6004 ] [199])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:190 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:199 D.6004 ] [199])
        (nil)))
(insn 360 359 361 20 (set (reg/f:DI 0 ax [507])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 in_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:190 87 {*movdi_internal_rex64}
     (nil))
(insn 361 360 362 20 (parallel [
            (set (reg/f:DI 0 ax [orig:201 D.6010 ] [201])
                (plus:DI (reg/f:DI 0 ax [507])
                    (reg:DI 1 dx [orig:200 D.6004 ] [200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:190 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [507])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:200 D.6004 ] [200])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 in_data+0 S8 A64])
                    (reg:DI 1 dx [orig:200 D.6004 ] [200]))
                (nil)))))
(insn 362 361 363 20 (set (reg/f:DI 0 ax [orig:202 D.6012 ] [202])
        (mem/f/j:DI (reg/f:DI 0 ax [orig:201 D.6010 ] [201]) [0 _198->fl+0 S8 A64])) sim2fitman_fmtext_o.cpp:190 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:201 D.6010 ] [201])
        (nil)))
(insn 363 362 364 20 (set (reg:SI 1 dx [508])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:190 89 {*movsi_internal}
     (nil))
(insn 364 363 365 20 (set (reg:DI 1 dx [orig:203 D.6004 ] [203])
        (sign_extend:DI (reg:SI 1 dx [508]))) sim2fitman_fmtext_o.cpp:190 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [508])
        (nil)))
(insn 365 364 366 20 (parallel [
            (set (reg:DI 1 dx [orig:204 D.6004 ] [204])
                (ashift:DI (reg:DI 1 dx [orig:203 D.6004 ] [203])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:190 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:203 D.6004 ] [203])
        (nil)))
(insn 366 365 367 20 (parallel [
            (set (reg/f:DI 0 ax [orig:205 D.6012 ] [205])
                (plus:DI (reg/f:DI 0 ax [orig:202 D.6012 ] [202])
                    (reg:DI 1 dx [orig:204 D.6004 ] [204])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:190 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:204 D.6004 ] [204])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:202 D.6012 ] [202])
            (nil))))
(insn 367 366 368 20 (set (reg:SI 1 dx [509])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:190 89 {*movsi_internal}
     (nil))
(insn 368 367 369 20 (set (reg:DI 1 dx [orig:206 D.6004 ] [206])
        (sign_extend:DI (reg:SI 1 dx [509]))) sim2fitman_fmtext_o.cpp:190 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [509])
        (nil)))
(insn 369 368 370 20 (parallel [
            (set (reg:DI 2 cx [orig:207 D.6004 ] [207])
                (ashift:DI (reg:DI 1 dx [orig:206 D.6004 ] [206])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:190 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:206 D.6004 ] [206])
        (nil)))
(insn 370 369 371 20 (set (reg/f:DI 1 dx [510])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 temp_double+0 S8 A64])) sim2fitman_fmtext_o.cpp:190 87 {*movdi_internal_rex64}
     (nil))
(insn 371 370 372 20 (parallel [
            (set (reg/f:DI 1 dx [orig:208 D.6019 ] [208])
                (plus:DI (reg/f:DI 1 dx [510])
                    (reg:DI 2 cx [orig:207 D.6004 ] [207])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:190 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [510])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:207 D.6004 ] [207])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -40 [0xffffffffffffffd8])) [0 temp_double+0 S8 A64])
                    (reg:DI 2 cx [orig:207 D.6004 ] [207]))
                (nil)))))
(insn 372 371 373 20 (set (reg:DF 21 xmm0 [orig:209 D.6020 ] [209])
        (mem:DF (reg/f:DI 1 dx [orig:208 D.6019 ] [208]) [0 *_205+0 S8 A64])) sim2fitman_fmtext_o.cpp:190 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:208 D.6019 ] [208])
        (nil)))
(insn 373 372 374 20 (set (reg:SF 21 xmm0 [orig:210 D.6021 ] [210])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:209 D.6020 ] [209]))) sim2fitman_fmtext_o.cpp:190 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:209 D.6020 ] [209])
        (nil)))
(insn 374 373 375 20 (set (mem:SF (reg/f:DI 0 ax [orig:205 D.6012 ] [205]) [0 *_202+0 S4 A32])
        (reg:SF 21 xmm0 [orig:210 D.6021 ] [210])) sim2fitman_fmtext_o.cpp:190 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:210 D.6021 ] [210])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:205 D.6012 ] [205])
            (nil))))
;;  succ:       21 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19
;;              20 (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 375 374 376 21 15 "" [1 uses])
(note 376 375 377 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 377 376 378 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman_fmtext_o.cpp:202 7 {*cmpsi_1}
     (nil))
(jump_insn 378 377 379 21 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 398)
            (pc))) sim2fitman_fmtext_o.cpp:202 612 {*jcc_1}
     (nil)
 -> 398)
;;  succ:       22 (FALLTHRU)
;;              23
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 211 212 213 214 215 216 217 218 219 220 221 222 511 512 513 514 515
(note 379 378 380 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 380 379 381 22 (set (reg:SI 0 ax [511])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:205 89 {*movsi_internal}
     (nil))
(insn 381 380 382 22 (set (reg:DI 0 ax [orig:211 D.6004 ] [211])
        (sign_extend:DI (reg:SI 0 ax [511]))) sim2fitman_fmtext_o.cpp:205 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [511])
        (nil)))
(insn 382 381 383 22 (parallel [
            (set (reg:DI 1 dx [orig:212 D.6004 ] [212])
                (ashift:DI (reg:DI 0 ax [orig:211 D.6004 ] [211])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:205 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:211 D.6004 ] [211])
        (nil)))
(insn 383 382 384 22 (set (reg/f:DI 0 ax [512])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 in_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:205 87 {*movdi_internal_rex64}
     (nil))
(insn 384 383 385 22 (parallel [
            (set (reg/f:DI 0 ax [orig:213 D.6010 ] [213])
                (plus:DI (reg/f:DI 0 ax [512])
                    (reg:DI 1 dx [orig:212 D.6004 ] [212])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:205 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [512])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:212 D.6004 ] [212])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 in_data+0 S8 A64])
                    (reg:DI 1 dx [orig:212 D.6004 ] [212]))
                (nil)))))
(insn 385 384 386 22 (set (reg/f:DI 0 ax [orig:214 D.6012 ] [214])
        (mem/f/j:DI (reg/f:DI 0 ax [orig:213 D.6010 ] [213]) [0 _210->fl+0 S8 A64])) sim2fitman_fmtext_o.cpp:205 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:213 D.6010 ] [213])
        (nil)))
(insn 386 385 387 22 (set (reg:SI 1 dx [513])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:205 89 {*movsi_internal}
     (nil))
(insn 387 386 388 22 (set (reg:DI 1 dx [orig:215 D.6004 ] [215])
        (sign_extend:DI (reg:SI 1 dx [513]))) sim2fitman_fmtext_o.cpp:205 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [513])
        (nil)))
(insn 388 387 389 22 (parallel [
            (set (reg:DI 1 dx [orig:216 D.6004 ] [216])
                (ashift:DI (reg:DI 1 dx [orig:215 D.6004 ] [215])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:205 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:215 D.6004 ] [215])
        (nil)))
(insn 389 388 390 22 (parallel [
            (set (reg/f:DI 0 ax [orig:217 D.6012 ] [217])
                (plus:DI (reg/f:DI 0 ax [orig:214 D.6012 ] [214])
                    (reg:DI 1 dx [orig:216 D.6004 ] [216])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:205 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:216 D.6004 ] [216])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:214 D.6012 ] [214])
            (nil))))
(insn 390 389 391 22 (set (reg:SI 1 dx [514])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:205 89 {*movsi_internal}
     (nil))
(insn 391 390 392 22 (set (reg:DI 1 dx [orig:218 D.6004 ] [218])
        (sign_extend:DI (reg:SI 1 dx [514]))) sim2fitman_fmtext_o.cpp:205 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [514])
        (nil)))
(insn 392 391 393 22 (parallel [
            (set (reg:DI 2 cx [orig:219 D.6004 ] [219])
                (ashift:DI (reg:DI 1 dx [orig:218 D.6004 ] [218])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:205 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:218 D.6004 ] [218])
        (nil)))
(insn 393 392 394 22 (set (reg/f:DI 1 dx [515])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 temp_double2+0 S8 A64])) sim2fitman_fmtext_o.cpp:205 87 {*movdi_internal_rex64}
     (nil))
(insn 394 393 395 22 (parallel [
            (set (reg/f:DI 1 dx [orig:220 D.6019 ] [220])
                (plus:DI (reg/f:DI 1 dx [515])
                    (reg:DI 2 cx [orig:219 D.6004 ] [219])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:205 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [515])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:219 D.6004 ] [219])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -32 [0xffffffffffffffe0])) [0 temp_double2+0 S8 A64])
                    (reg:DI 2 cx [orig:219 D.6004 ] [219]))
                (nil)))))
(insn 395 394 396 22 (set (reg:DF 21 xmm0 [orig:221 D.6020 ] [221])
        (mem:DF (reg/f:DI 1 dx [orig:220 D.6019 ] [220]) [0 *_217+0 S8 A64])) sim2fitman_fmtext_o.cpp:205 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:220 D.6019 ] [220])
        (nil)))
(insn 396 395 397 22 (set (reg:SF 21 xmm0 [orig:222 D.6021 ] [222])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:221 D.6020 ] [221]))) sim2fitman_fmtext_o.cpp:205 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:221 D.6020 ] [221])
        (nil)))
(insn 397 396 398 22 (set (mem:SF (reg/f:DI 0 ax [orig:217 D.6012 ] [217]) [0 *_214+0 S4 A32])
        (reg:SF 21 xmm0 [orig:222 D.6021 ] [222])) sim2fitman_fmtext_o.cpp:205 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:222 D.6021 ] [222])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:217 D.6012 ] [217])
            (nil))))
;;  succ:       23 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21
;;              22 (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 398 397 399 23 16 "" [1 uses])
(note 399 398 400 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 400 399 401 23 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:185 273 {*addsi_1}
     (nil))
;;  succ:       24 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 24, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23 (FALLTHRU,DFS_BACK)
;;              18 [100.0%] 
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 193 194 195 196 197 198 516 517 518
(code_label 401 400 402 24 14 "" [1 uses])
(note 402 401 403 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 403 402 404 24 (set (reg:SI 0 ax [516])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:185 89 {*movsi_internal}
     (nil))
(insn 404 403 405 24 (set (reg:DI 0 ax [orig:193 D.6007 ] [193])
        (sign_extend:DI (reg:SI 0 ax [516]))) sim2fitman_fmtext_o.cpp:185 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [516])
        (nil)))
(insn 405 404 406 24 (set (reg:SI 1 dx [517])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:185 89 {*movsi_internal}
     (nil))
(insn 406 405 898 24 (set (reg:DI 1 dx [orig:194 D.6004 ] [194])
        (sign_extend:DI (reg:SI 1 dx [517]))) sim2fitman_fmtext_o.cpp:185 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [517])
        (nil)))
(insn 898 406 407 24 (set (reg:DI 2 cx [orig:195 D.6004 ] [195])
        (reg:DI 1 dx [orig:194 D.6004 ] [194])) sim2fitman_fmtext_o.cpp:185 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:194 D.6004 ] [194])
        (nil)))
(insn 407 898 899 24 (parallel [
            (set (reg:DI 2 cx [orig:195 D.6004 ] [195])
                (ashift:DI (reg:DI 2 cx [orig:195 D.6004 ] [195])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:185 513 {*ashldi3_1}
     (nil))
(insn 899 407 408 24 (set (reg:DI 2 cx [orig:195 D.6004 ] [195])
        (reg:DI 2 cx [orig:195 D.6004 ] [195])) sim2fitman_fmtext_o.cpp:185 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:195 D.6004 ] [195])
        (nil)))
(insn 408 899 409 24 (set (reg/f:DI 1 dx [518])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:185 87 {*movdi_internal_rex64}
     (nil))
(insn 409 408 410 24 (parallel [
            (set (reg/f:DI 1 dx [orig:196 D.6006 ] [196])
                (plus:DI (reg/f:DI 1 dx [518])
                    (reg:DI 2 cx [orig:195 D.6004 ] [195])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:185 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [518])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:195 D.6004 ] [195])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 2 cx [orig:195 D.6004 ] [195]))
                (nil)))))
(insn 410 409 411 24 (set (reg:DI 1 dx [orig:197 D.6007 ] [197])
        (mem/j:DI (plus:DI (reg/f:DI 1 dx [orig:196 D.6006 ] [196])
                (const_int 16 [0x10])) [0 _193->np.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:185 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:196 D.6006 ] [196])
        (nil)))
(insn 411 410 413 24 (parallel [
            (set (reg:DI 1 dx [orig:198 D.6007 ] [198])
                (ashift:DI (reg:DI 1 dx [orig:197 D.6007 ] [197])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:185 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:197 D.6007 ] [197])
        (nil)))
(insn 413 411 414 24 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 0 ax [orig:193 D.6007 ] [193])
            (reg:DI 1 dx [orig:198 D.6007 ] [198]))) sim2fitman_fmtext_o.cpp:185 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:198 D.6007 ] [198])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:193 D.6007 ] [193])
            (nil))))
(jump_insn 414 413 846 24 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 412)
            (pc))) sim2fitman_fmtext_o.cpp:185 612 {*jcc_1}
     (nil)
 -> 412)
;;  succ:       19
;;              25 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 25, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 24, next block 26, flags: (NEW, RTL, MODIFIED)
;;  pred:       24 (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 846 414 847 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(jump_insn 847 846 848 25 (set (pc)
        (label_ref 478)) 650 {jump}
     (nil)
 -> 478)
;;  succ:       28 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 848 847 418)
;; basic block 26, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 519 520 521 522 523 524 525 526 527 528 529 530 531
(code_label 418 848 419 26 9 "" [1 uses])
(note 419 418 420 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 420 419 421 26 (set (reg:SI 0 ax [519])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:233 89 {*movsi_internal}
     (nil))
(insn 421 420 422 26 (set (reg:DI 0 ax [orig:223 D.6004 ] [223])
        (sign_extend:DI (reg:SI 0 ax [519]))) sim2fitman_fmtext_o.cpp:233 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [519])
        (nil)))
(insn 422 421 423 26 (parallel [
            (set (reg:DI 1 dx [orig:224 D.6004 ] [224])
                (ashift:DI (reg:DI 0 ax [orig:223 D.6004 ] [223])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:233 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:223 D.6004 ] [223])
        (nil)))
(insn 423 422 424 26 (set (reg/f:DI 0 ax [520])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [0 in_file+0 S8 A64])) sim2fitman_fmtext_o.cpp:233 87 {*movdi_internal_rex64}
     (nil))
(insn 424 423 425 26 (parallel [
            (set (reg/f:DI 0 ax [orig:225 D.6015 ] [225])
                (plus:DI (reg/f:DI 0 ax [520])
                    (reg:DI 1 dx [orig:224 D.6004 ] [224])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:233 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [520])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:224 D.6004 ] [224])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (reg/f:DI 16 argp) [0 in_file+0 S8 A64])
                    (reg:DI 1 dx [orig:224 D.6004 ] [224]))
                (nil)))))
(insn 425 424 426 26 (set (reg/f:DI 2 cx [orig:226 D.6016 ] [226])
        (mem/f:DI (reg/f:DI 0 ax [orig:225 D.6015 ] [225]) [0 *_223+0 S8 A64])) sim2fitman_fmtext_o.cpp:233 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:225 D.6015 ] [225])
        (nil)))
(insn 426 425 427 26 (set (reg:SI 0 ax [521])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:233 89 {*movsi_internal}
     (nil))
(insn 427 426 900 26 (set (reg:DI 0 ax [orig:227 D.6004 ] [227])
        (sign_extend:DI (reg:SI 0 ax [521]))) sim2fitman_fmtext_o.cpp:233 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [521])
        (nil)))
(insn 900 427 428 26 (set (reg:DI 0 ax [orig:228 D.6004 ] [228])
        (reg:DI 0 ax [orig:227 D.6004 ] [227])) sim2fitman_fmtext_o.cpp:233 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:227 D.6004 ] [227])
        (nil)))
(insn 428 900 901 26 (parallel [
            (set (reg:DI 0 ax [orig:228 D.6004 ] [228])
                (ashift:DI (reg:DI 0 ax [orig:228 D.6004 ] [228])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:233 513 {*ashldi3_1}
     (nil))
(insn 901 428 429 26 (set (reg:DI 1 dx [orig:228 D.6004 ] [228])
        (reg:DI 0 ax [orig:228 D.6004 ] [228])) sim2fitman_fmtext_o.cpp:233 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:228 D.6004 ] [228])
        (nil)))
(insn 429 901 430 26 (set (reg/f:DI 0 ax [522])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:233 87 {*movdi_internal_rex64}
     (nil))
(insn 430 429 431 26 (parallel [
            (set (reg/f:DI 0 ax [orig:229 D.6006 ] [229])
                (plus:DI (reg/f:DI 0 ax [522])
                    (reg:DI 1 dx [orig:228 D.6004 ] [228])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:233 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [522])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:228 D.6004 ] [228])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 1 dx [orig:228 D.6004 ] [228]))
                (nil)))))
(insn 431 430 432 26 (set (reg:DI 0 ax [orig:230 D.6007 ] [230])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:229 D.6006 ] [229])
                (const_int 16 [0x10])) [0 _227->np.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:233 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:229 D.6006 ] [229])
        (nil)))
(insn 432 431 433 26 (parallel [
            (set (reg:DI 0 ax [orig:231 D.6007 ] [231])
                (ashift:DI (reg:DI 0 ax [orig:230 D.6007 ] [230])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:233 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:230 D.6007 ] [230])
        (nil)))
(insn 433 432 434 26 (set (reg:DI 1 dx [orig:232 D.6004 ] [232])
        (reg:DI 0 ax [orig:231 D.6007 ] [231])) sim2fitman_fmtext_o.cpp:233 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:231 D.6007 ] [231])
        (nil)))
(insn 434 433 435 26 (set (reg:SI 0 ax [523])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:232 89 {*movsi_internal}
     (nil))
(insn 435 434 902 26 (set (reg:DI 0 ax [orig:233 D.6004 ] [233])
        (sign_extend:DI (reg:SI 0 ax [523]))) sim2fitman_fmtext_o.cpp:232 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [523])
        (nil)))
(insn 902 435 436 26 (set (reg:DI 0 ax [orig:234 D.6004 ] [234])
        (reg:DI 0 ax [orig:233 D.6004 ] [233])) sim2fitman_fmtext_o.cpp:232 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:233 D.6004 ] [233])
        (nil)))
(insn 436 902 903 26 (parallel [
            (set (reg:DI 0 ax [orig:234 D.6004 ] [234])
                (ashift:DI (reg:DI 0 ax [orig:234 D.6004 ] [234])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:232 513 {*ashldi3_1}
     (nil))
(insn 903 436 437 26 (set (reg:DI 4 si [orig:234 D.6004 ] [234])
        (reg:DI 0 ax [orig:234 D.6004 ] [234])) sim2fitman_fmtext_o.cpp:232 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:234 D.6004 ] [234])
        (nil)))
(insn 437 903 438 26 (set (reg/f:DI 0 ax [524])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:232 87 {*movdi_internal_rex64}
     (nil))
(insn 438 437 439 26 (parallel [
            (set (reg/f:DI 0 ax [orig:235 D.6006 ] [235])
                (plus:DI (reg/f:DI 0 ax [524])
                    (reg:DI 4 si [orig:234 D.6004 ] [234])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:232 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [524])
        (expr_list:REG_DEAD (reg:DI 4 si [orig:234 D.6004 ] [234])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 4 si [orig:234 D.6004 ] [234]))
                (nil)))))
(insn 439 438 904 26 (set (reg:DI 0 ax [orig:236 D.6007 ] [236])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:235 D.6006 ] [235])
                (const_int 24 [0x18])) [0 _233->ebytes.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:232 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:235 D.6006 ] [235])
        (nil)))
(insn 904 439 440 26 (set (reg:DI 4 si [525])
        (reg:DI 0 ax [orig:236 D.6007 ] [236])) sim2fitman_fmtext_o.cpp:232 87 {*movdi_internal_rex64}
     (nil))
(insn 440 904 905 26 (parallel [
            (set (reg:DI 4 si [525])
                (lshiftrt:DI (reg:DI 4 si [525])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:232 547 {*lshrdi3_1}
     (nil))
(insn 905 440 441 26 (set (reg:DI 4 si [525])
        (reg:DI 4 si [525])) sim2fitman_fmtext_o.cpp:232 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [525])
        (nil)))
(insn 441 905 442 26 (parallel [
            (set (reg:DI 0 ax [526])
                (plus:DI (reg:DI 0 ax [orig:236 D.6007 ] [236])
                    (reg:DI 4 si [525])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:232 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 4 si [525])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:236 D.6007 ] [236])
            (nil))))
(insn 442 441 443 26 (parallel [
            (set (reg:DI 0 ax [527])
                (ashiftrt:DI (reg:DI 0 ax [526])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:232 548 {*ashrdi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [526])
        (nil)))
(insn 443 442 444 26 (set (reg:DI 0 ax [orig:237 D.6007 ] [237])
        (reg:DI 0 ax [527])) sim2fitman_fmtext_o.cpp:232 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [527])
        (nil)))
(insn 444 443 445 26 (set (reg:DI 4 si [orig:238 D.6004 ] [238])
        (reg:DI 0 ax [orig:237 D.6007 ] [237])) sim2fitman_fmtext_o.cpp:233 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:237 D.6007 ] [237])
        (nil)))
(insn 445 444 446 26 (set (reg:SI 0 ax [528])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:232 89 {*movsi_internal}
     (nil))
(insn 446 445 447 26 (set (reg:DI 0 ax [orig:239 D.6004 ] [239])
        (sign_extend:DI (reg:SI 0 ax [528]))) sim2fitman_fmtext_o.cpp:232 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [528])
        (nil)))
(insn 447 446 448 26 (parallel [
            (set (reg:DI 5 di [orig:240 D.6004 ] [240])
                (ashift:DI (reg:DI 0 ax [orig:239 D.6004 ] [239])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:232 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:239 D.6004 ] [239])
        (nil)))
(insn 448 447 449 26 (set (reg/f:DI 0 ax [529])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 in_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:232 87 {*movdi_internal_rex64}
     (nil))
(insn 449 448 450 26 (parallel [
            (set (reg/f:DI 0 ax [orig:241 D.6010 ] [241])
                (plus:DI (reg/f:DI 0 ax [529])
                    (reg:DI 5 di [orig:240 D.6004 ] [240])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:232 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [529])
        (expr_list:REG_DEAD (reg:DI 5 di [orig:240 D.6004 ] [240])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 in_data+0 S8 A64])
                    (reg:DI 5 di [orig:240 D.6004 ] [240]))
                (nil)))))
(insn 450 449 451 26 (set (reg/f:DI 0 ax [orig:242 D.6012 ] [242])
        (mem/f/j:DI (reg/f:DI 0 ax [orig:241 D.6010 ] [241]) [0 _239->fl+0 S8 A64])) sim2fitman_fmtext_o.cpp:233 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:241 D.6010 ] [241])
        (nil)))
(insn 451 450 452 26 (set (reg:DI 2 cx)
        (reg/f:DI 2 cx [orig:226 D.6016 ] [226])) sim2fitman_fmtext_o.cpp:233 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:226 D.6016 ] [226])
        (nil)))
(insn 452 451 453 26 (set (reg:DI 1 dx)
        (reg:DI 1 dx [orig:232 D.6004 ] [232])) sim2fitman_fmtext_o.cpp:233 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:232 D.6004 ] [232])
        (nil)))
(insn 453 452 454 26 (set (reg:DI 4 si)
        (reg:DI 4 si [orig:238 D.6004 ] [238])) sim2fitman_fmtext_o.cpp:233 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [orig:238 D.6004 ] [238])
        (nil)))
(insn 454 453 455 26 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:242 D.6012 ] [242])) sim2fitman_fmtext_o.cpp:233 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:242 D.6012 ] [242])
        (nil)))
(call_insn 455 454 456 26 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fread") [flags 0x41]  <function_decl 0x7f93105efa00 fread>) [0 fread S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:233 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (nil))))))
(insn 456 455 457 26 (set (reg:DI 0 ax [orig:243 D.6004 ] [243])
        (reg:DI 0 ax)) sim2fitman_fmtext_o.cpp:233 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 457 456 458 26 (set (reg:SI 1 dx [530])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:234 89 {*movsi_internal}
     (nil))
(insn 458 457 906 26 (set (reg:DI 1 dx [orig:244 D.6004 ] [244])
        (sign_extend:DI (reg:SI 1 dx [530]))) sim2fitman_fmtext_o.cpp:234 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [530])
        (nil)))
(insn 906 458 459 26 (set (reg:DI 2 cx [orig:245 D.6004 ] [245])
        (reg:DI 1 dx [orig:244 D.6004 ] [244])) sim2fitman_fmtext_o.cpp:234 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:244 D.6004 ] [244])
        (nil)))
(insn 459 906 907 26 (parallel [
            (set (reg:DI 2 cx [orig:245 D.6004 ] [245])
                (ashift:DI (reg:DI 2 cx [orig:245 D.6004 ] [245])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:234 513 {*ashldi3_1}
     (nil))
(insn 907 459 460 26 (set (reg:DI 2 cx [orig:245 D.6004 ] [245])
        (reg:DI 2 cx [orig:245 D.6004 ] [245])) sim2fitman_fmtext_o.cpp:234 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:245 D.6004 ] [245])
        (nil)))
(insn 460 907 461 26 (set (reg/f:DI 1 dx [531])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:234 87 {*movdi_internal_rex64}
     (nil))
(insn 461 460 462 26 (parallel [
            (set (reg/f:DI 1 dx [orig:246 D.6006 ] [246])
                (plus:DI (reg/f:DI 1 dx [531])
                    (reg:DI 2 cx [orig:245 D.6004 ] [245])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:234 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [531])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:245 D.6004 ] [245])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 2 cx [orig:245 D.6004 ] [245]))
                (nil)))))
(insn 462 461 463 26 (set (reg:DI 1 dx [orig:247 D.6007 ] [247])
        (mem/j:DI (plus:DI (reg/f:DI 1 dx [orig:246 D.6006 ] [246])
                (const_int 16 [0x10])) [0 _245->np.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:234 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:246 D.6006 ] [246])
        (nil)))
(insn 463 462 464 26 (parallel [
            (set (reg:DI 1 dx [orig:248 D.6007 ] [248])
                (ashift:DI (reg:DI 1 dx [orig:247 D.6007 ] [247])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:234 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:247 D.6007 ] [247])
        (nil)))
(insn 464 463 465 26 (set (reg:DI 1 dx [orig:249 D.6004 ] [249])
        (reg:DI 1 dx [orig:248 D.6007 ] [248])) sim2fitman_fmtext_o.cpp:234 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:248 D.6007 ] [248])
        (nil)))
(insn 465 464 466 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [orig:243 D.6004 ] [243])
            (reg:DI 1 dx [orig:249 D.6004 ] [249]))) sim2fitman_fmtext_o.cpp:232 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:249 D.6004 ] [249])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:243 D.6004 ] [243])
            (nil))))
(insn 466 465 467 26 (set (reg:QI 0 ax [orig:250 retval.0 ] [250])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:232 608 {*setcc_qi}
     (nil))
(insn 467 466 468 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:250 retval.0 ] [250])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:232 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:250 retval.0 ] [250])
        (nil)))
(jump_insn 468 467 469 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 478)
            (pc))) sim2fitman_fmtext_o.cpp:232 612 {*jcc_1}
     (nil)
 -> 478)
;;  succ:       27 (FALLTHRU)
;;              28
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 27, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 251 532 533 534 535
(note 469 468 470 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 470 469 471 27 (set (reg:SI 0 ax [533])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:235 89 {*movsi_internal}
     (nil))
(insn 471 470 908 27 (set (reg:DI 0 ax [532])
        (sign_extend:DI (reg:SI 0 ax [533]))) sim2fitman_fmtext_o.cpp:235 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [533])
        (nil)))
(insn 908 471 472 27 (set (reg:DI 0 ax [534])
        (reg:DI 0 ax [532])) sim2fitman_fmtext_o.cpp:235 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [532])
        (nil)))
(insn 472 908 909 27 (parallel [
            (set (reg:DI 0 ax [534])
                (ashift:DI (reg:DI 0 ax [534])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:235 513 {*ashldi3_1}
     (nil))
(insn 909 472 473 27 (set (reg:DI 1 dx [534])
        (reg:DI 0 ax [534])) sim2fitman_fmtext_o.cpp:235 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [534])
        (nil)))
(insn 473 909 474 27 (set (reg/f:DI 0 ax [535])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 file+0 S8 A64])) sim2fitman_fmtext_o.cpp:235 87 {*movdi_internal_rex64}
     (nil))
(insn 474 473 475 27 (parallel [
            (set (reg/f:DI 0 ax [orig:251 D.6018 ] [251])
                (plus:DI (reg/f:DI 0 ax [535])
                    (reg:DI 1 dx [534])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:235 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [535])
        (expr_list:REG_DEAD (reg:DI 1 dx [534])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -104 [0xffffffffffffff98])) [0 file+0 S8 A64])
                    (reg:DI 1 dx [534]))
                (nil)))))
(insn 475 474 476 27 (set (reg:DI 4 si)
        (reg/f:DI 0 ax [orig:251 D.6018 ] [251])) sim2fitman_fmtext_o.cpp:235 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:251 D.6018 ] [251])
        (nil)))
(insn 476 475 477 27 (set (reg:DI 5 di)
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [0 in_file+0 S8 A64])) sim2fitman_fmtext_o.cpp:235 87 {*movdi_internal_rex64}
     (nil))
(call_insn 477 476 478 27 (call (mem:QI (symbol_ref:DI ("_Z7exit_06PP8_IO_FILEPc") [flags 0x41]  <function_decl 0x7f9310734000 exit_06>) [0 exit_06 S1 A8])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:235 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
;;  succ:       28 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 28, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%] 
;;              26
;;              27 (FALLTHRU)
;;              25 [100.0%] 
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 478 477 479 28 13 "" [3 uses])
(note 479 478 480 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 480 479 481 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int 48 [0x30])) [0 swap_bytes+0 S4 A64])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:240 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 481 480 482 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 586)
            (pc))) sim2fitman_fmtext_o.cpp:240 612 {*jcc_1}
     (nil)
 -> 586)
;;  succ:       29 (FALLTHRU)
;;              37
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 29, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 482 481 483 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 483 482 849 29 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:241 89 {*movsi_internal}
     (nil))
(jump_insn 849 483 850 29 (set (pc)
        (label_ref 572)) sim2fitman_fmtext_o.cpp:241 650 {jump}
     (nil)
 -> 572)
;;  succ:       36 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 850 849 583)
;; basic block 30, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 258 259 260 261 262 263 536 537
(code_label 583 850 486 30 23 "" [1 uses])
(note 486 583 487 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 487 486 488 30 (set (reg:SI 0 ax [536])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:242 89 {*movsi_internal}
     (nil))
(insn 488 487 910 30 (set (reg:DI 0 ax [orig:258 D.6004 ] [258])
        (sign_extend:DI (reg:SI 0 ax [536]))) sim2fitman_fmtext_o.cpp:242 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [536])
        (nil)))
(insn 910 488 489 30 (set (reg:DI 0 ax [orig:259 D.6004 ] [259])
        (reg:DI 0 ax [orig:258 D.6004 ] [258])) sim2fitman_fmtext_o.cpp:242 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:258 D.6004 ] [258])
        (nil)))
(insn 489 910 911 30 (parallel [
            (set (reg:DI 0 ax [orig:259 D.6004 ] [259])
                (ashift:DI (reg:DI 0 ax [orig:259 D.6004 ] [259])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:242 513 {*ashldi3_1}
     (nil))
(insn 911 489 490 30 (set (reg:DI 1 dx [orig:259 D.6004 ] [259])
        (reg:DI 0 ax [orig:259 D.6004 ] [259])) sim2fitman_fmtext_o.cpp:242 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:259 D.6004 ] [259])
        (nil)))
(insn 490 911 491 30 (set (reg/f:DI 0 ax [537])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:242 87 {*movdi_internal_rex64}
     (nil))
(insn 491 490 492 30 (parallel [
            (set (reg/f:DI 0 ax [orig:260 D.6006 ] [260])
                (plus:DI (reg/f:DI 0 ax [537])
                    (reg:DI 1 dx [orig:259 D.6004 ] [259])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:242 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [537])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:259 D.6004 ] [259])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 1 dx [orig:259 D.6004 ] [259]))
                (nil)))))
(insn 492 491 493 30 (set (reg:DI 0 ax [orig:261 D.6007 ] [261])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:260 D.6006 ] [260])
                (const_int 24 [0x18])) [0 _261->ebytes.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:242 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:260 D.6006 ] [260])
        (nil)))
(insn 493 492 494 30 (set (reg:DI 0 ax [orig:262 D.6017 ] [262])
        (reg:DI 0 ax [orig:261 D.6007 ] [261])) sim2fitman_fmtext_o.cpp:242 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:261 D.6007 ] [261])
        (nil)))
(insn 494 493 495 30 (parallel [
            (set (reg:DI 0 ax [orig:263 D.6017 ] [263])
                (plus:DI (reg:DI 0 ax [orig:262 D.6017 ] [262])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:242 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:262 D.6017 ] [262])
        (nil)))
(insn 495 494 496 30 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 0 ax [orig:263 D.6017 ] [263])
            (const_int 1 [0x1]))) sim2fitman_fmtext_o.cpp:242 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:263 D.6017 ] [263])
        (nil)))
(jump_insn 496 495 497 30 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 513)
            (pc))) sim2fitman_fmtext_o.cpp:242 612 {*jcc_1}
     (nil)
 -> 513)
;;  succ:       31 (FALLTHRU)
;;              32
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 31, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       30 (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 264 265 266 267 268 269 270 538 539 540
(note 497 496 498 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 498 497 499 31 (set (reg:SI 0 ax [538])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:243 89 {*movsi_internal}
     (nil))
(insn 499 498 500 31 (set (reg:DI 0 ax [orig:264 D.6004 ] [264])
        (sign_extend:DI (reg:SI 0 ax [538]))) sim2fitman_fmtext_o.cpp:243 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [538])
        (nil)))
(insn 500 499 501 31 (parallel [
            (set (reg:DI 1 dx [orig:265 D.6004 ] [265])
                (ashift:DI (reg:DI 0 ax [orig:264 D.6004 ] [264])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:243 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:264 D.6004 ] [264])
        (nil)))
(insn 501 500 502 31 (set (reg/f:DI 0 ax [539])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 in_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:243 87 {*movdi_internal_rex64}
     (nil))
(insn 502 501 503 31 (parallel [
            (set (reg/f:DI 0 ax [orig:266 D.6010 ] [266])
                (plus:DI (reg/f:DI 0 ax [539])
                    (reg:DI 1 dx [orig:265 D.6004 ] [265])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:243 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [539])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:265 D.6004 ] [265])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 in_data+0 S8 A64])
                    (reg:DI 1 dx [orig:265 D.6004 ] [265]))
                (nil)))))
(insn 503 502 504 31 (set (reg/f:DI 0 ax [orig:267 D.6022 ] [267])
        (mem/f/j:DI (reg/f:DI 0 ax [orig:266 D.6010 ] [266]) [0 _267->sh+0 S8 A64])) sim2fitman_fmtext_o.cpp:243 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:266 D.6010 ] [266])
        (nil)))
(insn 504 503 505 31 (set (reg:SI 1 dx [540])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:243 89 {*movsi_internal}
     (nil))
(insn 505 504 506 31 (set (reg:DI 1 dx [orig:268 D.6004 ] [268])
        (sign_extend:DI (reg:SI 1 dx [540]))) sim2fitman_fmtext_o.cpp:243 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [540])
        (nil)))
(insn 506 505 507 31 (parallel [
            (set (reg:DI 1 dx [orig:269 D.6004 ] [269])
                (ashift:DI (reg:DI 1 dx [orig:268 D.6004 ] [268])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:243 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:268 D.6004 ] [268])
        (nil)))
(insn 507 506 508 31 (parallel [
            (set (reg/f:DI 0 ax [orig:270 D.6023 ] [270])
                (plus:DI (reg/f:DI 0 ax [orig:267 D.6022 ] [267])
                    (reg:DI 1 dx [orig:269 D.6004 ] [269])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:243 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:269 D.6004 ] [269])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:267 D.6022 ] [267])
            (nil))))
(insn 508 507 509 31 (set (reg:SI 4 si)
        (const_int 2 [0x2])) sim2fitman_fmtext_o.cpp:243 89 {*movsi_internal}
     (nil))
(insn 509 508 510 31 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:270 D.6023 ] [270])) sim2fitman_fmtext_o.cpp:243 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:270 D.6023 ] [270])
        (nil)))
(call_insn 510 509 851 31 (call (mem:QI (symbol_ref:DI ("_Z9swapBytesPci") [flags 0x41]  <function_decl 0x7f9310730000 swapBytes>) [0 swapBytes S1 A8])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:243 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (nil))))
(jump_insn 851 510 852 31 (set (pc)
        (label_ref 569)) 650 {jump}
     (nil)
 -> 569)
;;  succ:       35 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 852 851 513)
;; basic block 32, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       30
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 271 272 273 274 275 276 541 542
(code_label 513 852 514 32 20 "" [1 uses])
(note 514 513 515 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 515 514 516 32 (set (reg:SI 0 ax [541])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:244 89 {*movsi_internal}
     (nil))
(insn 516 515 912 32 (set (reg:DI 0 ax [orig:271 D.6004 ] [271])
        (sign_extend:DI (reg:SI 0 ax [541]))) sim2fitman_fmtext_o.cpp:244 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [541])
        (nil)))
(insn 912 516 517 32 (set (reg:DI 0 ax [orig:272 D.6004 ] [272])
        (reg:DI 0 ax [orig:271 D.6004 ] [271])) sim2fitman_fmtext_o.cpp:244 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:271 D.6004 ] [271])
        (nil)))
(insn 517 912 913 32 (parallel [
            (set (reg:DI 0 ax [orig:272 D.6004 ] [272])
                (ashift:DI (reg:DI 0 ax [orig:272 D.6004 ] [272])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:244 513 {*ashldi3_1}
     (nil))
(insn 913 517 518 32 (set (reg:DI 1 dx [orig:272 D.6004 ] [272])
        (reg:DI 0 ax [orig:272 D.6004 ] [272])) sim2fitman_fmtext_o.cpp:244 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:272 D.6004 ] [272])
        (nil)))
(insn 518 913 519 32 (set (reg/f:DI 0 ax [542])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:244 87 {*movdi_internal_rex64}
     (nil))
(insn 519 518 520 32 (parallel [
            (set (reg/f:DI 0 ax [orig:273 D.6006 ] [273])
                (plus:DI (reg/f:DI 0 ax [542])
                    (reg:DI 1 dx [orig:272 D.6004 ] [272])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:244 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [542])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:272 D.6004 ] [272])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 1 dx [orig:272 D.6004 ] [272]))
                (nil)))))
(insn 520 519 521 32 (set (reg:DI 0 ax [orig:274 D.6007 ] [274])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:273 D.6006 ] [273])
                (const_int 24 [0x18])) [0 _274->ebytes.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:244 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:273 D.6006 ] [273])
        (nil)))
(insn 521 520 522 32 (set (reg:DI 0 ax [orig:275 D.6017 ] [275])
        (reg:DI 0 ax [orig:274 D.6007 ] [274])) sim2fitman_fmtext_o.cpp:244 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:274 D.6007 ] [274])
        (nil)))
(insn 522 521 523 32 (parallel [
            (set (reg:DI 0 ax [orig:276 D.6017 ] [276])
                (plus:DI (reg:DI 0 ax [orig:275 D.6017 ] [275])
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:244 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:275 D.6017 ] [275])
        (nil)))
(insn 523 522 524 32 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 0 ax [orig:276 D.6017 ] [276])
            (const_int 1 [0x1]))) sim2fitman_fmtext_o.cpp:244 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:276 D.6017 ] [276])
        (nil)))
(jump_insn 524 523 525 32 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 554)
            (pc))) sim2fitman_fmtext_o.cpp:244 612 {*jcc_1}
     (nil)
 -> 554)
;;  succ:       33 (FALLTHRU)
;;              34
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 33, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       32 (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 543 544 545 546 547 548 549
(note 525 524 526 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 526 525 527 33 (set (reg:SI 0 ax [543])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:245 89 {*movsi_internal}
     (nil))
(insn 527 526 528 33 (set (reg:DI 0 ax [orig:277 D.6004 ] [277])
        (sign_extend:DI (reg:SI 0 ax [543]))) sim2fitman_fmtext_o.cpp:245 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [543])
        (nil)))
(insn 528 527 529 33 (parallel [
            (set (reg:DI 1 dx [orig:278 D.6004 ] [278])
                (ashift:DI (reg:DI 0 ax [orig:277 D.6004 ] [277])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:245 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:277 D.6004 ] [277])
        (nil)))
(insn 529 528 530 33 (set (reg/f:DI 0 ax [544])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 temp_double+0 S8 A64])) sim2fitman_fmtext_o.cpp:245 87 {*movdi_internal_rex64}
     (nil))
(insn 530 529 531 33 (parallel [
            (set (reg/f:DI 0 ax [orig:279 D.6023 ] [279])
                (plus:DI (reg/f:DI 0 ax [544])
                    (reg:DI 1 dx [orig:278 D.6004 ] [278])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:245 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [544])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:278 D.6004 ] [278])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -40 [0xffffffffffffffd8])) [0 temp_double+0 S8 A64])
                    (reg:DI 1 dx [orig:278 D.6004 ] [278]))
                (nil)))))
(insn 531 530 532 33 (set (reg:SI 4 si)
        (const_int 8 [0x8])) sim2fitman_fmtext_o.cpp:245 89 {*movsi_internal}
     (nil))
(insn 532 531 533 33 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:279 D.6023 ] [279])) sim2fitman_fmtext_o.cpp:245 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:279 D.6023 ] [279])
        (nil)))
(call_insn 533 532 534 33 (call (mem:QI (symbol_ref:DI ("_Z9swapBytesPci") [flags 0x41]  <function_decl 0x7f9310730000 swapBytes>) [0 swapBytes S1 A8])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:245 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (nil))))
(insn 534 533 535 33 (set (reg:SI 0 ax [545])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:246 89 {*movsi_internal}
     (nil))
(insn 535 534 536 33 (set (reg:DI 0 ax [orig:280 D.6004 ] [280])
        (sign_extend:DI (reg:SI 0 ax [545]))) sim2fitman_fmtext_o.cpp:246 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [545])
        (nil)))
(insn 536 535 537 33 (parallel [
            (set (reg:DI 1 dx [orig:281 D.6004 ] [281])
                (ashift:DI (reg:DI 0 ax [orig:280 D.6004 ] [280])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:246 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:280 D.6004 ] [280])
        (nil)))
(insn 537 536 538 33 (set (reg/f:DI 0 ax [546])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 in_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:246 87 {*movdi_internal_rex64}
     (nil))
(insn 538 537 539 33 (parallel [
            (set (reg/f:DI 0 ax [orig:282 D.6010 ] [282])
                (plus:DI (reg/f:DI 0 ax [546])
                    (reg:DI 1 dx [orig:281 D.6004 ] [281])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:246 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [546])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:281 D.6004 ] [281])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 in_data+0 S8 A64])
                    (reg:DI 1 dx [orig:281 D.6004 ] [281]))
                (nil)))))
(insn 539 538 540 33 (set (reg/f:DI 0 ax [orig:283 D.6012 ] [283])
        (mem/f/j:DI (reg/f:DI 0 ax [orig:282 D.6010 ] [282]) [0 _283->fl+0 S8 A64])) sim2fitman_fmtext_o.cpp:246 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:282 D.6010 ] [282])
        (nil)))
(insn 540 539 541 33 (set (reg:SI 1 dx [547])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:246 89 {*movsi_internal}
     (nil))
(insn 541 540 542 33 (set (reg:DI 1 dx [orig:284 D.6004 ] [284])
        (sign_extend:DI (reg:SI 1 dx [547]))) sim2fitman_fmtext_o.cpp:246 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [547])
        (nil)))
(insn 542 541 543 33 (parallel [
            (set (reg:DI 1 dx [orig:285 D.6004 ] [285])
                (ashift:DI (reg:DI 1 dx [orig:284 D.6004 ] [284])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:246 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:284 D.6004 ] [284])
        (nil)))
(insn 543 542 544 33 (parallel [
            (set (reg/f:DI 0 ax [orig:286 D.6012 ] [286])
                (plus:DI (reg/f:DI 0 ax [orig:283 D.6012 ] [283])
                    (reg:DI 1 dx [orig:285 D.6004 ] [285])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:246 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:285 D.6004 ] [285])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:283 D.6012 ] [283])
            (nil))))
(insn 544 543 545 33 (set (reg:SI 1 dx [548])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:246 89 {*movsi_internal}
     (nil))
(insn 545 544 546 33 (set (reg:DI 1 dx [orig:287 D.6004 ] [287])
        (sign_extend:DI (reg:SI 1 dx [548]))) sim2fitman_fmtext_o.cpp:246 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [548])
        (nil)))
(insn 546 545 547 33 (parallel [
            (set (reg:DI 2 cx [orig:288 D.6004 ] [288])
                (ashift:DI (reg:DI 1 dx [orig:287 D.6004 ] [287])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:246 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:287 D.6004 ] [287])
        (nil)))
(insn 547 546 548 33 (set (reg/f:DI 1 dx [549])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 temp_double+0 S8 A64])) sim2fitman_fmtext_o.cpp:246 87 {*movdi_internal_rex64}
     (nil))
(insn 548 547 549 33 (parallel [
            (set (reg/f:DI 1 dx [orig:289 D.6019 ] [289])
                (plus:DI (reg/f:DI 1 dx [549])
                    (reg:DI 2 cx [orig:288 D.6004 ] [288])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:246 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [549])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:288 D.6004 ] [288])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -40 [0xffffffffffffffd8])) [0 temp_double+0 S8 A64])
                    (reg:DI 2 cx [orig:288 D.6004 ] [288]))
                (nil)))))
(insn 549 548 550 33 (set (reg:DF 21 xmm0 [orig:290 D.6020 ] [290])
        (mem:DF (reg/f:DI 1 dx [orig:289 D.6019 ] [289]) [0 *_290+0 S8 A64])) sim2fitman_fmtext_o.cpp:246 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:289 D.6019 ] [289])
        (nil)))
(insn 550 549 551 33 (set (reg:SF 21 xmm0 [orig:291 D.6021 ] [291])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:290 D.6020 ] [290]))) sim2fitman_fmtext_o.cpp:246 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:290 D.6020 ] [290])
        (nil)))
(insn 551 550 853 33 (set (mem:SF (reg/f:DI 0 ax [orig:286 D.6012 ] [286]) [0 *_287+0 S4 A32])
        (reg:SF 21 xmm0 [orig:291 D.6021 ] [291])) sim2fitman_fmtext_o.cpp:246 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:291 D.6021 ] [291])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:286 D.6012 ] [286])
            (nil))))
(jump_insn 853 551 854 33 (set (pc)
        (label_ref 569)) 650 {jump}
     (nil)
 -> 569)
;;  succ:       35 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 854 853 554)
;; basic block 34, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       32
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 292 293 294 295 296 297 298 550 551 552
(code_label 554 854 555 34 22 "" [1 uses])
(note 555 554 556 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 556 555 557 34 (set (reg:SI 0 ax [550])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:248 89 {*movsi_internal}
     (nil))
(insn 557 556 558 34 (set (reg:DI 0 ax [orig:292 D.6004 ] [292])
        (sign_extend:DI (reg:SI 0 ax [550]))) sim2fitman_fmtext_o.cpp:248 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [550])
        (nil)))
(insn 558 557 559 34 (parallel [
            (set (reg:DI 1 dx [orig:293 D.6004 ] [293])
                (ashift:DI (reg:DI 0 ax [orig:292 D.6004 ] [292])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:248 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:292 D.6004 ] [292])
        (nil)))
(insn 559 558 560 34 (set (reg/f:DI 0 ax [551])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 in_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:248 87 {*movdi_internal_rex64}
     (nil))
(insn 560 559 561 34 (parallel [
            (set (reg/f:DI 0 ax [orig:294 D.6010 ] [294])
                (plus:DI (reg/f:DI 0 ax [551])
                    (reg:DI 1 dx [orig:293 D.6004 ] [293])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:248 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [551])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:293 D.6004 ] [293])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 in_data+0 S8 A64])
                    (reg:DI 1 dx [orig:293 D.6004 ] [293]))
                (nil)))))
(insn 561 560 562 34 (set (reg/f:DI 0 ax [orig:295 D.6024 ] [295])
        (mem/f/j:DI (reg/f:DI 0 ax [orig:294 D.6010 ] [294]) [0 _295->lo+0 S8 A64])) sim2fitman_fmtext_o.cpp:248 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:294 D.6010 ] [294])
        (nil)))
(insn 562 561 563 34 (set (reg:SI 1 dx [552])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:248 89 {*movsi_internal}
     (nil))
(insn 563 562 564 34 (set (reg:DI 1 dx [orig:296 D.6004 ] [296])
        (sign_extend:DI (reg:SI 1 dx [552]))) sim2fitman_fmtext_o.cpp:248 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [552])
        (nil)))
(insn 564 563 565 34 (parallel [
            (set (reg:DI 1 dx [orig:297 D.6004 ] [297])
                (ashift:DI (reg:DI 1 dx [orig:296 D.6004 ] [296])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:248 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:296 D.6004 ] [296])
        (nil)))
(insn 565 564 566 34 (parallel [
            (set (reg/f:DI 0 ax [orig:298 D.6023 ] [298])
                (plus:DI (reg/f:DI 0 ax [orig:295 D.6024 ] [295])
                    (reg:DI 1 dx [orig:297 D.6004 ] [297])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:248 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:297 D.6004 ] [297])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:295 D.6024 ] [295])
            (nil))))
(insn 566 565 567 34 (set (reg:SI 4 si)
        (const_int 8 [0x8])) sim2fitman_fmtext_o.cpp:248 89 {*movsi_internal}
     (nil))
(insn 567 566 568 34 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:298 D.6023 ] [298])) sim2fitman_fmtext_o.cpp:248 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:298 D.6023 ] [298])
        (nil)))
(call_insn 568 567 569 34 (call (mem:QI (symbol_ref:DI ("_Z9swapBytesPci") [flags 0x41]  <function_decl 0x7f9310730000 swapBytes>) [0 swapBytes S1 A8])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:248 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (nil))))
;;  succ:       35 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 35, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       34 (FALLTHRU)
;;              31 [100.0%] 
;;              33 [100.0%] 
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 569 568 570 35 21 "" [2 uses])
(note 570 569 571 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 571 570 572 35 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:241 273 {*addsi_1}
     (nil))
;;  succ:       36 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 36, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 35, next block 37, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       35 (FALLTHRU,DFS_BACK)
;;              29 [100.0%] 
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 252 253 254 255 256 257 553 554 555
(code_label 572 571 573 36 19 "" [1 uses])
(note 573 572 574 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 574 573 575 36 (set (reg:SI 0 ax [553])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:241 89 {*movsi_internal}
     (nil))
(insn 575 574 576 36 (set (reg:DI 0 ax [orig:252 D.6007 ] [252])
        (sign_extend:DI (reg:SI 0 ax [553]))) sim2fitman_fmtext_o.cpp:241 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [553])
        (nil)))
(insn 576 575 577 36 (set (reg:SI 1 dx [554])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:241 89 {*movsi_internal}
     (nil))
(insn 577 576 914 36 (set (reg:DI 1 dx [orig:253 D.6004 ] [253])
        (sign_extend:DI (reg:SI 1 dx [554]))) sim2fitman_fmtext_o.cpp:241 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [554])
        (nil)))
(insn 914 577 578 36 (set (reg:DI 2 cx [orig:254 D.6004 ] [254])
        (reg:DI 1 dx [orig:253 D.6004 ] [253])) sim2fitman_fmtext_o.cpp:241 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:253 D.6004 ] [253])
        (nil)))
(insn 578 914 915 36 (parallel [
            (set (reg:DI 2 cx [orig:254 D.6004 ] [254])
                (ashift:DI (reg:DI 2 cx [orig:254 D.6004 ] [254])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:241 513 {*ashldi3_1}
     (nil))
(insn 915 578 579 36 (set (reg:DI 2 cx [orig:254 D.6004 ] [254])
        (reg:DI 2 cx [orig:254 D.6004 ] [254])) sim2fitman_fmtext_o.cpp:241 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:254 D.6004 ] [254])
        (nil)))
(insn 579 915 580 36 (set (reg/f:DI 1 dx [555])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:241 87 {*movdi_internal_rex64}
     (nil))
(insn 580 579 581 36 (parallel [
            (set (reg/f:DI 1 dx [orig:255 D.6006 ] [255])
                (plus:DI (reg/f:DI 1 dx [555])
                    (reg:DI 2 cx [orig:254 D.6004 ] [254])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:241 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [555])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:254 D.6004 ] [254])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 2 cx [orig:254 D.6004 ] [254]))
                (nil)))))
(insn 581 580 582 36 (set (reg:DI 1 dx [orig:256 D.6007 ] [256])
        (mem/j:DI (plus:DI (reg/f:DI 1 dx [orig:255 D.6006 ] [255])
                (const_int 16 [0x10])) [0 _256->np.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:241 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:255 D.6006 ] [255])
        (nil)))
(insn 582 581 584 36 (parallel [
            (set (reg:DI 1 dx [orig:257 D.6007 ] [257])
                (ashift:DI (reg:DI 1 dx [orig:256 D.6007 ] [256])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:241 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:256 D.6007 ] [256])
        (nil)))
(insn 584 582 585 36 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 0 ax [orig:252 D.6007 ] [252])
            (reg:DI 1 dx [orig:257 D.6007 ] [257]))) sim2fitman_fmtext_o.cpp:241 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:257 D.6007 ] [257])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:252 D.6007 ] [252])
            (nil))))
(jump_insn 585 584 586 36 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 583)
            (pc))) sim2fitman_fmtext_o.cpp:241 612 {*jcc_1}
     (nil)
 -> 583)
;;  succ:       30
;;              37 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 37, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 36, next block 38, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28
;;              36 (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 299 300 301 302 303 304 556 557
(code_label 586 585 587 37 18 "" [1 uses])
(note 587 586 588 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 588 587 589 37 (set (reg:SI 0 ax [556])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:255 89 {*movsi_internal}
     (nil))
(insn 589 588 916 37 (set (reg:DI 0 ax [orig:299 D.6004 ] [299])
        (sign_extend:DI (reg:SI 0 ax [556]))) sim2fitman_fmtext_o.cpp:255 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [556])
        (nil)))
(insn 916 589 590 37 (set (reg:DI 0 ax [orig:300 D.6004 ] [300])
        (reg:DI 0 ax [orig:299 D.6004 ] [299])) sim2fitman_fmtext_o.cpp:255 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:299 D.6004 ] [299])
        (nil)))
(insn 590 916 917 37 (parallel [
            (set (reg:DI 0 ax [orig:300 D.6004 ] [300])
                (ashift:DI (reg:DI 0 ax [orig:300 D.6004 ] [300])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:255 513 {*ashldi3_1}
     (nil))
(insn 917 590 591 37 (set (reg:DI 1 dx [orig:300 D.6004 ] [300])
        (reg:DI 0 ax [orig:300 D.6004 ] [300])) sim2fitman_fmtext_o.cpp:255 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:300 D.6004 ] [300])
        (nil)))
(insn 591 917 592 37 (set (reg/f:DI 0 ax [557])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:255 87 {*movdi_internal_rex64}
     (nil))
(insn 592 591 593 37 (parallel [
            (set (reg/f:DI 0 ax [orig:301 D.6006 ] [301])
                (plus:DI (reg/f:DI 0 ax [557])
                    (reg:DI 1 dx [orig:300 D.6004 ] [300])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:255 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [557])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:300 D.6004 ] [300])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 1 dx [orig:300 D.6004 ] [300]))
                (nil)))))
(insn 593 592 594 37 (set (reg:DI 0 ax [orig:302 D.6007 ] [302])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:301 D.6006 ] [301])
                (const_int 24 [0x18])) [0 _303->ebytes.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:255 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:301 D.6006 ] [301])
        (nil)))
(insn 594 593 595 37 (set (reg:DI 0 ax [orig:303 D.6017 ] [303])
        (reg:DI 0 ax [orig:302 D.6007 ] [302])) sim2fitman_fmtext_o.cpp:255 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:302 D.6007 ] [302])
        (nil)))
(insn 595 594 596 37 (parallel [
            (set (reg:DI 0 ax [orig:304 D.6017 ] [304])
                (plus:DI (reg:DI 0 ax [orig:303 D.6017 ] [303])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:255 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:303 D.6017 ] [303])
        (nil)))
(insn 596 595 597 37 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 0 ax [orig:304 D.6017 ] [304])
            (const_int 1 [0x1]))) sim2fitman_fmtext_o.cpp:255 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:304 D.6017 ] [304])
        (nil)))
(jump_insn 597 596 598 37 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 645)
            (pc))) sim2fitman_fmtext_o.cpp:255 612 {*jcc_1}
     (nil)
 -> 645)
;;  succ:       38 (FALLTHRU)
;;              42
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 38, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       37 (FALLTHRU)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 305 306 307 308 309 310 311 558 559
(note 598 597 599 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 599 598 600 38 (set (reg:SI 0 ax [558])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:256 89 {*movsi_internal}
     (nil))
(insn 600 599 918 38 (set (reg:DI 0 ax [orig:305 D.6004 ] [305])
        (sign_extend:DI (reg:SI 0 ax [558]))) sim2fitman_fmtext_o.cpp:256 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [558])
        (nil)))
(insn 918 600 601 38 (set (reg:DI 0 ax [orig:306 D.6004 ] [306])
        (reg:DI 0 ax [orig:305 D.6004 ] [305])) sim2fitman_fmtext_o.cpp:256 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:305 D.6004 ] [305])
        (nil)))
(insn 601 918 919 38 (parallel [
            (set (reg:DI 0 ax [orig:306 D.6004 ] [306])
                (ashift:DI (reg:DI 0 ax [orig:306 D.6004 ] [306])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:256 513 {*ashldi3_1}
     (nil))
(insn 919 601 602 38 (set (reg:DI 1 dx [orig:306 D.6004 ] [306])
        (reg:DI 0 ax [orig:306 D.6004 ] [306])) sim2fitman_fmtext_o.cpp:256 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:306 D.6004 ] [306])
        (nil)))
(insn 602 919 603 38 (set (reg/f:DI 0 ax [559])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:256 87 {*movdi_internal_rex64}
     (nil))
(insn 603 602 604 38 (parallel [
            (set (reg/f:DI 0 ax [orig:307 D.6006 ] [307])
                (plus:DI (reg/f:DI 0 ax [559])
                    (reg:DI 1 dx [orig:306 D.6004 ] [306])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:256 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [559])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:306 D.6004 ] [306])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 1 dx [orig:306 D.6004 ] [306]))
                (nil)))))
(insn 604 603 605 38 (set (reg:DI 0 ax [orig:308 D.6007 ] [308])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:307 D.6006 ] [307])
                (const_int 16 [0x10])) [0 _309->np.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:256 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:307 D.6006 ] [307])
        (nil)))
(insn 605 604 606 38 (set (reg:SI 0 ax [orig:309 D.6025 ] [309])
        (reg:SI 0 ax [orig:308 D.6007 ] [308])) sim2fitman_fmtext_o.cpp:256 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:308 D.6007 ] [308])
        (nil)))
(insn 606 605 607 38 (parallel [
            (set (reg:SI 0 ax [orig:310 D.6025 ] [310])
                (ashift:SI (reg:SI 0 ax [orig:309 D.6025 ] [309])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:256 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:309 D.6025 ] [309])
        (nil)))
(insn 607 606 608 38 (parallel [
            (set (reg:SI 0 ax [orig:311 D.6025 ] [311])
                (plus:SI (reg:SI 0 ax [orig:310 D.6025 ] [310])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:256 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:310 D.6025 ] [310])
        (nil)))
(insn 608 607 855 38 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
        (reg:SI 0 ax [orig:311 D.6025 ] [311])) sim2fitman_fmtext_o.cpp:256 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:311 D.6025 ] [311])
        (nil)))
(jump_insn 855 608 856 38 (set (pc)
        (label_ref 637)) sim2fitman_fmtext_o.cpp:256 650 {jump}
     (nil)
 -> 637)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 856 855 639)
;; basic block 39, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       40
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 560 561 562 563 564 565 566
(code_label 639 856 611 39 26 "" [1 uses])
(note 611 639 612 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 612 611 613 39 (set (reg:SI 0 ax [560])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:257 89 {*movsi_internal}
     (nil))
(insn 613 612 614 39 (set (reg:DI 0 ax [orig:312 D.6004 ] [312])
        (sign_extend:DI (reg:SI 0 ax [560]))) sim2fitman_fmtext_o.cpp:257 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [560])
        (nil)))
(insn 614 613 615 39 (parallel [
            (set (reg:DI 1 dx [orig:313 D.6004 ] [313])
                (ashift:DI (reg:DI 0 ax [orig:312 D.6004 ] [312])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:257 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:312 D.6004 ] [312])
        (nil)))
(insn 615 614 616 39 (set (reg/f:DI 0 ax [561])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 in_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:257 87 {*movdi_internal_rex64}
     (nil))
(insn 616 615 617 39 (parallel [
            (set (reg/f:DI 0 ax [orig:314 D.6010 ] [314])
                (plus:DI (reg/f:DI 0 ax [561])
                    (reg:DI 1 dx [orig:313 D.6004 ] [313])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:257 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [561])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:313 D.6004 ] [313])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 in_data+0 S8 A64])
                    (reg:DI 1 dx [orig:313 D.6004 ] [313]))
                (nil)))))
(insn 617 616 618 39 (set (reg/f:DI 0 ax [orig:315 D.6012 ] [315])
        (mem/f/j:DI (reg/f:DI 0 ax [orig:314 D.6010 ] [314]) [0 _317->fl+0 S8 A64])) sim2fitman_fmtext_o.cpp:257 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:314 D.6010 ] [314])
        (nil)))
(insn 618 617 619 39 (set (reg:SI 1 dx [562])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:257 89 {*movsi_internal}
     (nil))
(insn 619 618 620 39 (set (reg:DI 1 dx [orig:316 D.6004 ] [316])
        (sign_extend:DI (reg:SI 1 dx [562]))) sim2fitman_fmtext_o.cpp:257 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [562])
        (nil)))
(insn 620 619 621 39 (parallel [
            (set (reg:DI 1 dx [orig:317 D.6004 ] [317])
                (ashift:DI (reg:DI 1 dx [orig:316 D.6004 ] [316])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:257 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:316 D.6004 ] [316])
        (nil)))
(insn 621 620 622 39 (parallel [
            (set (reg/f:DI 1 dx [orig:318 D.6012 ] [318])
                (plus:DI (reg:DI 1 dx [orig:317 D.6004 ] [317])
                    (reg/f:DI 0 ax [orig:315 D.6012 ] [315])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:257 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:317 D.6004 ] [317])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:315 D.6012 ] [315])
            (nil))))
(insn 622 621 623 39 (set (reg:SI 0 ax [563])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:257 89 {*movsi_internal}
     (nil))
(insn 623 622 624 39 (set (reg:DI 0 ax [orig:319 D.6004 ] [319])
        (sign_extend:DI (reg:SI 0 ax [563]))) sim2fitman_fmtext_o.cpp:257 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [563])
        (nil)))
(insn 624 623 625 39 (parallel [
            (set (reg:DI 2 cx [orig:320 D.6004 ] [320])
                (ashift:DI (reg:DI 0 ax [orig:319 D.6004 ] [319])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:257 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:319 D.6004 ] [319])
        (nil)))
(insn 625 624 626 39 (set (reg/f:DI 0 ax [564])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 in_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:257 87 {*movdi_internal_rex64}
     (nil))
(insn 626 625 627 39 (parallel [
            (set (reg/f:DI 0 ax [orig:321 D.6010 ] [321])
                (plus:DI (reg/f:DI 0 ax [564])
                    (reg:DI 2 cx [orig:320 D.6004 ] [320])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:257 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [564])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:320 D.6004 ] [320])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 in_data+0 S8 A64])
                    (reg:DI 2 cx [orig:320 D.6004 ] [320]))
                (nil)))))
(insn 627 626 628 39 (set (reg/f:DI 0 ax [orig:322 D.6022 ] [322])
        (mem/f/j:DI (reg/f:DI 0 ax [orig:321 D.6010 ] [321]) [0 _324->sh+0 S8 A64])) sim2fitman_fmtext_o.cpp:257 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:321 D.6010 ] [321])
        (nil)))
(insn 628 627 629 39 (set (reg:SI 2 cx [565])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:257 89 {*movsi_internal}
     (nil))
(insn 629 628 630 39 (set (reg:DI 2 cx [orig:323 D.6004 ] [323])
        (sign_extend:DI (reg:SI 2 cx [565]))) sim2fitman_fmtext_o.cpp:257 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 2 cx [565])
        (nil)))
(insn 630 629 631 39 (parallel [
            (set (reg:DI 2 cx [orig:324 D.6004 ] [324])
                (ashift:DI (reg:DI 2 cx [orig:323 D.6004 ] [323])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:257 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:323 D.6004 ] [323])
        (nil)))
(insn 631 630 632 39 (parallel [
            (set (reg/f:DI 0 ax [orig:325 D.6022 ] [325])
                (plus:DI (reg/f:DI 0 ax [orig:322 D.6022 ] [322])
                    (reg:DI 2 cx [orig:324 D.6004 ] [324])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:257 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:324 D.6004 ] [324])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:322 D.6022 ] [322])
            (nil))))
(insn 632 631 633 39 (set (reg:HI 0 ax [orig:326 D.6026 ] [326])
        (mem:HI (reg/f:DI 0 ax [orig:325 D.6022 ] [325]) [0 *_328+0 S2 A16])) sim2fitman_fmtext_o.cpp:257 90 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:325 D.6022 ] [325])
        (nil)))
(insn 633 632 634 39 (set (reg:SI 0 ax [566])
        (sign_extend:SI (reg:HI 0 ax [orig:326 D.6026 ] [326]))) sim2fitman_fmtext_o.cpp:257 153 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 0 ax [orig:326 D.6026 ] [326])
        (nil)))
(insn 634 633 635 39 (set (reg:SF 21 xmm0 [orig:327 D.6021 ] [327])
        (float:SF (reg:SI 0 ax [566]))) sim2fitman_fmtext_o.cpp:257 240 {*floatsisf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 0 ax [566])
        (nil)))
(insn 635 634 636 39 (set (mem:SF (reg/f:DI 1 dx [orig:318 D.6012 ] [318]) [0 *_321+0 S4 A32])
        (reg:SF 21 xmm0 [orig:327 D.6021 ] [327])) sim2fitman_fmtext_o.cpp:257 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:327 D.6021 ] [327])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:318 D.6012 ] [318])
            (nil))))
(insn 636 635 637 39 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:256 273 {*addsi_1}
     (nil))
;;  succ:       40 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 40, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 39, next block 41, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       39 (FALLTHRU,DFS_BACK)
;;              38 [100.0%] 
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 637 636 638 40 25 "" [1 uses])
(note 638 637 640 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 640 638 641 40 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:256 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 641 640 857 40 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 639)
            (pc))) sim2fitman_fmtext_o.cpp:256 612 {*jcc_1}
     (nil)
 -> 639)
;;  succ:       39
;;              41 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 41, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 40, next block 42, flags: (NEW, RTL, MODIFIED)
;;  pred:       40 (FALLTHRU)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 857 641 858 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(jump_insn 858 857 859 41 (set (pc)
        (label_ref 702)) 650 {jump}
     (nil)
 -> 702)
;;  succ:       46 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 859 858 645)
;; basic block 42, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 41, next block 43, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       37
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 328 329 330 331 332 333 567 568
(code_label 645 859 646 42 24 "" [1 uses])
(note 646 645 647 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 647 646 648 42 (set (reg:SI 0 ax [567])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:264 89 {*movsi_internal}
     (nil))
(insn 648 647 920 42 (set (reg:DI 0 ax [orig:328 D.6004 ] [328])
        (sign_extend:DI (reg:SI 0 ax [567]))) sim2fitman_fmtext_o.cpp:264 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [567])
        (nil)))
(insn 920 648 649 42 (set (reg:DI 0 ax [orig:329 D.6004 ] [329])
        (reg:DI 0 ax [orig:328 D.6004 ] [328])) sim2fitman_fmtext_o.cpp:264 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:328 D.6004 ] [328])
        (nil)))
(insn 649 920 921 42 (parallel [
            (set (reg:DI 0 ax [orig:329 D.6004 ] [329])
                (ashift:DI (reg:DI 0 ax [orig:329 D.6004 ] [329])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:264 513 {*ashldi3_1}
     (nil))
(insn 921 649 650 42 (set (reg:DI 1 dx [orig:329 D.6004 ] [329])
        (reg:DI 0 ax [orig:329 D.6004 ] [329])) sim2fitman_fmtext_o.cpp:264 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:329 D.6004 ] [329])
        (nil)))
(insn 650 921 651 42 (set (reg/f:DI 0 ax [568])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:264 87 {*movdi_internal_rex64}
     (nil))
(insn 651 650 652 42 (parallel [
            (set (reg/f:DI 0 ax [orig:330 D.6006 ] [330])
                (plus:DI (reg/f:DI 0 ax [568])
                    (reg:DI 1 dx [orig:329 D.6004 ] [329])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:264 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [568])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:329 D.6004 ] [329])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 1 dx [orig:329 D.6004 ] [329]))
                (nil)))))
(insn 652 651 653 42 (set (reg:DI 0 ax [orig:331 D.6007 ] [331])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:330 D.6006 ] [330])
                (const_int 24 [0x18])) [0 _334->ebytes.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:264 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:330 D.6006 ] [330])
        (nil)))
(insn 653 652 654 42 (set (reg:DI 0 ax [orig:332 D.6017 ] [332])
        (reg:DI 0 ax [orig:331 D.6007 ] [331])) sim2fitman_fmtext_o.cpp:264 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:331 D.6007 ] [331])
        (nil)))
(insn 654 653 655 42 (parallel [
            (set (reg:DI 0 ax [orig:333 D.6017 ] [333])
                (plus:DI (reg:DI 0 ax [orig:332 D.6017 ] [332])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:264 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:332 D.6017 ] [332])
        (nil)))
(insn 655 654 656 42 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 0 ax [orig:333 D.6017 ] [333])
            (const_int 1 [0x1]))) sim2fitman_fmtext_o.cpp:264 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:333 D.6017 ] [333])
        (nil)))
(jump_insn 656 655 657 42 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 702)
            (pc))) sim2fitman_fmtext_o.cpp:264 612 {*jcc_1}
     (nil)
 -> 702)
;;  succ:       43 (FALLTHRU)
;;              46
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 43, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 42, next block 44, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42 (FALLTHRU)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 657 656 658 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 658 657 860 43 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:265 89 {*movsi_internal}
     (nil))
(jump_insn 860 658 861 43 (set (pc)
        (label_ref 688)) sim2fitman_fmtext_o.cpp:265 650 {jump}
     (nil)
 -> 688)
;;  succ:       45 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 861 860 699)
;; basic block 44, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 43, next block 45, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       45
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 569 570 571 572 573 574 575 576
(code_label 699 861 661 44 29 "" [1 uses])
(note 661 699 662 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 662 661 663 44 (set (reg:SI 0 ax [569])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:266 89 {*movsi_internal}
     (nil))
(insn 663 662 664 44 (set (reg:DI 0 ax [orig:340 D.6004 ] [340])
        (sign_extend:DI (reg:SI 0 ax [569]))) sim2fitman_fmtext_o.cpp:266 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [569])
        (nil)))
(insn 664 663 665 44 (parallel [
            (set (reg:DI 1 dx [orig:341 D.6004 ] [341])
                (ashift:DI (reg:DI 0 ax [orig:340 D.6004 ] [340])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:266 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:340 D.6004 ] [340])
        (nil)))
(insn 665 664 666 44 (set (reg/f:DI 0 ax [570])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 in_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:266 87 {*movdi_internal_rex64}
     (nil))
(insn 666 665 667 44 (parallel [
            (set (reg/f:DI 0 ax [orig:342 D.6010 ] [342])
                (plus:DI (reg/f:DI 0 ax [570])
                    (reg:DI 1 dx [orig:341 D.6004 ] [341])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:266 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [570])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:341 D.6004 ] [341])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 in_data+0 S8 A64])
                    (reg:DI 1 dx [orig:341 D.6004 ] [341]))
                (nil)))))
(insn 667 666 668 44 (set (reg/f:DI 0 ax [orig:343 D.6024 ] [343])
        (mem/f/j:DI (reg/f:DI 0 ax [orig:342 D.6010 ] [342]) [0 _347->lo+0 S8 A64])) sim2fitman_fmtext_o.cpp:266 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:342 D.6010 ] [342])
        (nil)))
(insn 668 667 669 44 (set (reg:SI 1 dx [571])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:266 89 {*movsi_internal}
     (nil))
(insn 669 668 670 44 (set (reg:DI 1 dx [orig:344 D.6004 ] [344])
        (sign_extend:DI (reg:SI 1 dx [571]))) sim2fitman_fmtext_o.cpp:266 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [571])
        (nil)))
(insn 670 669 671 44 (parallel [
            (set (reg:DI 1 dx [orig:345 D.6004 ] [345])
                (ashift:DI (reg:DI 1 dx [orig:344 D.6004 ] [344])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:266 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:344 D.6004 ] [344])
        (nil)))
(insn 671 670 672 44 (parallel [
            (set (reg/f:DI 0 ax [orig:346 D.6024 ] [346])
                (plus:DI (reg/f:DI 0 ax [orig:343 D.6024 ] [343])
                    (reg:DI 1 dx [orig:345 D.6004 ] [345])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:266 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:345 D.6004 ] [345])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:343 D.6024 ] [343])
            (nil))))
(insn 672 671 673 44 (set (reg:DI 0 ax [orig:347 D.6007 ] [347])
        (mem:DI (reg/f:DI 0 ax [orig:346 D.6024 ] [346]) [0 *_351+0 S8 A64])) sim2fitman_fmtext_o.cpp:266 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:346 D.6024 ] [346])
        (nil)))
(insn 673 672 674 44 (set (reg:SF 21 xmm0 [572])
        (float:SF (reg:DI 0 ax [orig:347 D.6007 ] [347]))) sim2fitman_fmtext_o.cpp:266 241 {*floatdisf2_sse_interunit}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:347 D.6007 ] [347])
        (nil)))
(insn 674 673 675 44 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [0 temp_float+0 S4 A32])
        (reg:SF 21 xmm0 [572])) sim2fitman_fmtext_o.cpp:266 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [572])
        (nil)))
(insn 675 674 676 44 (set (reg:SI 0 ax [573])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:267 89 {*movsi_internal}
     (nil))
(insn 676 675 677 44 (set (reg:DI 0 ax [orig:348 D.6004 ] [348])
        (sign_extend:DI (reg:SI 0 ax [573]))) sim2fitman_fmtext_o.cpp:267 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [573])
        (nil)))
(insn 677 676 678 44 (parallel [
            (set (reg:DI 1 dx [orig:349 D.6004 ] [349])
                (ashift:DI (reg:DI 0 ax [orig:348 D.6004 ] [348])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:267 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:348 D.6004 ] [348])
        (nil)))
(insn 678 677 679 44 (set (reg/f:DI 0 ax [574])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 in_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:267 87 {*movdi_internal_rex64}
     (nil))
(insn 679 678 680 44 (parallel [
            (set (reg/f:DI 0 ax [orig:350 D.6010 ] [350])
                (plus:DI (reg/f:DI 0 ax [574])
                    (reg:DI 1 dx [orig:349 D.6004 ] [349])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:267 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [574])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:349 D.6004 ] [349])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 in_data+0 S8 A64])
                    (reg:DI 1 dx [orig:349 D.6004 ] [349]))
                (nil)))))
(insn 680 679 681 44 (set (reg/f:DI 0 ax [orig:351 D.6012 ] [351])
        (mem/f/j:DI (reg/f:DI 0 ax [orig:350 D.6010 ] [350]) [0 _356->fl+0 S8 A64])) sim2fitman_fmtext_o.cpp:267 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:350 D.6010 ] [350])
        (nil)))
(insn 681 680 682 44 (set (reg:SI 1 dx [575])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:267 89 {*movsi_internal}
     (nil))
(insn 682 681 683 44 (set (reg:DI 1 dx [orig:352 D.6004 ] [352])
        (sign_extend:DI (reg:SI 1 dx [575]))) sim2fitman_fmtext_o.cpp:267 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [575])
        (nil)))
(insn 683 682 684 44 (parallel [
            (set (reg:DI 1 dx [orig:353 D.6004 ] [353])
                (ashift:DI (reg:DI 1 dx [orig:352 D.6004 ] [352])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:267 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:352 D.6004 ] [352])
        (nil)))
(insn 684 683 685 44 (parallel [
            (set (reg/f:DI 1 dx [orig:354 D.6012 ] [354])
                (plus:DI (reg:DI 1 dx [orig:353 D.6004 ] [353])
                    (reg/f:DI 0 ax [orig:351 D.6012 ] [351])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:267 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:353 D.6004 ] [353])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:351 D.6012 ] [351])
            (nil))))
(insn 685 684 686 44 (set (reg:SF 0 ax [576])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [0 temp_float+0 S4 A32])) sim2fitman_fmtext_o.cpp:267 135 {*movsf_internal}
     (nil))
(insn 686 685 687 44 (set (mem:SF (reg/f:DI 1 dx [orig:354 D.6012 ] [354]) [0 *_360+0 S4 A32])
        (reg:SF 0 ax [576])) sim2fitman_fmtext_o.cpp:267 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [576])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:354 D.6012 ] [354])
            (nil))))
(insn 687 686 688 44 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:265 273 {*addsi_1}
     (nil))
;;  succ:       45 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 45, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 44, next block 46, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       44 (FALLTHRU,DFS_BACK)
;;              43 [100.0%] 
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 334 335 336 337 338 339 577 578 579
(code_label 688 687 689 45 28 "" [1 uses])
(note 689 688 690 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 690 689 691 45 (set (reg:SI 0 ax [577])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:265 89 {*movsi_internal}
     (nil))
(insn 691 690 692 45 (set (reg:DI 0 ax [orig:334 D.6007 ] [334])
        (sign_extend:DI (reg:SI 0 ax [577]))) sim2fitman_fmtext_o.cpp:265 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [577])
        (nil)))
(insn 692 691 693 45 (set (reg:SI 1 dx [578])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:265 89 {*movsi_internal}
     (nil))
(insn 693 692 922 45 (set (reg:DI 1 dx [orig:335 D.6004 ] [335])
        (sign_extend:DI (reg:SI 1 dx [578]))) sim2fitman_fmtext_o.cpp:265 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [578])
        (nil)))
(insn 922 693 694 45 (set (reg:DI 2 cx [orig:336 D.6004 ] [336])
        (reg:DI 1 dx [orig:335 D.6004 ] [335])) sim2fitman_fmtext_o.cpp:265 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:335 D.6004 ] [335])
        (nil)))
(insn 694 922 923 45 (parallel [
            (set (reg:DI 2 cx [orig:336 D.6004 ] [336])
                (ashift:DI (reg:DI 2 cx [orig:336 D.6004 ] [336])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:265 513 {*ashldi3_1}
     (nil))
(insn 923 694 695 45 (set (reg:DI 2 cx [orig:336 D.6004 ] [336])
        (reg:DI 2 cx [orig:336 D.6004 ] [336])) sim2fitman_fmtext_o.cpp:265 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:336 D.6004 ] [336])
        (nil)))
(insn 695 923 696 45 (set (reg/f:DI 1 dx [579])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:265 87 {*movdi_internal_rex64}
     (nil))
(insn 696 695 697 45 (parallel [
            (set (reg/f:DI 1 dx [orig:337 D.6006 ] [337])
                (plus:DI (reg/f:DI 1 dx [579])
                    (reg:DI 2 cx [orig:336 D.6004 ] [336])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:265 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [579])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:336 D.6004 ] [336])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 2 cx [orig:336 D.6004 ] [336]))
                (nil)))))
(insn 697 696 698 45 (set (reg:DI 1 dx [orig:338 D.6007 ] [338])
        (mem/j:DI (plus:DI (reg/f:DI 1 dx [orig:337 D.6006 ] [337])
                (const_int 16 [0x10])) [0 _342->np.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:265 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:337 D.6006 ] [337])
        (nil)))
(insn 698 697 700 45 (parallel [
            (set (reg:DI 1 dx [orig:339 D.6007 ] [339])
                (ashift:DI (reg:DI 1 dx [orig:338 D.6007 ] [338])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:265 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:338 D.6007 ] [338])
        (nil)))
(insn 700 698 701 45 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 0 ax [orig:334 D.6007 ] [334])
            (reg:DI 1 dx [orig:339 D.6007 ] [339]))) sim2fitman_fmtext_o.cpp:265 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:339 D.6007 ] [339])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:334 D.6007 ] [334])
            (nil))))
(jump_insn 701 700 702 45 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 699)
            (pc))) sim2fitman_fmtext_o.cpp:265 612 {*jcc_1}
     (nil)
 -> 699)
;;  succ:       44
;;              46 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 46, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 45, next block 47, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       45 (FALLTHRU)
;;              42
;;              41 [100.0%] 
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 702 701 703 46 27 "" [2 uses])
(note 703 702 704 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 704 703 862 46 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:278 89 {*movsi_internal}
     (nil))
(jump_insn 862 704 863 46 (set (pc)
        (label_ref 780)) sim2fitman_fmtext_o.cpp:278 650 {jump}
     (nil)
 -> 780)
;;  succ:       48 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 863 862 791)
;; basic block 47, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 46, next block 48, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       48
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597
(code_label 791 863 707 47 31 "" [1 uses])
(note 707 791 708 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 708 707 709 47 (set (reg:SI 0 ax [580])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:279 89 {*movsi_internal}
     (nil))
(insn 709 708 710 47 (set (reg:DI 0 ax [orig:361 D.6004 ] [361])
        (sign_extend:DI (reg:SI 0 ax [580]))) sim2fitman_fmtext_o.cpp:279 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [580])
        (nil)))
(insn 710 709 711 47 (parallel [
            (set (reg:DI 1 dx [orig:362 D.6004 ] [362])
                (ashift:DI (reg:DI 0 ax [orig:361 D.6004 ] [361])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:279 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:361 D.6004 ] [361])
        (nil)))
(insn 711 710 712 47 (set (reg/f:DI 0 ax [581])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 switch_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:279 87 {*movdi_internal_rex64}
     (nil))
(insn 712 711 713 47 (parallel [
            (set (reg/f:DI 0 ax [orig:363 D.6011 ] [363])
                (plus:DI (reg/f:DI 0 ax [581])
                    (reg:DI 1 dx [orig:362 D.6004 ] [362])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:279 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [581])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:362 D.6004 ] [362])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -128 [0xffffffffffffff80])) [0 switch_data+0 S8 A64])
                    (reg:DI 1 dx [orig:362 D.6004 ] [362]))
                (nil)))))
(insn 713 712 714 47 (set (reg/f:DI 0 ax [orig:364 D.6012 ] [364])
        (mem/f/j:DI (reg/f:DI 0 ax [orig:363 D.6011 ] [363]) [0 _371->fl+0 S8 A64])) sim2fitman_fmtext_o.cpp:279 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:363 D.6011 ] [363])
        (nil)))
(insn 714 713 715 47 (set (reg:SI 1 dx [582])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:279 89 {*movsi_internal}
     (nil))
(insn 715 714 716 47 (set (reg:DI 1 dx [orig:365 D.6004 ] [365])
        (sign_extend:DI (reg:SI 1 dx [582]))) sim2fitman_fmtext_o.cpp:279 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [582])
        (nil)))
(insn 716 715 717 47 (parallel [
            (set (reg:DI 1 dx [orig:366 D.6004 ] [366])
                (ashift:DI (reg:DI 1 dx [orig:365 D.6004 ] [365])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:279 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:365 D.6004 ] [365])
        (nil)))
(insn 717 716 718 47 (parallel [
            (set (reg/f:DI 0 ax [orig:367 D.6012 ] [367])
                (plus:DI (reg/f:DI 0 ax [orig:364 D.6012 ] [364])
                    (reg:DI 1 dx [orig:366 D.6004 ] [366])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:279 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:366 D.6004 ] [366])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:364 D.6012 ] [364])
            (nil))))
(insn 718 717 719 47 (set (reg:SI 1 dx [583])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:279 89 {*movsi_internal}
     (nil))
(insn 719 718 720 47 (set (reg:DI 1 dx [orig:368 D.6004 ] [368])
        (sign_extend:DI (reg:SI 1 dx [583]))) sim2fitman_fmtext_o.cpp:279 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [583])
        (nil)))
(insn 720 719 721 47 (parallel [
            (set (reg:DI 2 cx [orig:369 D.6004 ] [369])
                (ashift:DI (reg:DI 1 dx [orig:368 D.6004 ] [368])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:279 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:368 D.6004 ] [368])
        (nil)))
(insn 721 720 722 47 (set (reg/f:DI 1 dx [584])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 switch_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:279 87 {*movdi_internal_rex64}
     (nil))
(insn 722 721 723 47 (parallel [
            (set (reg/f:DI 1 dx [orig:370 D.6011 ] [370])
                (plus:DI (reg/f:DI 1 dx [584])
                    (reg:DI 2 cx [orig:369 D.6004 ] [369])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:279 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [584])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:369 D.6004 ] [369])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -128 [0xffffffffffffff80])) [0 switch_data+0 S8 A64])
                    (reg:DI 2 cx [orig:369 D.6004 ] [369]))
                (nil)))))
(insn 723 722 724 47 (set (reg/f:DI 1 dx [orig:371 D.6012 ] [371])
        (mem/f/j:DI (reg/f:DI 1 dx [orig:370 D.6011 ] [370]) [0 _378->fl+0 S8 A64])) sim2fitman_fmtext_o.cpp:279 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:370 D.6011 ] [370])
        (nil)))
(insn 724 723 725 47 (set (reg:SI 2 cx [585])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:279 89 {*movsi_internal}
     (nil))
(insn 725 724 726 47 (set (reg:DI 2 cx [orig:372 D.6004 ] [372])
        (sign_extend:DI (reg:SI 2 cx [585]))) sim2fitman_fmtext_o.cpp:279 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 2 cx [585])
        (nil)))
(insn 726 725 727 47 (parallel [
            (set (reg:DI 2 cx [orig:373 D.6004 ] [373])
                (ashift:DI (reg:DI 2 cx [orig:372 D.6004 ] [372])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:279 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:372 D.6004 ] [372])
        (nil)))
(insn 727 726 728 47 (parallel [
            (set (reg/f:DI 1 dx [orig:374 D.6012 ] [374])
                (plus:DI (reg/f:DI 1 dx [orig:371 D.6012 ] [371])
                    (reg:DI 2 cx [orig:373 D.6004 ] [373])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:279 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:373 D.6004 ] [373])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:371 D.6012 ] [371])
            (nil))))
(insn 728 727 729 47 (set (reg:SF 22 xmm1 [orig:375 D.6021 ] [375])
        (mem:SF (reg/f:DI 1 dx [orig:374 D.6012 ] [374]) [0 *_382+0 S4 A32])) sim2fitman_fmtext_o.cpp:279 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:374 D.6012 ] [374])
        (nil)))
(insn 729 728 730 47 (set (reg:SI 1 dx [586])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:279 89 {*movsi_internal}
     (nil))
(insn 730 729 731 47 (set (reg:DI 1 dx [orig:376 D.6004 ] [376])
        (sign_extend:DI (reg:SI 1 dx [586]))) sim2fitman_fmtext_o.cpp:279 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [586])
        (nil)))
(insn 731 730 732 47 (parallel [
            (set (reg:DI 2 cx [orig:377 D.6004 ] [377])
                (ashift:DI (reg:DI 1 dx [orig:376 D.6004 ] [376])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:279 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:376 D.6004 ] [376])
        (nil)))
(insn 732 731 733 47 (set (reg/f:DI 1 dx [587])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 in_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:279 87 {*movdi_internal_rex64}
     (nil))
(insn 733 732 734 47 (parallel [
            (set (reg/f:DI 1 dx [orig:378 D.6010 ] [378])
                (plus:DI (reg/f:DI 1 dx [587])
                    (reg:DI 2 cx [orig:377 D.6004 ] [377])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:279 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [587])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:377 D.6004 ] [377])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 in_data+0 S8 A64])
                    (reg:DI 2 cx [orig:377 D.6004 ] [377]))
                (nil)))))
(insn 734 733 735 47 (set (reg/f:DI 1 dx [orig:379 D.6012 ] [379])
        (mem/f/j:DI (reg/f:DI 1 dx [orig:378 D.6010 ] [378]) [0 _386->fl+0 S8 A64])) sim2fitman_fmtext_o.cpp:279 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:378 D.6010 ] [378])
        (nil)))
(insn 735 734 736 47 (set (reg:SI 2 cx [588])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:279 89 {*movsi_internal}
     (nil))
(insn 736 735 737 47 (set (reg:DI 2 cx [orig:380 D.6004 ] [380])
        (sign_extend:DI (reg:SI 2 cx [588]))) sim2fitman_fmtext_o.cpp:279 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 2 cx [588])
        (nil)))
(insn 737 736 738 47 (parallel [
            (set (reg:DI 2 cx [orig:381 D.6004 ] [381])
                (ashift:DI (reg:DI 2 cx [orig:380 D.6004 ] [380])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:279 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:380 D.6004 ] [380])
        (nil)))
(insn 738 737 739 47 (parallel [
            (set (reg/f:DI 1 dx [orig:382 D.6012 ] [382])
                (plus:DI (reg/f:DI 1 dx [orig:379 D.6012 ] [379])
                    (reg:DI 2 cx [orig:381 D.6004 ] [381])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:279 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:381 D.6004 ] [381])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:379 D.6012 ] [379])
            (nil))))
(insn 739 738 740 47 (set (reg:SF 21 xmm0 [orig:383 D.6021 ] [383])
        (mem:SF (reg/f:DI 1 dx [orig:382 D.6012 ] [382]) [0 *_390+0 S4 A32])) sim2fitman_fmtext_o.cpp:279 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:382 D.6012 ] [382])
        (nil)))
(insn 740 739 741 47 (set (reg:SF 21 xmm0 [orig:384 D.6021 ] [384])
        (plus:SF (reg:SF 21 xmm0 [orig:383 D.6021 ] [383])
            (reg:SF 22 xmm1 [orig:375 D.6021 ] [375]))) sim2fitman_fmtext_o.cpp:279 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:383 D.6021 ] [383])
        (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:375 D.6021 ] [375])
            (nil))))
(insn 741 740 742 47 (set (mem:SF (reg/f:DI 0 ax [orig:367 D.6012 ] [367]) [0 *_375+0 S4 A32])
        (reg:SF 21 xmm0 [orig:384 D.6021 ] [384])) sim2fitman_fmtext_o.cpp:279 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:384 D.6021 ] [384])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:367 D.6012 ] [367])
            (nil))))
(insn 742 741 743 47 (set (reg:SI 0 ax [589])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:280 89 {*movsi_internal}
     (nil))
(insn 743 742 744 47 (set (reg:DI 0 ax [orig:385 D.6004 ] [385])
        (sign_extend:DI (reg:SI 0 ax [589]))) sim2fitman_fmtext_o.cpp:280 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [589])
        (nil)))
(insn 744 743 745 47 (parallel [
            (set (reg:DI 1 dx [orig:386 D.6004 ] [386])
                (ashift:DI (reg:DI 0 ax [orig:385 D.6004 ] [385])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:280 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:385 D.6004 ] [385])
        (nil)))
(insn 745 744 746 47 (set (reg/f:DI 0 ax [590])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 switch_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:280 87 {*movdi_internal_rex64}
     (nil))
(insn 746 745 747 47 (parallel [
            (set (reg/f:DI 0 ax [orig:387 D.6011 ] [387])
                (plus:DI (reg/f:DI 0 ax [590])
                    (reg:DI 1 dx [orig:386 D.6004 ] [386])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:280 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [590])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:386 D.6004 ] [386])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -128 [0xffffffffffffff80])) [0 switch_data+0 S8 A64])
                    (reg:DI 1 dx [orig:386 D.6004 ] [386]))
                (nil)))))
(insn 747 746 748 47 (set (reg/f:DI 0 ax [orig:388 D.6012 ] [388])
        (mem/f/j:DI (reg/f:DI 0 ax [orig:387 D.6011 ] [387]) [0 _395->fl+0 S8 A64])) sim2fitman_fmtext_o.cpp:280 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:387 D.6011 ] [387])
        (nil)))
(insn 748 747 749 47 (set (reg:SI 1 dx [591])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:280 89 {*movsi_internal}
     (nil))
(insn 749 748 750 47 (set (reg:DI 1 dx [orig:389 D.6013 ] [389])
        (sign_extend:DI (reg:SI 1 dx [591]))) sim2fitman_fmtext_o.cpp:280 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [591])
        (nil)))
(insn 750 749 751 47 (parallel [
            (set (reg:DI 1 dx [orig:390 D.6013 ] [390])
                (plus:DI (reg:DI 1 dx [orig:389 D.6013 ] [389])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:280 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:389 D.6013 ] [389])
        (nil)))
(insn 751 750 752 47 (parallel [
            (set (reg:DI 1 dx [orig:391 D.6013 ] [391])
                (ashift:DI (reg:DI 1 dx [orig:390 D.6013 ] [390])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:280 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:390 D.6013 ] [390])
        (nil)))
(insn 752 751 753 47 (parallel [
            (set (reg/f:DI 0 ax [orig:392 D.6012 ] [392])
                (plus:DI (reg/f:DI 0 ax [orig:388 D.6012 ] [388])
                    (reg:DI 1 dx [orig:391 D.6013 ] [391])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:280 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:391 D.6013 ] [391])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:388 D.6012 ] [388])
            (nil))))
(insn 753 752 754 47 (set (reg:SI 1 dx [592])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:280 89 {*movsi_internal}
     (nil))
(insn 754 753 755 47 (set (reg:DI 1 dx [orig:393 D.6004 ] [393])
        (sign_extend:DI (reg:SI 1 dx [592]))) sim2fitman_fmtext_o.cpp:280 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [592])
        (nil)))
(insn 755 754 756 47 (parallel [
            (set (reg:DI 2 cx [orig:394 D.6004 ] [394])
                (ashift:DI (reg:DI 1 dx [orig:393 D.6004 ] [393])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:280 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:393 D.6004 ] [393])
        (nil)))
(insn 756 755 757 47 (set (reg/f:DI 1 dx [593])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 switch_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:280 87 {*movdi_internal_rex64}
     (nil))
(insn 757 756 758 47 (parallel [
            (set (reg/f:DI 1 dx [orig:395 D.6011 ] [395])
                (plus:DI (reg/f:DI 1 dx [593])
                    (reg:DI 2 cx [orig:394 D.6004 ] [394])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:280 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [593])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:394 D.6004 ] [394])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -128 [0xffffffffffffff80])) [0 switch_data+0 S8 A64])
                    (reg:DI 2 cx [orig:394 D.6004 ] [394]))
                (nil)))))
(insn 758 757 759 47 (set (reg/f:DI 1 dx [orig:396 D.6012 ] [396])
        (mem/f/j:DI (reg/f:DI 1 dx [orig:395 D.6011 ] [395]) [0 _403->fl+0 S8 A64])) sim2fitman_fmtext_o.cpp:280 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:395 D.6011 ] [395])
        (nil)))
(insn 759 758 760 47 (set (reg:SI 2 cx [594])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:280 89 {*movsi_internal}
     (nil))
(insn 760 759 761 47 (set (reg:DI 2 cx [orig:397 D.6013 ] [397])
        (sign_extend:DI (reg:SI 2 cx [594]))) sim2fitman_fmtext_o.cpp:280 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 2 cx [594])
        (nil)))
(insn 761 760 762 47 (parallel [
            (set (reg:DI 2 cx [orig:398 D.6013 ] [398])
                (plus:DI (reg:DI 2 cx [orig:397 D.6013 ] [397])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:280 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:397 D.6013 ] [397])
        (nil)))
(insn 762 761 763 47 (parallel [
            (set (reg:DI 2 cx [orig:399 D.6013 ] [399])
                (ashift:DI (reg:DI 2 cx [orig:398 D.6013 ] [398])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:280 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:398 D.6013 ] [398])
        (nil)))
(insn 763 762 764 47 (parallel [
            (set (reg/f:DI 1 dx [orig:400 D.6012 ] [400])
                (plus:DI (reg/f:DI 1 dx [orig:396 D.6012 ] [396])
                    (reg:DI 2 cx [orig:399 D.6013 ] [399])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:280 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:399 D.6013 ] [399])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:396 D.6012 ] [396])
            (nil))))
(insn 764 763 765 47 (set (reg:SF 22 xmm1 [orig:401 D.6021 ] [401])
        (mem:SF (reg/f:DI 1 dx [orig:400 D.6012 ] [400]) [0 *_408+0 S4 A32])) sim2fitman_fmtext_o.cpp:280 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:400 D.6012 ] [400])
        (nil)))
(insn 765 764 766 47 (set (reg:SI 1 dx [595])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:280 89 {*movsi_internal}
     (nil))
(insn 766 765 767 47 (set (reg:DI 1 dx [orig:402 D.6004 ] [402])
        (sign_extend:DI (reg:SI 1 dx [595]))) sim2fitman_fmtext_o.cpp:280 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [595])
        (nil)))
(insn 767 766 768 47 (parallel [
            (set (reg:DI 2 cx [orig:403 D.6004 ] [403])
                (ashift:DI (reg:DI 1 dx [orig:402 D.6004 ] [402])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:280 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:402 D.6004 ] [402])
        (nil)))
(insn 768 767 769 47 (set (reg/f:DI 1 dx [596])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 in_data+0 S8 A64])) sim2fitman_fmtext_o.cpp:280 87 {*movdi_internal_rex64}
     (nil))
(insn 769 768 770 47 (parallel [
            (set (reg/f:DI 1 dx [orig:404 D.6010 ] [404])
                (plus:DI (reg/f:DI 1 dx [596])
                    (reg:DI 2 cx [orig:403 D.6004 ] [403])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:280 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [596])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:403 D.6004 ] [403])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 in_data+0 S8 A64])
                    (reg:DI 2 cx [orig:403 D.6004 ] [403]))
                (nil)))))
(insn 770 769 771 47 (set (reg/f:DI 1 dx [orig:405 D.6012 ] [405])
        (mem/f/j:DI (reg/f:DI 1 dx [orig:404 D.6010 ] [404]) [0 _412->fl+0 S8 A64])) sim2fitman_fmtext_o.cpp:280 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:404 D.6010 ] [404])
        (nil)))
(insn 771 770 772 47 (set (reg:SI 2 cx [597])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:280 89 {*movsi_internal}
     (nil))
(insn 772 771 773 47 (set (reg:DI 2 cx [orig:406 D.6013 ] [406])
        (sign_extend:DI (reg:SI 2 cx [597]))) sim2fitman_fmtext_o.cpp:280 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 2 cx [597])
        (nil)))
(insn 773 772 774 47 (parallel [
            (set (reg:DI 2 cx [orig:407 D.6013 ] [407])
                (plus:DI (reg:DI 2 cx [orig:406 D.6013 ] [406])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:280 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:406 D.6013 ] [406])
        (nil)))
(insn 774 773 775 47 (parallel [
            (set (reg:DI 2 cx [orig:408 D.6013 ] [408])
                (ashift:DI (reg:DI 2 cx [orig:407 D.6013 ] [407])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:280 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:407 D.6013 ] [407])
        (nil)))
(insn 775 774 776 47 (parallel [
            (set (reg/f:DI 1 dx [orig:409 D.6012 ] [409])
                (plus:DI (reg/f:DI 1 dx [orig:405 D.6012 ] [405])
                    (reg:DI 2 cx [orig:408 D.6013 ] [408])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:280 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:408 D.6013 ] [408])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:405 D.6012 ] [405])
            (nil))))
(insn 776 775 777 47 (set (reg:SF 21 xmm0 [orig:410 D.6021 ] [410])
        (mem:SF (reg/f:DI 1 dx [orig:409 D.6012 ] [409]) [0 *_417+0 S4 A32])) sim2fitman_fmtext_o.cpp:280 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:409 D.6012 ] [409])
        (nil)))
(insn 777 776 778 47 (set (reg:SF 21 xmm0 [orig:411 D.6021 ] [411])
        (plus:SF (reg:SF 21 xmm0 [orig:410 D.6021 ] [410])
            (reg:SF 22 xmm1 [orig:401 D.6021 ] [401]))) sim2fitman_fmtext_o.cpp:280 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:410 D.6021 ] [410])
        (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:401 D.6021 ] [401])
            (nil))))
(insn 778 777 779 47 (set (mem:SF (reg/f:DI 0 ax [orig:392 D.6012 ] [392]) [0 *_400+0 S4 A32])
        (reg:SF 21 xmm0 [orig:411 D.6021 ] [411])) sim2fitman_fmtext_o.cpp:280 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:411 D.6021 ] [411])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:392 D.6012 ] [392])
            (nil))))
(insn 779 778 780 47 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:278 273 {*addsi_1}
     (nil))
;;  succ:       48 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 48, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 47, next block 49, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       47 (FALLTHRU,DFS_BACK)
;;              46 [100.0%] 
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 355 356 357 358 359 360 598 599 600
(code_label 780 779 781 48 30 "" [1 uses])
(note 781 780 782 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 782 781 783 48 (set (reg:SI 0 ax [598])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 countPoint+0 S4 A32])) sim2fitman_fmtext_o.cpp:278 89 {*movsi_internal}
     (nil))
(insn 783 782 784 48 (set (reg:DI 0 ax [orig:355 D.6007 ] [355])
        (sign_extend:DI (reg:SI 0 ax [598]))) sim2fitman_fmtext_o.cpp:278 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [598])
        (nil)))
(insn 784 783 785 48 (set (reg:SI 1 dx [599])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])) sim2fitman_fmtext_o.cpp:278 89 {*movsi_internal}
     (nil))
(insn 785 784 924 48 (set (reg:DI 1 dx [orig:356 D.6004 ] [356])
        (sign_extend:DI (reg:SI 1 dx [599]))) sim2fitman_fmtext_o.cpp:278 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [599])
        (nil)))
(insn 924 785 786 48 (set (reg:DI 2 cx [orig:357 D.6004 ] [357])
        (reg:DI 1 dx [orig:356 D.6004 ] [356])) sim2fitman_fmtext_o.cpp:278 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:356 D.6004 ] [356])
        (nil)))
(insn 786 924 925 48 (parallel [
            (set (reg:DI 2 cx [orig:357 D.6004 ] [357])
                (ashift:DI (reg:DI 2 cx [orig:357 D.6004 ] [357])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:278 513 {*ashldi3_1}
     (nil))
(insn 925 786 787 48 (set (reg:DI 2 cx [orig:357 D.6004 ] [357])
        (reg:DI 2 cx [orig:357 D.6004 ] [357])) sim2fitman_fmtext_o.cpp:278 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:357 D.6004 ] [357])
        (nil)))
(insn 787 925 788 48 (set (reg/f:DI 1 dx [600])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:278 87 {*movdi_internal_rex64}
     (nil))
(insn 788 787 789 48 (parallel [
            (set (reg/f:DI 1 dx [orig:358 D.6006 ] [358])
                (plus:DI (reg/f:DI 1 dx [600])
                    (reg:DI 2 cx [orig:357 D.6004 ] [357])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:278 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [600])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:357 D.6004 ] [357])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 main_header+0 S8 A64])
                    (reg:DI 2 cx [orig:357 D.6004 ] [357]))
                (nil)))))
(insn 789 788 790 48 (set (reg:DI 1 dx [orig:359 D.6007 ] [359])
        (mem/j:DI (plus:DI (reg/f:DI 1 dx [orig:358 D.6006 ] [358])
                (const_int 16 [0x10])) [0 _366->np.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:278 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:358 D.6006 ] [358])
        (nil)))
(insn 790 789 792 48 (parallel [
            (set (reg:DI 1 dx [orig:360 D.6007 ] [360])
                (ashift:DI (reg:DI 1 dx [orig:359 D.6007 ] [359])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:278 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:359 D.6007 ] [359])
        (nil)))
(insn 792 790 793 48 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 0 ax [orig:355 D.6007 ] [355])
            (reg:DI 1 dx [orig:360 D.6007 ] [360]))) sim2fitman_fmtext_o.cpp:278 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:360 D.6007 ] [360])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:355 D.6007 ] [355])
            (nil))))
(jump_insn 793 792 794 48 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 791)
            (pc))) sim2fitman_fmtext_o.cpp:278 612 {*jcc_1}
     (nil)
 -> 791)
;;  succ:       47
;;              49 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 49, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 48, next block 50, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       48 (FALLTHRU)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 794 793 795 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 795 794 796 49 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -80 [0xffffffffffffffb0])) [0 countFID+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -80 [0xffffffffffffffb0])) [0 countFID+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:133 273 {*addsi_1}
     (nil))
;;  succ:       50 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 50, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 49, next block 51, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       49 (FALLTHRU,DFS_BACK)
;;              10 [100.0%] 
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 601
(code_label 796 795 797 50 8 "" [1 uses])
(note 797 796 799 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 799 797 800 50 (set (reg:SI 0 ax [601])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 countFID+0 S4 A32])) sim2fitman_fmtext_o.cpp:133 89 {*movsi_internal}
     (nil))
(insn 800 799 801 50 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [601])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -72 [0xffffffffffffffb8])) [0 numSets+0 S4 A32]))) sim2fitman_fmtext_o.cpp:133 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [601])
        (nil)))
(jump_insn 801 800 802 50 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 798)
            (pc))) sim2fitman_fmtext_o.cpp:133 612 {*jcc_1}
     (nil)
 -> 798)
;;  succ:       11
;;              51 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 51, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 50, next block 52, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3
;;              50 (FALLTHRU)
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 802 801 803 51 3 "" [1 uses])
(note 803 802 804 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 804 803 805 51 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:50 273 {*addsi_1}
     (nil))
;;  succ:       52 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 52, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 51, next block 53, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       51 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 602
(code_label 805 804 806 52 2 "" [1 uses])
(note 806 805 807 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 807 806 808 52 (set (reg/f:DI 0 ax [602])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 fid+0 S8 A64])) sim2fitman_fmtext_o.cpp:50 87 {*movdi_internal_rex64}
     (nil))
(insn 808 807 810 52 (set (reg:SI 0 ax [orig:59 D.6003 ] [59])
        (mem:SI (reg/f:DI 0 ax [602]) [0 *fid_29(D)+0 S4 A32])) sim2fitman_fmtext_o.cpp:50 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [602])
        (nil)))
(insn 810 808 811 52 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:59 D.6003 ] [59])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -84 [0xffffffffffffffac])) [0 i+0 S4 A32]))) sim2fitman_fmtext_o.cpp:50 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.6003 ] [59])
        (nil)))
(jump_insn 811 810 812 52 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 809)
            (pc))) sim2fitman_fmtext_o.cpp:50 612 {*jcc_1}
     (nil)
 -> 809)
;;  succ:       3
;;              53 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 53, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 52, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       52 (FALLTHRU)
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 412 413 603 604
(note 812 811 813 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 813 812 814 53 (set (reg:DI 0 ax [603])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 temp_double+0 S8 A64])) sim2fitman_fmtext_o.cpp:319 87 {*movdi_internal_rex64}
     (nil))
(insn 814 813 815 53 (set (reg:DI 5 di)
        (reg:DI 0 ax [603])) sim2fitman_fmtext_o.cpp:319 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [603])
        (nil)))
(call_insn 815 814 816 53 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f931084ce00 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:319 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 816 815 817 53 (set (reg:DI 0 ax [604])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 temp_double2+0 S8 A64])) sim2fitman_fmtext_o.cpp:320 87 {*movdi_internal_rex64}
     (nil))
(insn 817 816 818 53 (set (reg:DI 5 di)
        (reg:DI 0 ax [604])) sim2fitman_fmtext_o.cpp:320 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [604])
        (nil)))
(call_insn 818 817 819 53 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f931084ce00 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:320 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 819 818 822 53 (set (reg:SI 0 ax [orig:412 D.6003 ] [412])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:322 89 {*movsi_internal}
     (nil))
(insn 822 819 826 53 (set (reg:SI 0 ax [orig:413 <retval> ] [413])
        (reg:SI 0 ax [orig:412 D.6003 ] [412])) sim2fitman_fmtext_o.cpp:322 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:412 D.6003 ] [412])
        (nil)))
(insn 826 822 829 53 (set (reg/i:SI 0 ax)
        (reg:SI 0 ax [orig:413 <retval> ] [413])) sim2fitman_fmtext_o.cpp:323 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:413 <retval> ] [413])
        (nil)))
(insn 829 826 0 53 (use (reg/i:SI 0 ax)) sim2fitman_fmtext_o.cpp:323 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void fwrite_asc(char*, float*, Data_file_header*, Data_block_header*, int, Procpar_info*, Preprocess*) (_Z10fwrite_ascPcPfP16Data_file_headerP17Data_block_headeriP12Procpar_infoP10Preprocess, funcdef_no=3, decl_uid=5315, cgraph_uid=3)


********** Local #1: **********

New elimination table:
Can't eliminate 16 to 7 (offset=80, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=64, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 2:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 3:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 4:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 5:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 6:  (0) m  (1) re {*movsi_internal}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 7:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 11:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 12:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 13:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (1) rzw {*call_value}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 17:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 18:  (0) ?mr {*cmpdi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 19:  (0) =qm {*setcc_qi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) q {*cmpqi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 23:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 25:  (0) rzw {*call}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 30:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 31:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 32:  (0) r  (1) l  (2) M {*ashlsi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 33:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 35:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 37:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 38:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 39:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 40:  (0) =r  (1) g {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 41:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 43:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 45:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 46:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 47:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 48:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 49:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 50:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 52:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 54:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 55:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 56:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 57:  (0) x  (1) m {*movdf_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 58:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 59:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 60
	 Choosing alt 0 in insn 60:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 61:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 63:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 65:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 66:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 67:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 68:  (0) =r  (1) g {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 69:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 71:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 73:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 74:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 75:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 76:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 77:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 78:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 79:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 81:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=33,losers=3,rld_nregs=4
	 Choosing alt 0 in insn 82:  (0) =&c  (1) =D  (2) a  (3) i  (4) 0  (5) 1 {*strlenqi_1}
      Creating newreg=164 from oldreg=130, assigning class CREG to r164
      Creating newreg=165 from oldreg=132, assigning class DIREG to r165
   82: {r164:DI=unspec[[r165:DI],r134:QI,0x1,r164:DI] 23;clobber r165:DI;clobber flags:CC;}
      REG_DEAD r134:QI
      REG_DEAD r133:DI
      REG_DEAD r132:DI
      REG_UNUSED r132:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  240: r164:DI=r133:DI
  242: r165:DI=r132:DI
    Inserting insn reload after:
  241: r130:DI=r164:DI

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 83:  (0) =rm  (1) 0 {*one_cmpldi2_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 84:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=8,losers=1,rld_nregs=1
          alt=1,overall=8,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 86
	 Choosing alt 0 in insn 86:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 87:  (0) m  (1) rn {*movhi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 88:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 91:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 93:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 95:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 97:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 98:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 99:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 100:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 101:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 103:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 105:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 106:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 107:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 108:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 109:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 110:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 111:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 112:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 113:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 114:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 115:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 116:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 117:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 118:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 119:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 120:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 121:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 122:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 123:  (0) r  (1) rm {*movhi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 124:  (0) r  (1) rm {extendhisi2}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 125:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 132:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 134:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 135:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 136:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 137:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 138:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 139:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 140:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 141:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 142:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 143:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 144:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 145:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 146:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 147:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 148:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 149:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 150:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 151:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 152:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 153:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 154:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 161:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 163:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 164:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 165:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 167:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 168:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 169:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 170:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 171:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 173:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 174:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 175:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 176:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 177:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 179:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 180:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 181:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 182:  (1) rzw {*call_value}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 183:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 187:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 188:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 189:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 190:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 191
	 Choosing alt 0 in insn 191:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 192:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 193:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 194:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 196:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 198:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 199:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 200:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 201:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 202:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 203:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 204:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 205
	 Choosing alt 0 in insn 205:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 206:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 207:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 208:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 210:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 212:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 213:  (1) rzw {*call_value}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 214:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 217:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 218:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 219:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 220:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 221:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 223:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 226:  (0) ?mr {*cmpdi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 229:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 231:  (1) rzw {*call_value}

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9

********** Pseudo live ranges #1: **********

  BB 9
  BB 3
   Insn 236: point = 0
   Insn 25: point = 0
   Insn 24: point = 0
   Insn 23: point = 1
  BB 8
   Insn 231: point = 2
   Insn 230: point = 2
   Insn 229: point = 3
  BB 7
   Insn 227: point = 4
   Insn 226: point = 4
  BB 6
   Insn 224: point = 4
   Insn 223: point = 4
   Insn 221: point = 5
   Insn 220: point = 7
   Insn 219: point = 9
   Insn 218: point = 10
   Insn 217: point = 12
  BB 4
   Insn 238: point = 13
   Insn 183: point = 13
   Insn 182: point = 13
   Insn 181: point = 13
   Insn 180: point = 13
   Insn 179: point = 13
   Insn 178: point = 13
   Insn 177: point = 14
   Insn 176: point = 15
   Insn 175: point = 15
   Insn 174: point = 15
   Insn 173: point = 15
   Insn 172: point = 15
   Insn 171: point = 16
   Insn 170: point = 17
   Insn 169: point = 17
   Insn 168: point = 17
   Insn 167: point = 17
   Insn 166: point = 17
   Insn 165: point = 18
   Insn 164: point = 19
   Insn 163: point = 19
   Insn 162: point = 19
   Insn 161: point = 20
   Insn 160: point = 20
   Insn 159: point = 21
   Insn 158: point = 22
   Insn 157: point = 23
   Insn 156: point = 24
   Insn 155: point = 25
   Insn 154: point = 26
   Insn 153: point = 27
   Insn 152: point = 29
   Insn 151: point = 31
   Insn 150: point = 32
   Insn 149: point = 34
   Insn 148: point = 36
   Insn 147: point = 37
   Insn 146: point = 39
   Insn 145: point = 41
   Insn 144: point = 42
   Insn 143: point = 44
   Insn 142: point = 46
   Insn 141: point = 47
   Insn 140: point = 49
   Insn 139: point = 51
   Insn 138: point = 52
   Insn 137: point = 54
   Insn 136: point = 56
   Insn 135: point = 57
   Insn 134: point = 57
   Insn 133: point = 57
   Insn 132: point = 58
   Insn 131: point = 58
   Insn 130: point = 59
   Insn 129: point = 60
   Insn 128: point = 61
   Insn 127: point = 62
   Insn 126: point = 63
   Insn 125: point = 64
   Insn 124: point = 65
   Insn 123: point = 67
   Insn 122: point = 69
   Insn 121: point = 70
   Insn 120: point = 72
   Insn 119: point = 74
   Insn 118: point = 75
   Insn 117: point = 77
   Insn 116: point = 79
   Insn 115: point = 80
   Insn 114: point = 82
   Insn 113: point = 84
   Insn 112: point = 85
   Insn 111: point = 87
   Insn 110: point = 89
   Insn 109: point = 90
   Insn 108: point = 92
   Insn 107: point = 94
   Insn 106: point = 95
   Insn 105: point = 95
   Insn 104: point = 95
   Insn 103: point = 96
   Insn 102: point = 96
   Insn 101: point = 97
   Insn 100: point = 98
   Insn 99: point = 100
   Insn 98: point = 101
   Insn 97: point = 101
   Insn 96: point = 101
   Insn 95: point = 102
   Insn 94: point = 102
   Insn 93: point = 103
   Insn 92: point = 104
   Insn 91: point = 105
   Insn 90: point = 105
   Insn 89: point = 106
   Insn 88: point = 107
   Insn 87: point = 108
   Insn 86: point = 108
   Insn 84: point = 110
   Insn 83: point = 112
   Insn 241: point = 114
	Hard reg 0 is preferable by r164 with profit 1
   Insn 82: point = 116
   Insn 242: point = 118
	Hard reg 4 is preferable by r165 with profit 1
   Insn 240: point = 120
	Hard reg 0 is preferable by r164 with profit 1
	Hard reg 2 is preferable by r164 with profit 1
   Insn 81: point = 122
   Insn 80: point = 123
   Insn 79: point = 125
   Insn 85: point = 126
   Insn 78: point = 127
   Insn 77: point = 129
   Insn 76: point = 130
   Insn 75: point = 132
   Insn 74: point = 133
   Insn 73: point = 133
   Insn 72: point = 133
   Insn 71: point = 134
   Insn 70: point = 134
   Insn 69: point = 135
   Insn 68: point = 136
   Insn 67: point = 138
   Insn 66: point = 139
   Insn 65: point = 139
   Insn 64: point = 139
   Insn 63: point = 140
   Insn 62: point = 140
   Insn 61: point = 141
   Insn 60: point = 142
   Insn 59: point = 144
   Insn 58: point = 146
   Insn 57: point = 147
   Insn 56: point = 149
   Insn 55: point = 150
   Insn 54: point = 150
   Insn 53: point = 150
   Insn 52: point = 151
   Insn 51: point = 151
   Insn 50: point = 152
   Insn 49: point = 153
   Insn 48: point = 155
   Insn 47: point = 157
   Insn 46: point = 158
   Insn 45: point = 158
   Insn 44: point = 158
   Insn 43: point = 159
   Insn 42: point = 159
   Insn 41: point = 160
   Insn 40: point = 161
   Insn 39: point = 163
   Insn 38: point = 164
   Insn 37: point = 164
   Insn 36: point = 164
   Insn 35: point = 165
   Insn 34: point = 165
   Insn 33: point = 166
   Insn 32: point = 167
   Insn 31: point = 169
   Insn 30: point = 171
  BB 2
   Insn 21: point = 172
   Insn 20: point = 172
   Insn 19: point = 173
   Insn 18: point = 174
   Insn 17: point = 174
   Insn 16: point = 175
   Insn 15: point = 176
   Insn 14: point = 176
   Insn 13: point = 177
   Insn 12: point = 177
   Insn 11: point = 178
   Insn 7: point = 178
   Insn 6: point = 178
   Insn 5: point = 178
   Insn 4: point = 178
   Insn 3: point = 178
   Insn 2: point = 178
  BB 5
   Insn 214: point = 178
   Insn 213: point = 178
   Insn 212: point = 178
   Insn 211: point = 178
   Insn 210: point = 179
   Insn 209: point = 179
   Insn 208: point = 180
   Insn 207: point = 181
   Insn 206: point = 183
   Insn 205: point = 185
   Insn 204: point = 187
   Insn 203: point = 188
   Insn 202: point = 190
   Insn 201: point = 192
   Insn 200: point = 194
   Insn 199: point = 195
   Insn 198: point = 195
   Insn 197: point = 195
   Insn 196: point = 196
   Insn 195: point = 196
   Insn 194: point = 197
   Insn 193: point = 198
   Insn 192: point = 200
   Insn 191: point = 202
   Insn 190: point = 204
   Insn 189: point = 205
   Insn 188: point = 207
   Insn 187: point = 209
 r59: [174..175]
 r60: [172..173]
 r61: [168..169]
 r62: [165..167]
 r63: [159..161]
 r64: [154..155]
 r65: [151..153]
 r66: [143..147]
 r67: [143..144]
 r68: [140..142]
 r69: [134..136]
 r70: [106..130]
 r71: [105..127]
 r72: [109..110]
 r73: [107..108]
 r74: [102..104]
 r75: [96..98]
 r76: [91..92]
 r77: [63..90]
 r78: [86..87]
 r79: [62..85]
 r80: [81..82]
 r81: [61..80]
 r82: [76..77]
 r83: [60..75]
 r84: [71..72]
 r85: [59..70]
 r86: [66..67]
 r87: [58..65]
 r88: [53..54]
 r89: [25..52]
 r90: [48..49]
 r91: [24..47]
 r92: [43..44]
 r93: [23..42]
 r94: [38..39]
 r95: [22..37]
 r96: [33..34]
 r97: [21..32]
 r98: [28..29]
 r99: [20..27]
 r100: [4..10]
 r101: [6..7]
 r102: [4..5]
 r103: [206..207]
 r104: [203..205]
 r105: [201..202]
 r106: [199..200]
 r107: [196..198]
 r108: [191..192]
 r109: [189..190]
 r110: [186..188]
 r111: [184..185]
 r112: [182..183]
 r113: [179..181]
 r114: [176..177]
 r115: [0..1]
 r116: [170..171]
 r117: [164..166]
 r118: [162..163]
 r119: [158..160]
 r120: [156..157]
 r121: [150..152]
 r122: [148..149]
 r123: [145..146]
 r124: [139..141]
 r125: [137..138]
 r126: [133..135]
 r127: [131..132]
 r128: [128..129]
 r129: [124..126]
 r130: [113..114]
 r131: [111..112]
 r132: [119..123]
 r133: [121..125]
 r134: [117..122]
 r135: [101..103]
 r136: [99..100]
 r137: [95..97]
 r138: [93..94]
 r139: [88..89]
 r140: [83..84]
 r141: [78..79]
 r142: [73..74]
 r143: [68..69]
 r144: [57..64]
 r145: [55..56]
 r146: [50..51]
 r147: [45..46]
 r148: [40..41]
 r149: [35..36]
 r150: [30..31]
 r151: [19..26]
 r152: [17..18]
 r153: [15..16]
 r154: [13..14]
 r155: [208..209]
 r156: [203..204]
 r157: [195..197]
 r158: [193..194]
 r159: [186..187]
 r160: [178..180]
 r161: [11..12]
 r162: [8..9]
 r163: [2..3]
 r164: [115..120]
 r165: [116..118]
Compressing live ranges: from 210 to 156 - 74%
Ranges after the compression:
 r59: [126..127]
 r60: [124..125]
 r61: [120..121]
 r62: [118..119]
 r63: [114..115]
 r64: [110..111]
 r65: [108..109]
 r66: [102..105]
 r67: [102..103]
 r68: [100..101]
 r69: [96..97]
 r70: [76..93]
 r71: [76..91]
 r72: [78..79]
 r73: [76..77]
 r74: [74..75]
 r75: [70..71]
 r76: [66..67]
 r77: [44..65]
 r78: [62..63]
 r79: [44..61]
 r80: [58..59]
 r81: [44..57]
 r82: [54..55]
 r83: [44..53]
 r84: [50..51]
 r85: [44..49]
 r86: [46..47]
 r87: [44..45]
 r88: [40..41]
 r89: [18..39]
 r90: [36..37]
 r91: [18..35]
 r92: [32..33]
 r93: [18..31]
 r94: [28..29]
 r95: [18..27]
 r96: [24..25]
 r97: [18..23]
 r98: [20..21]
 r99: [18..19]
 r100: [4..9]
 r101: [6..7]
 r102: [4..5]
 r103: [152..153]
 r104: [150..151]
 r105: [148..149]
 r106: [146..147]
 r107: [144..145]
 r108: [140..141]
 r109: [138..139]
 r110: [136..137]
 r111: [134..135]
 r112: [132..133]
 r113: [130..131]
 r114: [128..129]
 r115: [0..1]
 r116: [122..123]
 r117: [118..119]
 r118: [116..117]
 r119: [114..115]
 r120: [112..113]
 r121: [108..109]
 r122: [106..107]
 r123: [104..105]
 r124: [100..101]
 r125: [98..99]
 r126: [96..97]
 r127: [94..95]
 r128: [92..93]
 r129: [90..91]
 r130: [82..83]
 r131: [80..81]
 r132: [86..89]
 r133: [88..91]
 r134: [84..89]
 r135: [74..75]
 r136: [72..73]
 r137: [70..71]
 r138: [68..69]
 r139: [64..65]
 r140: [60..61]
 r141: [56..57]
 r142: [52..53]
 r143: [48..49]
 r144: [44..45]
 r145: [42..43]
 r146: [38..39]
 r147: [34..35]
 r148: [30..31]
 r149: [26..27]
 r150: [22..23]
 r151: [18..19]
 r152: [16..17]
 r153: [14..15]
 r154: [12..13]
 r155: [154..155]
 r156: [150..151]
 r157: [144..145]
 r158: [142..143]
 r159: [136..137]
 r160: [130..131]
 r161: [10..11]
 r162: [8..9]
 r163: [2..3]
 r164: [84..87]
 r165: [84..85]
	 Assigning to 164 (cl=CREG, orig=130, freq=3, tfirst=164, tfreq=3)...
	   Assign 2 to reload r164 (freq=3)
	 Assigning to 165 (cl=DIREG, orig=132, freq=2, tfirst=165, tfreq=2)...
	   Assign 5 to reload r165 (freq=2)

********** Undoing inheritance #1: **********


********** Local #2: **********

New elimination table:
Can't eliminate 16 to 7 (offset=80, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=64, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 16
changing reg in insn 17
changing reg in insn 19
changing reg in insn 20
changing reg in insn 31
changing reg in insn 32
changing reg in insn 32
changing reg in insn 34
changing reg in insn 40
changing reg in insn 42
changing reg in insn 48
changing reg in insn 49
changing reg in insn 49
changing reg in insn 51
changing reg in insn 57
changing reg in insn 59
changing reg in insn 60
changing reg in insn 62
changing reg in insn 68
changing reg in insn 70
changing reg in insn 76
changing reg in insn 89
changing reg in insn 78
changing reg in insn 90
changing reg in insn 85
changing reg in insn 84
changing reg in insn 86
changing reg in insn 88
changing reg in insn 87
changing reg in insn 92
changing reg in insn 94
changing reg in insn 100
changing reg in insn 102
changing reg in insn 108
changing reg in insn 109
changing reg in insn 109
changing reg in insn 126
changing reg in insn 111
changing reg in insn 112
changing reg in insn 112
changing reg in insn 127
changing reg in insn 114
changing reg in insn 115
changing reg in insn 115
changing reg in insn 128
changing reg in insn 117
changing reg in insn 118
changing reg in insn 118
changing reg in insn 129
changing reg in insn 120
changing reg in insn 121
changing reg in insn 121
changing reg in insn 130
changing reg in insn 123
changing reg in insn 124
changing reg in insn 124
changing reg in insn 131
changing reg in insn 137
changing reg in insn 138
changing reg in insn 138
changing reg in insn 155
changing reg in insn 140
changing reg in insn 141
changing reg in insn 141
changing reg in insn 156
changing reg in insn 143
changing reg in insn 144
changing reg in insn 144
changing reg in insn 157
changing reg in insn 146
changing reg in insn 147
changing reg in insn 147
changing reg in insn 158
changing reg in insn 149
changing reg in insn 150
changing reg in insn 150
changing reg in insn 159
changing reg in insn 152
changing reg in insn 153
changing reg in insn 153
changing reg in insn 160
changing reg in insn 218
changing reg in insn 223
changing reg in insn 220
changing reg in insn 221
changing reg in insn 221
changing reg in insn 223
changing reg in insn 188
changing reg in insn 189
changing reg in insn 189
changing reg in insn 191
changing reg in insn 191
changing reg in insn 192
changing reg in insn 192
changing reg in insn 193
changing reg in insn 193
changing reg in insn 195
changing reg in insn 201
changing reg in insn 202
changing reg in insn 202
changing reg in insn 203
changing reg in insn 203
changing reg in insn 205
changing reg in insn 205
changing reg in insn 206
changing reg in insn 206
changing reg in insn 207
changing reg in insn 207
changing reg in insn 209
changing reg in insn 12
changing reg in insn 14
changing reg in insn 23
changing reg in insn 24
changing reg in insn 30
changing reg in insn 31
changing reg in insn 33
changing reg in insn 36
changing reg in insn 39
changing reg in insn 40
changing reg in insn 41
changing reg in insn 44
changing reg in insn 47
changing reg in insn 48
changing reg in insn 50
changing reg in insn 53
changing reg in insn 56
changing reg in insn 57
changing reg in insn 58
changing reg in insn 59
changing reg in insn 61
changing reg in insn 64
changing reg in insn 67
changing reg in insn 68
changing reg in insn 69
changing reg in insn 72
changing reg in insn 75
changing reg in insn 76
changing reg in insn 77
changing reg in insn 78
changing reg in insn 85
changing reg in insn 80
changing reg in insn 83
changing reg in insn 83
changing reg in insn 84
changing reg in insn 80
changing reg in insn 79
changing reg in insn 81
changing reg in insn 82
changing reg in insn 93
changing reg in insn 96
changing reg in insn 99
changing reg in insn 100
changing reg in insn 101
changing reg in insn 104
changing reg in insn 107
changing reg in insn 108
changing reg in insn 110
changing reg in insn 111
changing reg in insn 113
changing reg in insn 114
changing reg in insn 116
changing reg in insn 117
changing reg in insn 119
changing reg in insn 120
changing reg in insn 122
changing reg in insn 123
changing reg in insn 125
changing reg in insn 133
changing reg in insn 136
changing reg in insn 137
changing reg in insn 139
changing reg in insn 140
changing reg in insn 142
changing reg in insn 143
changing reg in insn 145
changing reg in insn 146
changing reg in insn 148
changing reg in insn 149
changing reg in insn 151
changing reg in insn 152
changing reg in insn 154
changing reg in insn 162
changing reg in insn 165
changing reg in insn 166
changing reg in insn 171
changing reg in insn 172
changing reg in insn 177
changing reg in insn 178
changing reg in insn 187
changing reg in insn 188
changing reg in insn 190
changing reg in insn 194
changing reg in insn 197
changing reg in insn 200
changing reg in insn 201
changing reg in insn 204
changing reg in insn 208
changing reg in insn 211
changing reg in insn 217
changing reg in insn 218
changing reg in insn 219
changing reg in insn 220
changing reg in insn 229
changing reg in insn 230
starting the processing of deferred insns
ending the processing of deferred insns


void fwrite_asc(char*, float*, Data_file_header*, Data_block_header*, int, Procpar_info*, Preprocess*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 23[xmm2] 24[xmm3] 25[xmm4] 26[xmm5] 37[r8] 38[r9]
;;  ref usage 	r0={91d,75u} r1={38d,22u,2e} r2={25d,7u} r4={36d,18u} r5={39d,20u} r6={1d,66u} r7={1d,27u} r8={18d} r9={18d} r10={18d} r11={18d} r12={18d} r13={18d} r14={18d} r15={18d} r17={36d,4u} r18={18d} r19={18d} r20={1d,1u,5e} r21={46d,27u} r22={24d,5u} r23={23d,4u} r24={23d,4u} r25={23d,4u} r26={21d,2u} r27={19d} r28={19d} r29={18d} r30={18d} r31={18d} r32={18d} r33={18d} r34={18d} r35={18d} r36={18d} r37={20d,2u} r38={19d,1u} r39={18d} r40={18d} r45={18d} r46={18d} r47={18d} r48={18d} r49={18d} r50={18d} r51={18d} r52={18d} 
;;    total ref usage 1305{1009d,289u,7e} in 219{201 regular + 18 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 114
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 outfile_name+0 S8 A64])
        (reg:DI 5 di [ outfile_name ])) sim2fitman_fmtext_o.cpp:331 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ outfile_name ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 data+0 S8 A64])
        (reg:DI 4 si [ data ])) sim2fitman_fmtext_o.cpp:331 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ data ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 main_header+0 S8 A64])
        (reg:DI 1 dx [ main_header ])) sim2fitman_fmtext_o.cpp:331 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ main_header ])
        (nil)))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 block_header+0 S8 A64])
        (reg:DI 2 cx [ block_header ])) sim2fitman_fmtext_o.cpp:331 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ block_header ])
        (nil)))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [0 index1+0 S4 A32])
        (reg:SI 37 r8 [ index1 ])) sim2fitman_fmtext_o.cpp:331 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ index1 ])
        (nil)))
(insn 7 6 8 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])
        (reg:DI 38 r9 [ procpar_info ])) sim2fitman_fmtext_o.cpp:331 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [ procpar_info ])
        (nil)))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 of+0 S8 A64])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:336 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (reg:DI 0 ax [114])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 outfile_name+0 S8 A64])) sim2fitman_fmtext_o.cpp:338 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f93103d55f0 *.LC1>)) sim2fitman_fmtext_o.cpp:338 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 15 2 (set (reg:DI 5 di)
        (reg:DI 0 ax [114])) sim2fitman_fmtext_o.cpp:338 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [114])
        (nil)))
(call_insn 15 14 16 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f93105df800 fopen>) [0 fopen S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:338 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 16 15 17 2 (set (reg/f:DI 0 ax [orig:59 D.6027 ] [59])
        (reg:DI 0 ax)) sim2fitman_fmtext_o.cpp:338 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 17 16 18 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 of+0 S8 A64])
        (reg/f:DI 0 ax [orig:59 D.6027 ] [59])) sim2fitman_fmtext_o.cpp:338 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:59 D.6027 ] [59])
        (nil)))
(insn 18 17 19 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                    (const_int -8 [0xfffffffffffffff8])) [0 of+0 S8 A64])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:338 4 {*cmpdi_ccno_1}
     (nil))
(insn 19 18 20 2 (set (reg:QI 0 ax [orig:60 retval.1 ] [60])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:338 608 {*setcc_qi}
     (nil))
(insn 20 19 21 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:60 retval.1 ] [60])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:338 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:60 retval.1 ] [60])
        (nil)))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) sim2fitman_fmtext_o.cpp:338 612 {*jcc_1}
     (nil)
 -> 28)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 115
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 3 (set (reg:DI 0 ax [115])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 outfile_name+0 S8 A64])) sim2fitman_fmtext_o.cpp:339 87 {*movdi_internal_rex64}
     (nil))
(insn 24 23 25 3 (set (reg:DI 5 di)
        (reg:DI 0 ax [115])) sim2fitman_fmtext_o.cpp:339 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [115])
        (nil)))
(call_insn 25 24 236 3 (call (mem:QI (symbol_ref:DI ("_Z7exit_08Pc") [flags 0x41]  <function_decl 0x7f9310734200 exit_08>) [0 exit_08 S1 A8])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:339 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(jump_insn 236 25 237 3 (set (pc)
        (label_ref 234)) 650 {jump}
     (nil)
 -> 234)
;;  succ:       9 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 237 236 28)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154
(code_label 28 237 29 4 36 "" [1 uses])
(note 29 28 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 4 (set (reg/f:DI 0 ax [116])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])) sim2fitman_fmtext_o.cpp:342 87 {*movdi_internal_rex64}
     (nil))
(insn 31 30 32 4 (set (reg:SI 0 ax [orig:61 D.6028 ] [61])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [116])
                (const_int 328 [0x148])) [0 procpar_info_7(D)->num_points+0 S4 A64])) sim2fitman_fmtext_o.cpp:342 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [116])
        (nil)))
(insn 32 31 33 4 (parallel [
            (set (reg:SI 1 dx [orig:62 D.6028 ] [62])
                (ashift:SI (reg:SI 0 ax [orig:61 D.6028 ] [61])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:342 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:61 D.6028 ] [61])
        (nil)))
(insn 33 32 34 4 (set (reg:DI 0 ax [117])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 of+0 S8 A64])) sim2fitman_fmtext_o.cpp:342 87 {*movdi_internal_rex64}
     (nil))
(insn 34 33 35 4 (set (reg:SI 1 dx)
        (reg:SI 1 dx [orig:62 D.6028 ] [62])) sim2fitman_fmtext_o.cpp:342 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:62 D.6028 ] [62])
        (nil)))
(insn 35 34 36 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7f93103d5688 *.LC2>)) sim2fitman_fmtext_o.cpp:342 87 {*movdi_internal_rex64}
     (nil))
(insn 36 35 37 4 (set (reg:DI 5 di)
        (reg:DI 0 ax [117])) sim2fitman_fmtext_o.cpp:342 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [117])
        (nil)))
(insn 37 36 38 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:342 91 {*movqi_internal}
     (nil))
(call_insn 38 37 39 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41]  <function_decl 0x7f9310828b00 fprintf>) [0 __builtin_fprintf S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:342 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                    (nil))))))
(insn 39 38 40 4 (set (reg/f:DI 0 ax [118])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])) sim2fitman_fmtext_o.cpp:346 87 {*movdi_internal_rex64}
     (nil))
(insn 40 39 41 4 (set (reg:SI 1 dx [orig:63 D.6028 ] [63])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [118])
                (const_int 508 [0x1fc])) [0 procpar_info_7(D)->nex+0 S4 A32])) sim2fitman_fmtext_o.cpp:346 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [118])
        (nil)))
(insn 41 40 42 4 (set (reg:DI 0 ax [119])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 of+0 S8 A64])) sim2fitman_fmtext_o.cpp:346 87 {*movdi_internal_rex64}
     (nil))
(insn 42 41 43 4 (set (reg:SI 1 dx)
        (reg:SI 1 dx [orig:63 D.6028 ] [63])) sim2fitman_fmtext_o.cpp:346 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:63 D.6028 ] [63])
        (nil)))
(insn 43 42 44 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7f93103d5688 *.LC2>)) sim2fitman_fmtext_o.cpp:346 87 {*movdi_internal_rex64}
     (nil))
(insn 44 43 45 4 (set (reg:DI 5 di)
        (reg:DI 0 ax [119])) sim2fitman_fmtext_o.cpp:346 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [119])
        (nil)))
(insn 45 44 46 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:346 91 {*movqi_internal}
     (nil))
(call_insn 46 45 47 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41]  <function_decl 0x7f9310828b00 fprintf>) [0 __builtin_fprintf S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:346 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                    (nil))))))
(insn 47 46 48 4 (set (reg/f:DI 0 ax [120])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])) sim2fitman_fmtext_o.cpp:351 87 {*movdi_internal_rex64}
     (nil))
(insn 48 47 49 4 (set (reg:SF 21 xmm0 [orig:64 D.6029 ] [64])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [120])
                (const_int 4 [0x4])) [0 procpar_info_7(D)->dwell_time+0 S4 A32])) sim2fitman_fmtext_o.cpp:351 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [120])
        (nil)))
(insn 49 48 50 4 (set (reg:DF 21 xmm0 [orig:65 D.6030 ] [65])
        (float_extend:DF (reg:SF 21 xmm0 [orig:64 D.6029 ] [64]))) sim2fitman_fmtext_o.cpp:351 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:64 D.6029 ] [64])
        (nil)))
(insn 50 49 51 4 (set (reg:DI 0 ax [121])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 of+0 S8 A64])) sim2fitman_fmtext_o.cpp:351 87 {*movdi_internal_rex64}
     (nil))
(insn 51 50 52 4 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:65 D.6030 ] [65])) sim2fitman_fmtext_o.cpp:351 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:65 D.6030 ] [65])
        (nil)))
(insn 52 51 53 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7f93103d5720 *.LC3>)) sim2fitman_fmtext_o.cpp:351 87 {*movdi_internal_rex64}
     (nil))
(insn 53 52 54 4 (set (reg:DI 5 di)
        (reg:DI 0 ax [121])) sim2fitman_fmtext_o.cpp:351 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [121])
        (nil)))
(insn 54 53 55 4 (set (reg:QI 0 ax)
        (const_int 1 [0x1])) sim2fitman_fmtext_o.cpp:351 91 {*movqi_internal}
     (nil))
(call_insn 55 54 56 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41]  <function_decl 0x7f9310828b00 fprintf>) [0 __builtin_fprintf S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:351 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:DF (use (reg:DF 21 xmm0))
                    (nil))))))
(insn 56 55 57 4 (set (reg/f:DI 0 ax [122])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])) sim2fitman_fmtext_o.cpp:356 87 {*movdi_internal_rex64}
     (nil))
(insn 57 56 58 4 (set (reg:DF 22 xmm1 [orig:66 D.6030 ] [66])
        (mem/j:DF (plus:DI (reg/f:DI 0 ax [122])
                (const_int 336 [0x150])) [0 procpar_info_7(D)->main_frequency+0 S8 A64])) sim2fitman_fmtext_o.cpp:356 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [122])
        (nil)))
(insn 58 57 59 4 (set (reg/f:DI 0 ax [123])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])) sim2fitman_fmtext_o.cpp:356 87 {*movdi_internal_rex64}
     (nil))
(insn 59 58 60 4 (set (reg:DF 21 xmm0 [orig:67 D.6030 ] [67])
        (mem/j:DF (plus:DI (reg/f:DI 0 ax [123])
                (const_int 344 [0x158])) [0 procpar_info_7(D)->offset_frequency+0 S8 A64])) sim2fitman_fmtext_o.cpp:356 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [123])
        (nil)))
(insn 60 59 61 4 (set (reg:DF 21 xmm0 [orig:68 D.6030 ] [68])
        (plus:DF (reg:DF 21 xmm0 [orig:67 D.6030 ] [67])
            (reg:DF 22 xmm1 [orig:66 D.6030 ] [66]))) sim2fitman_fmtext_o.cpp:356 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:67 D.6030 ] [67])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:66 D.6030 ] [66])
            (nil))))
(insn 61 60 62 4 (set (reg:DI 0 ax [124])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 of+0 S8 A64])) sim2fitman_fmtext_o.cpp:356 87 {*movdi_internal_rex64}
     (nil))
(insn 62 61 63 4 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:68 D.6030 ] [68])) sim2fitman_fmtext_o.cpp:356 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:68 D.6030 ] [68])
        (nil)))
(insn 63 62 64 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7f93103d57b8 *.LC4>)) sim2fitman_fmtext_o.cpp:356 87 {*movdi_internal_rex64}
     (nil))
(insn 64 63 65 4 (set (reg:DI 5 di)
        (reg:DI 0 ax [124])) sim2fitman_fmtext_o.cpp:356 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [124])
        (nil)))
(insn 65 64 66 4 (set (reg:QI 0 ax)
        (const_int 1 [0x1])) sim2fitman_fmtext_o.cpp:356 91 {*movqi_internal}
     (nil))
(call_insn 66 65 67 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41]  <function_decl 0x7f9310828b00 fprintf>) [0 __builtin_fprintf S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:356 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:DF (use (reg:DF 21 xmm0))
                    (nil))))))
(insn 67 66 68 4 (set (reg/f:DI 0 ax [125])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])) sim2fitman_fmtext_o.cpp:358 87 {*movdi_internal_rex64}
     (nil))
(insn 68 67 69 4 (set (reg:SI 1 dx [orig:69 D.6028 ] [69])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [125])
                (const_int 324 [0x144])) [0 procpar_info_7(D)->num_transients+0 S4 A32])) sim2fitman_fmtext_o.cpp:358 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [125])
        (nil)))
(insn 69 68 70 4 (set (reg:DI 0 ax [126])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 of+0 S8 A64])) sim2fitman_fmtext_o.cpp:358 87 {*movdi_internal_rex64}
     (nil))
(insn 70 69 71 4 (set (reg:SI 1 dx)
        (reg:SI 1 dx [orig:69 D.6028 ] [69])) sim2fitman_fmtext_o.cpp:358 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:69 D.6028 ] [69])
        (nil)))
(insn 71 70 72 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7f93103d5688 *.LC2>)) sim2fitman_fmtext_o.cpp:358 87 {*movdi_internal_rex64}
     (nil))
(insn 72 71 73 4 (set (reg:DI 5 di)
        (reg:DI 0 ax [126])) sim2fitman_fmtext_o.cpp:358 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [126])
        (nil)))
(insn 73 72 74 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:358 91 {*movqi_internal}
     (nil))
(call_insn 74 73 75 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41]  <function_decl 0x7f9310828b00 fprintf>) [0 __builtin_fprintf S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:358 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                    (nil))))))
(insn 75 74 76 4 (set (reg/f:DI 0 ax [127])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])) sim2fitman_fmtext_o.cpp:361 87 {*movdi_internal_rex64}
     (nil))
(insn 76 75 77 4 (parallel [
            (set (reg/f:DI 37 r8 [orig:70 D.6031 ] [70])
                (plus:DI (reg/f:DI 0 ax [127])
                    (const_int 440 [0x1b8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:361 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [127])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])
                (const_int 440 [0x1b8]))
            (nil))))
(insn 77 76 78 4 (set (reg/f:DI 0 ax [128])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])) sim2fitman_fmtext_o.cpp:361 87 {*movdi_internal_rex64}
     (nil))
(insn 78 77 85 4 (parallel [
            (set (reg/f:DI 1 dx [orig:71 D.6032 ] [71])
                (plus:DI (reg/f:DI 0 ax [128])
                    (const_int 404 [0x194])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:361 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [128])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])
                (const_int 404 [0x194]))
            (nil))))
(insn 85 78 79 4 (set (reg:DI 0 ax [129])
        (reg/f:DI 1 dx [orig:71 D.6032 ] [71])) sim2fitman_fmtext_o.cpp:361 87 {*movdi_internal_rex64}
     (nil))
(insn 79 85 80 4 (set (reg:DI 2 cx [133])
        (const_int -1 [0xffffffffffffffff])) sim2fitman_fmtext_o.cpp:361 87 {*movdi_internal_rex64}
     (nil))
(insn 80 79 81 4 (set (reg:DI 4 si [132])
        (reg:DI 0 ax [129])) sim2fitman_fmtext_o.cpp:361 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [129])
        (nil)))
(insn 81 80 240 4 (set (reg:QI 0 ax [134])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:361 91 {*movqi_internal}
     (nil))
(insn 240 81 242 4 (set (reg:DI 2 cx [130])
        (reg:DI 2 cx [133])) sim2fitman_fmtext_o.cpp:361 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [133])
        (nil)))
(insn 242 240 82 4 (set (reg:DI 5 di [132])
        (reg:DI 4 si [132])) sim2fitman_fmtext_o.cpp:361 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [132])
        (nil)))
(insn 82 242 241 4 (parallel [
            (set (reg:DI 2 cx [130])
                (unspec:DI [
                        (mem:BLK (reg:DI 5 di [132]) [0  A8])
                        (reg:QI 0 ax [134])
                        (const_int 1 [0x1])
                        (reg:DI 2 cx [130])
                    ] UNSPEC_SCAS))
            (clobber (reg:DI 5 di [132]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:361 927 {*strlenqi_1}
     (expr_list:REG_UNUSED (reg:DI 5 di [132])
        (expr_list:REG_DEAD (reg:QI 0 ax [134])
            (nil))))
(insn 241 82 83 4 (set (reg:DI 0 ax [130])
        (reg:DI 2 cx [130])) sim2fitman_fmtext_o.cpp:361 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [130])
        (nil)))
(insn 83 241 84 4 (set (reg:DI 0 ax [131])
        (not:DI (reg:DI 0 ax [130]))) sim2fitman_fmtext_o.cpp:361 496 {*one_cmpldi2_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [130])
        (nil)))
(insn 84 83 86 4 (parallel [
            (set (reg:DI 0 ax [orig:72 D.6033 ] [72])
                (plus:DI (reg:DI 0 ax [131])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:361 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [131])
        (nil)))
(insn 86 84 87 4 (parallel [
            (set (reg/f:DI 0 ax [orig:73 D.6034 ] [73])
                (plus:DI (reg:DI 0 ax [orig:72 D.6033 ] [72])
                    (reg/f:DI 1 dx [orig:71 D.6032 ] [71])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:361 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:72 D.6033 ] [72])
        (nil)))
(insn 87 86 88 4 (set (mem:HI (reg/f:DI 0 ax [orig:73 D.6034 ] [73]) [0 MEM[(void *)_20]+0 S2 A8])
        (const_int 8236 [0x202c])) sim2fitman_fmtext_o.cpp:361 90 {*movhi_internal}
     (nil))
(insn 88 87 89 4 (set (mem:QI (plus:DI (reg/f:DI 0 ax [orig:73 D.6034 ] [73])
                (const_int 2 [0x2])) [0 MEM[(void *)_20]+2 S1 A8])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:361 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:73 D.6034 ] [73])
        (nil)))
(insn 89 88 90 4 (set (reg:DI 4 si)
        (reg/f:DI 37 r8 [orig:70 D.6031 ] [70])) sim2fitman_fmtext_o.cpp:361 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 37 r8 [orig:70 D.6031 ] [70])
        (nil)))
(insn 90 89 91 4 (set (reg:DI 5 di)
        (reg/f:DI 1 dx [orig:71 D.6032 ] [71])) sim2fitman_fmtext_o.cpp:361 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:71 D.6032 ] [71])
        (nil)))
(call_insn 91 90 92 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcat") [flags 0x41]  <function_decl 0x7f931081fb00 strcat>) [0 __builtin_strcat S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:361 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 92 91 93 4 (set (reg/f:DI 1 dx [orig:74 D.6034 ] [74])
        (reg:DI 0 ax)) sim2fitman_fmtext_o.cpp:361 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 93 92 94 4 (set (reg:DI 0 ax [135])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 of+0 S8 A64])) sim2fitman_fmtext_o.cpp:361 87 {*movdi_internal_rex64}
     (nil))
(insn 94 93 95 4 (set (reg:DI 1 dx)
        (reg/f:DI 1 dx [orig:74 D.6034 ] [74])) sim2fitman_fmtext_o.cpp:361 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:74 D.6034 ] [74])
        (nil)))
(insn 95 94 96 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC5") [flags 0x2]  <var_decl 0x7f93103d5850 *.LC5>)) sim2fitman_fmtext_o.cpp:361 87 {*movdi_internal_rex64}
     (nil))
(insn 96 95 97 4 (set (reg:DI 5 di)
        (reg:DI 0 ax [135])) sim2fitman_fmtext_o.cpp:361 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [135])
        (nil)))
(insn 97 96 98 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:361 91 {*movqi_internal}
     (nil))
(call_insn 98 97 99 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41]  <function_decl 0x7f9310828b00 fprintf>) [0 __builtin_fprintf S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:361 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
(insn 99 98 100 4 (set (reg/f:DI 0 ax [136])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])) sim2fitman_fmtext_o.cpp:367 87 {*movdi_internal_rex64}
     (nil))
(insn 100 99 101 4 (parallel [
            (set (reg/f:DI 1 dx [orig:75 D.6035 ] [75])
                (plus:DI (reg/f:DI 0 ax [136])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:367 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [136])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])
                (const_int 8 [0x8]))
            (nil))))
(insn 101 100 102 4 (set (reg:DI 0 ax [137])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 of+0 S8 A64])) sim2fitman_fmtext_o.cpp:367 87 {*movdi_internal_rex64}
     (nil))
(insn 102 101 103 4 (set (reg:DI 1 dx)
        (reg/f:DI 1 dx [orig:75 D.6035 ] [75])) sim2fitman_fmtext_o.cpp:367 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:75 D.6035 ] [75])
        (nil)))
(insn 103 102 104 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x7f93103d58e8 *.LC6>)) sim2fitman_fmtext_o.cpp:367 87 {*movdi_internal_rex64}
     (nil))
(insn 104 103 105 4 (set (reg:DI 5 di)
        (reg:DI 0 ax [137])) sim2fitman_fmtext_o.cpp:367 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [137])
        (nil)))
(insn 105 104 106 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:367 91 {*movqi_internal}
     (nil))
(call_insn 106 105 107 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41]  <function_decl 0x7f9310828b00 fprintf>) [0 __builtin_fprintf S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:367 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
(insn 107 106 108 4 (set (reg/f:DI 0 ax [138])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])) sim2fitman_fmtext_o.cpp:373 87 {*movdi_internal_rex64}
     (nil))
(insn 108 107 109 4 (set (reg:SF 21 xmm0 [orig:76 D.6029 ] [76])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [138])
                (const_int 400 [0x190])) [0 procpar_info_7(D)->vtheta+0 S4 A64])) sim2fitman_fmtext_o.cpp:373 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [138])
        (nil)))
(insn 109 108 110 4 (set (reg:DF 25 xmm4 [orig:77 D.6030 ] [77])
        (float_extend:DF (reg:SF 21 xmm0 [orig:76 D.6029 ] [76]))) sim2fitman_fmtext_o.cpp:373 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:76 D.6029 ] [76])
        (nil)))
(insn 110 109 111 4 (set (reg/f:DI 0 ax [139])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])) sim2fitman_fmtext_o.cpp:373 87 {*movdi_internal_rex64}
     (nil))
(insn 111 110 112 4 (set (reg:SF 21 xmm0 [orig:78 D.6029 ] [78])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [139])
                (const_int 384 [0x180])) [0 procpar_info_7(D)->vox3+0 S4 A64])) sim2fitman_fmtext_o.cpp:373 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [139])
        (nil)))
(insn 112 111 113 4 (set (reg:DF 24 xmm3 [orig:79 D.6030 ] [79])
        (float_extend:DF (reg:SF 21 xmm0 [orig:78 D.6029 ] [78]))) sim2fitman_fmtext_o.cpp:373 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:78 D.6029 ] [78])
        (nil)))
(insn 113 112 114 4 (set (reg/f:DI 0 ax [140])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])) sim2fitman_fmtext_o.cpp:373 87 {*movdi_internal_rex64}
     (nil))
(insn 114 113 115 4 (set (reg:SF 21 xmm0 [orig:80 D.6029 ] [80])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [140])
                (const_int 380 [0x17c])) [0 procpar_info_7(D)->vox2+0 S4 A32])) sim2fitman_fmtext_o.cpp:373 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [140])
        (nil)))
(insn 115 114 116 4 (set (reg:DF 23 xmm2 [orig:81 D.6030 ] [81])
        (float_extend:DF (reg:SF 21 xmm0 [orig:80 D.6029 ] [80]))) sim2fitman_fmtext_o.cpp:373 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:80 D.6029 ] [80])
        (nil)))
(insn 116 115 117 4 (set (reg/f:DI 0 ax [141])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])) sim2fitman_fmtext_o.cpp:373 87 {*movdi_internal_rex64}
     (nil))
(insn 117 116 118 4 (set (reg:SF 21 xmm0 [orig:82 D.6029 ] [82])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [141])
                (const_int 376 [0x178])) [0 procpar_info_7(D)->vox1+0 S4 A64])) sim2fitman_fmtext_o.cpp:373 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [141])
        (nil)))
(insn 118 117 119 4 (set (reg:DF 22 xmm1 [orig:83 D.6030 ] [83])
        (float_extend:DF (reg:SF 21 xmm0 [orig:82 D.6029 ] [82]))) sim2fitman_fmtext_o.cpp:373 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:82 D.6029 ] [82])
        (nil)))
(insn 119 118 120 4 (set (reg/f:DI 0 ax [142])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [0 preprocess+0 S8 A64])) sim2fitman_fmtext_o.cpp:373 87 {*movdi_internal_rex64}
     (nil))
(insn 120 119 121 4 (set (reg:SF 21 xmm0 [orig:84 D.6029 ] [84])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [142])
                (const_int 4 [0x4])) [0 preprocess_31(D)->scale_factor+0 S4 A32])) sim2fitman_fmtext_o.cpp:373 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [142])
        (nil)))
(insn 121 120 122 4 (set (reg:DF 21 xmm0 [orig:85 D.6030 ] [85])
        (float_extend:DF (reg:SF 21 xmm0 [orig:84 D.6029 ] [84]))) sim2fitman_fmtext_o.cpp:373 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:84 D.6029 ] [84])
        (nil)))
(insn 122 121 123 4 (set (reg/f:DI 0 ax [143])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 block_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:373 87 {*movdi_internal_rex64}
     (nil))
(insn 123 122 124 4 (set (reg:HI 0 ax [orig:86 D.6036 ] [86])
        (mem/j:HI (reg/f:DI 0 ax [143]) [0 block_header_34(D)->scale.number+0 S2 A64])) sim2fitman_fmtext_o.cpp:373 90 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [143])
        (nil)))
(insn 124 123 125 4 (set (reg:SI 1 dx [orig:87 D.6028 ] [87])
        (sign_extend:SI (reg:HI 0 ax [orig:86 D.6036 ] [86]))) sim2fitman_fmtext_o.cpp:373 153 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 0 ax [orig:86 D.6036 ] [86])
        (nil)))
(insn 125 124 126 4 (set (reg:DI 0 ax [144])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 of+0 S8 A64])) sim2fitman_fmtext_o.cpp:373 87 {*movdi_internal_rex64}
     (nil))
(insn 126 125 127 4 (set (reg:DF 25 xmm4)
        (reg:DF 25 xmm4 [orig:77 D.6030 ] [77])) sim2fitman_fmtext_o.cpp:373 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 25 xmm4 [orig:77 D.6030 ] [77])
        (nil)))
(insn 127 126 128 4 (set (reg:DF 24 xmm3)
        (reg:DF 24 xmm3 [orig:79 D.6030 ] [79])) sim2fitman_fmtext_o.cpp:373 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 24 xmm3 [orig:79 D.6030 ] [79])
        (nil)))
(insn 128 127 129 4 (set (reg:DF 23 xmm2)
        (reg:DF 23 xmm2 [orig:81 D.6030 ] [81])) sim2fitman_fmtext_o.cpp:373 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 23 xmm2 [orig:81 D.6030 ] [81])
        (nil)))
(insn 129 128 130 4 (set (reg:DF 22 xmm1)
        (reg:DF 22 xmm1 [orig:83 D.6030 ] [83])) sim2fitman_fmtext_o.cpp:373 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:83 D.6030 ] [83])
        (nil)))
(insn 130 129 131 4 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:85 D.6030 ] [85])) sim2fitman_fmtext_o.cpp:373 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:85 D.6030 ] [85])
        (nil)))
(insn 131 130 132 4 (set (reg:SI 1 dx)
        (reg:SI 1 dx [orig:87 D.6028 ] [87])) sim2fitman_fmtext_o.cpp:373 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:87 D.6028 ] [87])
        (nil)))
(insn 132 131 133 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x7f93103d5980 *.LC7>)) sim2fitman_fmtext_o.cpp:373 87 {*movdi_internal_rex64}
     (nil))
(insn 133 132 134 4 (set (reg:DI 5 di)
        (reg:DI 0 ax [144])) sim2fitman_fmtext_o.cpp:373 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [144])
        (nil)))
(insn 134 133 135 4 (set (reg:QI 0 ax)
        (const_int 5 [0x5])) sim2fitman_fmtext_o.cpp:373 91 {*movqi_internal}
     (nil))
(call_insn 135 134 136 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41]  <function_decl 0x7f9310828b00 fprintf>) [0 __builtin_fprintf S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:373 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 25 xmm4)
        (expr_list:REG_DEAD (reg:DF 24 xmm3)
            (expr_list:REG_DEAD (reg:DF 23 xmm2)
                (expr_list:REG_DEAD (reg:DF 22 xmm1)
                    (expr_list:REG_DEAD (reg:DF 21 xmm0)
                        (expr_list:REG_DEAD (reg:DI 5 di)
                            (expr_list:REG_DEAD (reg:DI 4 si)
                                (expr_list:REG_DEAD (reg:SI 1 dx)
                                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                                        (nil))))))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                    (expr_list:DF (use (reg:DF 21 xmm0))
                        (expr_list:DF (use (reg:DF 22 xmm1))
                            (expr_list:DF (use (reg:DF 23 xmm2))
                                (expr_list:DF (use (reg:DF 24 xmm3))
                                    (expr_list:DF (use (reg:DF 25 xmm4))
                                        (nil)))))))))))
(insn 136 135 137 4 (set (reg/f:DI 0 ax [145])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])) sim2fitman_fmtext_o.cpp:377 87 {*movdi_internal_rex64}
     (nil))
(insn 137 136 138 4 (set (reg:SF 21 xmm0 [orig:88 D.6029 ] [88])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [145])
                (const_int 360 [0x168])) [0 procpar_info_7(D)->gain+0 S4 A64])) sim2fitman_fmtext_o.cpp:377 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [145])
        (nil)))
(insn 138 137 139 4 (set (reg:DF 26 xmm5 [orig:89 D.6030 ] [89])
        (float_extend:DF (reg:SF 21 xmm0 [orig:88 D.6029 ] [88]))) sim2fitman_fmtext_o.cpp:377 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:88 D.6029 ] [88])
        (nil)))
(insn 139 138 140 4 (set (reg/f:DI 0 ax [146])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])) sim2fitman_fmtext_o.cpp:377 87 {*movdi_internal_rex64}
     (nil))
(insn 140 139 141 4 (set (reg:SF 21 xmm0 [orig:90 D.6029 ] [90])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [146])
                (const_int 372 [0x174])) [0 procpar_info_7(D)->pos3+0 S4 A32])) sim2fitman_fmtext_o.cpp:377 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [146])
        (nil)))
(insn 141 140 142 4 (set (reg:DF 25 xmm4 [orig:91 D.6030 ] [91])
        (float_extend:DF (reg:SF 21 xmm0 [orig:90 D.6029 ] [90]))) sim2fitman_fmtext_o.cpp:377 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:90 D.6029 ] [90])
        (nil)))
(insn 142 141 143 4 (set (reg/f:DI 0 ax [147])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])) sim2fitman_fmtext_o.cpp:377 87 {*movdi_internal_rex64}
     (nil))
(insn 143 142 144 4 (set (reg:SF 21 xmm0 [orig:92 D.6029 ] [92])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [147])
                (const_int 368 [0x170])) [0 procpar_info_7(D)->pos2+0 S4 A64])) sim2fitman_fmtext_o.cpp:377 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [147])
        (nil)))
(insn 144 143 145 4 (set (reg:DF 24 xmm3 [orig:93 D.6030 ] [93])
        (float_extend:DF (reg:SF 21 xmm0 [orig:92 D.6029 ] [92]))) sim2fitman_fmtext_o.cpp:377 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:92 D.6029 ] [92])
        (nil)))
(insn 145 144 146 4 (set (reg/f:DI 0 ax [148])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])) sim2fitman_fmtext_o.cpp:377 87 {*movdi_internal_rex64}
     (nil))
(insn 146 145 147 4 (set (reg:SF 21 xmm0 [orig:94 D.6029 ] [94])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [148])
                (const_int 364 [0x16c])) [0 procpar_info_7(D)->pos1+0 S4 A32])) sim2fitman_fmtext_o.cpp:377 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [148])
        (nil)))
(insn 147 146 148 4 (set (reg:DF 23 xmm2 [orig:95 D.6030 ] [95])
        (float_extend:DF (reg:SF 21 xmm0 [orig:94 D.6029 ] [94]))) sim2fitman_fmtext_o.cpp:377 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:94 D.6029 ] [94])
        (nil)))
(insn 148 147 149 4 (set (reg/f:DI 0 ax [149])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])) sim2fitman_fmtext_o.cpp:377 87 {*movdi_internal_rex64}
     (nil))
(insn 149 148 150 4 (set (reg:SF 21 xmm0 [orig:96 D.6029 ] [96])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [149])
                (const_int 356 [0x164])) [0 procpar_info_7(D)->tr+0 S4 A32])) sim2fitman_fmtext_o.cpp:377 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [149])
        (nil)))
(insn 150 149 151 4 (set (reg:DF 22 xmm1 [orig:97 D.6030 ] [97])
        (float_extend:DF (reg:SF 21 xmm0 [orig:96 D.6029 ] [96]))) sim2fitman_fmtext_o.cpp:377 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:96 D.6029 ] [96])
        (nil)))
(insn 151 150 152 4 (set (reg/f:DI 0 ax [150])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 procpar_info+0 S8 A64])) sim2fitman_fmtext_o.cpp:377 87 {*movdi_internal_rex64}
     (nil))
(insn 152 151 153 4 (set (reg:SF 21 xmm0 [orig:98 D.6029 ] [98])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [150])
                (const_int 352 [0x160])) [0 procpar_info_7(D)->te+0 S4 A64])) sim2fitman_fmtext_o.cpp:377 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [150])
        (nil)))
(insn 153 152 154 4 (set (reg:DF 21 xmm0 [orig:99 D.6030 ] [99])
        (float_extend:DF (reg:SF 21 xmm0 [orig:98 D.6029 ] [98]))) sim2fitman_fmtext_o.cpp:377 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:98 D.6029 ] [98])
        (nil)))
(insn 154 153 155 4 (set (reg:DI 0 ax [151])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 of+0 S8 A64])) sim2fitman_fmtext_o.cpp:377 87 {*movdi_internal_rex64}
     (nil))
(insn 155 154 156 4 (set (reg:DF 26 xmm5)
        (reg:DF 26 xmm5 [orig:89 D.6030 ] [89])) sim2fitman_fmtext_o.cpp:377 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 26 xmm5 [orig:89 D.6030 ] [89])
        (nil)))
(insn 156 155 157 4 (set (reg:DF 25 xmm4)
        (reg:DF 25 xmm4 [orig:91 D.6030 ] [91])) sim2fitman_fmtext_o.cpp:377 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 25 xmm4 [orig:91 D.6030 ] [91])
        (nil)))
(insn 157 156 158 4 (set (reg:DF 24 xmm3)
        (reg:DF 24 xmm3 [orig:93 D.6030 ] [93])) sim2fitman_fmtext_o.cpp:377 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 24 xmm3 [orig:93 D.6030 ] [93])
        (nil)))
(insn 158 157 159 4 (set (reg:DF 23 xmm2)
        (reg:DF 23 xmm2 [orig:95 D.6030 ] [95])) sim2fitman_fmtext_o.cpp:377 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 23 xmm2 [orig:95 D.6030 ] [95])
        (nil)))
(insn 159 158 160 4 (set (reg:DF 22 xmm1)
        (reg:DF 22 xmm1 [orig:97 D.6030 ] [97])) sim2fitman_fmtext_o.cpp:377 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:97 D.6030 ] [97])
        (nil)))
(insn 160 159 161 4 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:99 D.6030 ] [99])) sim2fitman_fmtext_o.cpp:377 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:99 D.6030 ] [99])
        (nil)))
(insn 161 160 162 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7f93103d5a18 *.LC8>)) sim2fitman_fmtext_o.cpp:377 87 {*movdi_internal_rex64}
     (nil))
(insn 162 161 163 4 (set (reg:DI 5 di)
        (reg:DI 0 ax [151])) sim2fitman_fmtext_o.cpp:377 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [151])
        (nil)))
(insn 163 162 164 4 (set (reg:QI 0 ax)
        (const_int 6 [0x6])) sim2fitman_fmtext_o.cpp:377 91 {*movqi_internal}
     (nil))
(call_insn 164 163 165 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41]  <function_decl 0x7f9310828b00 fprintf>) [0 __builtin_fprintf S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:377 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 26 xmm5)
        (expr_list:REG_DEAD (reg:DF 25 xmm4)
            (expr_list:REG_DEAD (reg:DF 24 xmm3)
                (expr_list:REG_DEAD (reg:DF 23 xmm2)
                    (expr_list:REG_DEAD (reg:DF 22 xmm1)
                        (expr_list:REG_DEAD (reg:DF 21 xmm0)
                            (expr_list:REG_DEAD (reg:DI 5 di)
                                (expr_list:REG_DEAD (reg:DI 4 si)
                                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                                        (nil))))))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:DF (use (reg:DF 21 xmm0))
                    (expr_list:DF (use (reg:DF 22 xmm1))
                        (expr_list:DF (use (reg:DF 23 xmm2))
                            (expr_list:DF (use (reg:DF 24 xmm3))
                                (expr_list:DF (use (reg:DF 25 xmm4))
                                    (expr_list:DF (use (reg:DF 26 xmm5))
                                        (nil)))))))))))
(insn 165 164 166 4 (set (reg:DI 0 ax [152])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 of+0 S8 A64])) sim2fitman_fmtext_o.cpp:379 87 {*movdi_internal_rex64}
     (nil))
(insn 166 165 167 4 (set (reg:DI 2 cx)
        (reg:DI 0 ax [152])) sim2fitman_fmtext_o.cpp:379 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [152])
        (nil)))
(insn 167 166 168 4 (set (reg:DI 1 dx)
        (const_int 13 [0xd])) sim2fitman_fmtext_o.cpp:379 87 {*movdi_internal_rex64}
     (nil))
(insn 168 167 169 4 (set (reg:DI 4 si)
        (const_int 1 [0x1])) sim2fitman_fmtext_o.cpp:379 87 {*movdi_internal_rex64}
     (nil))
(insn 169 168 170 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7f93103d5ab0 *.LC9>)) sim2fitman_fmtext_o.cpp:379 87 {*movdi_internal_rex64}
     (nil))
(call_insn 170 169 171 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fwrite") [flags 0x41]  <function_decl 0x7f931082e500 __builtin_fwrite>) [0 __builtin_fwrite S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:379 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:DI 0 ax)
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (nil))))))
(insn 171 170 172 4 (set (reg:DI 0 ax [153])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 of+0 S8 A64])) sim2fitman_fmtext_o.cpp:381 87 {*movdi_internal_rex64}
     (nil))
(insn 172 171 173 4 (set (reg:DI 2 cx)
        (reg:DI 0 ax [153])) sim2fitman_fmtext_o.cpp:381 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [153])
        (nil)))
(insn 173 172 174 4 (set (reg:DI 1 dx)
        (const_int 4 [0x4])) sim2fitman_fmtext_o.cpp:381 87 {*movdi_internal_rex64}
     (nil))
(insn 174 173 175 4 (set (reg:DI 4 si)
        (const_int 1 [0x1])) sim2fitman_fmtext_o.cpp:381 87 {*movdi_internal_rex64}
     (nil))
(insn 175 174 176 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x7f93103d5b48 *.LC10>)) sim2fitman_fmtext_o.cpp:381 87 {*movdi_internal_rex64}
     (nil))
(call_insn 176 175 177 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fwrite") [flags 0x41]  <function_decl 0x7f931082e500 __builtin_fwrite>) [0 __builtin_fwrite S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:381 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:DI 0 ax)
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (nil))))))
(insn 177 176 178 4 (set (reg:DI 0 ax [154])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 of+0 S8 A64])) sim2fitman_fmtext_o.cpp:383 87 {*movdi_internal_rex64}
     (nil))
(insn 178 177 179 4 (set (reg:DI 2 cx)
        (reg:DI 0 ax [154])) sim2fitman_fmtext_o.cpp:383 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [154])
        (nil)))
(insn 179 178 180 4 (set (reg:DI 1 dx)
        (const_int 6 [0x6])) sim2fitman_fmtext_o.cpp:383 87 {*movdi_internal_rex64}
     (nil))
(insn 180 179 181 4 (set (reg:DI 4 si)
        (const_int 1 [0x1])) sim2fitman_fmtext_o.cpp:383 87 {*movdi_internal_rex64}
     (nil))
(insn 181 180 182 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7f93103d5be0 *.LC11>)) sim2fitman_fmtext_o.cpp:383 87 {*movdi_internal_rex64}
     (nil))
(call_insn 182 181 183 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fwrite") [flags 0x41]  <function_decl 0x7f931082e500 __builtin_fwrite>) [0 __builtin_fwrite S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:383 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:DI 0 ax)
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (nil))))))
(insn 183 182 238 4 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_fmtext_o.cpp:393 89 {*movsi_internal}
     (nil))
(jump_insn 238 183 239 4 (set (pc)
        (label_ref 215)) sim2fitman_fmtext_o.cpp:393 650 {jump}
     (nil)
 -> 215)
;;  succ:       6 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 239 238 222)
;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 103 104 105 106 107 108 109 110 111 112 113 155 156 157 158 159 160
(code_label 222 239 186 5 39 "" [1 uses])
(note 186 222 187 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 187 186 188 5 (set (reg:SI 0 ax [155])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_fmtext_o.cpp:394 89 {*movsi_internal}
     (nil))
(insn 188 187 189 5 (set (reg:DI 0 ax [orig:103 D.6033 ] [103])
        (sign_extend:DI (reg:SI 0 ax [155]))) sim2fitman_fmtext_o.cpp:394 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [155])
        (nil)))
(insn 189 188 190 5 (parallel [
            (set (reg:DI 1 dx [orig:104 D.6033 ] [104])
                (ashift:DI (reg:DI 0 ax [orig:103 D.6033 ] [103])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:394 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:103 D.6033 ] [103])
        (nil)))
(insn 190 189 191 5 (set (reg/f:DI 0 ax [156])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 data+0 S8 A64])) sim2fitman_fmtext_o.cpp:394 87 {*movdi_internal_rex64}
     (nil))
(insn 191 190 192 5 (parallel [
            (set (reg/f:DI 0 ax [orig:105 D.6038 ] [105])
                (plus:DI (reg/f:DI 0 ax [156])
                    (reg:DI 1 dx [orig:104 D.6033 ] [104])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:394 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [156])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:104 D.6033 ] [104])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -32 [0xffffffffffffffe0])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:104 D.6033 ] [104]))
                (nil)))))
(insn 192 191 193 5 (set (reg:SF 21 xmm0 [orig:106 D.6029 ] [106])
        (mem:SF (reg/f:DI 0 ax [orig:105 D.6038 ] [105]) [0 *_57+0 S4 A32])) sim2fitman_fmtext_o.cpp:394 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:105 D.6038 ] [105])
        (nil)))
(insn 193 192 194 5 (set (reg:DF 21 xmm0 [orig:107 D.6030 ] [107])
        (float_extend:DF (reg:SF 21 xmm0 [orig:106 D.6029 ] [106]))) sim2fitman_fmtext_o.cpp:394 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:106 D.6029 ] [106])
        (nil)))
(insn 194 193 195 5 (set (reg:DI 0 ax [157])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 of+0 S8 A64])) sim2fitman_fmtext_o.cpp:394 87 {*movdi_internal_rex64}
     (nil))
(insn 195 194 196 5 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:107 D.6030 ] [107])) sim2fitman_fmtext_o.cpp:394 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:107 D.6030 ] [107])
        (nil)))
(insn 196 195 197 5 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x7f93103d5c78 *.LC12>)) sim2fitman_fmtext_o.cpp:394 87 {*movdi_internal_rex64}
     (nil))
(insn 197 196 198 5 (set (reg:DI 5 di)
        (reg:DI 0 ax [157])) sim2fitman_fmtext_o.cpp:394 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [157])
        (nil)))
(insn 198 197 199 5 (set (reg:QI 0 ax)
        (const_int 1 [0x1])) sim2fitman_fmtext_o.cpp:394 91 {*movqi_internal}
     (nil))
(call_insn 199 198 200 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41]  <function_decl 0x7f9310828b00 fprintf>) [0 __builtin_fprintf S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:394 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:DF (use (reg:DF 21 xmm0))
                    (nil))))))
(insn 200 199 201 5 (set (reg:SI 0 ax [158])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_fmtext_o.cpp:395 89 {*movsi_internal}
     (nil))
(insn 201 200 202 5 (set (reg:DI 0 ax [orig:108 D.6039 ] [108])
        (sign_extend:DI (reg:SI 0 ax [158]))) sim2fitman_fmtext_o.cpp:395 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [158])
        (nil)))
(insn 202 201 203 5 (parallel [
            (set (reg:DI 0 ax [orig:109 D.6039 ] [109])
                (plus:DI (reg:DI 0 ax [orig:108 D.6039 ] [108])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:395 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:108 D.6039 ] [108])
        (nil)))
(insn 203 202 204 5 (parallel [
            (set (reg:DI 1 dx [orig:110 D.6039 ] [110])
                (ashift:DI (reg:DI 0 ax [orig:109 D.6039 ] [109])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:395 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:109 D.6039 ] [109])
        (nil)))
(insn 204 203 205 5 (set (reg/f:DI 0 ax [159])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 data+0 S8 A64])) sim2fitman_fmtext_o.cpp:395 87 {*movdi_internal_rex64}
     (nil))
(insn 205 204 206 5 (parallel [
            (set (reg/f:DI 0 ax [orig:111 D.6038 ] [111])
                (plus:DI (reg/f:DI 0 ax [159])
                    (reg:DI 1 dx [orig:110 D.6039 ] [110])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:395 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [159])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:110 D.6039 ] [110])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -32 [0xffffffffffffffe0])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:110 D.6039 ] [110]))
                (nil)))))
(insn 206 205 207 5 (set (reg:SF 21 xmm0 [orig:112 D.6029 ] [112])
        (mem:SF (reg/f:DI 0 ax [orig:111 D.6038 ] [111]) [0 *_63+0 S4 A32])) sim2fitman_fmtext_o.cpp:395 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:111 D.6038 ] [111])
        (nil)))
(insn 207 206 208 5 (set (reg:DF 21 xmm0 [orig:113 D.6030 ] [113])
        (float_extend:DF (reg:SF 21 xmm0 [orig:112 D.6029 ] [112]))) sim2fitman_fmtext_o.cpp:395 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:112 D.6029 ] [112])
        (nil)))
(insn 208 207 209 5 (set (reg:DI 0 ax [160])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 of+0 S8 A64])) sim2fitman_fmtext_o.cpp:395 87 {*movdi_internal_rex64}
     (nil))
(insn 209 208 210 5 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:113 D.6030 ] [113])) sim2fitman_fmtext_o.cpp:395 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:113 D.6030 ] [113])
        (nil)))
(insn 210 209 211 5 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x7f93103d5c78 *.LC12>)) sim2fitman_fmtext_o.cpp:395 87 {*movdi_internal_rex64}
     (nil))
(insn 211 210 212 5 (set (reg:DI 5 di)
        (reg:DI 0 ax [160])) sim2fitman_fmtext_o.cpp:395 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [160])
        (nil)))
(insn 212 211 213 5 (set (reg:QI 0 ax)
        (const_int 1 [0x1])) sim2fitman_fmtext_o.cpp:395 91 {*movqi_internal}
     (nil))
(call_insn 213 212 214 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41]  <function_decl 0x7f9310828b00 fprintf>) [0 __builtin_fprintf S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:395 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:DF (use (reg:DF 21 xmm0))
                    (nil))))))
(insn 214 213 215 5 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:393 273 {*addsi_1}
     (nil))
;;  succ:       6 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU,DFS_BACK)
;;              4 [100.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 100 101 102 161 162
(code_label 215 214 216 6 38 "" [1 uses])
(note 216 215 217 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 217 216 218 6 (set (reg:SI 0 ax [161])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])) sim2fitman_fmtext_o.cpp:393 89 {*movsi_internal}
     (nil))
(insn 218 217 219 6 (set (reg:DI 1 dx [orig:100 D.6037 ] [100])
        (sign_extend:DI (reg:SI 0 ax [161]))) sim2fitman_fmtext_o.cpp:393 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [161])
        (nil)))
(insn 219 218 220 6 (set (reg/f:DI 0 ax [162])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 main_header+0 S8 A64])) sim2fitman_fmtext_o.cpp:393 87 {*movdi_internal_rex64}
     (nil))
(insn 220 219 221 6 (set (reg:DI 0 ax [orig:101 D.6037 ] [101])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [162])
                (const_int 16 [0x10])) [0 main_header_51(D)->np.number+0 S8 A64])) sim2fitman_fmtext_o.cpp:393 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [162])
        (nil)))
(insn 221 220 223 6 (parallel [
            (set (reg:DI 0 ax [orig:102 D.6037 ] [102])
                (ashift:DI (reg:DI 0 ax [orig:101 D.6037 ] [101])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_fmtext_o.cpp:393 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:101 D.6037 ] [101])
        (nil)))
(insn 223 221 224 6 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 1 dx [orig:100 D.6037 ] [100])
            (reg:DI 0 ax [orig:102 D.6037 ] [102]))) sim2fitman_fmtext_o.cpp:393 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:102 D.6037 ] [102])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:100 D.6037 ] [100])
            (nil))))
(jump_insn 224 223 225 6 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 222)
            (pc))) sim2fitman_fmtext_o.cpp:393 612 {*jcc_1}
     (nil)
 -> 222)
;;  succ:       5
;;              7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 225 224 226 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 226 225 227 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                    (const_int -8 [0xfffffffffffffff8])) [0 of+0 S8 A64])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:397 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 227 226 228 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 234)
            (pc))) sim2fitman_fmtext_o.cpp:397 612 {*jcc_1}
     (nil)
 -> 234)
;;  succ:       8 (FALLTHRU)
;;              9
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 163
(note 228 227 229 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 229 228 230 8 (set (reg:DI 0 ax [163])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 of+0 S8 A64])) sim2fitman_fmtext_o.cpp:398 87 {*movdi_internal_rex64}
     (nil))
(insn 230 229 231 8 (set (reg:DI 5 di)
        (reg:DI 0 ax [163])) sim2fitman_fmtext_o.cpp:398 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [163])
        (nil)))
(call_insn 231 230 234 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fclose") [flags 0x41]  <function_decl 0x7f93105df400 fclose>) [0 fclose S1 A8])
            (const_int 0 [0]))) sim2fitman_fmtext_o.cpp:398 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       9 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;;              7
;;              3 [100.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 234 231 235 9 35 "" [2 uses])
(note 235 234 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

