{"vcs1":{"timestamp_begin":1681592280.722982787, "rt":0.53, "ut":0.13, "st":0.10}}
{"vcselab":{"timestamp_begin":1681592281.289646852, "rt":1.08, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681592282.395130594, "rt":0.73, "ut":0.07, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681592280.427707344}
{"VCS_COMP_START_TIME": 1681592280.427707344}
{"VCS_COMP_END_TIME": 1681592283.816637913}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337592}}
{"stitch_vcselab": {"peak_mem": 222680}}
