{
  "test": "test_line_buffer_enable",
  "toplevel": "line_buffer",
  "clock": "clk",
  "signals": [
    "ADDR_WIDTH",
    "DATA_WIDTH",
    "LINE_WIDTH",
    "addr",
    "clk",
    "data_in",
    "data_out",
    "enable",
    "i",
    "rst_n"
  ],
  "samples": [
    {
      "cycle": 0,
      "ADDR_WIDTH": 11,
      "DATA_WIDTH": 8,
      "LINE_WIDTH": 32,
      "addr": 0,
      "clk": 1,
      "data_in": 0,
      "data_out": 0,
      "enable": 0,
      "i": 32,
      "rst_n": 0
    },
    {
      "cycle": 1,
      "ADDR_WIDTH": 11,
      "DATA_WIDTH": 8,
      "LINE_WIDTH": 32,
      "addr": 0,
      "clk": 1,
      "data_in": 0,
      "data_out": 0,
      "enable": 0,
      "i": 32,
      "rst_n": 0
    },
    {
      "cycle": 2,
      "ADDR_WIDTH": 11,
      "DATA_WIDTH": 8,
      "LINE_WIDTH": 32,
      "addr": 0,
      "clk": 1,
      "data_in": 0,
      "data_out": 0,
      "enable": 0,
      "i": 32,
      "rst_n": 1
    },
    {
      "cycle": 3,
      "ADDR_WIDTH": 11,
      "DATA_WIDTH": 8,
      "LINE_WIDTH": 32,
      "addr": 0,
      "clk": 1,
      "data_in": 1,
      "data_out": 0,
      "enable": 1,
      "i": 32,
      "rst_n": 1
    },
    {
      "cycle": 4,
      "ADDR_WIDTH": 11,
      "DATA_WIDTH": 8,
      "LINE_WIDTH": 32,
      "addr": 1,
      "clk": 1,
      "data_in": 2,
      "data_out": 65,
      "enable": 1,
      "i": 32,
      "rst_n": 1
    },
    {
      "cycle": 5,
      "ADDR_WIDTH": 11,
      "DATA_WIDTH": 8,
      "LINE_WIDTH": 32,
      "addr": 2,
      "clk": 1,
      "data_in": 3,
      "data_out": 66,
      "enable": 1,
      "i": 32,
      "rst_n": 1
    },
    {
      "cycle": 6,
      "ADDR_WIDTH": 11,
      "DATA_WIDTH": 8,
      "LINE_WIDTH": 32,
      "addr": 3,
      "clk": 1,
      "data_in": 4,
      "data_out": 67,
      "enable": 1,
      "i": 32,
      "rst_n": 1
    },
    {
      "cycle": 7,
      "ADDR_WIDTH": 11,
      "DATA_WIDTH": 8,
      "LINE_WIDTH": 32,
      "addr": 4,
      "clk": 1,
      "data_in": 5,
      "data_out": 68,
      "enable": 1,
      "i": 32,
      "rst_n": 1
    },
    {
      "cycle": 8,
      "ADDR_WIDTH": 11,
      "DATA_WIDTH": 8,
      "LINE_WIDTH": 32,
      "addr": 5,
      "clk": 1,
      "data_in": 6,
      "data_out": 69,
      "enable": 1,
      "i": 32,
      "rst_n": 1
    },
    {
      "cycle": 9,
      "ADDR_WIDTH": 11,
      "DATA_WIDTH": 8,
      "LINE_WIDTH": 32,
      "addr": 6,
      "clk": 1,
      "data_in": 7,
      "data_out": 70,
      "enable": 1,
      "i": 32,
      "rst_n": 1
    },
    {
      "cycle": 10,
      "ADDR_WIDTH": 11,
      "DATA_WIDTH": 8,
      "LINE_WIDTH": 32,
      "addr": 7,
      "clk": 1,
      "data_in": 8,
      "data_out": 71,
      "enable": 1,
      "i": 32,
      "rst_n": 1
    },
    {
      "cycle": 11,
      "ADDR_WIDTH": 11,
      "DATA_WIDTH": 8,
      "LINE_WIDTH": 32,
      "addr": 8,
      "clk": 1,
      "data_in": 9,
      "data_out": 72,
      "enable": 1,
      "i": 32,
      "rst_n": 1
    },
    {
      "cycle": 12,
      "ADDR_WIDTH": 11,
      "DATA_WIDTH": 8,
      "LINE_WIDTH": 32,
      "addr": 9,
      "clk": 1,
      "data_in": 10,
      "data_out": 73,
      "enable": 1,
      "i": 32,
      "rst_n": 1
    },
    {
      "cycle": 13,
      "ADDR_WIDTH": 11,
      "DATA_WIDTH": 8,
      "LINE_WIDTH": 32,
      "addr": 10,
      "clk": 1,
      "data_in": 10,
      "data_out": 74,
      "enable": 0,
      "i": 32,
      "rst_n": 1
    },
    {
      "cycle": 14,
      "ADDR_WIDTH": 11,
      "DATA_WIDTH": 8,
      "LINE_WIDTH": 32,
      "addr": 10,
      "clk": 1,
      "data_in": 99,
      "data_out": 74,
      "enable": 0,
      "i": 32,
      "rst_n": 1
    },
    {
      "cycle": 15,
      "ADDR_WIDTH": 11,
      "DATA_WIDTH": 8,
      "LINE_WIDTH": 32,
      "addr": 10,
      "clk": 1,
      "data_in": 99,
      "data_out": 74,
      "enable": 0,
      "i": 32,
      "rst_n": 1
    },
    {
      "cycle": 16,
      "ADDR_WIDTH": 11,
      "DATA_WIDTH": 8,
      "LINE_WIDTH": 32,
      "addr": 10,
      "clk": 1,
      "data_in": 99,
      "data_out": 74,
      "enable": 0,
      "i": 32,
      "rst_n": 1
    },
    {
      "cycle": 17,
      "ADDR_WIDTH": 11,
      "DATA_WIDTH": 8,
      "LINE_WIDTH": 32,
      "addr": 10,
      "clk": 1,
      "data_in": 99,
      "data_out": 74,
      "enable": 0,
      "i": 32,
      "rst_n": 1
    }
  ]
}