// Seed: 1768612987
module module_0 #(
    parameter id_6 = 32'd85
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_5 = -1 - 1 === 1;
  generate
    wire _id_6 = id_5[id_6];
  endgenerate
endmodule
module module_1 #(
    parameter id_7 = 32'd92
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire _id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_1
  );
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [-1 : id_7] id_10;
endmodule
