; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_softplus_15(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !10
  %5 = shl i32 %4, 7, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = and i32 %6, 127, !dbg !12
  %8 = or disjoint i32 %5, %7, !dbg !13
  %9 = sext i32 %8 to i64, !dbg !14
  %10 = getelementptr float, ptr addrspace(1) %0, i64 %9, !dbg !14
  %11 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %10, i1 true) #2, !dbg !15
  %12 = bitcast i32 %11 to float, !dbg !15
  %13 = fmul float %12, 0x3FF7154760000000, !dbg !16
  %14 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %13) #2, !dbg !16
  %15 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !17
  %.not.i = icmp eq i32 %15, 0, !dbg !17
  %16 = tail call float @llvm.nvvm.add.rz.ftz.f(float %14, float 1.000000e+00) #2, !dbg !17
  %17 = tail call float @llvm.nvvm.add.rz.f(float %14, float 1.000000e+00) #2, !dbg !17
  %.01.i = select i1 %.not.i, float %17, float %16, !dbg !17
  %18 = bitcast float %.01.i to i32, !dbg !17
  %19 = add i32 %18, -1061158912, !dbg !17
  %20 = and i32 %19, -8388608, !dbg !17
  %21 = bitcast float %14 to i32, !dbg !17
  %22 = sub i32 %21, %20, !dbg !17
  %23 = bitcast i32 %22 to float, !dbg !17
  %24 = sub i32 1082130432, %20, !dbg !17
  %25 = bitcast i32 %24 to float, !dbg !17
  %26 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !17
  %.not14.i = icmp eq i32 %26, 0, !dbg !17
  %27 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 2.500000e-01, float %25, float -1.000000e+00) #2, !dbg !17
  %28 = tail call float @llvm.nvvm.fma.rn.f(float 2.500000e-01, float %25, float -1.000000e+00) #2, !dbg !17
  %.09.i = select i1 %.not14.i, float %28, float %27, !dbg !17
  %29 = fadd float %.09.i, %23, !dbg !17
  %30 = sitofp i32 %20 to float, !dbg !17
  %31 = fmul float %30, 0x3E80000000000000, !dbg !17
  %32 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !17
  %.not15.i = icmp eq i32 %32, 0, !dbg !17
  %33 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFA737EF00000000, float %29, float 0x3FBB000240000000) #2, !dbg !17
  %34 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFA737EF00000000, float %29, float 0x3FBB000240000000) #2, !dbg !17
  %.012.i = select i1 %.not15.i, float %34, float %33, !dbg !17
  %35 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !17
  %.not16.i = icmp eq i32 %35, 0, !dbg !17
  %36 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i, float %29, float 0xBFC0EF1C00000000) #2, !dbg !17
  %37 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i, float %29, float 0xBFC0EF1C00000000) #2, !dbg !17
  %.010.i = select i1 %.not16.i, float %37, float %36, !dbg !17
  %38 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !17
  %.not17.i = icmp eq i32 %38, 0, !dbg !17
  %39 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i, float %29, float 0x3FC28C8EA0000000) #2, !dbg !17
  %40 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i, float %29, float 0x3FC28C8EA0000000) #2, !dbg !17
  %.06.i = select i1 %.not17.i, float %40, float %39, !dbg !17
  %41 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !17
  %.not18.i = icmp eq i32 %41, 0, !dbg !17
  %42 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i, float %29, float 0xBFC54D1BA0000000) #2, !dbg !17
  %43 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i, float %29, float 0xBFC54D1BA0000000) #2, !dbg !17
  %.02.i = select i1 %.not18.i, float %43, float %42, !dbg !17
  %44 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !17
  %.not19.i = icmp eq i32 %44, 0, !dbg !17
  %45 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i, float %29, float 0x3FC995F3C0000000) #2, !dbg !17
  %46 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i, float %29, float 0x3FC995F3C0000000) #2, !dbg !17
  %.0.i = select i1 %.not19.i, float %46, float %45, !dbg !17
  %47 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !17
  %.not20.i = icmp eq i32 %47, 0, !dbg !17
  %48 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i, float %29, float 0xBFD0000840000000) #2, !dbg !17
  %49 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i, float %29, float 0xBFD0000840000000) #2, !dbg !17
  %.011.i = select i1 %.not20.i, float %49, float %48, !dbg !17
  %50 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !17
  %.not21.i = icmp eq i32 %50, 0, !dbg !17
  %51 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i, float %29, float 0x3FD5555CC0000000) #2, !dbg !17
  %52 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i, float %29, float 0x3FD5555CC0000000) #2, !dbg !17
  %.08.i = select i1 %.not21.i, float %52, float %51, !dbg !17
  %53 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !17
  %.not22.i = icmp eq i32 %53, 0, !dbg !17
  %54 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float %29, float -5.000000e-01) #2, !dbg !17
  %55 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float %29, float -5.000000e-01) #2, !dbg !17
  %.07.i = select i1 %.not22.i, float %55, float %54, !dbg !17
  %56 = fmul float %29, %.07.i, !dbg !17
  %57 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !17
  %.not23.i = icmp eq i32 %57, 0, !dbg !17
  %58 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %56, float %29, float %29) #2, !dbg !17
  %59 = tail call float @llvm.nvvm.fma.rn.f(float %56, float %29, float %29) #2, !dbg !17
  %.05.i = select i1 %.not23.i, float %59, float %58, !dbg !17
  %60 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !17
  %.not24.i = icmp eq i32 %60, 0, !dbg !17
  %61 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %31, float 0x3FE62E4300000000, float %.05.i) #2, !dbg !17
  %62 = tail call float @llvm.nvvm.fma.rn.f(float %31, float 0x3FE62E4300000000, float %.05.i) #2, !dbg !17
  %.04.i = select i1 %.not24.i, float %62, float %61, !dbg !17
  %63 = icmp ugt i32 %21, 2139095039, !dbg !17
  br i1 %63, label %64, label %__nv_log1pf.exit, !dbg !17

64:                                               ; preds = %3
  %65 = icmp sgt i32 %21, -1082130432, !dbg !17
  br i1 %65, label %__nv_fmaf_rn.exit.i, label %69, !dbg !17

__nv_fmaf_rn.exit.i:                              ; preds = %64
  %66 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !17
  %.not25.i = icmp eq i32 %66, 0, !dbg !17
  %67 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %14, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !17
  %68 = tail call float @llvm.nvvm.fma.rn.f(float %14, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !17
  %.03.i = select i1 %.not25.i, float %68, float %67, !dbg !17
  br label %69, !dbg !17

69:                                               ; preds = %__nv_fmaf_rn.exit.i, %64
  %r.0.i = phi float [ %.03.i, %__nv_fmaf_rn.exit.i ], [ %.04.i, %64 ], !dbg !17
  %70 = fcmp oeq float %14, 0.000000e+00, !dbg !17
  %r.1.i = select i1 %70, float -0.000000e+00, float %r.0.i, !dbg !17
  br label %__nv_log1pf.exit, !dbg !17

__nv_log1pf.exit:                                 ; preds = %3, %69
  %r.2.i = phi float [ %r.1.i, %69 ], [ %.04.i, %3 ], !dbg !17
  %71 = fcmp ogt float %12, 2.000000e+01, !dbg !18
  %72 = select i1 %71, float %12, float %r.2.i, !dbg !19
  %73 = getelementptr float, ptr addrspace(1) %1, i64 %9, !dbg !20
  %74 = bitcast float %72 to i32, !dbg !21
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %74, ptr addrspace(1) %73, i1 true) #2, !dbg !21
  ret void, !dbg !22
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.add.rz.ftz.f(float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.add.rz.f(float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ck5527h6wnzfn37z73dqufzsaajo4k24dwtr6c2pcugovkijqk6d.py", directory: "inductor_cache/k5")
!4 = !{ptr @triton_poi_fused_softplus_15, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_softplus_15, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_softplus_15", linkageName: "triton_poi_fused_softplus_15", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 30, scope: !7)
!15 = !DILocation(line: 25, column: 35, scope: !7)
!16 = !DILocation(line: 30, column: 23, scope: !7)
!17 = !DILocation(line: 31, column: 27, scope: !7)
!18 = !DILocation(line: 29, column: 18, scope: !7)
!19 = !DILocation(line: 33, column: 32, scope: !7)
!20 = !DILocation(line: 34, column: 25, scope: !7)
!21 = !DILocation(line: 34, column: 36, scope: !7)
!22 = !DILocation(line: 34, column: 4, scope: !7)
