##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyMASTER_CLK
		4.3::Critical Path Report for clock
		4.4::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clock:R vs. clock:R)
		5.2::Critical Path Report for (clock:R vs. timer_clock:R)
		5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1       | Frequency: 136.25 MHz  | Target: 0.00 MHz   | 
Clock: CyBUS_CLK     | N/A                    | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | Frequency: 121.59 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                    | Target: 24.00 MHz  | 
Clock: clock         | Frequency: 114.28 MHz  | Target: 1.00 MHz   | 
Clock: timer_clock   | Frequency: 56.78 MHz   | Target: 0.03 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        6.66667e+009     -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
clock         clock          1e+006           991249       N/A              N/A         N/A              N/A         N/A              N/A         
clock         timer_clock    41666.7          33442        N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock   timer_clock    2.85833e+007     28565722     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name       Setup to Clk  Clock Name:Phase  
--------------  ------------  ----------------  
CERO(0)_PAD     19132         clock:R           
botones(0)_PAD  15022         Clock_1:R         
botones(1)_PAD  15807         Clock_1:R         
botones(2)_PAD  14513         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name       Clock to Out  Clock Name:Phase  
--------------  ------------  ----------------  
D4(0)_PAD       23890         CyBUS_CLK:R       
D5(0)_PAD       23398         CyBUS_CLK:R       
D6(0)_PAD       23480         CyBUS_CLK:R       
D7(0)_PAD       24092         CyBUS_CLK:R       
E(0)_PAD        22667         CyBUS_CLK:R       
RS(0)_PAD       23059         CyBUS_CLK:R       
disparo(0)_PAD  25253         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 136.25 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[2]:d_sync_0\/q
Path End       : QN_2/main_0
Capture Clock  : QN_2/clock_0
Path slack     : 6666659327p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   6666666667
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 6666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_0\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[2]:d_sync_0\/q  macrocell13   1250   1250  6666659327  RISE       1
QN_2/main_0                            macrocell10   2579   3829  6666659327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
QN_2/clock_0                                               macrocell10         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 121.59 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_185/q
Path End       : \Timer:TimerUDB:trig_last\/main_0
Capture Clock  : \Timer:TimerUDB:trig_last\/clock_0
Path slack     : 33442p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between clock timer_clock)   41667
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_185/q                          macrocell18   1250   1250  33442  RISE       1
\Timer:TimerUDB:trig_last\/main_0  macrocell7    3464   4714  33442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_last\/clock_0                         macrocell7          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for clock
***********************************
Clock: clock
Frequency: 114.28 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_185/q
Path End       : Net_185/main_1
Capture Clock  : Net_185/clock_0
Path slack     : 991249p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_185/q       macrocell18   1250   1250  991249  RISE       1
Net_185/main_1  macrocell18   3991   5241  991249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell18         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 56.78 MHz | Target: 0.03 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 28565722p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28577273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:trig_fall_detected\/q      macrocell9      1250   1250  28565722  RISE       1
\Timer:TimerUDB:trig_reg\/main_2           macrocell2      4657   5907  28565722  RISE       1
\Timer:TimerUDB:trig_reg\/q                macrocell2      3350   9257  28565722  RISE       1
\Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_1  datapathcell1   2294  11551  28565722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT8:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clock:R vs. clock:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_185/q
Path End       : Net_185/main_1
Capture Clock  : Net_185/clock_0
Path slack     : 991249p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_185/q       macrocell18   1250   1250  991249  RISE       1
Net_185/main_1  macrocell18   3991   5241  991249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell18         0      0  RISE       1


5.2::Critical Path Report for (clock:R vs. timer_clock:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_185/q
Path End       : \Timer:TimerUDB:trig_last\/main_0
Capture Clock  : \Timer:TimerUDB:trig_last\/clock_0
Path slack     : 33442p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between clock timer_clock)   41667
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_185/q                          macrocell18   1250   1250  33442  RISE       1
\Timer:TimerUDB:trig_last\/main_0  macrocell7    3464   4714  33442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_last\/clock_0                         macrocell7          0      0  RISE       1


5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 28565722p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28577273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:trig_fall_detected\/q      macrocell9      1250   1250  28565722  RISE       1
\Timer:TimerUDB:trig_reg\/main_2           macrocell2      4657   5907  28565722  RISE       1
\Timer:TimerUDB:trig_reg\/q                macrocell2      3350   9257  28565722  RISE       1
\Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_1  datapathcell1   2294  11551  28565722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT8:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[2]:d_sync_0\/q
Path End       : QN_2/main_0
Capture Clock  : QN_2/clock_0
Path slack     : 6666659327p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   6666666667
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 6666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_0\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[2]:d_sync_0\/q  macrocell13   1250   1250  6666659327  RISE       1
QN_2/main_0                            macrocell10   2579   3829  6666659327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
QN_2/clock_0                                               macrocell10         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_185/q
Path End       : \Timer:TimerUDB:trig_last\/main_0
Capture Clock  : \Timer:TimerUDB:trig_last\/clock_0
Path slack     : 33442p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between clock timer_clock)   41667
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_185/q                          macrocell18   1250   1250  33442  RISE       1
\Timer:TimerUDB:trig_last\/main_0  macrocell7    3464   4714  33442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_last\/clock_0                         macrocell7          0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_185/q
Path End       : \Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 33442p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between clock timer_clock)   41667
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_185/q                                   macrocell18   1250   1250  33442  RISE       1
\Timer:TimerUDB:trig_rise_detected\/main_4  macrocell8    3464   4714  33442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                macrocell8          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_185/q
Path End       : \Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 33442p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between clock timer_clock)   41667
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_185/q                                   macrocell18   1250   1250  33442  RISE       1
\Timer:TimerUDB:trig_fall_detected\/main_4  macrocell9    3464   4714  33442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                macrocell9          0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_185/q
Path End       : Net_185/main_1
Capture Clock  : Net_185/clock_0
Path slack     : 991249p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_185/q       macrocell18   1250   1250  991249  RISE       1
Net_185/main_1  macrocell18   3991   5241  991249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_1\/q
Path End       : Net_185/main_3
Capture Clock  : Net_185/clock_0
Path slack     : 992707p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_1\/clock_0              macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\GlitchFilter_1:genblk1[0]:samples_1\/q  macrocell16   1250   1250  992707  RISE       1
Net_185/main_3                           macrocell18   2533   3783  992707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_1\/q
Path End       : \GlitchFilter_1:genblk1[0]:samples_2\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[0]:samples_2\/clock_0
Path slack     : 992707p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_1\/clock_0              macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\GlitchFilter_1:genblk1[0]:samples_1\/q       macrocell16   1250   1250  992707  RISE       1
\GlitchFilter_1:genblk1[0]:samples_2\/main_0  macrocell15   2533   3783  992707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_2\/clock_0              macrocell15         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_2\/q
Path End       : Net_185/main_2
Capture Clock  : Net_185/clock_0
Path slack     : 993003p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_2\/clock_0              macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\GlitchFilter_1:genblk1[0]:samples_2\/q  macrocell15   1250   1250  993003  RISE       1
Net_185/main_2                           macrocell18   2237   3487  993003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_0\/q
Path End       : \GlitchFilter_1:genblk1[0]:samples_1\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[0]:samples_1\/clock_0
Path slack     : 993003p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_0\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\GlitchFilter_1:genblk1[0]:samples_0\/q       macrocell17   1250   1250  993003  RISE       1
\GlitchFilter_1:genblk1[0]:samples_1\/main_0  macrocell16   2237   3487  993003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_1\/clock_0              macrocell16         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_0\/q
Path End       : Net_185/main_4
Capture Clock  : Net_185/clock_0
Path slack     : 993003p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_0\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\GlitchFilter_1:genblk1[0]:samples_0\/q  macrocell17   1250   1250  993003  RISE       1
Net_185/main_4                           macrocell18   2237   3487  993003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 28565722p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28577273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:trig_fall_detected\/q      macrocell9      1250   1250  28565722  RISE       1
\Timer:TimerUDB:trig_reg\/main_2           macrocell2      4657   5907  28565722  RISE       1
\Timer:TimerUDB:trig_reg\/q                macrocell2      3350   9257  28565722  RISE       1
\Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_1  datapathcell1   2294  11551  28565722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT8:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28570366p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28582833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12467
-------------------------------------   ----- 
End-of-path arrival time (ps)           12467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT8:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell1   2290   2290  28570366  RISE       1
\Timer:TimerUDB:status_tc\/main_2        macrocell1      4565   6855  28570366  RISE       1
\Timer:TimerUDB:status_tc\/q             macrocell1      3350  10205  28570366  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_0  statusicell1    2263  12467  28570366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 28570514p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28577273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6759
-------------------------------------   ---- 
End-of-path arrival time (ps)           6759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT8:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell1   2290   2290  28570366  RISE       1
\Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell1   4469   6759  28570514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT8:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_150/q
Path End       : \Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 28570925p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28577273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6348
-------------------------------------   ---- 
End-of-path arrival time (ps)           6348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_150/clock_0                                            macrocell4          0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
Net_150/q                                  macrocell4      1250   1250  28570925  RISE       1
\Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_2  datapathcell1   5098   6348  28570925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT8:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_150/q
Path End       : \Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 28572916p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6908
-------------------------------------   ---- 
End-of-path arrival time (ps)           6908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_150/clock_0                                            macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
Net_150/q                             macrocell4    1250   1250  28570925  RISE       1
\Timer:TimerUDB:trig_disable\/main_0  macrocell6    5658   6908  28572916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : Net_150/main_2
Capture Clock  : Net_150/clock_0
Path slack     : 28572964p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6859
-------------------------------------   ---- 
End-of-path arrival time (ps)           6859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT8:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell1   2290   2290  28570366  RISE       1
Net_150/main_2                           macrocell4      4569   6859  28572964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_150/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_7
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 28573359p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6464
-------------------------------------   ---- 
End-of-path arrival time (ps)           6464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer:TimerUDB:trig_fall_detected\/q  macrocell9    1250   1250  28565722  RISE       1
\Timer:TimerUDB:timer_enable\/main_7   macrocell5    5214   6464  28573359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell5          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 28573624p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6200
-------------------------------------   ---- 
End-of-path arrival time (ps)           6200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT8:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell1   2290   2290  28570366  RISE       1
\Timer:TimerUDB:timer_enable\/main_5     macrocell5      3910   6200  28573624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell5          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_150/q
Path End       : \Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 28573916p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_150/clock_0                                            macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
Net_150/q                             macrocell4    1250   1250  28570925  RISE       1
\Timer:TimerUDB:timer_enable\/main_0  macrocell5    4658   5908  28573916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell5          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_6
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 28573916p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer:TimerUDB:trig_fall_detected\/q  macrocell9    1250   1250  28565722  RISE       1
\Timer:TimerUDB:trig_disable\/main_6   macrocell6    4657   5907  28573916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:run_mode\/main_0
Capture Clock  : \Timer:TimerUDB:run_mode\/clock_0
Path slack     : 28573985p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  28573985  RISE       1
\Timer:TimerUDB:run_mode\/main_0                     macrocell3     4628   5838  28573985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:run_mode\/clock_0                          macrocell3          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 28574023p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5800
-------------------------------------   ---- 
End-of-path arrival time (ps)           5800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT8:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell1   2290   2290  28570366  RISE       1
\Timer:TimerUDB:trig_disable\/main_4     macrocell6      3510   5800  28574023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_disable\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_5
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 28574382p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer:TimerUDB:trig_disable\/q       macrocell6    1250   1250  28574382  RISE       1
\Timer:TimerUDB:trig_disable\/main_5  macrocell6    4191   5441  28574382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 28574403p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell5          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer:TimerUDB:timer_enable\/q       macrocell5    1250   1250  28566782  RISE       1
\Timer:TimerUDB:timer_enable\/main_3  macrocell5    4170   5420  28574403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell5          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 28574443p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  28566533  RISE       1
\Timer:TimerUDB:timer_enable\/main_2                 macrocell5     4171   5381  28574443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell5          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:run_mode\/q
Path End       : Net_150/main_1
Capture Clock  : Net_150/clock_0
Path slack     : 28574542p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5281
-------------------------------------   ---- 
End-of-path arrival time (ps)           5281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:run_mode\/clock_0                          macrocell3          0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\Timer:TimerUDB:run_mode\/q  macrocell3    1250   1250  28571931  RISE       1
Net_150/main_1               macrocell4    4031   5281  28574542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_150/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 28574558p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           5265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  28573985  RISE       1
\Timer:TimerUDB:timer_enable\/main_1                 macrocell5     4055   5265  28574558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell5          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 28574728p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  28566533  RISE       1
\Timer:TimerUDB:trig_disable\/main_1                 macrocell6     3886   5096  28574728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_disable\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 28574963p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer:TimerUDB:trig_disable\/q       macrocell6    1250   1250  28574382  RISE       1
\Timer:TimerUDB:timer_enable\/main_6  macrocell5    3610   4860  28574963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell5          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 28574976p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell5          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer:TimerUDB:timer_enable\/q       macrocell5    1250   1250  28566782  RISE       1
\Timer:TimerUDB:trig_disable\/main_2  macrocell6    3597   4847  28574976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_150/q
Path End       : \Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 28575126p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_150/clock_0                                            macrocell4          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
Net_150/q                                   macrocell4    1250   1250  28570925  RISE       1
\Timer:TimerUDB:trig_rise_detected\/main_0  macrocell8    3448   4698  28575126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                macrocell8          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_150/q
Path End       : \Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 28575126p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_150/clock_0                                            macrocell4          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
Net_150/q                                   macrocell4    1250   1250  28570925  RISE       1
\Timer:TimerUDB:trig_fall_detected\/main_0  macrocell9    3448   4698  28575126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                macrocell9          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 28575309p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  28566533  RISE       1
\Timer:TimerUDB:trig_rise_detected\/main_2           macrocell8     3305   4515  28575309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                macrocell8          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 28575309p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  28566533  RISE       1
\Timer:TimerUDB:trig_fall_detected\/main_2           macrocell9     3305   4515  28575309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                macrocell9          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:run_mode\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 28575446p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:run_mode\/clock_0                          macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer:TimerUDB:run_mode\/q           macrocell3    1250   1250  28571931  RISE       1
\Timer:TimerUDB:timer_enable\/main_4  macrocell5    3128   4378  28575446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell5          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : Net_150/main_0
Capture Clock  : Net_150/clock_0
Path slack     : 28575449p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  28566533  RISE       1
Net_150/main_0                                       macrocell4     3164   4374  28575449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_150/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:run_mode\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 28575480p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:run_mode\/clock_0                          macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer:TimerUDB:run_mode\/q           macrocell3    1250   1250  28571931  RISE       1
\Timer:TimerUDB:trig_disable\/main_3  macrocell6    3093   4343  28575480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_fall_detected\/q
Path End       : Net_150/main_3
Capture Clock  : Net_150/clock_0
Path slack     : 28575598p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer:TimerUDB:trig_fall_detected\/q  macrocell9    1250   1250  28565722  RISE       1
Net_150/main_3                         macrocell4    2976   4226  28575598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_150/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Timer:TimerUDB:trig_fall_detected\/main_5
Capture Clock  : \Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 28575731p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer:TimerUDB:trig_fall_detected\/q       macrocell9    1250   1250  28565722  RISE       1
\Timer:TimerUDB:trig_fall_detected\/main_5  macrocell9    2842   4092  28575731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                macrocell9          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_last\/q
Path End       : \Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 28576332p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_last\/clock_0                         macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer:TimerUDB:trig_last\/q                macrocell7    1250   1250  28576332  RISE       1
\Timer:TimerUDB:trig_rise_detected\/main_3  macrocell8    2242   3492  28576332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                macrocell8          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_last\/q
Path End       : \Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 28576332p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_last\/clock_0                         macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer:TimerUDB:trig_last\/q                macrocell7    1250   1250  28576332  RISE       1
\Timer:TimerUDB:trig_fall_detected\/main_3  macrocell9    2242   3492  28576332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                macrocell9          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Timer:TimerUDB:trig_rise_detected\/main_5
Capture Clock  : \Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 28576334p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer:TimerUDB:trig_rise_detected\/q       macrocell8    1250   1250  28576334  RISE       1
\Timer:TimerUDB:trig_rise_detected\/main_5  macrocell8    2239   3489  28576334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                macrocell8          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 28576355p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3468
-------------------------------------   ---- 
End-of-path arrival time (ps)           3468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  28573985  RISE       1
\Timer:TimerUDB:trig_rise_detected\/main_1           macrocell8     2258   3468  28576355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                macrocell8          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 28576355p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3468
-------------------------------------   ---- 
End-of-path arrival time (ps)           3468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  28573985  RISE       1
\Timer:TimerUDB:trig_fall_detected\/main_1           macrocell9     2258   3468  28576355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                macrocell9          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_150/q
Path End       : \Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28578070p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   28583333
- Recovery time                                               0
----------------------------------------------------   -------- 
End-of-path required time (ps)                         28583333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5264
-------------------------------------   ---- 
End-of-path arrival time (ps)           5264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_150/clock_0                                            macrocell4          0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
Net_150/q                             macrocell4     1250   1250  28570925  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/reset  statusicell1   4014   5264  28578070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[2]:d_sync_0\/q
Path End       : QN_2/main_0
Capture Clock  : QN_2/clock_0
Path slack     : 6666659327p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   6666666667
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 6666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_0\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[2]:d_sync_0\/q  macrocell13   1250   1250  6666659327  RISE       1
QN_2/main_0                            macrocell10   2579   3829  6666659327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
QN_2/clock_0                                               macrocell10         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[2]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[2]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[2]:d_sync_1\/clock_0
Path slack     : 6666659328p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   6666666667
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 6666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_0\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[2]:d_sync_0\/q       macrocell13   1250   1250  6666659327  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_1\/main_0  macrocell14   2578   3828  6666659328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[2]:d_sync_1\/q
Path End       : QN_2/main_1
Capture Clock  : QN_2/clock_0
Path slack     : 6666659622p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   6666666667
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 6666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_1\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[2]:d_sync_1\/q  macrocell14   1250   1250  6666659622  RISE       1
QN_2/main_1                            macrocell10   2284   3534  6666659622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
QN_2/clock_0                                               macrocell10         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

