$date
   Fri Nov 21 00:37:25 2025
$end

$version
  2024.1
$end

$timescale
  1ps
$end

$scope module universal_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 32 # instr_addr [31:0] $end
$var reg 32 $ instr_rdata [31:0] $end
$var reg 32 % instr_addr1 [31:0] $end
$var reg 32 & instr_rdata1 [31:0] $end
$var reg 32 ' data_addr [31:0] $end
$var reg 32 ( data_wdata [31:0] $end
$var reg 4 ) data_we [3:0] $end
$var reg 1 * data_re $end
$var reg 32 + data_rdata [31:0] $end
$var integer 32 , cycle_count [31:0] $end
$var integer 32 - max_cycles [31:0] $end
$var reg 1 . debug $end
$var integer 32 / trace_fd [31:0] $end
$var reg 32 0 dbg_pc_f [31:0] $end
$var reg 32 1 dbg_instr_f [31:0] $end
$var reg 32 2 dbg_instr_d [31:0] $end
$var reg 32 3 dbg_instr_e [31:0] $end
$var reg 32 4 dbg_instr_e1 [31:0] $end
$var reg 32 5 dbg_result_e [31:0] $end
$var reg 32 6 dbg_result_e1 [31:0] $end
$var reg 1 7 dbg_branch_taken $end
$var reg 1 8 dbg_branch_taken1 $end
$var reg 1 9 dbg_jump_taken $end
$var reg 1 : dbg_jump_taken1 $end
$var reg 32 ; dbg_jump_target [31:0] $end
$var reg 32 < dbg_jump_target1 [31:0] $end
$var reg 1 = dbg_stall $end
$var reg 1 > dbg_fwd_rs1 $end
$var reg 1 ? dbg_fwd_rs2 $end
$var reg 32 @ dbg_busy_vec [31:0] $end
$var reg 32 A pc_f [31:0] $end
$var reg 32 B pc_e [31:0] $end
$var reg 1 C issue_valid0 $end
$var reg 1 D issue_valid1 $end
$var reg 32 E opA_e [31:0] $end
$var reg 32 F opB_e [31:0] $end
$var reg 32 G result_e [31:0] $end
$var reg 32 H result_e1 [31:0] $end
$var reg 1 I fwd_rs1_en $end
$var reg 1 J fwd_rs2_en $end
$var reg 1 K redirect $end
$var reg 32 L addr_e [31:0] $end
$var reg 32 M store_val_e [31:0] $end
$var reg 32 N load_data_wb [31:0] $end
$var reg 1 O is_load_e $end
$var reg 1 P is_store_e $end
$var reg 1 Q stall_if_id $end
$var integer 32 R fwd_rs1_1_src [31:0] $end
$var integer 32 S fwd_rs2_1_src [31:0] $end
$var reg 1 T is_load_ex0 $end
$var reg 1 U is_load_ex1 $end
$var reg 1 V prev_ex0_fwd_valid $end
$var reg 1 W prev_ex1_fwd_valid $end
$var reg 5 X prev_ex0_rd [4:0] $end
$var reg 5 Y prev_ex1_rd [4:0] $end
$scope module dut $end
$var wire 1 Z clk $end
$var wire 1 [ rst $end
$var reg 32 # instr_addr [31:0] $end
$var wire 32 \ instr_rdata [31:0] $end
$var reg 32 % instr_addr1 [31:0] $end
$var wire 32 ] instr_rdata1 [31:0] $end
$var reg 32 ' data_addr [31:0] $end
$var reg 32 ( data_wdata [31:0] $end
$var reg 4 ) data_we [3:0] $end
$var reg 1 * data_re $end
$var wire 32 ^ data_rdata [31:0] $end
$var reg 32 0 dbg_pc_f [31:0] $end
$var reg 32 1 dbg_instr_f [31:0] $end
$var reg 32 2 dbg_instr_d [31:0] $end
$var reg 32 3 dbg_instr_e [31:0] $end
$var reg 32 4 dbg_instr_e1 [31:0] $end
$var reg 32 5 dbg_result_e [31:0] $end
$var reg 32 6 dbg_result_e1 [31:0] $end
$var reg 1 7 dbg_branch_taken $end
$var reg 1 8 dbg_branch_taken1 $end
$var reg 1 9 dbg_jump_taken $end
$var reg 1 : dbg_jump_taken1 $end
$var reg 32 ; dbg_jump_target [31:0] $end
$var reg 32 < dbg_jump_target1 [31:0] $end
$var reg 1 = dbg_stall $end
$var reg 1 > dbg_fwd_rs1 $end
$var reg 1 ? dbg_fwd_rs2 $end
$var reg 32 @ dbg_busy_vec [31:0] $end
$var reg 32 A pc_f [31:0] $end
$var reg 32 B pc_e [31:0] $end
$var reg 1 C issue_valid0 $end
$var reg 1 D issue_valid1 $end
$var reg 32 E opA_e [31:0] $end
$var reg 32 F opB_e [31:0] $end
$var reg 32 G result_e [31:0] $end
$var reg 32 H result_e1 [31:0] $end
$var reg 1 I fwd_rs1_en $end
$var reg 1 J fwd_rs2_en $end
$var reg 1 K redirect $end
$var reg 32 L addr_e [31:0] $end
$var reg 32 M store_val_e [31:0] $end
$var reg 32 N load_data_wb [31:0] $end
$var reg 1 O is_load_e $end
$var reg 1 P is_store_e $end
$var reg 1 Q stall_if_id $end
$var reg 32 _ pc_next [31:0] $end
$var reg 32 ` instr0_f [31:0] $end
$var reg 32 a instr1_f [31:0] $end
$var reg 32 b pc_fetch [31:0] $end
$var reg 32 c fd_pc [31:0] $end
$var reg 32 d fd_instr [31:0] $end
$var reg 32 e fd_instr1 [31:0] $end
$var reg 31 f ctrl_d $end
$var reg 31 g ctrl1_d $end
$var reg 5 h rs1_d [4:0] $end
$var reg 5 i rs2_d [4:0] $end
$var reg 5 j rd_d [4:0] $end
$var reg 5 k rs1_1_d [4:0] $end
$var reg 5 l rs2_1_d [4:0] $end
$var reg 5 m rd1_d [4:0] $end
$var reg 1 n use_rs1_d $end
$var reg 1 o use_rs2_d $end
$var reg 1 p use_rs1_1_d $end
$var reg 1 q use_rs2_1_d $end
$var reg 32 r imm_d [31:0] $end
$var reg 32 s imm1_d [31:0] $end
$var reg 32 t rs1_val_d [31:0] $end
$var reg 32 u rs2_val_d [31:0] $end
$var reg 32 v rs1_val1_d [31:0] $end
$var reg 32 w rs2_val1_d [31:0] $end
$var reg 32 x rs1_val_d_fwd [31:0] $end
$var reg 32 y rs2_val_d_fwd [31:0] $end
$var reg 32 z rs1_val1_d_fwd [31:0] $end
$var reg 32 { rs2_val1_d_fwd [31:0] $end
$var reg 32 | de_pc [31:0] $end
$var reg 32 } de_instr [31:0] $end
$var reg 31 ~ de_ctrl $end
$var reg 5 !! de_rs1 [4:0] $end
$var reg 5 "! de_rs2 [4:0] $end
$var reg 5 #! de_rd [4:0] $end
$var reg 32 $! de_rs1_val [31:0] $end
$var reg 32 %! de_rs2_val [31:0] $end
$var reg 32 &! de_imm [31:0] $end
$var reg 32 '! de1_pc [31:0] $end
$var reg 32 (! de1_instr [31:0] $end
$var reg 31 )! de1_ctrl $end
$var reg 5 *! de1_rs1 [4:0] $end
$var reg 5 +! de1_rs2 [4:0] $end
$var reg 5 ,! de1_rd [4:0] $end
$var reg 32 -! de1_rs1_val [31:0] $end
$var reg 32 .! de1_rs2_val [31:0] $end
$var reg 32 /! de1_imm [31:0] $end
$var reg 32 0! op1_e0 [31:0] $end
$var reg 32 1! op2_e0 [31:0] $end
$var reg 32 2! op1_e1 [31:0] $end
$var reg 32 3! op2_e1 [31:0] $end
$var reg 32 4! alu_result_e0 [31:0] $end
$var reg 32 5! alu_result_e1 [31:0] $end
$var reg 32 6! branch_target_e [31:0] $end
$var reg 32 7! branch_target_e1 [31:0] $end
$var reg 32 8! jump_target_e [31:0] $end
$var reg 32 9! jump_target_e1 [31:0] $end
$var reg 1 :! branch_cond_e $end
$var reg 1 ;! branch_cond_e1 $end
$var reg 1 <! branch_taken_e $end
$var reg 1 =! branch_taken_e1 $end
$var reg 1 >! jump_taken_e $end
$var reg 1 ?! jump_taken_e1 $end
$var reg 32 @! load_data_e0 [31:0] $end
$var reg 32 A! load_data_e1 [31:0] $end
$var reg 32 B! wb_data_e0 [31:0] $end
$var reg 32 C! wb_data_e1 [31:0] $end
$var reg 1 D! is_load_ex $end
$var reg 32 E! busy_vec [31:0] $end
$var reg 32 F! load_pending_vec [31:0] $end
$var reg 1 G! raw_hazard1 $end
$var reg 1 H! waw_hazard1 $end
$var reg 1 I! load_use0_h $end
$var reg 1 J! load_use1_h $end
$var reg 1 K! issue_slot0_raw $end
$var reg 1 L! issue_slot1_raw $end
$var reg 1 M! issue_slot0 $end
$var reg 1 N! issue_slot1 $end
$var reg 1 O! slot0_valid $end
$var reg 1 P! slot1_valid $end
$var reg 1 Q! branch_cmp0 $end
$var reg 1 R! branch_cmp1 $end
$var reg 1 S! redirect_taken0 $end
$var reg 1 T! redirect_taken1 $end
$var reg 32 U! redirect_target0 [31:0] $end
$var reg 32 V! redirect_target1 [31:0] $end
$var reg 1 W! redirect_taken_any $end
$var reg 32 X! redirect_target_any [31:0] $end
$var reg 32 Y! addr_e0 [31:0] $end
$var reg 32 Z! addr_e1 [31:0] $end
$var reg 4 [! be_e [3:0] $end
$var reg 32 \! wdata_e [31:0] $end
$var reg 4 ]! be_e1 [3:0] $end
$var reg 32 ^! wdata_e1 [31:0] $end
$var reg 1 _! use_mem0 $end
$var reg 1 `! use_mem1 $end
$var reg 32 a! pc_seq_next [31:0] $end
$scope module u_regfile $end
$var wire 1 Z clk $end
$var wire 1 [ rst $end
$var wire 1 b! we0 $end
$var wire 5 c! waddr0 [4:0] $end
$var wire 32 d! wdata0 [31:0] $end
$var wire 1 e! we1 $end
$var wire 5 f! waddr1 [4:0] $end
$var wire 32 g! wdata1 [31:0] $end
$var wire 5 h! raddr0_1 [4:0] $end
$var wire 5 i! raddr0_2 [4:0] $end
$var reg 32 t rdata0_1 [31:0] $end
$var reg 32 u rdata0_2 [31:0] $end
$var wire 5 j! raddr1_1 [4:0] $end
$var wire 5 k! raddr1_2 [4:0] $end
$var reg 32 v rdata1_1 [31:0] $end
$var reg 32 w rdata1_2 [31:0] $end
$var integer 32 l! i [31:0] $end
$upscope $end
$scope module u_decoder $end
$var wire 32 m! instr [31:0] $end
$var reg 31 f ctrl $end
$var reg 5 h rs1 [4:0] $end
$var reg 5 i rs2 [4:0] $end
$var reg 5 j rd [4:0] $end
$var reg 1 n use_rs1 $end
$var reg 1 o use_rs2 $end
$var reg 7 n! opcode [6:0] $end
$var reg 3 o! funct3 [2:0] $end
$var reg 7 p! funct7 [6:0] $end
$upscope $end
$scope module u_decoder1 $end
$var wire 32 q! instr [31:0] $end
$var reg 31 g ctrl $end
$var reg 5 k rs1 [4:0] $end
$var reg 5 l rs2 [4:0] $end
$var reg 5 m rd [4:0] $end
$var reg 1 p use_rs1 $end
$var reg 1 q use_rs2 $end
$var reg 7 r! opcode [6:0] $end
$var reg 3 s! funct3 [2:0] $end
$var reg 7 t! funct7 [6:0] $end
$upscope $end
$scope module u_imm_gen $end
$var wire 32 u! instr [31:0] $end
$var wire 3 v! imm_sel $end
$var reg 32 r imm [31:0] $end
$upscope $end
$scope module u_imm_gen1 $end
$var wire 32 w! instr [31:0] $end
$var wire 3 x! imm_sel $end
$var reg 32 s imm [31:0] $end
$upscope $end
$scope module u_reg_status_table $end
$var wire 1 Z clk $end
$var wire 1 [ rst $end
$var wire 1 y! issue0 $end
$var wire 1 z! issue1 $end
$var wire 1 {! reg_write0_issue $end
$var wire 1 |! reg_write1_issue $end
$var wire 5 }! rd0_issue [4:0] $end
$var wire 5 ~! rd1_issue [4:0] $end
$var wire 1 !" is_load0_issue $end
$var wire 1 "" is_load1_issue $end
$var wire 5 #" rs1_0 [4:0] $end
$var wire 5 $" rs2_0 [4:0] $end
$var wire 5 %" rs1_1 [4:0] $end
$var wire 5 &" rs2_1 [4:0] $end
$var wire 1 '" use_rs1_0 $end
$var wire 1 (" use_rs2_0 $end
$var wire 1 )" use_rs1_1 $end
$var wire 1 *" use_rs2_1 $end
$var wire 1 +" wb0_we $end
$var wire 5 ," wb0_rd [4:0] $end
$var wire 1 -" wb1_we $end
$var wire 5 ." wb1_rd [4:0] $end
$var reg 1 G! raw_hazard1 $end
$var reg 1 H! waw_hazard1 $end
$var reg 1 I! load_use0 $end
$var reg 1 J! load_use1 $end
$var reg 32 E! busy_vec [31:0] $end
$var reg 32 F! load_pending_vec [31:0] $end
$var reg 32 /" busy [31:0] $end
$var reg 32 0" is_load_pending [31:0] $end
$var reg 32 1" busy_next [31:0] $end
$var reg 32 2" load_pending_next [31:0] $end
$var reg 32 3" busy_view [31:0] $end
$var reg 32 4" load_view [31:0] $end
$var reg 32 5" busy_view_with_slot0 [31:0] $end
$var reg 32 6" load_view_with_slot0 [31:0] $end
$upscope $end
$scope module u_issue_unit $end
$var reg 31 f ctrl0 $end
$var reg 31 g ctrl1 $end
$var wire 1 7" raw_hazard1 $end
$var wire 1 8" waw_hazard1 $end
$var wire 1 9" load_use0 $end
$var wire 1 :" load_use1 $end
$var reg 1 K! issue_slot0 $end
$var reg 1 L! issue_slot1 $end
$var reg 1 Q stall_if $end
$var reg 1 ;" mem0 $end
$var reg 1 <" mem1 $end
$var reg 1 =" branch0 $end
$var reg 1 >" branch1 $end
$var reg 1 ?" jump0 $end
$var reg 1 @" jump1 $end
$var reg 1 A" mem_conflict $end
$var reg 1 B" hazard1 $end
$var reg 1 C" slot0_ctrl_flow $end
$var reg 1 D" xilinx_isim_temp_0_ln33_blkAssignCaching $end
$upscope $end
$scope module u_forward_unit $end
$var wire 5 E" rs1_0_id [4:0] $end
$var wire 5 F" rs2_0_id [4:0] $end
$var wire 32 G" rs1_0_reg [31:0] $end
$var wire 32 H" rs2_0_reg [31:0] $end
$var wire 5 I" rs1_1_id [4:0] $end
$var wire 5 J" rs2_1_id [4:0] $end
$var wire 32 K" rs1_1_reg [31:0] $end
$var wire 32 L" rs2_1_reg [31:0] $end
$var wire 5 M" rd_ex0 [4:0] $end
$var wire 1 b! reg_write_ex0 $end
$var wire 1 N" is_load_ex0 $end
$var wire 32 O" ex0_result [31:0] $end
$var wire 5 P" rd_ex1 [4:0] $end
$var wire 1 Q" reg_write_ex1 $end
$var wire 1 R" is_load_ex1 $end
$var wire 32 S" ex1_result [31:0] $end
$var reg 32 x fwd_rs1_0 [31:0] $end
$var reg 32 y fwd_rs2_0 [31:0] $end
$var reg 1 I fwd_rs1_0_en $end
$var reg 1 J fwd_rs2_0_en $end
$var reg 32 z fwd_rs1_1 [31:0] $end
$var reg 32 { fwd_rs2_1 [31:0] $end
$upscope $end
$scope module u_alu0 $end
$var wire 32 T" op_a [31:0] $end
$var wire 32 U" op_b [31:0] $end
$var wire 4 V" alu_op $end
$var reg 32 4! result [31:0] $end
$upscope $end
$scope module u_alu1 $end
$var wire 32 W" op_a [31:0] $end
$var wire 32 X" op_b [31:0] $end
$var wire 4 Y" alu_op $end
$var reg 32 5! result [31:0] $end
$upscope $end
$scope module u_branch0 $end
$var wire 32 Z" rs1_val [31:0] $end
$var wire 32 [" rs2_val [31:0] $end
$var wire 3 \" branch_type $end
$var reg 1 Q! take_branch $end
$upscope $end
$scope module u_branch1 $end
$var wire 32 ]" rs1_val [31:0] $end
$var wire 32 ^" rs2_val [31:0] $end
$var wire 3 _" branch_type $end
$var reg 1 R! take_branch $end
$upscope $end
$scope begin Block572_24 $end
$var reg 8 `" b [7:0] $end
$upscope $end
$scope begin Block577_25 $end
$var reg 8 a" b [7:0] $end
$upscope $end
$scope begin Block582_26 $end
$var reg 16 b" h [15:0] $end
$upscope $end
$scope begin Block587_27 $end
$var reg 16 c" h [15:0] $end
$upscope $end
$scope begin Block600_29 $end
$var reg 8 d" b1 [7:0] $end
$upscope $end
$scope begin Block605_30 $end
$var reg 8 e" b1 [7:0] $end
$upscope $end
$scope begin Block610_31 $end
$var reg 16 f" h1 [15:0] $end
$upscope $end
$scope begin Block615_32 $end
$var reg 16 g" h1 [15:0] $end
$upscope $end
$upscope $end
$scope module mem $end
$var wire 1 h" clk $end
$var wire 32 i" instr_addr [31:0] $end
$var reg 32 $ instr_rdata [31:0] $end
$var wire 32 j" instr_addr1 [31:0] $end
$var reg 32 & instr_rdata1 [31:0] $end
$var wire 32 k" data_addr [31:0] $end
$var wire 32 l" data_wdata [31:0] $end
$var wire 4 m" data_we [3:0] $end
$var wire 1 n" data_re $end
$var reg 32 + data_rdata [31:0] $end
$var reg 32 o" instr_idx0 [31:0] $end
$var reg 32 p" instr_idx1 [31:0] $end
$var reg 32 q" data_idx [31:0] $end
$scope begin Block52_37 $end
$var reg 32 r" write_word [31:0] $end
$upscope $end
$scope task load_hex $end
$upscope $end
$upscope $end
$scope function fmt_hex $end
$var reg 32 s" v [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
b0 !!
0!"
1"
b0 "!
0""
b0 #
b0 #!
b0 #"
b100000000000010010011 $
b0 $!
b0 $"
b100 %
b0 %!
b0 %"
b1000000000000100010011 &
b0 &!
b0 &"
b0 '
b0 '!
1'"
b0 (
b10011 (!
0("
b0 )
b0 )!
1)"
0*
b0 *!
0*"
b0 +
b0 +!
0+"
b0 ,
b0 ,!
b0 ,"
b11001000 -
b0 -!
0-"
0.
b0 .!
b0 ."
bx /
b0 /!
b0 /"
b0 0
b0 0!
b0 0"
b100000000000010010011 1
b0 1!
b0 1"
b10011 2
b0 2!
b0 2"
b10011 3
b0 3!
b0 3"
b10011 4
b0 4!
b0 4"
b0 5
b0 5!
b0 5"
b0 6
b0 6!
b0 6"
07
b0 7!
07"
08
b0 8!
08"
09
b0 9!
09"
0:
0:!
0:"
b0 ;
0;!
0;"
b0 <
0<!
0<"
0=
0=!
0="
0>
0>!
0>"
0?
0?!
0?"
b0 @
b0 @!
0@"
b0 A
b0 A!
0A"
b0 B
b0 B!
0B"
1C
b0 C!
0C"
0D
0D!
0D"
b0 E
b0 E!
b0 E"
b0 F
b0 F!
b0 F"
b0 G
0G!
b0 G"
b0 H
0H!
b0 H"
0I
0I!
b0 I"
0J
0J!
b0 J"
0K
1K!
b0 K"
b0 L
1L!
b0 L"
b0 M
1M!
b0 M"
b0 N
0N!
0N"
0O
0O!
b0 O"
0P
0P!
b0 P"
0Q
1Q!
0Q"
bx R
1R!
0R"
bx S
0S!
b0 S"
xT
0T!
b0 T"
xU
b0 U!
b0 U"
0V
b0 V!
b0 V"
0W
0W!
b0 W"
b0 X
b0 X!
b0 X"
b0 Y
b0 Y!
b0 Y"
0Z
b0 Z!
b0 Z"
1[
b0 [!
b0 ["
b100000000000010010011 \
b0 \!
b0 \"
b1000000000000100010011 ]
b0 ]!
b0 ]"
b0 ^
b0 ^!
b0 ^"
b100 _
0_!
b0 _"
b100000000000010010011 `
0`!
b0 `"
b1000000000000100010011 a
b100 a!
bx a"
b0 b
0b!
bx b"
b0 c
b0 c!
bx c"
b10011 d
b0 d!
b0 d"
b10011 e
0e!
bx e"
b1000000000000000001000000 f
b0 f!
bx f"
b1000000000000000001000000 g
b0 g!
bx g"
b0 h
b0 h!
0h"
b0 i
b0 i!
b0 i"
b0 j
b0 j!
b100 j"
b0 k
b0 k!
b0 k"
b0 l
bx l!
b0 l"
b0 m
b10011 m!
b0 m"
1n
b10011 n!
0n"
0o
b0 o!
b0 o"
1p
b0 p!
b1 p"
0q
b10011 q!
b0 q"
b0 r
b10011 r!
bx r"
b0 s
b0 s!
bx s"
b0 t
b0 t!
b0 u
b10011 u!
b0 v
b0 v!
b0 w
b10011 w!
b0 x
b0 x!
b0 y
1y!
b0 z
0z!
b0 {
1{!
b0 |
1|!
b10011 }
b0 }!
b0 ~
b0 ~!
$end

#1000
b0 /

#5000
1!
1Z
1h"

#10000
0!
0Z
0h"

#15000
1!
1Z
1h"

#20000
0!
0Z
0h"

#25000
1!
1Z
1h"

#30000
0!
0Z
0h"

#35000
1!
1Z
1h"

#40000
0!
0Z
0h"

#45000
1!
0"
b1000 #
b1100000000000110010011 $
b1 $"
b1100 %
b10000000000001000010011 &
b10 &"
b1 ,
b100 0
b1100000000000110010011 1
b110 1"
b100000000000010010011 2
b10 5"
b100 A
1D
b1 F"
b10 J"
1N!
1O!
1P!
b0 R
b0 S
0T
0U
1Z
0[
b1100000000000110010011 \
b10000000000001000010011 ]
b1000 _
b1100000000000110010011 `
b10000000000001000010011 a
b1000 a!
b1000 b
1b!
b100000000000010010011 d
b1000000000000100010011 e
1h"
b1 i
b1 i!
b1000 i"
b1 j
b1100 j"
b10 k!
b10 l
b10 m
b100000000000010010011 m!
b10 o"
b11 p"
b1000000000000100010011 q!
b1 r
b10 s
b0 s"
b100000000000010010011 u!
b1000000000000100010011 w!
1z!
b1 }!
b1000000000000000001000000 ~
b10 ~!

#50000
0!
0Z
0h"

#55000
1!
b1 "!
b10000 #
b1 #!
b10100000000001010010011 $
b11 $"
b10100 %
b11000000000001100010011 &
b1 &!
b100 &"
b100 '!
b1000000000000100010011 (!
b1000000000000000001000000 )!
b10 +!
1+"
b10 ,
b10 ,!
b1 ,"
1-"
b10 ."
b10 /!
b110 /"
b1000 0
b10100000000001010010011 1
b1 1!
b11000 1"
b1100000000000110010011 2
b100000000000010010011 3
b10 3!
b0 3"
b1000000000000100010011 4
b1 4!
b1 5
b10 5!
b1000 5"
b10 6
b1 6!
b110 7!
b1 8!
b110 9!
b1 ;
b110 <
b110 @
b1000 A
b1 B!
b10 C!
b110 E!
b1 F
b11 F"
b1 G
b10 H
b100 J"
b1 L
b1 M"
b1 O"
b10 P"
1Q"
b10 S"
b1 U!
b1 U"
b110 V!
b10 X"
b1 Y!
1Z
b10 Z!
b10100000000001010010011 \
b11000000000001100010011 ]
b10000 _
b10100000000001010010011 `
b11000000000001100010011 a
b10000 a!
b10000 b
b1000 c
b1 c!
b1100000000000110010011 d
b1 d!
b10000000000001000010011 e
1e!
b10 f!
b10 g!
1h"
b11 i
b11 i!
b10000 i"
b11 j
b10100 j"
b100 k!
b100 l
b100 m
b1100000000000110010011 m!
b100 o"
b101 p"
b10000000000001000010011 q!
b11 r
b100 s
b0 s"
b1100000000000110010011 u!
b10000000000001000010011 w!
b100000000000010010011 }
b11 }!
b100 ~!

#60000
0!
0Z
0h"

#65000
1!
b11 "!
b11000 #
b11 #!
b1000001000000110110011 $
b101 $"
b11100 %
b1100010000001000110011 &
b11 &!
b110 &"
b1100 '!
b10000000000001000010011 (!
b100 +!
b11 ,
b100 ,!
b11 ,"
b100 ."
b100 /!
b11000 /"
b10000 0
b1000001000000110110011 1
b11 1!
b1100000 1"
b10100000000001010010011 2
b1100000000000110010011 3
b100 3!
b0 3"
b10000000000001000010011 4
b11 4!
b11 5
b100 5!
b100000 5"
b100 6
b1011 6!
b10000 7!
b1011 8!
b10000 9!
b1011 ;
b10000 <
b11000 @
b10000 A
b1000 B
b11 B!
b100 C!
b11000 E!
b11 F
b101 F"
b11 G
b100 H
b110 J"
b11 L
b11 M"
b11 O"
b100 P"
b100 S"
b1011 U!
b11 U"
1V
b10000 V!
1W
b1 X
b100 X"
b10 Y
b11 Y!
1Z
b100 Z!
b1000001000000110110011 \
b1100010000001000110011 ]
b11000 _
b1000001000000110110011 `
b1100010000001000110011 a
b11000 a!
b11000 b
b10000 c
b11 c!
b10100000000001010010011 d
b11 d!
b11000000000001100010011 e
b100 f!
b100 g!
1h"
b101 i
b101 i!
b11000 i"
b101 j
b11100 j"
b110 k!
b110 l
b110 m
b10100000000001010010011 m!
b110 o"
b111 p"
b11000000000001100010011 q!
b101 r
b110 s
b0 s"
b10100000000001010010011 u!
b11000000000001100010011 w!
b1000 |
b1100000000000110010011 }
b101 }!
b110 ~!

#70000
0!
0Z
0h"

#75000
1!
b101 "!
b11100 #
b101 #!
b1 #"
b1100010000001000110011 $
b10 $"
b100000 %
b10 %"
b10000011000001110110011 &
b101 &!
b11 &"
b10100 '!
b11000000000001100010011 (!
1("
1*"
b110 +!
b100 ,
b110 ,!
b101 ,"
b110 ."
b110 /!
b1100000 /"
b11000 0
b1100010000001000110011 1
b101 1!
b1000 1"
b1000001000000110110011 2
b10100000000001010010011 3
b110 3!
b0 3"
b11000000000001100010011 4
b101 4!
b101 5
b110 5!
b1000 5"
b110 6
b10101 6!
b11010 7!
17"
b10101 8!
b11010 9!
b10101 ;
b11010 <
b1100000 @
b11000 A
b10000 B
b101 B!
1B"
b110 C!
0D
b1100000 E!
b1 E"
b101 F
b10 F"
b101 G
1G!
b1 G"
b110 H
b10 H"
b10 I"
b11 J"
b10 K"
b101 L
0L!
b11 L"
b101 M"
0N!
b101 O"
b110 P"
b110 S"
b10101 U!
b101 U"
b11010 V!
b11 X
b110 X"
b100 Y
b101 Y!
1Z
b110 Z!
b1100010000001000110011 \
b10000011000001110110011 ]
b11100 _
b1100010000001000110011 `
b10000011000001110110011 a
b11100 a!
b11100 b
b11000 c
b101 c!
b1000001000000110110011 d
b101 d!
b1100010000001000110011 e
b1000000 f
b110 f!
b1000000 g
b110 g!
b1 h
b1 h!
1h"
b10 i
b10 i!
b11100 i"
b11 j
b10 j!
b100000 j"
b10 k
b11 k!
b11 l
b100 m
b1000001000000110110011 m!
b110011 n!
1o
b111 o"
b1000 p"
1q
b1100010000001000110011 q!
b10 r
b110011 r!
b11 s
b0 s"
b1 t
b10 u
b1000001000000110110011 u!
b10 v
b11 w
b1100010000001000110011 w!
b1 x
b10 y
b10 z
0z!
b11 {
b10000 |
b10100000000001010010011 }
b11 }!
b100 ~!

#80000
0!
0Z
0h"

#85000
1!
b1 !!
b10 "!
b100000 #
b11 #!
b10 #"
b10000011000001110110011 $
b1 $!
b11 $"
b100100 %
b10 %!
b11 %"
b100000000000001110011 &
b10 &!
b100 &"
b0 '!
b10011 (!
b0 )!
b0 +!
b101 ,
b0 ,!
b11 ,"
0-"
b0 ."
b0 /!
b1000 /"
b11100 0
b1 0!
b10000011000001110110011 1
b10 1!
b10000 1"
b1100010000001000110011 2
b1000001000000110110011 3
b0 3!
b0 3"
b10011 4
b11 4!
b11 5
b0 5!
b10000 5"
b0 6
b11010 6!
b0 7!
b11010 8!
b0 9!
b11010 ;
b0 <
1?
b1000 @
b11100 A
b11000 B
b11 B!
b0 C!
b1 E
b1000 E!
b10 E"
b10 F
b11 F"
b11 G
b10 G"
b0 H
b11 H"
b11 I"
1J
b100 J"
b11 K"
b11 L
b100 L"
b10 M
b11 M"
b11 O"
b0 P"
0Q!
0Q"
b10 S
b0 S"
b1 T"
b11010 U!
b10 U"
b0 V!
b101 X
b0 X"
b110 Y
b11 Y!
1Z
b0 Z!
b1 Z"
b10 ["
b10000011000001110110011 \
b10 \!
b100000000000001110011 ]
b100000 _
b10000011000001110110011 `
b100000000000001110011 a
b100000 a!
b100000 b
b11100 c
b11 c!
b1100010000001000110011 d
b11 d!
b10000011000001110110011 e
0e!
b0 f!
b0 g!
b10 h
b10 h!
1h"
b11 i
b11 i!
b100000 i"
b100 j
b11 j!
b100100 j"
b11 k
b100 k!
b100 l
b111 m
b1100010000001000110011 m!
b1000 o"
b1001 p"
b10000011000001110110011 q!
b11 r
b100 s
b0 s"
b10 t
b11 u
b1100010000001000110011 u!
b11 v
b100 w
b10000011000001110110011 w!
b10 x
b11 y
b11 z
b100 {
b11000 |
b1000001000000110110011 }
b100 }!
b1000000 ~
b111 ~!

#90000
0!
0Z
0h"

#95000
1!
b10 !!
b11 "!
b101000 #
b100 #!
b11 #"
bx $
b10 $!
b100 $"
b101100 %
b11 %!
b0 %"
bx &
b11 &!
b1 &"
0)"
0*"
b110 ,
b100 ,"
b10000 /"
b100000 0
b10 0!
bx 1
b11 1!
b10000000 1"
b10000011000001110110011 2
b1100010000001000110011 3
b0 3"
b101 4!
b101 5
b10000000 5"
b11111 6!
07"
b11111 8!
b11111 ;
b10000 @
b100000 A
b11100 B
b101 B!
0B"
1D
b10 E
b10000 E!
b11 E"
b11 F
b100 F"
b101 G
0G!
b11 G"
b100 H"
b0 I"
1J
b1 J"
b0 K"
b101 L
1L!
b1 L"
b11 M
b100 M"
1N!
b101 O"
b0 S
b10 T"
b11111 U!
b11 U"
0W
b11 X
b0 Y
b101 Y!
1Z
b10 Z"
b11 ["
bx \
b11 \!
bx ]
b101000 _
bx `
bx a
b101000 a!
b101000 b
b100000 c
b100 c!
b10000011000001110110011 d
b101 d!
b100000000000001110011 e
b1000000000000000000000010 g
b11 h
b11 h!
1h"
b100 i
b100 i!
b101000 i"
b111 j
b0 j!
b101100 j"
b0 k
b1 k!
b1 l
b0 m
b10000011000001110110011 m!
b1010 o"
0p
b1011 p"
0q
b100000000000001110011 q!
b100 r
b1110011 r!
b1 s
b0 s"
b11 t
b100 u
b10000011000001110110011 u!
b0 v
b1 w
b100000000000001110011 w!
b11 x
b101 y
b0 z
1z!
b1 {
b11100 |
0|!
b1100010000001000110011 }
b111 }!
b0 ~!

#100000
0!
0Z
0h"

#105000
1!
b11 !!
b100 "!
bx #
b111 #!
bx #"
b11 $!
bx $"
bx %
b101 %!
bx %"
b100 &!
bx &"
b100100 '!
b100000000000001110011 (!
0("
b1000000000000000000000010 )!
1)"
b1 +!
b111 ,
b111 ,"
b1 .!
b1 /!
b10000000 /"
b101000 0
b11 0!
b101 1!
b0 1"
bx 2
b10000011000001110110011 3
b1 3!
b0 3"
b100000000000001110011 4
b1000 4!
b1000 5
b1 5!
b0 5"
b1 6
b100100 6!
b100101 7!
x7"
b100100 8!
b100101 9!
x9"
x:"
b100100 ;
b100101 <
x=
0?
b10000000 @
b101000 A
b100000 B
b1000 B!
xB"
xC
b1 C!
xD
xD"
b11 E
b10000000 E!
bx E"
b101 F
bx F"
b1000 G
xG!
bx G"
b1 H
bx H"
xI!
bx I"
0J
xJ!
bx J"
bx K"
b111 L
xL!
bx L"
b101 M
xM!
b111 M"
xN!
xO!
b1000 O"
xP!
xQ
0R!
b1 S"
b11 T"
b100100 U!
b101 U"
b100101 V!
b100 X
b1 X"
b111 Y!
1Z
b1 Z!
b11 Z"
b101 ["
b101 \!
b1 ^!
b1 ^"
bx _
bx a!
bx b
b101000 c
b111 c!
bx d
b1000 d!
bx e
b1000000000000000000000000 f
b1000000000000000000000000 g
b1 g!
bx h
bx h!
1h"
bx i
bx i!
bx i"
bx j
bx j!
bx j"
bx k
bx k!
bx l
bx m
bx m!
bx n!
0o
bx o!
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx o"
1p
bx p!
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx p"
bx q!
bx r
bx r!
bx s
bx s!
b0 s"
bx t
bx t!
bx u
bx u!
bx v
bx w
bx w!
bx x
bx y
xy!
bx z
xz!
bx {
0{!
b100000 |
b10000011000001110110011 }
bx }!
bx ~!

#110000
0!
0Z
0h"

#115000
1!
1Z
1h"
b0 s"
