Netlist file: reports/fpga/EPFL/yoto_df_x1_debug/net/int2float_k6_0.net Architecture file: arch/k6-n1.xml
Array size: 8 x 8 logic blocks 
#block name	X	Y	subblk	block_number

#----------	--	--	------	------------
out_0:77	3	0	0	#0
out_1:26	0	3	0	#1
out_2:76	0	7	0	#2
out_3:71	9	8	0	#3
out_4:42	9	2	0	#4
out_5:52	0	1	0	#5
out_6:41	5	0	0	#6
out_7:63	8	9	0	#7
out_8:53	6	0	0	#8
out_9:13	6	9	0	#9
out_10:65	7	9	0	#10
out_11:12	0	8	0	#11
12	2	4	0	#12
13	6	8	0	#13
14	6	7	0	#14
15	8	5	0	#15
16	7	4	0	#16
out_17:15	9	5	0	#17
18	7	7	0	#18
out_19:36	7	0	0	#19
20	7	6	0	#20
21	8	6	0	#21
22	4	7	0	#22
out_23:32	3	9	0	#23
24	7	1	0	#24
25	7	8	0	#25
26	2	3	0	#26
27	1	7	0	#27
28	9	4	0	#28
out_29:64	2	9	0	#29
30	4	0	0	#30
31	3	7	0	#31
32	3	8	0	#32
33	6	2	0	#33
out_34:73	0	6	0	#34
35	5	5	0	#35
36	7	2	0	#36
37	8	4	0	#37
38	4	8	0	#38
39	5	9	0	#39
40	8	8	0	#40
41	5	1	0	#41
42	8	2	0	#42
43	1	8	0	#43
44	2	8	0	#44
45	0	4	0	#45
46	2	7	0	#46
47	8	0	0	#47
48	1	9	0	#48
49	8	7	0	#49
50	4	9	0	#50
51	7	5	0	#51
52	1	1	0	#52
53	6	1	0	#53
54	2	0	0	#54
55	9	7	0	#55
56	2	6	0	#56
57	0	5	0	#57
out_58:35	9	6	0	#58
59	5	8	0	#59
60	8	3	0	#60
61	5	7	0	#61
62	2	2	0	#62
63	6	5	0	#63
64	2	5	0	#64
65	5	6	0	#65
66	1	3	0	#66
67	1	2	0	#67
68	0	2	0	#68
69	2	1	0	#69
70	7	3	0	#70
71	6	6	0	#71
72	8	1	0	#72
73	1	6	0	#73
74	1	5	0	#74
out_75:62	1	0	0	#75
76	3	6	0	#76
77	3	1	0	#77
78	1	4	0	#78
