# Pipelined-Image-Convolution-Accelerator
A parameterized Verilog RTL design for high-speed image convolution and spatial filtering.
