<div id="pf185" class="pf w0 h0" data-page-no="185"><div class="pc pc185 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg185.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">affect the MCGOUTCLK frequency if the MCG is in FBI or BLPI modes.</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">C3[SCTRIM]:C4[SCFTRIM] (if C2[IRCS]=0) bits also affect the MCGOUTCLK</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">frequency if the MCG is in FEI mode.</div><div class="t m0 x9 hf y505 ff3 fs5 fc0 sc0 ls0 ws0">Additionally, this clock can be enabled in Stop mode by setting C1[IRCLKEN] and</div><div class="t m0 x9 hf y629 ff3 fs5 fc0 sc0 ls0 ws0">C1[IREFSTEN], otherwise this clock is disabled in Stop mode.</div><div class="t m0 x9 he y22d5 ff1 fs1 fc0 sc0 ls0 ws0">24.4.4<span class="_ _b"> </span>External Reference Clock</div><div class="t m0 x9 hf ya75 ff3 fs5 fc0 sc0 ls0 ws0">The MCG module can support an external reference clock in all modes. See the device</div><div class="t m0 x9 hf y62c ff3 fs5 fc0 sc0 ls0 ws0">datasheet for external reference frequency range. When C1[IREFS] is set, the external</div><div class="t m0 x9 hf y14cd ff3 fs5 fc0 sc0 ls0 ws0">reference clock will not be used by the FLL or PLL. In these modes, the frequency can be</div><div class="t m0 x9 hf y1545 ff3 fs5 fc0 sc0 ls0 ws0">equal to the maximum frequency the chip-level timing specifications will support.</div><div class="t m0 x9 hf y14cf ff3 fs5 fc0 sc0 ls0 ws0">If any of the CME bits are asserted the slow internal reference clock is enabled along</div><div class="t m0 x9 hf y14d0 ff3 fs5 fc0 sc0 ls0 ws0">with the enabled external clock monitor. For the case when C6[CME0]=1, a loss of clock</div><div class="t m0 x9 hf y14d1 ff3 fs5 fc0 sc0 ls0 ws0">is detected if the OSC0 external reference falls below a minimum frequency (f<span class="fs8 ws198 vc">loc_high</span> or</div><div class="t m0 x9 hf y14d2 ff3 fs5 fc0 sc0 ls142">f<span class="fs8 ls0 ws198 vc">loc_low</span><span class="ls0 ws0"> depending on C2[RANGE0]).</span></div><div class="t m0 x9 hf y22d6 ff3 fs5 fc0 sc0 ls0 ws0">All clock monitors must be disabled before VLPR or VLPW power modes are entered.</div><div class="t m0 x9 hf y22d7 ff3 fs5 fc0 sc0 ls0 ws0">Upon detect of a loss of clock event, the MCU generates a system reset if the respective</div><div class="t m0 x9 hf y22d8 ff3 fs5 fc0 sc0 ls0 ws0">LOCRE bit is set. Otherwise the MCG sets the respective LOCS bit and the MCG</div><div class="t m0 x9 hf y22d9 ff3 fs5 fc0 sc0 ls0 ws0">generates a LOCS interrupt request. In the case where a OSC0 loss of clock is detected,</div><div class="t m0 x9 hf y22da ff3 fs5 fc0 sc0 ls0 ws0">the PLL LOCK status bit is cleared if the OSC clock that is lost was selected as the PLL</div><div class="t m0 x9 hf y22db ff3 fs5 fc0 sc0 ls0 ws0">reference clock.</div><div class="t m0 x9 he y22dc ff1 fs1 fc0 sc0 ls0 ws0">24.4.5<span class="_ _b"> </span>MCG Fixed frequency clock</div><div class="t m0 x9 hf y22dd ff3 fs5 fc0 sc0 ls0 ws0">The MCG Fixed Frequency Clock (MCGFFCLK) provides a fixed frequency clock</div><div class="t m0 x9 hf y22de ff3 fs5 fc0 sc0 ls0 ws0">source for other on-chip peripherals; see the block diagram. This clock is driven by either</div><div class="t m0 x9 hf y22df ff3 fs5 fc0 sc0 ls0 ws0">the slow clock from the internal reference clock generator or the external reference clock</div><div class="t m0 x9 hf y22e0 ff3 fs5 fc0 sc0 ls0 ws0">from the Crystal Oscillator, divided by the FLL reference clock divider. The source of</div><div class="t m0 x9 hf y22e1 ff3 fs5 fc0 sc0 ls0 ws0">MCGFFCLK is selected by C1[IREFS].</div><div class="t m0 x9 hf ya84 ff3 fs5 fc0 sc0 ls0 ws0">This clock is synchronized to the peripheral bus clock and is valid only when its</div><div class="t m0 x9 hf y14cb ff3 fs5 fc0 sc0 ls0 ws0">frequency is not more than 1/8 of the MCGOUTCLK frequency. When it is not valid, it is</div><div class="t m0 x9 hf y22e2 ff3 fs5 fc0 sc0 ls0 ws0">disabled and held high. The MCGFFCLK is not available when the MCG is in BLPI</div><div class="t m0 x9 hf y22e3 ff3 fs5 fc0 sc0 ls0 ws0">mode. This clock is also disabled in Stop mode. The FLL reference clock must be set</div><div class="t m0 x9 hf y22e4 ff3 fs5 fc0 sc0 ls0 ws0">within the valid frequency range for the MCGFFCLK.</div><div class="t m0 x102 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 24 Multipurpose Clock Generator (MCG)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>389</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
