P10049895-134090,Verdi,PV planning,,
P10049895-133786,Verdi,[QAT] PV review project - library search issue in VEGA1,Related Jira:  P10049895-130527  P10049895-130552  P10049895-132014  P10049895-132076  P10049895-132154  ,
P10049895-133785,Verdi,[QAT] PV review project - fsdb utilities,Related Jira:  P10049895-129190  P10049895-129474  P10049895-129619  P10049895-129924  P10049895-130180  P10049895-130873  P10049895-131720  P10049895-132182  ,
P10049895-133765,Verdi,[QAT] Customer flow BM testing,PV:2021/7/12~2021/12/31,
P10049895-132299,Verdi,PV planning,PV:2021/6/21~2021/7/2    PV%:100         Test Plan :  https://sp-vg/sites/PV-Verdi/Shared%20Documents/TEST%20PLAN/CORE%20DEBUG/2021.09/Test%20Plan%20P10049895-126519%20-%20Apple%20File%20tab%20tobe%20added%20in%20first%20quadrant.xlsx?Web=1,
P10049895-132207,Verdi,Regular Expression Not Working in Source code text editor  text simple view,issue specified in this STAR was found during the validation done in  P10049895-125342  [Verdi-GUI] Support Unified Find Phase III and make GA         VCS version used in testing : S-2022.06-Alpha_Full64    VCS_HOME : /remote/vtgimages/SAFE/linux64_TD/release-structure/vcs-mx    -----------------------------------------------------------------------------------------------------    Verdi version used in testing : S-2022.06-ALPHA-20210516    VERDI_HOME : /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi    -----------------------------------------------------------------------------------------------------              [Testcase]         ~stars/testcases/<Star ID>         /remote/vgrnd21/asitha/9_TEMP/annot                   [How to reproduce]        # setenv VERDI_UNIFIED_FIND 1   # Set Verdi and Vcs   # perl prologue.pl   # verdi -play annot.cmd   # Open \testbench.fout  in Source code text simple view   # Select Regular Expression   # Search Any Regex Pattern EX "test.*"              [Issue]         testbench should highlight    Other regex pattern also not working          Please fix the aforementioned issue.,Jason        Could you clarify if this's a bug or current spec. in Unified Find project?Hi Jiangzhe     Could you help check this issue  thanks.Ready for BacklogFixed by fixing P10049895-132131Hi Asitha     would you help to verify  thanks.    Best Regards   JiangzheIssue Fixed.    Validated in TD.
P10049895-132131,Verdi,"Find All Columns" should hide in the  Source code text editor  text simple view,issue specified in this STAR was found during the validation done in  P10049895-125342  [Verdi-GUI] Support Unified Find Phase III and make GA         We should hide the "Find All Columns" options in  Source code text editor  text simple view.    since source code don’t have multiple column.          ,Hi Jiangzhe     Could you help fix this issue  thanks.Chime Request: 620742 created for the stream TD.VERDI by jiangzheChangelist 3863257 (rid:[620742 | https://scewebserv:8082/request/update/620742]) checked into stream TD.VERDI by 'jiangzhe' on 2021-06-28 20:18:41.  status : stream(s)    Perforce changelist description as follows:  hide \'Find in All Column\'    support regexp  code_collab_id:[1232541 | https://ccollab01/ui#review:id=1232541]  rid:[620742 | https://scewebserv:8082/request/update/620742] jira_id:P10049895-132131 Ready for BacklogChangelist 3865532 (rid:[620742 | https://scewebserv:8082/request/update/620742]) auto-integated into stream VERDI2021.09(patch_rel:S-2021.09) by 'vmahesh' (developer:jiangzhe) on 2021-06-29 17:54:45.  status : stream(s)  'checked in' : TD.VERDI Hi Asitha     Would you help to verify.  thanks.  JiangzheIssue Fixed.    Validated in TD.
P10049895-132129,Verdi,Incorrect Result for Unified Find search result in Source code text editor  text simple view,issue specified in this STAR was found during the validation done in  P10049895-125342  [Verdi-GUI] Support Unified Find Phase III and make GA         VCS version used in testing : S-2022.06-Alpha_Full64    VCS_HOME : /remote/vtgimages/SAFE/linux64_TD/release-structure/vcs-mx    -----------------------------------------------------------------------------------------------------    Verdi version used in testing : S-2022.06-ALPHA    VERDI_HOME : /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi    -----------------------------------------------------------------------------------------------------              [Testcase]         ~stars/testcases/<Star ID>         /remote/vgrnd21/asitha/9_TEMP/annot                   [How to reproduce]        # setenv VERDI_UNIFIED_FIND 1   # Set Verdi and Vcs   # perl prologue.pl   # verdi -play annot.cmd   # Open \testbench.fout  in Source code text simple view   # Search with || operator "ex hiv || lov"    # Turn on "Find Whole Word Only" and Search for "d2"         [Issue]        # In step  5  "lov" second part of or operator is not highlighted (this issue exists in both Source code text editor and text simple view)   # In step 6 "d2a" is highlighted                       Please refer the attached images              Please fix the aforementioned issue.,Hi Jiangzhe     Could you help check this issue  you can refer to source code support  thanks.   # The or operator seems not work   # Should not support "Find Whole Words Only"?   # No multiple columns  should hide "Find in All Columns"?Hi Asitha     Source code window should not support OR operator  same as editor/simple view  please refer to the original Unified Find spec:    [https://sp-vg/sites/verdi/Verdi%20Internal%20Documents/RD/nWave/Functional_Spec/6000022337_Refine_Existed_Features_Provide_Unified_Find.docx]    =>    "Support multiple keywords by OR operator (“||”) in “Default Match” mode  except source code"Source code window should not support OR operator  same as editor/simple view
P10049895-131091,Verdi,PV planning,TP:2021/5/10~2021/5/28  TP%:100  PV:2021/5/31~2021/6/18  PV%:100  ,
P10049895-130101,Verdi,PV planning,TP%:100  PV:2021/3/8~2021/4/2  PV%:100  U20,
P10049895-130047,Verdi,PV planning,TP:2021/3/15~2021/4/9   TP%:100   PV:2021/4/12~2021/5/7   PV%:100   U40,
P10049895-130022,,task for testing jira api,this task create only for testing,updated comment bodyupdated comment bodyupdated comment bodyupdated comment bodyupdated comment bodyadd new commentadd new comment
P10049895-129931,Verdi,No need to resize detailed view from right side in Restore/save Session dialog,issue specified in this STAR was found during the validation done in  P10049895-124709 [Verdi] Qt porting for dialogs and power state table in 2021.09         VCS version used in testing : R-2021.09-Alpha_Full64    VCS_HOME : /remote/vtgimages/SAFE/linux64_TD/release-structure/vcs-mx    -----------------------------------------------------------------------------------------------------    Verdi version used in testing : R-2021.09-ALPHA-20210223    VERDI_HOME : /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi    -----------------------------------------------------------------------------------------------------         [Testcase]    Demo rtl         [How to reproduce]         Open Verdi    File -> Save Session    Detail View              [Issue]         List view cannot resize from right side but Detail View can I think no need to Resize Detail view from right side.    Please refer the attach image.         Same issue can reproduce in below dialogs    File->Save Session    File->Restore Session    nMemory -> File->Save Session    nMemory -> File->Restore Session         Please fix the aforementioned issue.,This issue is from QwFileDialog and not related to Dialog Porting. But I will address it.  Chime Request: 574224 created for the stream TD.VERDI by chanakahChangelist 3665018 (rid:[574224 | https://vgwebserv:8082/request/update/574224]) checked into stream TD.VERDI by 'chanakah' on 2021-03-03 00:25:11.  status : stream(s)    Perforce changelist description as follows:   Resolving layout issue in save/restore dialogs	  code_collab_id:[1171010 | https://ccollab01/ui#review:id=1171010]  rid:[574224 | https://vgwebserv:8082/request/update/574224] jira_id:P10049895-129931 The issue was in UI files. I have fixed them.Issue Fixed.    Validated in TD.
P10049895-129359,Verdi,[QAT]PV testing for Coverage FCA recommendation which default turn on in 2012-SP1,Hi Peace     please have one to do PV testing for Coverage FCA recommendation which turn on by default in 2012-SP1.,
P10049895-128680,Verdi,PV planning,TP:2021/1/4~2021/2/5  TP%:100  PV:2021/2/8~2021/2/26  PV%:100  U30,
P10049895-128459,Verdi,PV planning,TP:2021/3/8~2021/3/26  TP%:100  PV:2021/3/29~2021/4/30  PV%:100  U40,Please note the nECO dialogs PV validation & RD implementation are suspended.
P10049895-126415,Verdi,PV planning,TP:2020/10/5~2020/10/23   TP%:100   PV:2020/10/19~2020/11/19    PV%:100,
P10049895-126289,Verdi,PV planning,PV:2020/9/28~2020/10/16  PV%:100,
P10049895-125743,Verdi,[Verdi-GUI][Safety Aware] Setting change when reopen the Verdi ,issue specified in this STAR was found during the validation done in  P10049895-53767- [Verdi-GUI] Preference Qt Porting and Refinement         Verdi version used in testing : Q-2020.12-Alpha    -------------------------------------------------------------------------------------------------------    Verdi 2020.12 build : "/remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi"         VCS version used in testing : O-2020.12-Alpha_Full64    -----------------------------------------------------------------------------------------------------    VCS 2020.12 build : "/remote/vtgimages/SAFE/linux64_TD/release-structure/vcs-mx/bin/vcs"         [Testcase]    Path : Verilog RTL Demo Case         [How to reproduce]   # Set Verdi Home and VCS Home   # setenv VERDI_QT_PREF   # vcs -f run.f -kdb -lca -debug_access+all   # verdi -dbdir ./simv.daidir/   # Tools ->  Preference ->  Safety Aware   # Change any setting   # "Apply" the change   # Close Verdi and reopen         [Issue]         Setting change to default.         Please fix the aforementioned issue.,Hi Luck     Please help to check the issue  and check if can fix before 2012-Beta CF on 9/18.  From: Asitha Sandakalum   Sent: Friday  September 11  2020 2:26 PM  To: Luck Chen <lukechen@synopsys.com>  Subject: RE: Issue clarify for P10049895-125743[Verdi-GUI][Safety Aware] Setting change when reopen the Verdi     Hi Luck     I check with “setenv VERDI_SSF_DEBUG”   It worked fine. Can you comment this on jira then I will close it.  Sorry for any inconvenience.    Thanks and Regards   Asitha      From: Luck Chen   Sent: Friday  September 11  2020 11:24 AM  To: Asitha Sandakalum <asitha@synopsys.com>  Subject: Issue clarify for P10049895-125743[Verdi-GUI][Safety Aware] Setting change when reopen the Verdi     Hi Asitha     For P10049895-125743  since safety debug doesn’t enable by default. So we don’t get the customize setting from novas.rc.  After enable safety debug  it works fine.  And the motif mode and QT mode has the same behavior.  So I don’t think it’s a bug  could you please help to double check and give comment.    Thanks.    Regards   Luck  Need to set "setenv VERDI_SSF_DEBUG"    Not a Bug.
P10049895-125654,Verdi,PV planning,TP:2020/9/7~2020/9/11  TP%:100  PV:2020/9/14~2020/9/25  PV%:100,
P10049895-125006,Verdi,[QAT] Build regression for VCS Verdi related bugs,PV:2020/8/17~2020/10/30,
P10049895-124605,Verdi,PV planning,PV:2020/8/17~2020/9/4  PV%:100,
P10049895-122894,Verdi,[Verdi-GUI][Transaction Debug] Scroll Bars are appeared before content exceed the window in Performance Analyzer page,Monday  June 8  2020    7:57 AM    issue specified in this STAR was found during the validation done in  P10049895-53767- [Verdi-GUI] Preference Qt Porting and Refinement         Verdi version used in testing : Q-2020.12-Alpha    -------------------------------------------------------------------------------------------------------    Verdi 2020.12 build : "/remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi"         VCS version used in testing : O-2020.12-Alpha_Full64    -----------------------------------------------------------------------------------------------------    VCS 2020.12 build : "/remote/vtgimages/SAFE/linux64_TD/release-structure/vcs-mx/bin/vcs"         [Testcase]    Path : Verilog RTL Demo Case         [How to reproduce]   # Set Verdi Home and VCS Home   # setenv VERDI_QT_PREF   # vcs -f run.f -kdb -lca -debug_access+all   # verdi -dbdir ./simv.daidir/   # Tools -> Preference -> Transaction Debug -> -- Performance Analyzer   # Resize window         [Issue]    scroll bars will appear before content exceed the window              Please fix the aforementioned issue.,Checked in to TD.VERDIChecked in to TD.VERDI.
P10049895-122537,Verdi,[Verdi-GUI][General] Horizontal Scroll Bar Is Not appear in Appearance page,issue specified in this STAR was found during the validation done in  P10049895-53767- [Verdi-GUI] Preference Qt Porting and Refinement         Verdi version used in testing : Q-2020.12-Alpha    -------------------------------------------------------------------------------------------------------    Verdi 2020.12 build : "/remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi"         VCS version used in testing : O-2020.12-Alpha_Full64    -----------------------------------------------------------------------------------------------------    VCS 2020.12 build : "/remote/vtgimages/SAFE/linux64_TD/release-structure/vcs-mx/bin/vcs"         [Testcase]    Path : Verilog RTL Demo Case         [How to reproduce]   # Set Verdi Home and VCS Home   # setenv VERDI_QT_PREF   # vcs -f run.f -kdb -lca -debug_access+all   # verdi -dbdir ./simv.daidir/    # Tools -> Preference -> General -> Appearance   # Resize window         [Issue]    When resize the window Horizontal Scroll bar is not appear for the page.          Please fix the aforementioned issue.,Chime Request: 520239 created for the stream TD.VERDI by yuanhanChime Request: 520845 created for the stream TD.VERDI by yuanhanChime Request: 520849 created for the stream TD.VERDI by yuanhanChangelist 3381476 (rid:[520849 | https://vgwebserv:8082/request/update/520849]) checked into stream TD.VERDI by 'yuanhan' on 2020-06-18 01:14:45.506055.  Status on streams VERDI2019.06 :'not checked and not needed'  VERDI2020.03 :'not checked and not needed'.  Perforce changelist description as follows:  [Preference-General]Horizontal Scroll Bar Is Not appear in Appearance page jira_id:P10049895-122537 code_collab_id:[1038622 | https://ccollab01/ui#review:id=1038622] jira_id:P10049895-122537 rid:[520849 | https://vgwebserv:8082/request/update/520849] jira_id:P10049895-122537Chime Request: 520853 created for the stream TD.VERDI by chanakahChangelist 3381484 (rid:[520853 | https://vgwebserv:8082/request/update/520853]) checked into stream TD.VERDI by 'chanakah' on 2020-06-18 01:20:40.199846.  Status on streams VERDI2019.06 :'not checked and not needed'  VERDI2020.03 :'not checked and not needed'.  Perforce changelist description as follows:   Fixing layout issue and double click interval issue in general tab	 jira_id:P10049895-122308 P10049895-122537 code_collab_id:[1040200 | https://ccollab01/ui#review:id=1040200] rid:[520853 | https://vgwebserv:8082/request/update/520853] jira_id:P10049895-122537 P10049895-122308   Already fixed in TD  please have a check  thanks!Issue fixed
P10049895-122426,Verdi,[QAT] PV testing for Preference form Qt migration,,
P10049895-120971,Verdi,PV planning,TP:2020/5/4~2020/5/29  TP%:100  PV:2020/6/1~2020/6/26  PV%:100  U30,
P10049895-120970,Verdi,PV planning,TP:2020/5/4~2020/5/29  TP%:100  PV:2020/6/1~2020/6/26  PV%:100  U30,
P10049895-11325,Verdi,Mismatch between DVE and Verdi for loads of partially unconstrained array,Verdi version used in testing: (O-2018.09-SP2-1)  /remote/vtgimages/SAFE/linux64_VERDI2018.09/release-structure/verdi    VCS version used in testing: (O-2018.09-SP2-1)  /remote/vtgimages/SAFE/linux_RH6_EM64T_VCS2018.09_mode64/release-structure/vcs-mx    How to reproduce:  --------------------------  1. Copy the test case from the following path            ~stars/testcases/<STAR_NUMBER>    2. Invoke Verdi from the following command        vhdlan unconstrained.vhd -vhdl08 -kdb        vcs top -debug_access+all -lca -kdb        simv -verdi &    3. Get the load of signal const2    Issue :    There’s a mismatch between DVE and Verdi when the loads of const2 is checked    Verdi –  out2 <= alias2(-1)(1)('a') + in1 + alias2(-1)(1)('b');  in1 <= const2(-1)(2)('a');    DVE –  Warning: [DVSW307]  Could not find any driver for signal: '/TOP/CONST2(-1 to 0)'.,const2 is actually loaded on these 2 lines. verdi provides a better result  so I think this is not a problem.Closing due to BacklogClosing due to Backlog.
P10049895-11197,Verdi,Mismatch between Verdi and DVE in instance tree signal list for unnamed blocks,Verdi version used in testing: (P-2019.06-Beta)  /remote/vtgimages/SAFE/linux64_VERDI2019.06/release-structure/verdi    VCS version used in testing: (P-2019.06-Beta)  /remote/vtgimages/SAFE/linux64_VCS2019.06/release-structure/vcs-mx      How to reproduce:  --------------------------  1. Copy the test case from the following path         ~stars/testcases/<STAR_NUMBER>    2. Compile and invoke with Verdi       vcs  test_b.v -sverilog -debug_access+all -lca -kdb -Xufe=dumpHier -Xufe=check_param_values        simv -verdi &      3. Invoke with DVE         simv -gui &    4. Select ‘m1.for_named[0].unnamed$$_0’ and view the signal list.    Issue 1:  The hierarchy tree of Verdi is different to the hierarchy tree of DVE when there are unnamed blocks.  Refer DVE_instancetree.JPG and Verdi_instancetree.JPG    Issue 2:  In DVE  a signal is not shown in Step 3. However a signal is shown in Verdi.  Refer DVE_signal.JPG and Verdi_signal.JPG,CRM File Attachment: [DVE_instancetree.jpg|https://crmdbci.synopsys.com:9858/sap/bc/bsp/sap/zget_attach_url/geturl.htm?id=9001474677&attid=F4CE46B919BC1EE9909A4BA9F13FBCA3&process_type=ZSTA]   _Download this file from SAP/CRM to your desktop using the link above. You may then upload the file from your desktop to this issue using Jira's standard *Attachments* functionality._CRM File Attachment: [Verdi_instancetree.jpg|https://crmdbci.synopsys.com:9858/sap/bc/bsp/sap/zget_attach_url/geturl.htm?id=9001474677&attid=F4CE46B919BC1EE9909A4C3AB2EC9CC1&process_type=ZSTA]   _Download this file from SAP/CRM to your desktop using the link above. You may then upload the file from your desktop to this issue using Jira's standard *Attachments* functionality._CRM File Attachment: [DVE_signal.JPG|https://crmdbci.synopsys.com:9858/sap/bc/bsp/sap/zget_attach_url/geturl.htm?id=9001474677&attid=F4CE46B919BC1EE9909A4CC0DB297CC3&process_type=ZSTA]   _Download this file from SAP/CRM to your desktop using the link above. You may then upload the file from your desktop to this issue using Jira's standard *Attachments* functionality._CRM File Attachment: [Verdi_signal.JPG|https://crmdbci.synopsys.com:9858/sap/bc/bsp/sap/zget_attach_url/geturl.htm?id=9001474677&attid=F4CE46B919BC1EE9909A4DF8D2665CC3&process_type=ZSTA]   _Download this file from SAP/CRM to your desktop using the link above. You may then upload the file from your desktop to this issue using Jira's standard *Attachments* functionality._DVE flattened the generate construct  but Verdi treated it as hierarichal scope  which should be more accurate. Besides  "i" indeed exists in that scope  but DVE not show it seems be incorrect.Closing due to BacklogClosing due to Backlog.
P10049895-9436,Verdi,[NonBlk][Master] Reload/restoring doesn't cause non blocking to stop,Verdi version used in testing: (O-2019.06-Alpha) /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi  How to reproduce: -------------------------- 1. Copy the test case from the following path.                ~stars/testcases/<STAR_NUMBER>  2. Set the env by the following command     setenv VERDI_NEW_SIGNAL_LIST_NONBLK 1     setenv VERDI_NEW_SIGNAL_LIST_NONBLK2 1  3. Invoke Verdi from the following command       vcs ten_million_sig.v -sverilog -lca -kdb -debug_all       simv -verdi &  4. Filter the string test* in the signal list and save the session before non blocking ends  5. Filter the string testSig_* and restore the session saved in Step 4 while non blocking is going on  6. Filter the string ‘test*’ and reload the design while non blocking is going on  Issue 1: Non blocking doesn’t end in the signal list when a new session is restored in Step 5. Verdi is still filtering the results in Step 5. Ideally  non blocking should end when a session is restored according to the functional spec.  STAR '9001393183 NonBlk][Master] Restoring a session causes Verdi to crash' was filed for the issue that Verdi crashes when a session that has finished non blocking process is restored.  Issue 2: Reloading the design doesn’t cause Verdi to stop the non blocking process in Step 6. Ideally  non blocking should end when a session is reloaded according to the functional spec.  Refer nonblock.cmd for the commands used.  The following appeared on the citrix shell ---------------------------------------------------------  --- Logging error --- Traceback (most recent call last):   File "py_link_cython/MLP/data_acquisition/data_acquisition_manager.py"  line 136  in MLP.data_acquisition.data_acquisition_manager.data_acquisition_manager.upload_data (/remote/vgatr_ispy/amitoj/ml/perforce/mlplatform/stage/py_link_cython/MLP/data_acquisition/data_acquisition_manager.c:4081)   File "py_link_cython/MLP/data_acquisition/zebu_debug_db.py"  line 112  in MLP.data_acquisition.zebu_debug_db.zebu_debug_db.upload (/remote/vgatr_ispy/amitoj/ml/perforce/mlplatform/stage/py_link_cython/MLP/data_acquisition/zebu_debug_db.c:2778)   File "py_link_cython/MLP/data_acquisition/base_debug_db.py"  line 89  in MLP.data_acquisition.base_debug_db.base_debug_db.compute_design_digest (/remote/vgatr_ispy/amitoj/ml/perforce/mlplatform/stage/py_link_cython/MLP/data_acquisition/base_debug_db.c:3948) UnboundLocalError: local variable 'name' referenced before assignment  During handling of the above exception  another exception occurred:  Traceback (most recent call last):   File "/fs/src/interfaces/ApacheLibs/python_release/python3.6.1-2/lib/python3.6/logging/handlers.py"  line 988  in emit     smtp = smtplib.SMTP(self.mailhost  port  timeout=self.timeout)   File "/fs/src/interfaces/ApacheLibs/python_release/python3.6.1-2/lib/python3.6/smtplib.py"  line 251  in __init__     (code  msg) = self.connect(host  port)   File "/fs/src/interfaces/ApacheLibs/python_release/python3.6.1-2/lib/python3.6/smtplib.py"  line 335  in connect     self.sock = self._get_socket(host  port  self.timeout)   File "/fs/src/interfaces/ApacheLibs/python_release/python3.6.1-2/lib/python3.6/smtplib.py"  line 306  in _get_socket     self.source_address)   File "/fs/src/interfaces/ApacheLibs/python_release/python3.6.1-2/lib/python3.6/socket.py"  line 722  in create_connection     raise err   File "/fs/src/interfaces/ApacheLibs/python_release/python3.6.1-2/lib/python3.6/socket.py"  line 713  in create_connection     sock.connect(sa) ConnectionRefusedError: [Errno 111] Connection refused Call stack:   File "/fs/src/interfaces/ApacheLibs/internal_release/verdi_2018_07_19/mlplatform/bin/da_main.py"  line 51  in <module>     data_acquisition_manager(filename).upload_data() Message: 'error in upload (%s)' Arguments: (UnboundLocalError("local variable 'name' referenced before assignment" ) ),Hi Jithmi  Per issue2  the filtering task stopped before restore session  current non-blocking task is for signal list creation.  BR  ZenoHi Zeno   The problem description was changed regarding Issue 2. 'When a session is restored..' should be 'when a session is reloaded..' Issue 2 is regarding reloading a session  not restoringClosing due to Backlog. Can not reproduce in TD.
