// Seed: 1604822469
module module_0;
  wire id_2;
  assign module_2.type_1 = 0;
  wire id_3;
endmodule
module module_1;
  function reg id_1(input id_2, output id_3);
    id_1 <= 1;
  endfunction
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wand id_0,
    output wand id_1,
    output tri0 id_2
);
  wire id_4;
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  initial begin : LABEL_0
    assert ("");
  end
  module_0 modCall_1 ();
endmodule
