<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="R_I_J_CPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../E9-R_I_CPU/ipcore_dir/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DEBOUNCE.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DEBOUNCE.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DEBOUNCE.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DEBOUNCE.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DEBOUNCE.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DEBOUNCE.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DEBOUNCE.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DEBOUNCE.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DEBOUNCE.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DEBOUNCE.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DEBOUNCE.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DEBOUNCE.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DEBOUNCE.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DEBOUNCE.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DEBOUNCE.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DEBOUNCE.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DEBOUNCE.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DEBOUNCE.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DEBOUNCE.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DEBOUNCE_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DEBOUNCE_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DEBOUNCE_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DEBOUNCE_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DEBOUNCE_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DEBOUNCE_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DEBOUNCE_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DEBOUNCE_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DEBOUNCE_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DEBOUNCE_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DEBOUNCE_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DEBOUNCE_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DEBOUNCE_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DEBOUNCE_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DEBOUNCE_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="R_I_J_CPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="R_I_J_CPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="R_I_J_CPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="R_I_J_CPU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="R_I_J_CPU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="R_I_J_CPU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="R_I_J_CPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="R_I_J_CPU.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="R_I_J_CPU_T_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="R_I_J_CPU_T_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="R_I_J_CPU_T_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="R_I_J_CPU_T_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="R_I_J_CPU_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="R_I_J_CPU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="R_I_J_CPU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="R_I_J_CPU_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Translate_Control_T_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1529693174" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1529693174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530330561" xil_pn:in_ck="7810516236365280002" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1530330561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="LED_Display.v"/>
      <outfile xil_pn:name="R_I_J_CPU.v"/>
      <outfile xil_pn:name="R_I_J_CPU_T.v"/>
      <outfile xil_pn:name="R_I_J_CPU_Unit.v"/>
      <outfile xil_pn:name="Register_Files.v"/>
      <outfile xil_pn:name="Translate_Control.v"/>
      <outfile xil_pn:name="Translate_Control_T.v"/>
    </transform>
    <transform xil_pn:end_ts="1529695890" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1085573741068616652" xil_pn:start_ts="1529695890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529695890" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3593123038707516430" xil_pn:start_ts="1529695890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529694496" xil_pn:in_ck="1385569547078786282" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4691613888198541550" xil_pn:start_ts="1529694496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../E9-R_I_CPU/ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="../E9-R_I_CPU/ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="../E9-R_I_CPU/ipcore_dir/ROM_B.ngc"/>
      <outfile xil_pn:name="../E9-R_I_CPU/ipcore_dir/ROM_B.v"/>
    </transform>
    <transform xil_pn:end_ts="1530330561" xil_pn:in_ck="7810516236365280002" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1530330561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="LED_Display.v"/>
      <outfile xil_pn:name="R_I_J_CPU.v"/>
      <outfile xil_pn:name="R_I_J_CPU_T.v"/>
      <outfile xil_pn:name="R_I_J_CPU_Unit.v"/>
      <outfile xil_pn:name="Register_Files.v"/>
      <outfile xil_pn:name="Translate_Control.v"/>
      <outfile xil_pn:name="Translate_Control_T.v"/>
    </transform>
    <transform xil_pn:end_ts="1530330567" xil_pn:in_ck="6319957742731891972" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4316713496199944295" xil_pn:start_ts="1530330561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="R_I_J_CPU_T_beh.prj"/>
      <outfile xil_pn:name="R_I_J_CPU_T_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1530330567" xil_pn:in_ck="102066044978128629" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8308041490872233430" xil_pn:start_ts="1530330567">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="R_I_J_CPU_T_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1529693122" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1529693122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529694370" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1774368984332234785" xil_pn:start_ts="1529694370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529694370" xil_pn:in_ck="1385569547078786282" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4691613888198541550" xil_pn:start_ts="1529694370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../E9-R_I_CPU/ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="../E9-R_I_CPU/ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="../E9-R_I_CPU/ipcore_dir/ROM_B.ngc"/>
      <outfile xil_pn:name="../E9-R_I_CPU/ipcore_dir/ROM_B.v"/>
    </transform>
    <transform xil_pn:end_ts="1529694370" xil_pn:in_ck="5301359300115874408" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1529694370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529694370" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7378373342351511007" xil_pn:start_ts="1529694370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529694370" xil_pn:in_ck="5301359300115874408" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1529694370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529694370" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4969164609104462024" xil_pn:start_ts="1529694370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530330627" xil_pn:in_ck="2470471874491288382" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7100229816674525693" xil_pn:start_ts="1530330599">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="R_I_J_CPU.lso"/>
      <outfile xil_pn:name="R_I_J_CPU.ngc"/>
      <outfile xil_pn:name="R_I_J_CPU.ngr"/>
      <outfile xil_pn:name="R_I_J_CPU.prj"/>
      <outfile xil_pn:name="R_I_J_CPU.stx"/>
      <outfile xil_pn:name="R_I_J_CPU.syr"/>
      <outfile xil_pn:name="R_I_J_CPU.xst"/>
      <outfile xil_pn:name="R_I_J_CPU_T_beh.prj"/>
      <outfile xil_pn:name="R_I_J_CPU_T_stx_beh.prj"/>
      <outfile xil_pn:name="R_I_J_CPU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1529693130" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784892130615476103" xil_pn:start_ts="1529693130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
