Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Fri Jan 27 00:28:27 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          1.52
  Critical Path Slack:          -0.80
  Critical Path Clk Period:      0.75
  Total Negative Slack:        -29.69
  No. of Violating Paths:       52.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.70
  Critical Path Slack:          -0.16
  Critical Path Clk Period:      0.75
  Total Negative Slack:         -1.37
  No. of Violating Paths:        9.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.69
  Critical Path Slack:          -0.06
  Critical Path Clk Period:      0.75
  Total Negative Slack:         -0.06
  No. of Violating Paths:        2.00
  Worst Hold Violation:         -0.13
  Total Hold Violation:         -5.33
  No. of Hold Violations:       56.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          0.75
  Critical Path Slack:          -0.03
  Critical Path Clk Period:      0.85
  Total Negative Slack:         -0.03
  No. of Violating Paths:        1.00
  Worst Hold Violation:         -0.16
  Total Hold Violation:        -14.22
  No. of Hold Violations:      120.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                575
  Buf/Inv Cell Count:             126
  Buf Cell Count:                  20
  Inv Cell Count:                 106
  CT Buf/Inv Cell Count:            6
  Combinational Cell Count:       471
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   181069.692113
  Noncombinational Area:
                        120835.625491
  Buf/Inv Area:            366.221508
  Total Buffer Area:            58.96
  Total Inverter Area:         307.26
  Macro/Black Box Area: 209907.328125
  Net Area:               1157.753811
  -----------------------------------
  Cell Area:            511812.645728
  Design Area:          512970.399539


  Design Rules
  -----------------------------------
  Total Number of Nets:           723
  Nets With Violations:            89
  Max Trans Violations:            25
  Max Cap Violations:              79
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.03
  Logic Optimization:                 21.77
  Mapping Optimization:              105.68
  -----------------------------------------
  Overall Compile Time:              134.77
  Overall Compile Wall Clock Time:   135.61

  --------------------------------------------------------------------

  Design  WNS: 0.80  TNS: 31.06  Number of Violating Paths: 61


  Design (Hold)  WNS: 0.16  TNS: 19.55  Number of Violating Paths: 176

  --------------------------------------------------------------------


1
