TOOL:	xrun	21.03-s009: Started on Nov 09, 2023 at 08:47:08 CET
xrun
	-elaborate
	-l xrun_elaborate.log
	-F ../tb/tb.f
		../../common/vdic_dut_2023.svp
		DUT_bfm.sv
		tpgen.sv
		scoreboard.sv
		top.sv
	-v93
	+nowarnDSEM2009
	+nowarnDSEMEL
	+nowarnCGDEFN
	+nowarnCOVUTA
	+nowarnBADPRF
	+nowarnXCLGNOPTM
	+nowarnRNDXCELON
	+nowarnSAWSTP
	-xmlibdirname INCA_libs
	+overwrite
	-nocopyright
	-coverage all
	-covoverwrite
	-covfile xrun_covfile.txt
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top

	Extracting FSMs for coverage:
		worklib.tpgen
		worklib.scoreboard
		worklib.top
	Total FSMs extracted = 0
	Building instance overlay tables: .................... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
	Generating native compiled code:
		worklib.vdic_dut_2023:svp <0x74b97bc2>
			streams:  25, words: 13928
		worklib.scoreboard:sv <0x064a9d54>
			streams:  10, words: 26208
		worklib.tpgen:sv <0x4590c628>
			streams:   2, words:  5911
		worklib.top:sv <0x75f9359c>
			streams:   7, words:   697
		worklib.mult_bfm:sv <0x56bcd649>
			streams:   3, words:  5903
	Building instance specific data structures.
	Performing constant object marking (COM) analysis.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 4       4
		Interfaces:              1       1
		Registers:              72      72
		Scalar wires:           13       -
		Vectored wires:          9       -
		Always blocks:           3       3
		Initial blocks:          3       3
		Final blocks:            1       1
		Cont. assignments:       8      10
		Pseudo assignments:      7       7
		Assertions:              3       3
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top:sv
TOOL:	xrun	21.03-s009: Exiting on Nov 09, 2023 at 08:47:08 CET  (total: 00:00:00)
