Analysis & Synthesis report for dc
Mon Jun 08 13:15:44 2020
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Inverted Register Statistics
  9. Parameter Settings for User Entity Instance: scan_led3:inst8|counter4:inst|74161:inst
 10. Parameter Settings for Inferred Entity Instance: cal:inst2|lpm_mult:Mult0
 11. Parameter Settings for Inferred Entity Instance: cal:inst2|lpm_divide:Div0
 12. lpm_mult Parameter Settings by Entity Instance
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Mon Jun 08 13:15:44 2020        ;
; Quartus II Version            ; 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition ;
; Revision Name                 ; dc                                           ;
; Top-level Entity Name         ; dc                                           ;
; Family                        ; Stratix II                                   ;
; Logic utilization             ; N/A                                          ;
;     Combinational ALUTs       ; 1,032                                        ;
;     Dedicated logic registers ; 251                                          ;
; Total registers               ; 251                                          ;
; Total pins                    ; 15                                           ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 0                                            ;
; DSP block 9-bit elements      ; 0                                            ;
; Total PLLs                    ; 0                                            ;
; Total DLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                        ; dc                 ; dc                 ;
; Family name                                                  ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto DSP Block Replacement                                   ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+------------------------------------------+-------------------------------------------------------------------------+
; jsq.vhd                          ; yes             ; User VHDL File                           ; C:/Users/zhans/Desktop/program/dc/jsq.vhd                               ;
; hxjsq.vhd                        ; yes             ; User VHDL File                           ; C:/Users/zhans/Desktop/program/dc/hxjsq.vhd                             ;
; cal.vhd                          ; yes             ; User VHDL File                           ; C:/Users/zhans/Desktop/program/dc/cal.vhd                               ;
; fw.vhd                           ; yes             ; User VHDL File                           ; C:/Users/zhans/Desktop/program/dc/fw.vhd                                ;
; fp_xs.vhd                        ; yes             ; User VHDL File                           ; C:/Users/zhans/Desktop/program/dc/fp_xs.vhd                             ;
; bjpl.vhd                         ; yes             ; User VHDL File                           ; C:/Users/zhans/Desktop/program/dc/bjpl.vhd                              ;
; dc.bdf                           ; yes             ; User Block Diagram/Schematic File        ; C:/Users/zhans/Desktop/program/dc/dc.bdf                                ;
; bjcfp.vhd                        ; yes             ; User VHDL File                           ; C:/Users/zhans/Desktop/program/dc/bjcfp.vhd                             ;
; fp_js.vhd                        ; yes             ; Auto-Found VHDL File                     ; C:/Users/zhans/Desktop/program/dc/fp_js.vhd                             ;
; scan_led3.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/zhans/Desktop/program/dc/scan_led3.bdf                         ;
; 7449.bdf                         ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/others/maxplus2/7449.bdf              ;
; mux4_3_1.vhd                     ; yes             ; Auto-Found VHDL File                     ; C:/Users/zhans/Desktop/program/dc/mux4_3_1.vhd                          ;
; counter4.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/zhans/Desktop/program/dc/counter4.bdf                          ;
; 74161.tdf                        ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/others/maxplus2/74161.tdf             ;
; aglobal.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/aglobal.inc             ;
; f74161.bdf                       ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf            ;
; decoder2_3.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/zhans/Desktop/program/dc/decoder2_3.bdf                        ;
; 74139.bdf                        ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/others/maxplus2/74139.bdf             ;
; lpm_mult.tdf                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/lpm_mult.tdf            ;
; aglobal90.inc                    ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/aglobal90.inc           ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; multcore.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/multcore.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/altshift.inc            ;
; multcore.tdf                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/multcore.tdf            ;
; csa_add.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/csa_add.inc             ;
; mpar_add.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/mpar_add.inc            ;
; muleabz.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/muleabz.inc             ;
; mul_lfrg.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/mul_lfrg.inc            ;
; mul_boothc.inc                   ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/mul_boothc.inc          ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;
; dffpipe.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/dffpipe.inc             ;
; mpar_add.tdf                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/mpar_add.tdf            ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/look_add.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; db/add_sub_ugh.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/zhans/Desktop/program/dc/db/add_sub_ugh.tdf                    ;
; db/add_sub_46h.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/zhans/Desktop/program/dc/db/add_sub_46h.tdf                    ;
; db/add_sub_2hh.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/zhans/Desktop/program/dc/db/add_sub_2hh.tdf                    ;
; altshift.tdf                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/altshift.tdf            ;
; lpm_divide.tdf                   ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/lpm_divide.tdf          ;
; abs_divider.inc                  ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/abs_divider.inc         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;
; db/lpm_divide_muo.tdf            ; yes             ; Auto-Generated Megafunction              ; C:/Users/zhans/Desktop/program/dc/db/lpm_divide_muo.tdf                 ;
; db/abs_divider_1dg.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Users/zhans/Desktop/program/dc/db/abs_divider_1dg.tdf                ;
; db/alt_u_div_g6f.tdf             ; yes             ; Auto-Generated Megafunction              ; C:/Users/zhans/Desktop/program/dc/db/alt_u_div_g6f.tdf                  ;
; db/lpm_abs_vs9.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/zhans/Desktop/program/dc/db/lpm_abs_vs9.tdf                    ;
; db/lpm_abs_2t9.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/zhans/Desktop/program/dc/db/lpm_abs_2t9.tdf                    ;
+----------------------------------+-----------------+------------------------------------------+-------------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 1032  ;
; Dedicated logic registers                     ; 251   ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 14    ;
;                                               ;       ;
; Total combinational functions                 ; 1032  ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 0     ;
;     -- 6 input functions                      ; 13    ;
;     -- 5 input functions                      ; 135   ;
;     -- 4 input functions                      ; 171   ;
;     -- <=3 input functions                    ; 713   ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 404   ;
;     -- extended LUT mode                      ; 0     ;
;     -- arithmetic mode                        ; 617   ;
;     -- shared arithmetic mode                 ; 11    ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 1050  ;
;                                               ;       ;
; Total registers                               ; 251   ;
;     -- Dedicated logic registers              ; 251   ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 525   ;
;                                               ;       ;
; I/O pins                                      ; 15    ;
; Maximum fan-out node                          ; clk   ;
; Maximum fan-out                               ; 117   ;
; Total fan-out                                 ; 3969  ;
; Average fan-out                               ; 3.06  ;
+-----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |dc                                               ; 1032 (0)          ; 251 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 15   ; 0            ; |dc                                                                                                                                  ; work         ;
;    |bjcfp:inst13|                                 ; 41 (41)           ; 33 (33)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|bjcfp:inst13                                                                                                                     ; work         ;
;    |bjpl:inst1|                                   ; 145 (145)         ; 99 (99)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|bjpl:inst1                                                                                                                       ; work         ;
;    |cal:inst2|                                    ; 700 (0)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|cal:inst2                                                                                                                        ; work         ;
;       |lpm_divide:Div0|                           ; 615 (0)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|cal:inst2|lpm_divide:Div0                                                                                                        ; work         ;
;          |lpm_divide_muo:auto_generated|          ; 615 (0)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|cal:inst2|lpm_divide:Div0|lpm_divide_muo:auto_generated                                                                          ; work         ;
;             |abs_divider_1dg:divider|             ; 615 (20)          ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|cal:inst2|lpm_divide:Div0|lpm_divide_muo:auto_generated|abs_divider_1dg:divider                                                  ; work         ;
;                |alt_u_div_g6f:divider|            ; 569 (569)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|cal:inst2|lpm_divide:Div0|lpm_divide_muo:auto_generated|abs_divider_1dg:divider|alt_u_div_g6f:divider                            ; work         ;
;                |lpm_abs_2t9:my_abs_num|           ; 26 (26)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|cal:inst2|lpm_divide:Div0|lpm_divide_muo:auto_generated|abs_divider_1dg:divider|lpm_abs_2t9:my_abs_num                           ; work         ;
;       |lpm_mult:Mult0|                            ; 85 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|cal:inst2|lpm_mult:Mult0                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 85 (39)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|cal:inst2|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 46 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|cal:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 14 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|cal:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_46h:auto_generated|    ; 14 (14)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|cal:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_46h:auto_generated                      ; work         ;
;                |lpm_add_sub:adder[1]|             ; 14 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|cal:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; work         ;
;                   |add_sub_ugh:auto_generated|    ; 14 (14)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|cal:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ugh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 18 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|cal:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 18 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|cal:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_2hh:auto_generated| ; 18 (18)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|cal:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_2hh:auto_generated ; work         ;
;    |fp_js:inst3|                                  ; 41 (41)           ; 33 (33)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|fp_js:inst3                                                                                                                      ; work         ;
;    |fp_xs:inst9|                                  ; 41 (41)           ; 33 (33)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|fp_xs:inst9                                                                                                                      ; work         ;
;    |hxjsq:inst4|                                  ; 21 (21)           ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|hxjsq:inst4                                                                                                                      ; work         ;
;    |jsq:inst|                                     ; 38 (38)           ; 18 (18)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|jsq:inst                                                                                                                         ; work         ;
;    |scan_led3:inst8|                              ; 5 (0)             ; 3 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|scan_led3:inst8                                                                                                                  ; work         ;
;       |counter4:inst|                             ; 3 (1)             ; 3 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|scan_led3:inst8|counter4:inst                                                                                                    ; work         ;
;          |74161:inst|                             ; 2 (0)             ; 2 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|scan_led3:inst8|counter4:inst|74161:inst                                                                                         ; work         ;
;             |f74161:sub|                          ; 2 (2)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|scan_led3:inst8|counter4:inst|74161:inst|f74161:sub                                                                              ; work         ;
;       |decoder2_3:inst4|                          ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|scan_led3:inst8|decoder2_3:inst4                                                                                                 ; work         ;
;          |74139:inst|                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |dc|scan_led3:inst8|decoder2_3:inst4|74139:inst                                                                                      ; work         ;
+---------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 251   ;
; Number of registers using Synchronous Clear  ; 192   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 16    ;
; Number of registers using Clock Enable       ; 34    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; jsq:inst|trig                           ; 1       ;
; jsq:inst|clr                            ; 1       ;
; jsq:inst|x[7]                           ; 3       ;
; jsq:inst|x[5]                           ; 3       ;
; jsq:inst|x[11]                          ; 3       ;
; jsq:inst|x[13]                          ; 3       ;
; jsq:inst|x[9]                           ; 3       ;
; jsq:inst|x[4]                           ; 2       ;
; jsq:inst|x[2]                           ; 2       ;
; jsq:inst|x[1]                           ; 2       ;
; jsq:inst|x[0]                           ; 3       ;
; jsq:inst|x[3]                           ; 2       ;
; jsq:inst|x[12]                          ; 3       ;
; jsq:inst|x[6]                           ; 3       ;
; jsq:inst|x[15]                          ; 3       ;
; jsq:inst|x[10]                          ; 3       ;
; jsq:inst|x[14]                          ; 3       ;
; jsq:inst|x[8]                           ; 3       ;
; Total number of inverted registers = 18 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scan_led3:inst8|counter4:inst|74161:inst ;
+------------------------+------------+-------------------------------------------------+
; Parameter Name         ; Value      ; Type                                            ;
+------------------------+------------+-------------------------------------------------+
; DEVICE_FAMILY          ; Stratix II ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                  ;
+------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cal:inst2|lpm_mult:Mult0         ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16         ; Untyped             ;
; LPM_WIDTHB                                     ; 10         ; Untyped             ;
; LPM_WIDTHP                                     ; 26         ; Untyped             ;
; LPM_WIDTHR                                     ; 26         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Stratix II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cal:inst2|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 11             ; Untyped                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                          ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_muo ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 1                        ;
; Entity Instance                       ; cal:inst2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                       ;
;     -- LPM_WIDTHB                     ; 10                       ;
;     -- LPM_WIDTHP                     ; 26                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                      ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jun 08 13:14:51 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dc -c dc
Info: Found 2 design units, including 1 entities, in source file jsq.vhd
    Info: Found design unit 1: jsq-exa
    Info: Found entity 1: jsq
Info: Found 2 design units, including 1 entities, in source file hxjsq.vhd
    Info: Found design unit 1: hxjsq-exa
    Info: Found entity 1: hxjsq
Info: Found 2 design units, including 1 entities, in source file cal.vhd
    Info: Found design unit 1: cal-exa
    Info: Found entity 1: cal
Info: Found 2 design units, including 1 entities, in source file fw.vhd
    Info: Found design unit 1: fw-exa
    Info: Found entity 1: fw
Warning: Can't analyze file -- file C:/Users/zhans/Desktop/program/dc/fp.vhd is missing
Warning: Can't analyze file -- file C:/Users/zhans/Desktop/program/dc/ztj.vhd is missing
Info: Found 2 design units, including 1 entities, in source file fp_xs.vhd
    Info: Found design unit 1: fp_xs-exa
    Info: Found entity 1: fp_xs
Info: Found 2 design units, including 1 entities, in source file bjpl.vhd
    Info: Found design unit 1: bjpl-exa
    Info: Found entity 1: bjpl
Info: Found 1 design units, including 1 entities, in source file dc.bdf
    Info: Found entity 1: dc
Info: Found 2 design units, including 1 entities, in source file bjcfp.vhd
    Info: Found design unit 1: bjcfp-exa
    Info: Found entity 1: bjcfp
Info: Elaborating entity "dc" for the top level hierarchy
Warning: Pin "qout[6..0]" is missing source
Info: Elaborating entity "fp_xs" for hierarchy "fp_xs:inst9"
Info: Elaborating entity "bjpl" for hierarchy "bjpl:inst1"
Warning (10540): VHDL Signal Declaration warning at bjpl.vhd(14): used explicit default value for signal "j1" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at bjpl.vhd(15): used explicit default value for signal "j2" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at bjpl.vhd(16): used explicit default value for signal "j3" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at bjpl.vhd(85): signal "j1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bjpl.vhd(86): signal "out0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bjpl.vhd(87): signal "j1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bjpl.vhd(87): signal "j2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bjpl.vhd(88): signal "out1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bjpl.vhd(89): signal "j2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bjpl.vhd(89): signal "j3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bjpl.vhd(90): signal "out2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bjpl.vhd(92): signal "out3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "bjcfp" for hierarchy "bjcfp:inst13"
Info: Elaborating entity "cal" for hierarchy "cal:inst2"
Warning (10492): VHDL Process Statement warning at cal.vhd(15): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "hxjsq" for hierarchy "hxjsq:inst4"
Warning (10492): VHDL Process Statement warning at hxjsq.vhd(16): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file fp_js.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: fp_js-exa
    Info: Found entity 1: fp_js
Info: Elaborating entity "fp_js" for hierarchy "fp_js:inst3"
Info: Elaborating entity "jsq" for hierarchy "jsq:inst"
Warning (10492): VHDL Process Statement warning at jsq.vhd(13): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file scan_led3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: scan_led3
Info: Elaborating entity "scan_led3" for hierarchy "scan_led3:inst8"
Info: Elaborating entity "7449" for hierarchy "scan_led3:inst8|7449:inst1"
Info: Elaborated megafunction instantiation "scan_led3:inst8|7449:inst1"
Warning: Using design file mux4_3_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: mux4_3_1-rtl
    Info: Found entity 1: mux4_3_1
Info: Elaborating entity "mux4_3_1" for hierarchy "scan_led3:inst8|mux4_3_1:inst2"
Warning: Using design file counter4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: counter4
Info: Elaborating entity "counter4" for hierarchy "scan_led3:inst8|counter4:inst"
Info: Elaborating entity "74161" for hierarchy "scan_led3:inst8|counter4:inst|74161:inst"
Info: Elaborated megafunction instantiation "scan_led3:inst8|counter4:inst|74161:inst"
Info: Elaborating entity "f74161" for hierarchy "scan_led3:inst8|counter4:inst|74161:inst|f74161:sub"
Info: Elaborated megafunction instantiation "scan_led3:inst8|counter4:inst|74161:inst|f74161:sub", which is child of megafunction instantiation "scan_led3:inst8|counter4:inst|74161:inst"
Warning: Using design file decoder2_3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: decoder2_3
Info: Elaborating entity "decoder2_3" for hierarchy "scan_led3:inst8|decoder2_3:inst4"
Info: Elaborating entity "74139" for hierarchy "scan_led3:inst8|decoder2_3:inst4|74139:inst"
Info: Elaborated megafunction instantiation "scan_led3:inst8|decoder2_3:inst4|74139:inst"
Info: Elaborating entity "fw" for hierarchy "fw:inst5"
Warning (10036): Verilog HDL or VHDL warning at fw.vhd(10): object "cin_reg" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at fw.vhd(11): used implicit default value for signal "dout_reg" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at fw.vhd(17): signal "cin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at fw.vhd(20): signal "cin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Ignored 1 buffer(s)
    Info: Ignored 1 CARRY buffer(s)
Info: Inferred 2 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "cal:inst2|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cal:inst2|Div0"
Info: Elaborated megafunction instantiation "cal:inst2|lpm_mult:Mult0"
Info: Instantiated megafunction "cal:inst2|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "16"
    Info: Parameter "LPM_WIDTHB" = "10"
    Info: Parameter "LPM_WIDTHP" = "26"
    Info: Parameter "LPM_WIDTHR" = "26"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Elaborated megafunction instantiation "cal:inst2|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "cal:inst2|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "cal:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "cal:inst2|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "cal:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "cal:inst2|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_ugh.tdf
    Info: Found entity 1: add_sub_ugh
Info: Elaborated megafunction instantiation "cal:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "cal:inst2|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_46h.tdf
    Info: Found entity 1: add_sub_46h
Info: Elaborated megafunction instantiation "cal:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "cal:inst2|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "cal:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "cal:inst2|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_2hh.tdf
    Info: Found entity 1: add_sub_2hh
Info: Elaborated megafunction instantiation "cal:inst2|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "cal:inst2|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "cal:inst2|lpm_divide:Div0"
Info: Instantiated megafunction "cal:inst2|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "11"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_muo.tdf
    Info: Found entity 1: lpm_divide_muo
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf
    Info: Found entity 1: abs_divider_1dg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g6f.tdf
    Info: Found entity 1: alt_u_div_g6f
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_vs9.tdf
    Info: Found entity 1: lpm_abs_vs9
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_2t9.tdf
    Info: Found entity 1: lpm_abs_2t9
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "qout[6]" is stuck at GND
    Warning (13410): Pin "qout[5]" is stuck at GND
    Warning (13410): Pin "qout[4]" is stuck at GND
    Warning (13410): Pin "qout[3]" is stuck at GND
    Warning (13410): Pin "qout[2]" is stuck at GND
    Warning (13410): Pin "qout[1]" is stuck at GND
    Warning (13410): Pin "qout[0]" is stuck at GND
Info: Registers with preset signals will power-up high
Info: Implemented 1065 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 13 output pins
    Info: Implemented 1050 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 281 megabytes
    Info: Processing ended: Mon Jun 08 13:15:44 2020
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:00:53


