<HTML>
<HEAD>
<TITLE>Lattice TCL Log</TITLE>
<link href="file:///C:/lscc/radiant/3.2/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/3.2/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="pn220902180926"></A><B><U><big>pn220902180926</big></U></B>
#Start recording tcl command: 9/2/2022 14:10:06
#Project Location: C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd; Project name: gonogo_upduino_vhd
prj_create -name "gonogo_upduino_vhd" -impl "impl_1" -dev iCE40UP5K-SG48I -performance "High-Performance_1.2V" -synthesis "lse"
prj_add_source "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/altera/projets/gonogo-vhdl/gonogovhdl.vhd"
prj_save 
prj_run Synthesis -impl impl_1
prj_add_source "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/gonogo_upduino_vhd.pdc"
prj_enable_source "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/gonogo_upduino_vhd.pdc"
prj_run Synthesis -impl impl_1
prj_run Map -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1 -forceAll
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1 -forceAll
prj_run Synthesis -impl impl_1
prj_create_impl "impl_2" -dir "impl_2" -strategy "Area" -synthesis "lse"
file copy -force -- "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/altera/projets/gonogo-vhdl/gonogovhdl.vhd" "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/gonogo_upduino_vhd.pdc" "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/impl_2/source"
prj_add_source  -impl "impl_2" -work "work" "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/impl_2/source/gonogovhdl.vhd"
prj_add_source  -impl "impl_2" "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/impl_2/source/gonogo_upduino_vhd.pdc"
prj_activate_impl "impl_2"
prj_run Synthesis -impl impl_2
prj_run Synthesis -impl impl_2
prj_run Map -impl impl_2
prj_run Map -impl impl_2 -forceAll
prj_run Map -impl impl_2
prj_run PAR -impl impl_2
prj_run Export -impl impl_2
launch_programmer_prj "C:/lscc/radiant/3.2"
launch_programmer_prj "C:/lscc/radiant/3.2"
launch_programmer_prj "C:/lscc/radiant/3.2"
#Stop recording: 9/2/2022 18:09:26



<A name="pn220902221022"></A><B><U><big>pn220902221022</big></U></B>
#Start recording tcl command: 9/2/2022 21:50:12
#Project Location: C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd; Project name: gonogo_upduino_vhd
prj_open "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/gonogo_upduino_vhd.rdf"
launch_programmer_prj "C:/lscc/radiant/3.2"
prj_save 
prj_close
#Stop recording: 9/2/2022 22:10:22



<A name="pn220906021206"></A><B><U><big>pn220906021206</big></U></B>
#Start recording tcl command: 9/6/2022 02:01:31
#Project Location: C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd; Project name: gonogo_upduino_vhd
prj_open "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/gonogo_upduino_vhd.rdf"
prj_create_impl "impl_3_4bits" -dir "impl_3_4bits" -strategy "Area" -synthesis "lse"
prj_remove_impl "impl_3_4bits"
prj_clone_impl  "impl_3_4bits" -dir "impl_3_4bits" -impl "impl_2"
prj_remove_impl "impl_3_4bits"
#Stop recording: 9/6/2022 02:12:06



<A name="pn220906063459"></A><B><U><big>pn220906063459</big></U></B>
#Start recording tcl command: 9/6/2022 06:26:58
#Project Location: C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd; Project name: gonogo_upduino_vhd
prj_open "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/gonogo_upduino_vhd.rdf"
prj_close
#Stop recording: 9/6/2022 06:34:59



<A name="pn220906064447"></A><B><U><big>pn220906064447</big></U></B>
#Start recording tcl command: 9/6/2022 06:35:11
#Project Location: C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd; Project name: gonogo_upduino_vhd
prj_open "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/gonogo_upduino_vhd.rdf"
prj_clone_impl  "impl_3" -dir "impl_3" -impl "impl_2"
prj_remove_impl "impl_3"
prj_create_impl "impl_3" -dir "impl_3" -strategy "Area" -synthesis "lse"
file copy -force -- "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/impl_2/source/gonogovhdl.vhd" "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/source/impl_2.xcf" "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/impl_3/source"
prj_add_source  -impl "impl_3" -work "work" "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/impl_3/source/gonogovhdl.vhd"
prj_add_source  -impl "impl_3" "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/impl_3/source/gonogo_upduino_vhd.pdc" "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/impl_3/source/impl_2.xcf"
prj_run Synthesis -impl impl_2
prj_run Map -impl impl_2
prj_run PAR -impl impl_2
#Stop recording: 9/6/2022 06:44:47



<A name="pn220906064711"></A><B><U><big>pn220906064711</big></U></B>
#Start recording tcl command: 9/6/2022 06:45:24
#Project Location: C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd; Project name: gonogo_upduino_vhd
prj_open "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/gonogo_upduino_vhd.rdf"
#Stop recording: 9/6/2022 06:47:11



<A name="pn220906110725"></A><B><U><big>pn220906110725</big></U></B>
#Start recording tcl command: 9/6/2022 06:47:35
#Project Location: C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd; Project name: gonogo_upduino_vhd
prj_open "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/gonogo_upduino_vhd.rdf"
prj_run PAR -impl impl_2
prj_run Export -impl impl_2
prj_run PAR -impl impl_2
prj_run Export -impl impl_2
launch_programmer_prj "C:/lscc/radiant/3.2"
launch_programmer_prj "C:/lscc/radiant/3.2"
prj_run PAR -impl impl_2
prj_run Export -impl impl_2
prj_run PAR -impl impl_2
prj_run Export -impl impl_2
prj_run PAR -impl impl_2
prj_run Export -impl impl_2
prj_run PAR -impl impl_2
prj_run Export -impl impl_2
prj_run PAR -impl impl_2
prj_run Export -impl impl_2
prj_run PAR -impl impl_2
prj_run Export -impl impl_2
#Stop recording: 9/6/2022 11:07:25



<A name="pn220907140250"></A><B><U><big>pn220907140250</big></U></B>
#Start recording tcl command: 9/7/2022 14:01:50
#Project Location: C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd; Project name: gonogo_upduino_vhd
prj_open "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/gonogo_upduino_vhd.rdf"
#Stop recording: 9/7/2022 14:02:50



<A name="pn220912232523"></A><B><U><big>pn220912232523</big></U></B>
#Start recording tcl command: 9/12/2022 22:06:25
#Project Location: C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd; Project name: gonogo_upduino_vhd
prj_open "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/gonogo_upduino_vhd.rdf"
prj_run PAR -impl impl_2
prj_run Export -impl impl_2
prj_run PAR -impl impl_2
prj_run Export -impl impl_2
prj_run PAR -impl impl_2
prj_run Export -impl impl_2
prj_run PAR -impl impl_2
prj_run Export -impl impl_2
launch_programmer_prj "C:/lscc/radiant/3.2"
#Stop recording: 9/12/2022 23:25:23



</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#pn220902180926>pn220902180926</A></LI>
<LI><A href=#pn220902221022>pn220902221022</A></LI>
<LI><A href=#pn220906021206>pn220906021206</A></LI>
<LI><A href=#pn220906063459>pn220906063459</A></LI>
<LI><A href=#pn220906064447>pn220906064447</A></LI>
<LI><A href=#pn220906064711>pn220906064711</A></LI>
<LI><A href=#pn220906110725>pn220906110725</A></LI>
<LI><A href=#pn220907140250>pn220907140250</A></LI>
<LI><A href=#pn220912232523>pn220912232523</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

