git clone --depth 1 --no-tags https://github.com/conner1231230/LOGIC-DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/725968896
git clone --depth 1 --no-tags https://github.com/hemanth-VP/BCD_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/726320233
git clone --depth 1 --no-tags https://github.com/nguyen0304/Altera.git f:/verilog_sva_gh_scraper/data/full_repos/726671753
git clone --depth 1 --no-tags https://github.com/fangfang0930/GR20230909_CODE.git f:/verilog_sva_gh_scraper/data/full_repos/728027174
git clone --depth 1 --no-tags https://github.com/ecanguyen/project-4.git f:/verilog_sva_gh_scraper/data/full_repos/725353487
git clone --depth 1 --no-tags https://github.com/ColdWallet-DescDeHardware/Debounce.git f:/verilog_sva_gh_scraper/data/full_repos/728501432
git clone --depth 1 --no-tags https://github.com/UltiLuis/Deadline_game_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/728170018
git clone --depth 1 --no-tags https://github.com/AbdulMoizSheikh1/Conv_Accel_4.git f:/verilog_sva_gh_scraper/data/full_repos/728989200
git clone --depth 1 --no-tags https://github.com/computing-lex/flappyFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/729276457
git clone --depth 1 --no-tags https://github.com/zzx00/Verilog_Code.git f:/verilog_sva_gh_scraper/data/full_repos/729400597
git clone --depth 1 --no-tags https://github.com/veri9ood100/Ring_Buffer.git f:/verilog_sva_gh_scraper/data/full_repos/729984726
git clone --depth 1 --no-tags https://github.com/RAFNEE/DLC-Project.git f:/verilog_sva_gh_scraper/data/full_repos/729852097
git clone --depth 1 --no-tags https://github.com/LeoLiangjianbin/efabless_shuttle-An_analogy_of_SZMC_line1_light_map.git f:/verilog_sva_gh_scraper/data/full_repos/730441673
git clone --depth 1 --no-tags https://github.com/CADprojectMultiplier/Dual-Precision-Floating-Point-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/729700297
git clone --depth 1 --no-tags https://github.com/amendoz1/junk.git f:/verilog_sva_gh_scraper/data/full_repos/730978451
git clone --depth 1 --no-tags https://github.com/Lepuru-Jatin/Vedic-Multiplier-16-bit.git f:/verilog_sva_gh_scraper/data/full_repos/731023567
git clone --depth 1 --no-tags https://github.com/DemetrioGurgel/SPI_project.git f:/verilog_sva_gh_scraper/data/full_repos/731323764
git clone --depth 1 --no-tags https://github.com/Sidhant-12/16-bit-Microprocessor-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/728264755
git clone --depth 1 --no-tags https://github.com/CHaron1244/SCUT_TEXTBOOKS.git f:/verilog_sva_gh_scraper/data/full_repos/731881204
git clone --depth 1 --no-tags https://github.com/PothulaSuma/Logic-gates.git f:/verilog_sva_gh_scraper/data/full_repos/732028049
git clone --depth 1 --no-tags https://github.com/huangr18/ECE287-Project.git f:/verilog_sva_gh_scraper/data/full_repos/732218953
git clone --depth 1 --no-tags https://github.com/yipin3/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/732232880
git clone --depth 1 --no-tags https://github.com/Buzz2Z/FPGA_magicbox_undone.git f:/verilog_sva_gh_scraper/data/full_repos/725515142
git clone --depth 1 --no-tags https://github.com/vitorfernandes-silva/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/728466221
git clone --depth 1 --no-tags https://github.com/Sumit0976/Schoolbook-Multiplications.git f:/verilog_sva_gh_scraper/data/full_repos/732367296
git clone --depth 1 --no-tags https://github.com/algofoogle/algofoogle-multi-caravel.git f:/verilog_sva_gh_scraper/data/full_repos/724567426
git clone --depth 1 --no-tags https://github.com/HuanProjects/ECE287_checker.git f:/verilog_sva_gh_scraper/data/full_repos/729941233
git clone --depth 1 --no-tags https://github.com/minh-ctran/Brick-Breaker.git f:/verilog_sva_gh_scraper/data/full_repos/731789471
git clone --depth 1 --no-tags https://github.com/TeHsunWang/Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/732304619
git clone --depth 1 --no-tags https://github.com/Kriston-12/Piano-and-Recording.git f:/verilog_sva_gh_scraper/data/full_repos/726307334
git clone --depth 1 --no-tags https://github.com/harini9752/Day-05-03-bit-Asynchronous-up-counter.git f:/verilog_sva_gh_scraper/data/full_repos/730511578
git clone --depth 1 --no-tags https://github.com/jimmyb08901017/LSV_Final.git f:/verilog_sva_gh_scraper/data/full_repos/730532838
git clone --depth 1 --no-tags https://github.com/Honestabe9/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/730590959
git clone --depth 1 --no-tags https://github.com/z-huu/ece241-public.git f:/verilog_sva_gh_scraper/data/full_repos/727901288
git clone --depth 1 --no-tags https://github.com/2lambda123/sholva.git f:/verilog_sva_gh_scraper/data/full_repos/726207683
git clone --depth 1 --no-tags https://github.com/ahsanali1223/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/730203034
git clone --depth 1 --no-tags https://github.com/namnguyen269/edabk_SoC_SNN.git f:/verilog_sva_gh_scraper/data/full_repos/724084886
git clone --depth 1 --no-tags https://github.com/adtrujillo/Liquid-Crystal-Display.git f:/verilog_sva_gh_scraper/data/full_repos/724272685
git clone --depth 1 --no-tags https://github.com/klin02/UCAS-CA-Lab-2022.git f:/verilog_sva_gh_scraper/data/full_repos/724944751
git clone --depth 1 --no-tags https://github.com/Mrunalini-iitbbs/Fused-Multiplier-Adder_BFLOAT16.git f:/verilog_sva_gh_scraper/data/full_repos/724972505
git clone --depth 1 --no-tags https://github.com/Dhruvit-mre/Elevator.git f:/verilog_sva_gh_scraper/data/full_repos/724699324
git clone --depth 1 --no-tags https://github.com/dillibabuporlapothula/VL505_FPGA_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/725535004
git clone --depth 1 --no-tags https://github.com/mahmud624683/Filter_Design.git f:/verilog_sva_gh_scraper/data/full_repos/725884584
git clone --depth 1 --no-tags https://github.com/ktrom01/Verilog-Pong.git f:/verilog_sva_gh_scraper/data/full_repos/725717806
git clone --depth 1 --no-tags https://github.com/SamikshaAtiwadkar/RAM.git f:/verilog_sva_gh_scraper/data/full_repos/725906458
git clone --depth 1 --no-tags https://github.com/juarojasco/BebederoAutomatizado.git f:/verilog_sva_gh_scraper/data/full_repos/725114154
git clone --depth 1 --no-tags https://github.com/franknguen/frk_test.git f:/verilog_sva_gh_scraper/data/full_repos/725502270
git clone --depth 1 --no-tags https://github.com/TharunSaiBesthaGaddam/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/726087540
git clone --depth 1 --no-tags https://github.com/ObitoUchiha-K/RISCV_single_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/727129164
git clone --depth 1 --no-tags https://github.com/Liakyyypuppy/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/726332679
git clone --depth 1 --no-tags https://github.com/KaihaoYuHW/Verilog-RS232.git f:/verilog_sva_gh_scraper/data/full_repos/726538101
git clone --depth 1 --no-tags https://github.com/kbashus/Bashus_ECE128_Lab11.git f:/verilog_sva_gh_scraper/data/full_repos/725261237
git clone --depth 1 --no-tags https://github.com/abeckes/3300L-GroupD.git f:/verilog_sva_gh_scraper/data/full_repos/726353137
git clone --depth 1 --no-tags https://github.com/engrakmal/Digital-Clock-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/727683938
git clone --depth 1 --no-tags https://github.com/fff1214/SOC-lab5.git f:/verilog_sva_gh_scraper/data/full_repos/728558762
git clone --depth 1 --no-tags https://github.com/kisek/rvcore_chip2.git f:/verilog_sva_gh_scraper/data/full_repos/728582822
git clone --depth 1 --no-tags https://github.com/M-Taqizadeh/ARM.git f:/verilog_sva_gh_scraper/data/full_repos/729860350
git clone --depth 1 --no-tags https://github.com/mayy826/Verilog-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/728959083
git clone --depth 1 --no-tags https://github.com/damian-pacynko/harmony.git f:/verilog_sva_gh_scraper/data/full_repos/728886693
git clone --depth 1 --no-tags https://github.com/AZ0228/Comp-Org-Project.git f:/verilog_sva_gh_scraper/data/full_repos/724363847
git clone --depth 1 --no-tags https://github.com/Jason910803/test01.git f:/verilog_sva_gh_scraper/data/full_repos/729432624
git clone --depth 1 --no-tags https://github.com/edwardchang9/2023-FALL-NYCU-SOC-LAB4-2.git f:/verilog_sva_gh_scraper/data/full_repos/728262002
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/tb_cabletest.git f:/verilog_sva_gh_scraper/data/full_repos/729376774
git clone --depth 1 --no-tags https://github.com/ShubhamRaut9922/Asynchronous_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/731249208
git clone --depth 1 --no-tags https://github.com/CLong05/Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/731187237
git clone --depth 1 --no-tags https://github.com/creampiney/pong-game-basys3.git f:/verilog_sva_gh_scraper/data/full_repos/730046316
git clone --depth 1 --no-tags https://github.com/egorxe/ophelia_fpga_openmpwgf1.git f:/verilog_sva_gh_scraper/data/full_repos/731316113
git clone --depth 1 --no-tags https://github.com/AmaanRehman77/Cobra_Combat---FPGA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/729411568
git clone --depth 1 --no-tags https://github.com/OmarAlsherbini/3-stage-pipelined-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/729988098
git clone --depth 1 --no-tags https://github.com/brytay04/Vending-Machine-Basys-3.git f:/verilog_sva_gh_scraper/data/full_repos/731951716
git clone --depth 1 --no-tags https://github.com/mayy826/Verilog_myNotes.git f:/verilog_sva_gh_scraper/data/full_repos/731007355
git clone --depth 1 --no-tags https://github.com/yis722lehigh/ECE401.git f:/verilog_sva_gh_scraper/data/full_repos/731860234
git clone --depth 1 --no-tags https://github.com/hadixcr/Final_Project_Clapper.git f:/verilog_sva_gh_scraper/data/full_repos/731839291
git clone --depth 1 --no-tags https://github.com/maryyufei21/5-stage-pipeline-processor-based-on-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/732282823
git clone --depth 1 --no-tags https://github.com/Hhuaaa/HanoiTower.git f:/verilog_sva_gh_scraper/data/full_repos/732088192
git clone --depth 1 --no-tags https://github.com/Kleistbm/BrickBreaker.git f:/verilog_sva_gh_scraper/data/full_repos/731792300
git clone --depth 1 --no-tags https://github.com/sustcsugar/basic_verilog_modules.git f:/verilog_sva_gh_scraper/data/full_repos/730804278
git clone --depth 1 --no-tags https://github.com/rtalwart/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/732467438
git clone --depth 1 --no-tags https://github.com/daxzio/edatrials.git f:/verilog_sva_gh_scraper/data/full_repos/732200808
git clone --depth 1 --no-tags https://github.com/del10208102/del1020.git f:/verilog_sva_gh_scraper/data/full_repos/730696074
git clone --depth 1 --no-tags https://github.com/Rochan06/FIFO-Buffer.git f:/verilog_sva_gh_scraper/data/full_repos/728370036
git clone --depth 1 --no-tags https://github.com/HowardHuang1225/HD_final_project_tetris.git f:/verilog_sva_gh_scraper/data/full_repos/731897261
git clone --depth 1 --no-tags https://github.com/patel-vikaswdn/100_days_of_rtl.git f:/verilog_sva_gh_scraper/data/full_repos/725005451
git clone --depth 1 --no-tags https://github.com/Surajmodi1007/Design-and-Implementation-of-Digital-Timer-on-Altera-DE2-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/732346268
git clone --depth 1 --no-tags https://github.com/jakos260/Projekt_uP_PLC.git f:/verilog_sva_gh_scraper/data/full_repos/727375452
git clone --depth 1 --no-tags https://github.com/Jedsam/CSE3215LogicProject.git f:/verilog_sva_gh_scraper/data/full_repos/725062029
git clone --depth 1 --no-tags https://github.com/PSGLGDFaithbian7/Li-Hongji.git f:/verilog_sva_gh_scraper/data/full_repos/724158663
git clone --depth 1 --no-tags https://github.com/emircand/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/728111334
git clone --depth 1 --no-tags https://github.com/balbal1/Programmable-Interrupt-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/724771156
git clone --depth 1 --no-tags https://github.com/onionc/fpga-notes.git f:/verilog_sva_gh_scraper/data/full_repos/727010185
git clone --depth 1 --no-tags https://github.com/Satan-23333/Verilog-Auto-Debug.git f:/verilog_sva_gh_scraper/data/full_repos/726064285
git clone --depth 1 --no-tags https://github.com/AbdallaDalleh/ps-trigger.git f:/verilog_sva_gh_scraper/data/full_repos/731483975
git clone --depth 1 --no-tags https://github.com/yuyu0830/FPGA_Maze.git f:/verilog_sva_gh_scraper/data/full_repos/731429111
git clone --depth 1 --no-tags https://github.com/minahany14/8259-PIC-Project.git f:/verilog_sva_gh_scraper/data/full_repos/726548512
git clone --depth 1 --no-tags https://github.com/HighASG936/cursos-youtube.git f:/verilog_sva_gh_scraper/data/full_repos/723963685
git clone --depth 1 --no-tags https://github.com/Kai-0530/DLAB_Project.git f:/verilog_sva_gh_scraper/data/full_repos/731716066
git clone --depth 1 --no-tags https://github.com/Lefteris-B/Neural-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/724076261
git clone --depth 1 --no-tags https://github.com/its224/ece128-lab11.git f:/verilog_sva_gh_scraper/data/full_repos/724804279
git clone --depth 1 --no-tags https://github.com/SamikshaAtiwadkar/FSM.git f:/verilog_sva_gh_scraper/data/full_repos/725463541
git clone --depth 1 --no-tags https://github.com/tvd040562/apb_interface.git f:/verilog_sva_gh_scraper/data/full_repos/725837467
