#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d9f870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d9fa00 .scope module, "tb" "tb" 3 43;
 .timescale -12 -12;
L_0x1d8eec0 .functor NOT 1, L_0x1ddc4c0, C4<0>, C4<0>, C4<0>;
L_0x1da0570 .functor XOR 3, L_0x1ddc030, L_0x1ddc180, C4<000>, C4<000>;
L_0x1d94490 .functor XOR 3, L_0x1da0570, L_0x1ddc310, C4<000>, C4<000>;
v0x1dcad10_0 .net *"_ivl_10", 2 0, L_0x1ddc310;  1 drivers
v0x1dcae10_0 .net *"_ivl_12", 2 0, L_0x1d94490;  1 drivers
v0x1dcaef0_0 .net *"_ivl_2", 2 0, L_0x1ddbf40;  1 drivers
v0x1dcafb0_0 .net *"_ivl_4", 2 0, L_0x1ddc030;  1 drivers
v0x1dcb090_0 .net *"_ivl_6", 2 0, L_0x1ddc180;  1 drivers
v0x1dcb1c0_0 .net *"_ivl_8", 2 0, L_0x1da0570;  1 drivers
v0x1dcb2a0_0 .var "clk", 0 0;
v0x1dcb340_0 .net "in", 0 0, v0x1dc9f50_0;  1 drivers
v0x1dcb3e0_0 .net "next_state_dut", 1 0, v0x1dca7e0_0;  1 drivers
v0x1dcb540_0 .net "next_state_ref", 1 0, v0x1dc9930_0;  1 drivers
v0x1dcb610_0 .net "out_dut", 0 0, v0x1dca8c0_0;  1 drivers
v0x1dcb6e0_0 .net "out_ref", 0 0, L_0x1ddbe00;  1 drivers
v0x1dcb7b0_0 .net "state", 1 0, v0x1dca010_0;  1 drivers
v0x1dcb850_0 .var/2u "stats1", 223 0;
v0x1dcb8f0_0 .var/2u "strobe", 0 0;
v0x1dcb9b0_0 .net "tb_match", 0 0, L_0x1ddc4c0;  1 drivers
v0x1dcba70_0 .net "tb_mismatch", 0 0, L_0x1d8eec0;  1 drivers
L_0x1ddbf40 .concat [ 1 2 0 0], L_0x1ddbe00, v0x1dc9930_0;
L_0x1ddc030 .concat [ 1 2 0 0], L_0x1ddbe00, v0x1dc9930_0;
L_0x1ddc180 .concat [ 1 2 0 0], v0x1dca8c0_0, v0x1dca7e0_0;
L_0x1ddc310 .concat [ 1 2 0 0], L_0x1ddbe00, v0x1dc9930_0;
L_0x1ddc4c0 .cmp/eeq 3, L_0x1ddbf40, L_0x1d94490;
S_0x1d9fb90 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x1d9fa00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 2 "state";
    .port_info 2 /OUTPUT 2 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0x1d91610 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1d91650 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1d91690 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1d916d0 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0x1d924d0_0 .net *"_ivl_0", 31 0, L_0x1dcbcc0;  1 drivers
L_0x7f2c70a99018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d92570_0 .net *"_ivl_3", 29 0, L_0x7f2c70a99018;  1 drivers
L_0x7f2c70a99060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1d8f150_0 .net/2u *"_ivl_4", 31 0, L_0x7f2c70a99060;  1 drivers
v0x1dc9870_0 .net "in", 0 0, v0x1dc9f50_0;  alias, 1 drivers
v0x1dc9930_0 .var "next_state", 1 0;
v0x1dc9a10_0 .net "out", 0 0, L_0x1ddbe00;  alias, 1 drivers
v0x1dc9ad0_0 .net "state", 1 0, v0x1dca010_0;  alias, 1 drivers
E_0x1d9b7c0 .event anyedge, v0x1dc9ad0_0, v0x1dc9870_0;
L_0x1dcbcc0 .concat [ 2 30 0 0], v0x1dca010_0, L_0x7f2c70a99018;
L_0x1ddbe00 .cmp/eq 32, L_0x1dcbcc0, L_0x7f2c70a99060;
S_0x1dc9c30 .scope module, "stim1" "stimulus_gen" 3 83, 3 26 0, S_0x1d9fa00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 2 "state";
v0x1dc9e70_0 .net "clk", 0 0, v0x1dcb2a0_0;  1 drivers
v0x1dc9f50_0 .var "in", 0 0;
v0x1dca010_0 .var "state", 1 0;
E_0x1d9ba80/0 .event negedge, v0x1dc9e70_0;
E_0x1d9ba80/1 .event posedge, v0x1dc9e70_0;
E_0x1d9ba80 .event/or E_0x1d9ba80/0, E_0x1d9ba80/1;
S_0x1dca130 .scope module, "top_module1" "top_module" 3 94, 4 1 0, S_0x1d9fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 2 "state";
    .port_info 2 /OUTPUT 2 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0x1dca340 .param/l "A" 1 4 8, C4<00>;
P_0x1dca380 .param/l "B" 1 4 9, C4<01>;
P_0x1dca3c0 .param/l "C" 1 4 10, C4<10>;
P_0x1dca400 .param/l "D" 1 4 11, C4<11>;
v0x1dca6d0_0 .net "in", 0 0, v0x1dc9f50_0;  alias, 1 drivers
v0x1dca7e0_0 .var "next_state", 1 0;
v0x1dca8c0_0 .var "out", 0 0;
v0x1dca960_0 .net "state", 1 0, v0x1dca010_0;  alias, 1 drivers
E_0x1d9b350 .event anyedge, v0x1dc9ad0_0;
S_0x1dcaaf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 102, 3 102 0, S_0x1d9fa00;
 .timescale -12 -12;
E_0x1d849f0 .event anyedge, v0x1dcb8f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1dcb8f0_0;
    %nor/r;
    %assign/vec4 v0x1dcb8f0_0, 0;
    %wait E_0x1d849f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1dc9c30;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d9ba80;
    %vpi_func 3 34 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1dc9f50_0, 0;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pad/s 2;
    %assign/vec4 v0x1dca010_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1d9fb90;
T_2 ;
Ewait_0 .event/or E_0x1d9b7c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1dc9ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x1dc9870_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %pad/s 2;
    %store/vec4 v0x1dc9930_0, 0, 2;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x1dc9870_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 2;
    %store/vec4 v0x1dc9930_0, 0, 2;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x1dc9870_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.9, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %pad/s 2;
    %store/vec4 v0x1dc9930_0, 0, 2;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x1dc9870_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.12, 8;
T_2.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_2.12, 8;
 ; End of false expr.
    %blend;
T_2.12;
    %pad/s 2;
    %store/vec4 v0x1dc9930_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1dca130;
T_3 ;
    %wait E_0x1d9b7c0;
    %load/vec4 v0x1dca960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1dca7e0_0, 0, 2;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x1dca6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %store/vec4 v0x1dca7e0_0, 0, 2;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x1dca6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %store/vec4 v0x1dca7e0_0, 0, 2;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x1dca6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %store/vec4 v0x1dca7e0_0, 0, 2;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x1dca6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %store/vec4 v0x1dca7e0_0, 0, 2;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1dca130;
T_4 ;
    %wait E_0x1d9b350;
    %load/vec4 v0x1dca960_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x1dca8c0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1d9fa00;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dcb2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dcb8f0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1d9fa00;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1dcb2a0_0;
    %inv;
    %store/vec4 v0x1dcb2a0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1d9fa00;
T_7 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1dc9e70_0, v0x1dcba70_0, v0x1dcb340_0, v0x1dcb7b0_0, v0x1dcb540_0, v0x1dcb3e0_0, v0x1dcb6e0_0, v0x1dcb610_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1d9fa00;
T_8 ;
    %load/vec4 v0x1dcb850_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1dcb850_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dcb850_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 111 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 112 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1dcb850_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1dcb850_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1dcb850_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 113 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_8.3 ;
    %load/vec4 v0x1dcb850_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1dcb850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 116 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 117 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1dcb850_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1dcb850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 118 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1d9fa00;
T_9 ;
    %wait E_0x1d9ba80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dcb850_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb850_0, 4, 32;
    %load/vec4 v0x1dcb9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1dcb850_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb850_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dcb850_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb850_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1dcb540_0;
    %load/vec4 v0x1dcb540_0;
    %load/vec4 v0x1dcb3e0_0;
    %xor;
    %load/vec4 v0x1dcb540_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1dcb850_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb850_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1dcb850_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb850_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x1dcb6e0_0;
    %load/vec4 v0x1dcb6e0_0;
    %load/vec4 v0x1dcb610_0;
    %xor;
    %load/vec4 v0x1dcb6e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x1dcb850_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb850_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x1dcb850_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb850_0, 4, 32;
T_9.8 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm3comb/fsm3comb_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/fsm3comb/iter0/response3/top_module.sv";
