#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May  9 17:43:20 2024
# Process ID: 7632
# Current directory: C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.runs/synth_1
# Command line: vivado.exe -log Adder_Fnd.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Adder_Fnd.tcl
# Log file: C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.runs/synth_1/Adder_Fnd.vds
# Journal file: C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Adder_Fnd.tcl -notrace
Command: synth_design -top Adder_Fnd -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10132
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1108.199 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Adder_Fnd' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/Adder_Fnd.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/Decoder.v:24]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/Decoder.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (1#1) [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/Decoder.v:24]
INFO: [Synth 8-6157] synthesizing module 'adder8bit' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/Adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/Adder.v:48]
INFO: [Synth 8-6157] synthesizing module 'fullAdder' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/Adder.v:106]
INFO: [Synth 8-6157] synthesizing module 'halfAdder' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/Adder.v:94]
INFO: [Synth 8-6155] done synthesizing module 'halfAdder' (2#1) [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/Adder.v:94]
INFO: [Synth 8-6155] done synthesizing module 'fullAdder' (3#1) [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/Adder.v:106]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/Adder.v:48]
INFO: [Synth 8-6155] done synthesizing module 'adder8bit' (5#1) [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/Adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/BCDtoSEG.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/BCDtoSEG.v:29]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (6#1) [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/BCDtoSEG.v:23]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/digitSplitter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (7#1) [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/digitSplitter.v:3]
WARNING: [Synth 8-689] width (18) of port connection 'i_digit' does not match port width (14) of module 'digitSplitter' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/Adder_Fnd.v:55]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/mux.v:33]
INFO: [Synth 8-6155] done synthesizing module 'mux' (8#1) [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder_Fnd' (9#1) [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sources_1/new/Adder_Fnd.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1108.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1108.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1108.199 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1108.199 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Adder_Fnd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Adder_Fnd_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1142.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1142.508 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1142.508 ; gain = 34.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1142.508 ; gain = 34.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1142.508 ; gain = 34.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1142.508 ; gain = 34.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Muxes : 
	   4 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1142.508 ; gain = 34.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1151.867 ; gain = 43.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1151.941 ; gain = 43.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1174.035 ; gain = 65.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1189.855 ; gain = 81.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1189.855 ; gain = 81.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1189.855 ; gain = 81.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1189.855 ; gain = 81.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1189.855 ; gain = 81.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1189.855 ; gain = 81.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT2   |    19|
|3     |LUT3   |     7|
|4     |LUT4   |    17|
|5     |LUT5   |    13|
|6     |LUT6   |    15|
|7     |IBUF   |    18|
|8     |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1189.855 ; gain = 81.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1189.855 ; gain = 47.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1189.855 ; gain = 81.656
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1201.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1201.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1201.945 ; gain = 93.746
INFO: [Common 17-1381] The checkpoint 'C:/Users/kccistc/Desktop/VIVADO_CLASS/20240509_4bit_FullAdder/20240509_4bit_FullAdder.runs/synth_1/Adder_Fnd.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Adder_Fnd_utilization_synth.rpt -pb Adder_Fnd_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  9 17:43:42 2024...
