Module-level comment: // This module interfaces a Hard Processor System (HPS) with FPGA fabric,
// managing reset controls, AXI transactions, memory interfaces, and various
// peripheral I/Os. It instantiates two sub-modules for FPGA interfaces and
// HPS I/O, and includes parameter checks for F2S and S2F widths.