{
  "Top": "feedforward_burst",
  "RtlTop": "feedforward_burst",
  "RtlPrefix": "",
  "RtlSubPrefix": "feedforward_burst_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "inout",
      "srcType": "int const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "feedforward_burst"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "110521",
    "Latency": "110520"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "feedforward_burst",
    "Version": "1.0",
    "DisplayName": "Feedforward_burst",
    "Revision": "2114128203",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_feedforward_burst_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/bnn.cpp",
      "..\/..\/weights.h"
    ],
    "TestBench": [
      "..\/..\/bnn_tb.cpp",
      "C:\/ECEN529\/bnn_final\/vitis\/bnn_hls\/bnn_tb.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/feedforward_burst_control_s_axi.vhd",
      "impl\/vhdl\/feedforward_burst_feedforward_burst_Pipeline_1.vhd",
      "impl\/vhdl\/feedforward_burst_feedforward_burst_Pipeline_11.vhd",
      "impl\/vhdl\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_49_1.vhd",
      "impl\/vhdl\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2.vhd",
      "impl\/vhdl\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_W1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21.vhd",
      "impl\/vhdl\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_W2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_49_1_W3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_206_1.vhd",
      "impl\/vhdl\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_216_2.vhd",
      "impl\/vhdl\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_223_3.vhd",
      "impl\/vhdl\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_233_4.vhd",
      "impl\/vhdl\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_240_5.vhd",
      "impl\/vhdl\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_250_6.vhd",
      "impl\/vhdl\/feedforward_burst_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/feedforward_burst_gmem_m_axi.vhd",
      "impl\/vhdl\/feedforward_burst_layer1_activations_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/feedforward_burst_layer1_quant_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/feedforward_burst_layer2_activations_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/feedforward_burst_layer2_quant_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/feedforward_burst_layer3_activations_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/feedforward_burst_mac_muladd_10ns_8ns_10ns_17_4_1.vhd",
      "impl\/vhdl\/feedforward_burst_sparsemux_9_2_32_1_1.vhd",
      "impl\/vhdl\/feedforward_burst_X0_input_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/feedforward_burst.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/feedforward_burst_control_s_axi.v",
      "impl\/verilog\/feedforward_burst_feedforward_burst_Pipeline_1.v",
      "impl\/verilog\/feedforward_burst_feedforward_burst_Pipeline_11.v",
      "impl\/verilog\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_49_1.v",
      "impl\/verilog\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2.v",
      "impl\/verilog\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_W1_ROM_AUTO_1R.dat",
      "impl\/verilog\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_W1_ROM_AUTO_1R.v",
      "impl\/verilog\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21.v",
      "impl\/verilog\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_W2_ROM_AUTO_1R.dat",
      "impl\/verilog\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_W2_ROM_AUTO_1R.v",
      "impl\/verilog\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_49_1_W3_ROM_AUTO_1R.dat",
      "impl\/verilog\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_49_1_W3_ROM_AUTO_1R.v",
      "impl\/verilog\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_206_1.v",
      "impl\/verilog\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_216_2.v",
      "impl\/verilog\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_223_3.v",
      "impl\/verilog\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_233_4.v",
      "impl\/verilog\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_240_5.v",
      "impl\/verilog\/feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_250_6.v",
      "impl\/verilog\/feedforward_burst_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/feedforward_burst_gmem_m_axi.v",
      "impl\/verilog\/feedforward_burst_layer1_activations_RAM_AUTO_1R1W.v",
      "impl\/verilog\/feedforward_burst_layer1_quant_RAM_AUTO_1R1W.v",
      "impl\/verilog\/feedforward_burst_layer2_activations_RAM_AUTO_1R1W.v",
      "impl\/verilog\/feedforward_burst_layer2_quant_RAM_AUTO_1R1W.v",
      "impl\/verilog\/feedforward_burst_layer3_activations_RAM_AUTO_1R1W.v",
      "impl\/verilog\/feedforward_burst_mac_muladd_10ns_8ns_10ns_17_4_1.v",
      "impl\/verilog\/feedforward_burst_sparsemux_9_2_32_1_1.v",
      "impl\/verilog\/feedforward_burst_X0_input_RAM_AUTO_1R1W.v",
      "impl\/verilog\/feedforward_burst.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/feedforward_burst_v1_0\/data\/feedforward_burst.mdd",
      "impl\/misc\/drivers\/feedforward_burst_v1_0\/data\/feedforward_burst.tcl",
      "impl\/misc\/drivers\/feedforward_burst_v1_0\/data\/feedforward_burst.yaml",
      "impl\/misc\/drivers\/feedforward_burst_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/feedforward_burst_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/feedforward_burst_v1_0\/src\/xfeedforward_burst.c",
      "impl\/misc\/drivers\/feedforward_burst_v1_0\/src\/xfeedforward_burst.h",
      "impl\/misc\/drivers\/feedforward_burst_v1_0\/src\/xfeedforward_burst_hw.h",
      "impl\/misc\/drivers\/feedforward_burst_v1_0\/src\/xfeedforward_burst_linux.c",
      "impl\/misc\/drivers\/feedforward_burst_v1_0\/src\/xfeedforward_burst_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/feedforward_burst.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "input_r_1",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 31 to 0 of input_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "input_r_2",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 63 to 32 of input_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "output_r_1",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 31 to 0 of output_r"
            }]
        },
        {
          "offset": "0x20",
          "name": "output_r_2",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 63 to 32 of output_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "output"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "input"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "output"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "output"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "feedforward_burst",
      "BindInstances": "X0_input_U layer1_activations_U layer1_activations_1_U layer2_activations_U layer2_activations_1_U layer2_activations_2_U layer2_activations_3_U layer3_activations_U layer1_quant_U layer2_quant_U control_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "feedforward_burst_Pipeline_1",
          "InstanceName": "grp_feedforward_burst_Pipeline_1_fu_802",
          "BindInstances": "exitcond2814_fu_86_p2 empty_fu_92_p2"
        },
        {
          "ModuleName": "feedforward_burst_Pipeline_VITIS_LOOP_206_1",
          "InstanceName": "grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810",
          "BindInstances": "icmp_ln206_fu_55_p2 add_ln206_fu_61_p2 icmp_ln32_fu_77_p2"
        },
        {
          "ModuleName": "feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2",
          "InstanceName": "grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815",
          "BindInstances": "icmp_ln49_fu_141_p2 add_ln49_2_fu_147_p2 add_ln49_fu_164_p2 icmp_ln5211_fu_170_p2 select_ln49_fu_176_p3 select_ln49_1_fu_256_p3 select_ln49_2_fu_184_p3 mac_muladd_10ns_8ns_10ns_17_4_1_U5 mac_muladd_10ns_8ns_10ns_17_4_1_U5 icmp_ln23_fu_247_p2 cnt_2_fu_266_p2 add_ln52_fu_200_p2 icmp_ln52_fu_206_p2 W1_U"
        },
        {
          "ModuleName": "feedforward_burst_Pipeline_VITIS_LOOP_216_2",
          "InstanceName": "grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824",
          "BindInstances": "add_ln219_fu_124_p2 add_ln219_1_fu_136_p2 add_ln216_fu_108_p2"
        },
        {
          "ModuleName": "feedforward_burst_Pipeline_VITIS_LOOP_223_3",
          "InstanceName": "grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830",
          "BindInstances": "icmp_ln223_fu_85_p2 add_ln223_fu_91_p2 select_ln226_fu_121_p3 icmp_ln32_fu_129_p2"
        },
        {
          "ModuleName": "feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21",
          "InstanceName": "grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837",
          "BindInstances": "icmp_ln49_fu_181_p2 add_ln49_fu_187_p2 add_ln49_1_fu_204_p2 icmp_ln52_fu_210_p2 select_ln49_fu_216_p3 select_ln49_1_fu_300_p3 select_ln49_2_fu_224_p3 add_ln54_fu_282_p2 xor_ln23_fu_307_p2 xor_ln23_1_fu_312_p2 cnt_1_fu_322_p2 add_ln52_fu_240_p2 icmp_ln52_1_fu_246_p2 W2_U"
        },
        {
          "ModuleName": "feedforward_burst_Pipeline_VITIS_LOOP_233_4",
          "InstanceName": "grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848",
          "BindInstances": "add_ln236_fu_167_p2 add_ln236_1_fu_180_p2 add_ln236_2_fu_193_p2 add_ln236_3_fu_206_p2 add_ln233_fu_150_p2"
        },
        {
          "ModuleName": "feedforward_burst_Pipeline_VITIS_LOOP_240_5",
          "InstanceName": "grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856",
          "BindInstances": "icmp_ln240_fu_129_p2 add_ln240_fu_135_p2 sparsemux_9_2_32_1_1_U26 icmp_ln32_fu_191_p2"
        },
        {
          "ModuleName": "feedforward_burst_Pipeline_VITIS_LOOP_49_1",
          "InstanceName": "grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865",
          "BindInstances": "icmp_ln49_fu_1470_p2 add_ln49_2_fu_1476_p2 xor_ln23_fu_2319_p2 cnt_fu_2324_p2 xor_ln23_3_fu_2334_p2 xor_ln23_4_fu_2339_p2 xor_ln23_5_fu_2349_p2 xor_ln23_6_fu_2354_p2 xor_ln23_7_fu_2364_p2 xor_ln23_8_fu_2369_p2 xor_ln23_9_fu_2379_p2 xor_ln23_10_fu_2384_p2 xor_ln23_11_fu_2394_p2 xor_ln23_12_fu_2399_p2 xor_ln23_13_fu_2409_p2 xor_ln23_14_fu_2414_p2 xor_ln23_15_fu_2424_p2 xor_ln23_16_fu_2429_p2 xor_ln23_17_fu_2439_p2 xor_ln23_18_fu_2444_p2 xor_ln23_19_fu_2454_p2 xor_ln23_20_fu_2459_p2 xor_ln23_21_fu_2469_p2 xor_ln23_22_fu_2474_p2 xor_ln23_23_fu_2484_p2 xor_ln23_24_fu_2489_p2 xor_ln23_25_fu_2499_p2 xor_ln23_26_fu_2504_p2 xor_ln23_27_fu_2514_p2 xor_ln23_28_fu_2519_p2 xor_ln23_29_fu_2529_p2 xor_ln23_30_fu_2534_p2 xor_ln23_31_fu_2544_p2 xor_ln23_32_fu_2549_p2 xor_ln23_33_fu_2559_p2 xor_ln23_34_fu_2564_p2 xor_ln23_35_fu_2574_p2 xor_ln23_36_fu_2579_p2 xor_ln23_37_fu_2589_p2 xor_ln23_38_fu_2594_p2 xor_ln23_39_fu_2604_p2 xor_ln23_40_fu_2609_p2 xor_ln23_41_fu_2619_p2 xor_ln23_42_fu_2624_p2 xor_ln23_43_fu_2634_p2 xor_ln23_44_fu_2639_p2 xor_ln23_45_fu_2649_p2 xor_ln23_46_fu_2654_p2 xor_ln23_47_fu_2664_p2 xor_ln23_48_fu_2669_p2 xor_ln23_49_fu_2679_p2 xor_ln23_50_fu_2684_p2 xor_ln23_51_fu_2694_p2 xor_ln23_52_fu_2699_p2 xor_ln23_53_fu_2709_p2 xor_ln23_54_fu_2714_p2 xor_ln23_55_fu_2724_p2 xor_ln23_56_fu_2729_p2 xor_ln23_57_fu_2739_p2 xor_ln23_58_fu_2744_p2 xor_ln23_59_fu_2754_p2 xor_ln23_60_fu_2759_p2 xor_ln23_61_fu_2769_p2 xor_ln23_62_fu_2774_p2 xor_ln23_63_fu_2784_p2 xor_ln23_64_fu_2789_p2 xor_ln23_65_fu_2799_p2 xor_ln23_66_fu_2804_p2 xor_ln23_67_fu_2814_p2 xor_ln23_68_fu_2819_p2 xor_ln23_69_fu_2829_p2 xor_ln23_70_fu_2834_p2 xor_ln23_71_fu_2844_p2 xor_ln23_72_fu_2849_p2 xor_ln23_73_fu_2859_p2 xor_ln23_74_fu_2864_p2 xor_ln23_75_fu_2874_p2 xor_ln23_76_fu_2879_p2 xor_ln23_77_fu_2889_p2 xor_ln23_78_fu_2894_p2 xor_ln23_79_fu_2904_p2 xor_ln23_80_fu_2909_p2 xor_ln23_81_fu_2919_p2 xor_ln23_82_fu_2924_p2 xor_ln23_83_fu_2934_p2 xor_ln23_84_fu_2939_p2 xor_ln23_85_fu_2949_p2 xor_ln23_86_fu_2954_p2 xor_ln23_87_fu_2964_p2 xor_ln23_88_fu_2969_p2 xor_ln23_89_fu_2979_p2 xor_ln23_90_fu_2984_p2 xor_ln23_91_fu_2994_p2 xor_ln23_92_fu_2999_p2 xor_ln23_93_fu_3009_p2 xor_ln23_94_fu_3014_p2 xor_ln23_95_fu_3024_p2 xor_ln23_96_fu_3029_p2 xor_ln23_97_fu_3039_p2 xor_ln23_98_fu_3044_p2 xor_ln23_99_fu_3054_p2 xor_ln23_100_fu_3059_p2 xor_ln23_101_fu_3069_p2 xor_ln23_102_fu_3074_p2 xor_ln23_103_fu_3084_p2 xor_ln23_104_fu_3089_p2 xor_ln23_105_fu_3099_p2 xor_ln23_106_fu_3104_p2 xor_ln23_107_fu_3114_p2 xor_ln23_108_fu_3119_p2 xor_ln23_109_fu_3129_p2 xor_ln23_110_fu_3134_p2 xor_ln23_111_fu_3144_p2 xor_ln23_112_fu_3149_p2 xor_ln23_113_fu_3159_p2 xor_ln23_114_fu_3164_p2 xor_ln23_115_fu_3174_p2 xor_ln23_116_fu_3179_p2 xor_ln23_117_fu_3189_p2 xor_ln23_118_fu_3194_p2 xor_ln23_119_fu_3204_p2 xor_ln23_120_fu_3209_p2 xor_ln23_121_fu_3219_p2 xor_ln23_122_fu_3224_p2 xor_ln23_123_fu_3234_p2 xor_ln23_124_fu_3239_p2 xor_ln23_125_fu_3249_p2 xor_ln23_126_fu_3254_p2 xor_ln23_127_fu_3264_p2 xor_ln23_128_fu_3269_p2 add_ln54_fu_3279_p2 add_ln54_3_fu_3289_p2 add_ln54_4_fu_3299_p2 add_ln54_5_fu_3309_p2 add_ln54_6_fu_3319_p2 add_ln54_7_fu_3329_p2 add_ln54_8_fu_3339_p2 add_ln54_9_fu_3345_p2 add_ln54_10_fu_3355_p2 add_ln54_11_fu_3365_p2 add_ln54_12_fu_3375_p2 add_ln54_13_fu_3385_p2 add_ln54_14_fu_3395_p2 add_ln54_15_fu_3405_p2 add_ln54_16_fu_3813_p2 add_ln54_17_fu_3411_p2 add_ln54_18_fu_3421_p2 add_ln54_19_fu_3431_p2 add_ln54_20_fu_3441_p2 add_ln54_21_fu_3451_p2 add_ln54_22_fu_3461_p2 add_ln54_23_fu_3471_p2 add_ln54_24_fu_3477_p2 add_ln54_25_fu_3487_p2 add_ln54_26_fu_3497_p2 add_ln54_27_fu_3507_p2 add_ln54_28_fu_3517_p2 add_ln54_29_fu_3527_p2 add_ln54_30_fu_3537_p2 add_ln54_31_fu_3829_p2 add_ln54_32_fu_3839_p2 add_ln54_33_fu_3543_p2 add_ln54_34_fu_3553_p2 add_ln54_35_fu_3563_p2 add_ln54_36_fu_3573_p2 add_ln54_37_fu_3583_p2 add_ln54_38_fu_3593_p2 add_ln54_39_fu_3603_p2 add_ln54_40_fu_3609_p2 add_ln54_41_fu_3619_p2 add_ln54_42_fu_3629_p2 add_ln54_43_fu_3639_p2 add_ln54_44_fu_3649_p2 add_ln54_45_fu_3659_p2 add_ln54_46_fu_3669_p2 add_ln54_47_fu_3855_p2 add_ln54_48_fu_3675_p2 add_ln54_49_fu_3685_p2 add_ln54_50_fu_3695_p2 add_ln54_51_fu_3705_p2 add_ln54_52_fu_3715_p2 add_ln54_53_fu_3725_p2 add_ln54_54_fu_3735_p2 add_ln54_55_fu_3741_p2 add_ln54_56_fu_3751_p2 add_ln54_57_fu_3761_p2 add_ln54_58_fu_3771_p2 add_ln54_59_fu_3781_p2 add_ln54_60_fu_3791_p2 add_ln54_61_fu_3801_p2 add_ln54_62_fu_3871_p2 add_ln54_63_fu_3881_p2 cnt_3_fu_3891_p2 W3_U"
        },
        {
          "ModuleName": "feedforward_burst_Pipeline_VITIS_LOOP_250_6",
          "InstanceName": "grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938",
          "BindInstances": "icmp_ln250_fu_57_p2 add_ln250_fu_63_p2 add_ln253_fu_85_p2"
        },
        {
          "ModuleName": "feedforward_burst_Pipeline_11",
          "InstanceName": "grp_feedforward_burst_Pipeline_11_fu_943",
          "BindInstances": "exitcond2_fu_91_p2 empty_fu_97_p2"
        }
      ]
    },
    "Info": {
      "feedforward_burst_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_burst_Pipeline_VITIS_LOOP_206_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_burst_Pipeline_VITIS_LOOP_216_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_burst_Pipeline_VITIS_LOOP_223_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_burst_Pipeline_VITIS_LOOP_233_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_burst_Pipeline_VITIS_LOOP_240_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_burst_Pipeline_VITIS_LOOP_49_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_burst_Pipeline_VITIS_LOOP_250_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_burst_Pipeline_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_burst": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "feedforward_burst_Pipeline_1": {
        "Latency": {
          "LatencyBest": "787",
          "LatencyAvg": "787",
          "LatencyWorst": "787",
          "PipelineII": "785",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "784",
            "Latency": "785",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "68",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "75",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_burst_Pipeline_VITIS_LOOP_206_1": {
        "Latency": {
          "LatencyBest": "787",
          "LatencyAvg": "787",
          "LatencyWorst": "787",
          "PipelineII": "785",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.806"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_206_1",
            "TripCount": "784",
            "Latency": "785",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "36",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "103",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2": {
        "Latency": {
          "LatencyBest": "100359",
          "LatencyAvg": "100359",
          "LatencyWorst": "100359",
          "PipelineII": "100353",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.880"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_49_1_VITIS_LOOP_52_2",
            "TripCount": "100352",
            "Latency": "100357",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "398",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "407",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_burst_Pipeline_VITIS_LOOP_216_2": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.806"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_216_2",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "101",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "131",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_burst_Pipeline_VITIS_LOOP_223_3": {
        "Latency": {
          "LatencyBest": "131",
          "LatencyAvg": "131",
          "LatencyWorst": "131",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.504"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_223_3",
            "TripCount": "128",
            "Latency": "129",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "30",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "138",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21": {
        "Latency": {
          "LatencyBest": "8197",
          "LatencyAvg": "8197",
          "LatencyWorst": "8197",
          "PipelineII": "8193",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.993"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_49_1_VITIS_LOOP_52_2",
            "TripCount": "8192",
            "Latency": "8195",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "333",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "343",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_burst_Pipeline_VITIS_LOOP_233_4": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.196"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_233_4",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "26",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "208",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_burst_Pipeline_VITIS_LOOP_240_5": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.701"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_240_5",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "27",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "126",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_burst_Pipeline_VITIS_LOOP_49_1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.102"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_49_1",
            "TripCount": "10",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "182",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1056",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_burst_Pipeline_VITIS_LOOP_250_6": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.196"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_250_6",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "103",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_burst_Pipeline_11": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "13",
          "LatencyWorst": "13",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "10",
            "Latency": "11",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "41",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "75",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_burst": {
        "Latency": {
          "LatencyBest": "110520",
          "LatencyAvg": "110520",
          "LatencyWorst": "110520",
          "PipelineII": "110521",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "19",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "6",
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "2844",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "5262",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "9",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-06-15 01:03:34 -0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
