{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633986837375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633986837377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 11 16:13:57 2021 " "Processing started: Mon Oct 11 16:13:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633986837377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986837377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PCIe_Mem -c PCIe_Mem " "Command: quartus_map --read_settings_files=on --write_settings_files=off PCIe_Mem -c PCIe_Mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986837377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633986840667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/fifo/fifo32x64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IPCORE/fifo/fifo32x64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo32x64-SYN " "Found design unit 1: fifo32x64-SYN" {  } { { "IPCORE/fifo/fifo32x64.vhd" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/fifo/fifo32x64.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850317 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo32x64 " "Found entity 1: fifo32x64" {  } { { "IPCORE/fifo/fifo32x64.vhd" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/fifo/fifo32x64.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/moving_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/moving_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 moving_engine " "Found entity 1: moving_engine" {  } { { "IPCORE/moving_engine.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/moving_engine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/pcie_hip_avmm.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/pcie_hip_avmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm " "Found entity 1: pcie_hip_avmm" {  } { { "IPCORE/pcie_hip_avmm/synthesis/pcie_hip_avmm.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/pcie_hip_avmm.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_irq_mapper " "Found entity 1: pcie_hip_avmm_irq_mapper" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_irq_mapper.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_2 " "Found entity 1: pcie_hip_avmm_mm_interconnect_2" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_2.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_1_avalon_st_adapter " "Found entity 1: pcie_hip_avmm_mm_interconnect_1_avalon_st_adapter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: pcie_hip_avmm_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_1_rsp_mux " "Found entity 1: pcie_hip_avmm_mm_interconnect_1_rsp_mux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850338 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_1_rsp_demux " "Found entity 1: pcie_hip_avmm_mm_interconnect_1_rsp_demux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_1_cmd_mux " "Found entity 1: pcie_hip_avmm_mm_interconnect_1_cmd_mux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_1_cmd_demux " "Found entity 1: pcie_hip_avmm_mm_interconnect_1_cmd_demux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850345 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850345 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850345 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850345 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_1_router_002_default_decode " "Found entity 1: pcie_hip_avmm_mm_interconnect_1_router_002_default_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850354 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_hip_avmm_mm_interconnect_1_router_002 " "Found entity 2: pcie_hip_avmm_mm_interconnect_1_router_002" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850354 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850354 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_1_router_001_default_decode " "Found entity 1: pcie_hip_avmm_mm_interconnect_1_router_001_default_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850355 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_hip_avmm_mm_interconnect_1_router_001 " "Found entity 2: pcie_hip_avmm_mm_interconnect_1_router_001" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_1_router_default_decode " "Found entity 1: pcie_hip_avmm_mm_interconnect_1_router_default_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850356 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_hip_avmm_mm_interconnect_1_router " "Found entity 2: pcie_hip_avmm_mm_interconnect_1_router" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_1 " "Found entity 1: pcie_hip_avmm_mm_interconnect_1" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_0 " "Found entity 1: pcie_hip_avmm_mm_interconnect_0" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pcie_hip_avmm_mm_interconnect_0_avalon_st_adapter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pcie_hip_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_0_rsp_mux " "Found entity 1: pcie_hip_avmm_mm_interconnect_0_rsp_mux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_0_rsp_demux_001 " "Found entity 1: pcie_hip_avmm_mm_interconnect_0_rsp_demux_001" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_0_rsp_demux " "Found entity 1: pcie_hip_avmm_mm_interconnect_0_rsp_demux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_0_cmd_mux " "Found entity 1: pcie_hip_avmm_mm_interconnect_0_cmd_mux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_0_cmd_demux " "Found entity 1: pcie_hip_avmm_mm_interconnect_0_cmd_demux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850379 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_0_router_001_default_decode " "Found entity 1: pcie_hip_avmm_mm_interconnect_0_router_001_default_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850380 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_hip_avmm_mm_interconnect_0_router_001 " "Found entity 2: pcie_hip_avmm_mm_interconnect_0_router_001" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mm_interconnect_0_router_default_decode " "Found entity 1: pcie_hip_avmm_mm_interconnect_0_router_default_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850382 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_hip_avmm_mm_interconnect_0_router " "Found entity 2: pcie_hip_avmm_mm_interconnect_0_router" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (pcie_hip_avmm) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (pcie_hip_avmm)" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_h.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_reconfig_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_reconfig_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_reconfig_driver " "Found entity 1: altpcie_reconfig_driver" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_reconfig_driver.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_reconfig_driver.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0 " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1 " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_rsp_mux " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_rsp_mux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_rsp_demux " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_rsp_demux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_cmd_mux " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_cmd_mux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_cmd_demux " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_cmd_demux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001_default_decode " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001_default_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850394 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001 " "Found entity 2: pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_default_decode " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_default_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850395 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router " "Found entity 2: pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0 " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_rsp_mux " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_rsp_mux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_rsp_demux " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_rsp_demux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_cmd_mux " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_cmd_mux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_cmd_demux_001" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_cmd_demux " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_cmd_demux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850402 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002_default_decode " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002_default_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850402 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002 " "Found entity 2: pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850402 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_default_decode " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_default_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850403 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router " "Found entity 2: pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_dll_stratixv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_dll_stratixv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_stratixv " "Found entity 1: altera_mem_if_dll_stratixv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_dll_stratixv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_dll_stratixv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_oct_stratixv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_oct_stratixv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_stratixv " "Found entity 1: altera_mem_if_oct_stratixv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_oct_stratixv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_oct_stratixv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_c0 " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_c0" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_c0.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(114) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_arbiter.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850436 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(76) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(76): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(81) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(81): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_buffer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_list.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_list.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850453 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850453 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850457 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850457 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850459 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850461 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_input_if.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_tbp.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_timing_param.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(43) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(150) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(305) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(306) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(307) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(308) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(203) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(303) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(199) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 199 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(176) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(184) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(185) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(296) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 296 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(297) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(298) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(299) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(300) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 300 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(301) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 301 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(302) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 302 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(193) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(194) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(151) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(153) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(304) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_ddr3_controller_core " "Found entity 1: alt_mem_if_nextgen_ddr3_controller_core" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster_p2b_adapter " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster_p2b_adapter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster_b2p_adapter " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster_b2p_adapter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850500 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850500 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850500 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850500 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850500 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850500 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster_timing_adt " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster_timing_adt" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850506 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850506 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_software/core_debug.sv 1 0 " "Found 1 design units, including 0 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_software/core_debug.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_seq_core_debug_pkg (SystemVerilog) (pcie_hip_avmm) " "Found design unit 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_seq_core_debug_pkg (SystemVerilog) (pcie_hip_avmm)" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_software/core_debug.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_software/core_debug.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0 " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_dm_decoder.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ddr3.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ddr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ddr3 " "Found entity 1: rw_manager_ddr3" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ddr3.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_data_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_data_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_data_mgr " "Found entity 1: sequencer_data_mgr" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_data_mgr.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_data_mgr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850519 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006 " "Found entity 2: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ram.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850520 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1633986850521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_phy_mgr.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_lfsr72.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_lfsr12.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_reg_file.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_irq_mapper " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_irq_mapper" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_irq_mapper.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_jumplogic.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850535 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router " "Found entity 2: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008_default_decode " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008_default_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850536 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008 " "Found entity 2: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_generic.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0 " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005 " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_bitcheck.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ram_csr.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850548 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001 " "Found entity 2: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_write_decoder.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_inst_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_inst_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_inst_ROM_reg.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850553 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002 " "Found entity 2: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003 " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_data_decoder.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_lfsr36.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ac_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ac_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ac_ROM_reg.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(76) " "Verilog HDL Declaration information at rw_manager_core.sv(76): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_core.sv" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850566 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850566 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_no_ifdef_params " "Found entity 1: rw_manager_ac_ROM_no_ifdef_params" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_data_broadcast.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005 " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850577 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003 " "Found entity 2: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_no_ifdef_params " "Found entity 1: rw_manager_inst_ROM_no_ifdef_params" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_read_datapath.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_datamux.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/afi_mux_ddr3_ddrx_use_shadow_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/afi_mux_ddr3_ddrx_use_shadow_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_ddr3_ddrx_use_shadow_regs " "Found entity 1: afi_mux_ddr3_ddrx_use_shadow_regs" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/afi_mux_ddr3_ddrx_use_shadow_regs.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/afi_mux_ddr3_ddrx_use_shadow_regs.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_clock_pair_generator " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_clock_pair_generator" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_read_valid_selector " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_read_valid_selector" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_read_valid_selector.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_read_valid_selector.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_datapath " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_datapath" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_reset " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_reset" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_reset.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_acv_ldc " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_acv_ldc" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_acv_ldc.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_memphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_memphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_memphy " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_memphy" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_memphy.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_memphy.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_reset_sync " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_reset_sync" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_reset_sync.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_new_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_new_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_new_io_pads " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_new_io_pads" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_new_io_pads.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_new_io_pads.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_fr_cycle_shifter " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_fr_cycle_shifter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_fr_cycle_extender " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_fr_cycle_extender" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_read_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_read_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_read_datapath " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_read_datapath" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_read_datapath.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_read_datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_write_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_write_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_write_datapath " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_write_datapath" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_write_datapath.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_write_datapath.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_core_shadow_registers " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_core_shadow_registers" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_simple_ddio_out " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_simple_ddio_out" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_phy_csr " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_phy_csr" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_phy_csr.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_iss_probe " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_iss_probe" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_iss_probe.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_ldc_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_ldc_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_ldc_pads " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_ldc_pads" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_ldc_pads.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_ldc_pads.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_ldc_pad.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_ldc_pad.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_ldc_pad " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_ldc_pad" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_ldc_pad.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_ldc_pad.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_non_ldc_pad.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_non_ldc_pad.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_non_ldc_pad " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_non_ldc_pad" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_non_ldc_pad.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_addr_cmd_non_ldc_pad.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_read_fifo_hard.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_read_fifo_hard.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_read_fifo_hard " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_read_fifo_hard" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_read_fifo_hard.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_read_fifo_hard.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0 " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_p0_altdqdqs " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_p0_altdqdqs" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_altdqdqs.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altdq_dqs2_stratixv_use_shadow_regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altdq_dqs2_stratixv_use_shadow_regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_stratixv_use_shadow_regs " "Found entity 1: altdq_dqs2_stratixv_use_shadow_regs" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altdq_dqs2_stratixv_use_shadow_regs.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_hip_avmm_mem_if_ddr3_emif_0_pll0 " "Found entity 1: pcie_hip_avmm_mem_if_ddr3_emif_0_pll0" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/avl_to_asmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/avl_to_asmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avl_to_asmi-rtl " "Found design unit 1: avl_to_asmi-rtl" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/avl_to_asmi.vhd" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/avl_to_asmi.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850649 ""} { "Info" "ISGN_ENTITY_NAME" "1 avl_to_asmi " "Found entity 1: avl_to_asmi" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/avl_to_asmi.vhd" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/avl_to_asmi.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (pcie_hip_avmm) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (pcie_hip_avmm)" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_xcvr_functions.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sv_xcvr_h (SystemVerilog) (pcie_hip_avmm) " "Found design unit 1: sv_xcvr_h (SystemVerilog) (pcie_hip_avmm)" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_h.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_resync.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_dfe_cal_sweep_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_dfe_cal_sweep_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sv_xcvr_dfe_cal_sweep_h (SystemVerilog) (pcie_hip_avmm) " "Found design unit 1: sv_xcvr_dfe_cal_sweep_h (SystemVerilog) (pcie_hip_avmm)" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_dfe_cal_sweep_h.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_dfe_cal_sweep_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_sv " "Found entity 1: alt_xcvr_reconfig_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_sv.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_cif.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_uif.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_basic_acq.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_analog.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_analog_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_analog_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_sv " "Found entity 1: alt_xcvr_reconfig_analog_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_analog_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_analog_sv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_analog_datactrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_analog_datactrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl " "Found entity 1: alt_xreconf_analog_datactrl" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_analog_datactrl.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_analog_datactrl.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_analog_rmw.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_analog_rmw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw " "Found entity 1: alt_xreconf_analog_rmw" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_analog_rmw.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_analog_rmw.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_sv " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon_sv " "Found entity 1: alt_xcvr_reconfig_eyemon_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon_sv.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon_ctrl_sv " "Found entity 1: alt_xcvr_reconfig_eyemon_ctrl_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon_ber_sv " "Found entity 1: alt_xcvr_reconfig_eyemon_ber_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/ber_reader_dcfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/ber_reader_dcfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ber_reader_dcfifo " "Found entity 1: ber_reader_dcfifo" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/ber_reader_dcfifo.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/ber_reader_dcfifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/step_to_mon_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/step_to_mon_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 step_to_mon_sv " "Found entity 1: step_to_mon_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/step_to_mon_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/step_to_mon_sv.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/mon_to_step_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/mon_to_step_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mon_to_step_sv " "Found entity 1: mon_to_step_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/mon_to_step_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/mon_to_step_sv.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_sv " "Found entity 1: alt_xcvr_reconfig_dfe_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_sv.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_reg_sv " "Found entity 1: alt_xcvr_reconfig_dfe_reg_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_cal_sv " "Found entity 1: alt_xcvr_reconfig_dfe_cal_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_cal_sweep_sv " "Found entity 1: alt_xcvr_reconfig_dfe_cal_sweep_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv " "Found entity 1: alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_oc_cal_sv " "Found entity 1: alt_xcvr_reconfig_dfe_oc_cal_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_pi_phase_sv " "Found entity 1: alt_xcvr_reconfig_dfe_pi_phase_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_step_to_mon_en_sv " "Found entity 1: alt_xcvr_reconfig_dfe_step_to_mon_en_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_adapt_tap_sv " "Found entity 1: alt_xcvr_reconfig_dfe_adapt_tap_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_ctrl_mux_sv " "Found entity 1: alt_xcvr_reconfig_dfe_ctrl_mux_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_local_reset_sv " "Found entity 1: alt_xcvr_reconfig_dfe_local_reset_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_cal_sim_sv " "Found entity 1: alt_xcvr_reconfig_dfe_cal_sim_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_adapt_tap_sim_sv " "Found entity 1: alt_xcvr_reconfig_dfe_adapt_tap_sim_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce_sv " "Found entity 1: alt_xcvr_reconfig_adce_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce_sv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RR_DONE rr_done alt_xcvr_reconfig_adce_datactrl_sv.sv(211) " "Verilog HDL Declaration information at alt_xcvr_reconfig_adce_datactrl_sv.sv(211): object \"RR_DONE\" differs only in case from object \"rr_done\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 211 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OC_DELAY oc_delay alt_xcvr_reconfig_adce_datactrl_sv.sv(243) " "Verilog HDL Declaration information at alt_xcvr_reconfig_adce_datactrl_sv.sv(243): object \"OC_DELAY\" differs only in case from object \"oc_delay\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce_datactrl_sv " "Found entity 1: alt_xcvr_reconfig_adce_datactrl_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_sv " "Found entity 1: alt_xcvr_reconfig_dcd_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_sv.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_cal.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_cal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal " "Found entity 1: alt_xcvr_reconfig_dcd_cal" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_cal.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_cal.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control " "Found entity 1: alt_xcvr_reconfig_dcd_control" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_control.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_control.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_datapath " "Found entity 1: alt_xcvr_reconfig_dcd_datapath" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_datapath.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_datapath.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_pll_reset " "Found entity 1: alt_xcvr_reconfig_dcd_pll_reset" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_eye_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_eye_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_eye_width " "Found entity 1: alt_xcvr_reconfig_dcd_eye_width" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_eye_width.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_eye_width.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_align_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_align_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_align_clk " "Found entity 1: alt_xcvr_reconfig_dcd_align_clk" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_align_clk.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_align_clk.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_get_sum.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_get_sum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_get_sum " "Found entity 1: alt_xcvr_reconfig_dcd_get_sum" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_get_sum.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_get_sum.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_sim_model.sv 0 0 " "Found 0 design units, including 0 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_sim_model.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_mif.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_mif " "Found entity 1: sv_xcvr_reconfig_mif" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_mif.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_mif_ctrl " "Found entity 1: sv_xcvr_reconfig_mif_ctrl" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_mif_ctrl.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_mif_avmm " "Found entity 1: sv_xcvr_reconfig_mif_avmm" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_mif_avmm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_pll.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_pll " "Found entity 1: sv_xcvr_reconfig_pll" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_pll.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_pll_ctrl " "Found entity 1: sv_xcvr_reconfig_pll_ctrl" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_pll_ctrl.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_soc.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_direct.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_l2p_addr " "Found entity 1: sv_xrbasic_l2p_addr" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_l2p_addr.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_l2p_ch " "Found entity 1: sv_xrbasic_l2p_ch" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_l2p_ch.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_l2p_rom " "Found entity 1: sv_xrbasic_l2p_rom" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_l2p_rom.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_lif_csr " "Found entity 1: sv_xrbasic_lif_csr" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_lif_csr.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_lif " "Found entity 1: sv_xrbasic_lif" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_lif.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_basic " "Found entity 1: sv_xcvr_reconfig_basic" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_basic.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_arbiter_acq.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_basic.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_arbiter.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_m2s.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_wait_generate.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850742 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850742 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_basic.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850749 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850749 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850757 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850758 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850760 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850761 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_sv_hip_avmm_hwtcl " "Found entity 1: altpcie_sv_hip_avmm_hwtcl" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcierd_hip_rs.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpcierd_hip_rs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_hip_rs " "Found entity 1: altpcierd_hip_rs" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcierd_hip_rs.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcierd_hip_rs.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cr_rp.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cr_rp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_rp " "Found entity 1: altpciexpav_stif_cr_rp" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cr_rp.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cr_rp.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_clksync.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_a2p_addrtrans " "Found entity 1: altpciexpav128_a2p_addrtrans" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_a2p_addrtrans.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_a2p_fixtrans " "Found entity 1: altpciexpav128_a2p_fixtrans" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_a2p_fixtrans.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_a2p_vartrans " "Found entity 1: altpciexpav128_a2p_vartrans" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_a2p_vartrans.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_app.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_app " "Found entity 1: altpciexpav128_app" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_app.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_app.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_clksync " "Found entity 1: altpciexpav128_clksync" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_clksync.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_control_register " "Found entity 1: altpciexpav128_control_register" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_control_register.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cr_avalon " "Found entity 1: altpciexpav128_cr_avalon" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cr_avalon.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cr_interrupt " "Found entity 1: altpciexpav128_cr_interrupt" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cr_interrupt.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cr_interrupt.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cr_rp.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cr_rp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cr_rp " "Found entity 1: altpciexpav128_cr_rp" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cr_rp.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cr_rp.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cfg_status " "Found entity 1: altpciexpav128_cfg_status" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cfg_status.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cr_mailbox " "Found entity 1: altpciexpav128_cr_mailbox" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cr_mailbox.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_p2a_addrtrans " "Found entity 1: altpciexpav128_p2a_addrtrans" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_p2a_addrtrans.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850827 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "14320 IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rx.v(14) " "Verilog HDL or VHDL warning at IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rx.v(14): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 14320." {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rx.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rx.v" 14 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 0 0 "Analysis & Synthesis" 0 -1 1633986850828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_rx " "Found entity 1: altpciexpav128_rx" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rx.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_rx_cntrl " "Found entity 1: altpciexpav128_rx_cntrl" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rx_cntrl.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rx_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_fifo " "Found entity 1: altpciexpav128_fifo" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_fifo.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rxm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rxm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_rxm_adapter " "Found entity 1: altpciexpav128_rxm_adapter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rxm_adapter.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rxm_adapter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_rx_resp " "Found entity 1: altpciexpav128_rx_resp" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rx_resp.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850836 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "12110 IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_tx.v(14) " "Verilog HDL or VHDL warning at IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_tx.v(14): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 12110." {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_tx.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_tx.v" 14 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 0 0 "Analysis & Synthesis" 0 -1 1633986850837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_tx " "Found entity 1: altpciexpav128_tx" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_tx.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_tx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_tx_cntrl " "Found entity 1: altpciexpav128_tx_cntrl" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_tx_cntrl.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_tx_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_txavl_cntrl " "Found entity 1: altpciexpav128_txavl_cntrl" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_txavl_cntrl.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_txavl_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_txresp_cntrl " "Found entity 1: altpciexpav128_txresp_cntrl" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_txresp_cntrl.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav128_txresp_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(172) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_lite_app.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633986850847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpciexpav_lite_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_sv_hip_ast_hwtcl " "Found entity 1: altpcie_sv_hip_ast_hwtcl" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_256_pipen1b.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_256_pipen1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_256_pipen1b " "Found entity 1: altpcie_hip_256_pipen1b" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_256_pipen1b.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_rs_serdes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_rs_hip.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_rs_hip.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_hip " "Found entity 1: altpcie_rs_hip" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_rs_hip.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_rs_hip.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_scfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_scfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_scfifo " "Found entity 1: altpcie_scfifo" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_scfifo.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_scfifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_scfifo_ext.v 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_scfifo_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_sv_scfifo_ext " "Found entity 1: altpcie_sv_scfifo_ext" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_scfifo_ext.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_scfifo_ext.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850876 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_scfifo_svaa_deep " "Found entity 2: altpcie_scfifo_svaa_deep" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_scfifo_ext.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_scfifo_ext.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_scfifo_sv.v 2 2 " "Found 2 design units, including 2 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_scfifo_sv.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_scfifo_sv " "Found entity 1: altpcie_scfifo_sv" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_scfifo_sv.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_scfifo_sv.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850878 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_scfifo_deep " "Found entity 2: altpcie_scfifo_deep" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_scfifo_sv.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_scfifo_sv.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_gbfifo.v 5 5 " "Found 5 design units, including 5 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_gbfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_sv_gbfifo " "Found entity 1: altpcie_sv_gbfifo" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_gbfifo.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_gbfifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850881 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_sv_gbfifo_neq_5_ena " "Found entity 2: altpcie_sv_gbfifo_neq_5_ena" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_gbfifo.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_gbfifo.v" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850881 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_sv_gbfifo_s5mlab " "Found entity 3: altpcie_sv_gbfifo_s5mlab" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_gbfifo.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_gbfifo.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850881 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_sv_gbfifo_eq_5_ena " "Found entity 4: altpcie_sv_gbfifo_eq_5_ena" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_gbfifo.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_gbfifo.v" 504 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850881 ""} { "Info" "ISGN_ENTITY_NAME" "5 altpcie_sv_gbfifo_wys_lut " "Found entity 5: altpcie_sv_gbfifo_wys_lut" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_gbfifo.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_sv_gbfifo.v" 566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_tlp_inspector.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_tlp_inspector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector " "Found entity 1: altpcie_tlp_inspector" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_tlp_inspector.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_tlp_inspector.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_tlp_inspector_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_tlp_inspector_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector_trigger " "Found entity 1: altpcie_tlp_inspector_trigger" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_tlp_inspector_trigger.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_tlp_inspector_trigger.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_eq_dprio.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_eq_dprio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_eq_dprio " "Found entity 1: altpcie_hip_eq_dprio" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_eq_dprio.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_eq_dprio.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v 5 5 " "Found 5 design units, including 5 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_eq_bypass_ph3 " "Found entity 1: altpcie_hip_eq_bypass_ph3" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850891 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_hip_bitsync2 " "Found entity 2: altpcie_hip_bitsync2" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850891 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_hip_bitsync " "Found entity 3: altpcie_hip_bitsync" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" 705 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850891 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_hip_vecsync2 " "Found entity 4: altpcie_hip_vecsync2" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" 743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850891 ""} { "Info" "ISGN_ENTITY_NAME" "5 altpcie_hip_vecsync " "Found entity 5: altpcie_hip_vecsync" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" 780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_tlp_inspector_monitor.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_tlp_inspector_monitor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector_monitor " "Found entity 1: altpcie_tlp_inspector_monitor" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_tlp_inspector_monitor.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_tlp_inspector_monitor.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_tlp_inspector_cseb.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_tlp_inspector_cseb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector_cseb " "Found entity 1: altpcie_tlp_inspector_cseb" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_tlp_inspector_cseb.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altpcie_tlp_inspector_cseb.sv" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pcs " "Found entity 1: sv_pcs" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_pcs.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pcs_ch " "Found entity 1: sv_pcs_ch" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_pcs_ch.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_pcs_ch.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pma " "Found entity 1: sv_pma" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_pma.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850913 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1633986850914 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1633986850914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_merger.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_rx_pma " "Found entity 1: sv_rx_pma" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_rx_pma.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_tx_pma " "Found entity 1: sv_tx_pma" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_tx_pma.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_tx_pma.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_tx_pma_ch " "Found entity 1: sv_tx_pma_ch" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_tx_pma_ch.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm_csr " "Found entity 1: sv_xcvr_avmm_csr" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_avmm_csr.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_avmm_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_avmm_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm_dcd " "Found entity 1: sv_xcvr_avmm_dcd" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_avmm_dcd.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_avmm_dcd.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm " "Found entity 1: sv_xcvr_avmm" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_avmm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_data_adapter " "Found entity 1: sv_xcvr_data_adapter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_data_adapter.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_native " "Found entity 1: sv_xcvr_native" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_native.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_plls " "Found entity 1: sv_xcvr_plls" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_plls.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_plls.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_10g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_10g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_10g_rx_pcs_rbc " "Found entity 1: sv_hssi_10g_rx_pcs_rbc" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_10g_rx_pcs_rbc.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_10g_rx_pcs_rbc.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_10g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_10g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_10g_tx_pcs_rbc " "Found entity 1: sv_hssi_10g_tx_pcs_rbc" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_10g_tx_pcs_rbc.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_10g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_rx_pcs_rbc " "Found entity 1: sv_hssi_8g_rx_pcs_rbc" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_8g_rx_pcs_rbc.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_tx_pcs_rbc " "Found entity 1: sv_hssi_8g_tx_pcs_rbc" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_8g_tx_pcs_rbc.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_pcs_aggregate_rbc " "Found entity 1: sv_hssi_8g_pcs_aggregate_rbc" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_common_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_common_pcs_pma_interface_rbc" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_common_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_common_pld_pcs_interface_rbc" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_pipe_gen1_2_rbc " "Found entity 1: sv_hssi_pipe_gen1_2_rbc" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_pipe_gen1_2_rbc.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_pipe_gen3_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_pipe_gen3_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_pipe_gen3_rbc " "Found entity 1: sv_hssi_pipe_gen3_rbc" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_pipe_gen3_rbc.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_pipe_gen3_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_rx_pcs_pma_interface_rbc" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_rx_pld_pcs_interface_rbc" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_tx_pcs_pma_interface_rbc" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_tx_pld_pcs_interface_rbc" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_emsip_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_emsip_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_emsip_adapter " "Found entity 1: sv_xcvr_emsip_adapter" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_pipe_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_pipe_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_pipe_native " "Found entity 1: sv_xcvr_pipe_native" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_xcvr_pipe_native.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/asmi/synthesis/asmi.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/asmi/synthesis/asmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 asmi " "Found entity 1: asmi" {  } { { "IPCORE/asmi/synthesis/asmi.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/asmi/synthesis/asmi.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986850976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986850976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/asmi/synthesis/submodules/asmi_asmi_parallel_0.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/asmi/synthesis/submodules/asmi_asmi_parallel_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 asmi_asmi_parallel_0 " "Found entity 1: asmi_asmi_parallel_0" {  } { { "IPCORE/asmi/synthesis/submodules/asmi_asmi_parallel_0.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/asmi/synthesis/submodules/asmi_asmi_parallel_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986851008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986851008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pll/pll_50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IPCORE/pll/pll_50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_50-rtl " "Found design unit 1: pll_50-rtl" {  } { { "IPCORE/pll/pll_50.vhd" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pll/pll_50.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986851009 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_50 " "Found entity 1: pll_50" {  } { { "IPCORE/pll/pll_50.vhd" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pll/pll_50.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986851009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986851009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pll/pll_50/pll_50_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pll/pll_50/pll_50_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50_0002 " "Found entity 1: pll_50_0002" {  } { { "IPCORE/pll/pll_50/pll_50_0002.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pll/pll_50/pll_50_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986851010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986851010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IPCORE/pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "IPCORE/pll/pll.vhd" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pll/pll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986851011 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "IPCORE/pll/pll.vhd" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pll/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986851011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986851011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/pll/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file IPCORE/pll/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "IPCORE/pll/pll/pll_0002.v" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/pll/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986851012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986851012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/SFL/alt_ex_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IPCORE/SFL/alt_ex_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 epcq_top-Behavioral " "Found design unit 1: epcq_top-Behavioral" {  } { { "IPCORE/SFL/alt_ex_1.vhd" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/SFL/alt_ex_1.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986851013 ""} { "Info" "ISGN_ENTITY_NAME" "1 epcq_top " "Found entity 1: epcq_top" {  } { { "IPCORE/SFL/alt_ex_1.vhd" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/SFL/alt_ex_1.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986851013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986851013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/SFL/epcq_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IPCORE/SFL/epcq_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 epcq_registers-Behavioral " "Found design unit 1: epcq_registers-Behavioral" {  } { { "IPCORE/SFL/epcq_registers.vhd" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/SFL/epcq_registers.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986851014 ""} { "Info" "ISGN_ENTITY_NAME" "1 epcq_registers " "Found entity 1: epcq_registers" {  } { { "IPCORE/SFL/epcq_registers.vhd" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/SFL/epcq_registers.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986851014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986851014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPCORE/SFL/epcq_wr_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IPCORE/SFL/epcq_wr_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 epcq_wr_data-Behavioral " "Found design unit 1: epcq_wr_data-Behavioral" {  } { { "IPCORE/SFL/epcq_wr_data.vhd" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/SFL/epcq_wr_data.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986851015 ""} { "Info" "ISGN_ENTITY_NAME" "1 epcq_wr_data " "Found entity 1: epcq_wr_data" {  } { { "IPCORE/SFL/epcq_wr_data.vhd" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/IPCORE/SFL/epcq_wr_data.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986851015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986851015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCIe_Mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PCIe_Mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCIe_Mem-schematics " "Found design unit 1: PCIe_Mem-schematics" {  } { { "PCIe_Mem.vhd" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/PCIe_Mem.vhd" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986851016 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCIe_Mem " "Found entity 1: PCIe_Mem" {  } { { "PCIe_Mem.vhd" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/PCIe_Mem.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986851016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986851016 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RTL/avl_to_asmi.vhd " "Can't analyze file -- file RTL/avl_to_asmi.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1633986851017 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "PCIe_Mem work " "Can't compile duplicate declarations of entity \"PCIe_Mem\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "PCIe_Mem PCIe_Mem.vhd work " "Instance could be entity \"PCIe_Mem\" in file PCIe_Mem.vhd compiled in library work" {  } { { "PCIe_Mem.vhd" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/PCIe_Mem.vhd" 52 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1633986851018 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "PCIe_Mem PCIe_Mem.bdf work " "Instance could be entity \"PCIe_Mem\" in file PCIe_Mem.bdf compiled in library work" {  } { { "PCIe_Mem.bdf" "" { Schematic "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/PCIe_Mem.bdf" { } } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1633986851018 ""}  } { { "PCIe_Mem.bdf" "" { Schematic "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/PCIe_Mem.bdf" { } } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633986851018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCIe_Mem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file PCIe_Mem.bdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986851018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_test_sm.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_test_sm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_test_sm " "Found entity 1: mem_test_sm" {  } { { "mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633986851019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986851019 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/output_files/PCIe_Mem.map.smsg " "Generated suppressed messages file /home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/output_files/PCIe_Mem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986851190 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1367 " "Peak virtual memory: 1367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633986851949 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 11 16:14:11 2021 " "Processing ended: Mon Oct 11 16:14:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633986851949 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633986851949 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633986851949 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633986851949 ""}
