# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 7449196822 # Weave simulation time
 time: # Simulator time breakdown
  init: 347047485182
  bound: 23657345822
  weave: 8000216070
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 65334 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 653342838 # Simulated unhalted cycles
   cCycles: 148999748 # Cycles due to contention stalls
   instrs: 100000898 # Simulated instructions
   uops: 101913095 # Retired micro-ops
   bbls: 27652711 # Basic blocks
   approxInstrs: 22402 # Instrs with approx uop decoding
   mispredBranches: 1591221 # Mispredicted branches
   condBranches: 25801002 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 35450411 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 0 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 5897 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 5881 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 731228 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 22286579 # Filtered GETS hits
   fhGETX: 2290565 # Filtered GETX hits
   hGETS: 1831991 # GETS hits
   hGETX: 3238703 # GETX hits
   mGETS: 12458327 # GETS misses
   mGETXIM: 261952 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 6078 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 1105180272 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 2408559 # GETS hits
   hGETX: 88052 # GETX hits
   mGETS: 10055665 # GETS misses
   mGETXIM: 173900 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 9456559 # Clean evictions (from lower level)
   PUTX: 3257130 # Dirty evictions (from lower level)
   INV: 32505 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 978649740 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 2032384 # GETS hits
   hGETX: 51179 # GETX hits
   mGETS: 8023281 # GETS misses
   mGETXIM: 122721 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 7425426 # Clean evictions (from lower level)
   PUTX: 2767538 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 733140180 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 2033984 # Read requests
   wr: 656322 # Write requests
   rdlat: 276892914 # Total latency experienced by read requests
   wrlat: 95679365 # Total latency experienced by write requests
   rdhits: 2428 # Read row hits
   wrhits: 2234 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 323
    12: 457
    13: 1793309
    14: 141425
    15: 49452
    16: 14194
    17: 2772
    18: 1039
    19: 1110
    20: 1238
    21: 1362
    22: 995
    23: 1454
    24: 3161
    25: 1866
    26: 528
    27: 600
    28: 645
    29: 708
    30: 1101
    31: 1486
    32: 1147
    33: 1200
    34: 1237
    35: 1382
    36: 1331
    37: 1210
    38: 1098
    39: 1114
    40: 1118
    41: 1221
    42: 1105
    43: 490
    44: 247
    45: 203
    46: 134
    47: 263
    48: 152
    49: 51
    50: 16
    51: 9
    52: 11
    53: 12
    54: 5
    55: 1
    56: 1
    57: 0
    58: 0
    59: 1
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 2032368 # Read requests
   wr: 655997 # Write requests
   rdlat: 276675077 # Total latency experienced by read requests
   wrlat: 95767209 # Total latency experienced by write requests
   rdhits: 2405 # Read row hits
   wrhits: 2257 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 315
    12: 509
    13: 1793394
    14: 139998
    15: 49166
    16: 14337
    17: 2724
    18: 1083
    19: 1030
    20: 1208
    21: 1355
    22: 1035
    23: 1344
    24: 2968
    25: 1891
    26: 475
    27: 627
    28: 639
    29: 680
    30: 1069
    31: 1456
    32: 1206
    33: 1142
    34: 1296
    35: 1419
    36: 1397
    37: 1290
    38: 1122
    39: 1169
    40: 1139
    41: 1157
    42: 1140
    43: 549
    44: 236
    45: 183
    46: 148
    47: 233
    48: 143
    49: 45
    50: 21
    51: 9
    52: 2
    53: 7
    54: 8
    55: 1
    56: 0
    57: 2
    58: 1
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 2050615 # Read requests
   wr: 655553 # Write requests
   rdlat: 279308145 # Total latency experienced by read requests
   wrlat: 95792676 # Total latency experienced by write requests
   rdhits: 2429 # Read row hits
   wrhits: 2359 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 303
    12: 609
    13: 1802758
    14: 148458
    15: 49840
    16: 12965
    17: 2427
    18: 1013
    19: 1051
    20: 1239
    21: 1311
    22: 1016
    23: 1573
    24: 3774
    25: 2052
    26: 490
    27: 599
    28: 630
    29: 781
    30: 1144
    31: 1424
    32: 1120
    33: 1172
    34: 1306
    35: 1433
    36: 1375
    37: 1261
    38: 1173
    39: 1221
    40: 1169
    41: 1183
    42: 1143
    43: 539
    44: 262
    45: 197
    46: 115
    47: 246
    48: 148
    49: 49
    50: 18
    51: 9
    52: 5
    53: 8
    54: 2
    55: 2
    56: 0
    57: 1
    58: 0
    59: 1
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 2028968 # Read requests
   wr: 655606 # Write requests
   rdlat: 276307564 # Total latency experienced by read requests
   wrlat: 95669193 # Total latency experienced by write requests
   rdhits: 2557 # Read row hits
   wrhits: 2232 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 415
    12: 504
    13: 1789389
    14: 140122
    15: 48736
    16: 14632
    17: 2491
    18: 1023
    19: 1018
    20: 1323
    21: 1425
    22: 1057
    23: 1282
    24: 3562
    25: 1851
    26: 512
    27: 578
    28: 644
    29: 744
    30: 1170
    31: 1359
    32: 1176
    33: 1202
    34: 1384
    35: 1443
    36: 1366
    37: 1217
    38: 1089
    39: 1211
    40: 1172
    41: 1137
    42: 1112
    43: 517
    44: 227
    45: 222
    46: 130
    47: 264
    48: 161
    49: 59
    50: 10
    51: 13
    52: 3
    53: 6
    54: 4
    55: 2
    56: 1
    57: 1
    58: 2
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 65334
  rqSzHist: # Run queue size histogram
   0: 65334
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 653342838
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100000898
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
