# cegen_sv
Simple synchronous 50% duty cycle clock generator with external division factor parameter, written in SystemVerilog
