

================================================================
== Vivado HLS Report for 'uplane_packetiser'
================================================================
* Date:           Sun Mar 26 23:15:26 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        uplane_packetiser
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvd1760-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     2.966|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.96>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%oran_ctrl_state_load = load i4* @oran_ctrl_state, align 1" [uplane_packetiser/uplane_packetizer.cpp:55]   --->   Operation 3 'load' 'oran_ctrl_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%PRB_fragmentation_lo = load i32* @PRB_fragmentation, align 4" [uplane_packetiser/uplane_packetizer.cpp:219]   --->   Operation 4 'load' 'PRB_fragmentation_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.69ns)   --->   "switch i4 %oran_ctrl_state_load, label %._crit_edge3213 [
    i4 0, label %0
    i4 1, label %1
    i4 2, label %2
    i4 3, label %3
    i4 4, label %4
    i4 5, label %5
    i4 6, label %6
  ]" [uplane_packetiser/uplane_packetizer.cpp:57]   --->   Operation 5 'switch' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = call i128 @_ssdm_op_Read.axis.volatile.i128P(i128* %IQ_data_V_data_V)" [uplane_packetiser/uplane_packetizer.cpp:228]   --->   Operation 6 'read' 'tmp_data_V_9' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Result_38 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_9, i32 120, i32 127)" [uplane_packetiser/uplane_packetizer.cpp:230]   --->   Operation 7 'partselect' 'p_Result_38' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_39 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_9, i32 112, i32 119)" [uplane_packetiser/uplane_packetizer.cpp:231]   --->   Operation 8 'partselect' 'p_Result_39' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_40 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_9, i32 104, i32 111)" [uplane_packetiser/uplane_packetizer.cpp:232]   --->   Operation 9 'partselect' 'p_Result_40' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_41 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_9, i32 96, i32 103)" [uplane_packetiser/uplane_packetizer.cpp:233]   --->   Operation 10 'partselect' 'p_Result_41' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_42 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_9, i32 88, i32 95)" [uplane_packetiser/uplane_packetizer.cpp:234]   --->   Operation 11 'partselect' 'p_Result_42' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_43 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_9, i32 80, i32 87)" [uplane_packetiser/uplane_packetizer.cpp:235]   --->   Operation 12 'partselect' 'p_Result_43' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_44 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_9, i32 72, i32 79)" [uplane_packetiser/uplane_packetizer.cpp:236]   --->   Operation 13 'partselect' 'p_Result_44' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_45 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_9, i32 64, i32 71)" [uplane_packetiser/uplane_packetizer.cpp:237]   --->   Operation 14 'partselect' 'p_Result_45' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_46 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_9, i32 56, i32 63)" [uplane_packetiser/uplane_packetizer.cpp:238]   --->   Operation 15 'partselect' 'p_Result_46' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_47 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_9, i32 48, i32 55)" [uplane_packetiser/uplane_packetizer.cpp:239]   --->   Operation 16 'partselect' 'p_Result_47' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_48 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_9, i32 40, i32 47)" [uplane_packetiser/uplane_packetizer.cpp:240]   --->   Operation 17 'partselect' 'p_Result_48' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_49 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_9, i32 32, i32 39)" [uplane_packetiser/uplane_packetizer.cpp:241]   --->   Operation 18 'partselect' 'p_Result_49' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_50 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_9, i32 24, i32 31)" [uplane_packetiser/uplane_packetizer.cpp:242]   --->   Operation 19 'partselect' 'p_Result_50' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_51 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_9, i32 16, i32 23)" [uplane_packetiser/uplane_packetizer.cpp:243]   --->   Operation 20 'partselect' 'p_Result_51' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_52 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_9, i32 8, i32 15)" [uplane_packetiser/uplane_packetizer.cpp:244]   --->   Operation 21 'partselect' 'p_Result_52' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln647_6 = trunc i128 %tmp_data_V_9 to i8" [uplane_packetiser/uplane_packetizer.cpp:245]   --->   Operation 22 'trunc' 'trunc_ln647_6' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%count_value_V_load = load i10* @count_value_V, align 2" [uplane_packetiser/uplane_packetizer.cpp:249]   --->   Operation 23 'load' 'count_value_V_load' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.73ns)   --->   "%add_ln214 = add i10 1, %count_value_V_load" [uplane_packetiser/uplane_packetizer.cpp:249]   --->   Operation 24 'add' 'add_ln214' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.05ns)   --->   "%icmp_ln251 = icmp eq i32 %PRB_fragmentation_lo, 30" [uplane_packetiser/uplane_packetizer.cpp:251]   --->   Operation 25 'icmp' 'icmp_ln251' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln251, label %7, label %8" [uplane_packetiser/uplane_packetizer.cpp:251]   --->   Operation 26 'br' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.82ns)   --->   "%icmp_ln879 = icmp eq i10 %add_ln214, 273" [uplane_packetiser/uplane_packetizer.cpp:257]   --->   Operation 27 'icmp' 'icmp_ln879' <Predicate = (oran_ctrl_state_load == 6 & !icmp_ln251)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.60ns)   --->   "br i1 %icmp_ln879, label %9, label %._crit_edge3214" [uplane_packetiser/uplane_packetizer.cpp:257]   --->   Operation 28 'br' <Predicate = (oran_ctrl_state_load == 6 & !icmp_ln251)> <Delay = 0.60>
ST_1 : Operation 29 [1/1] (0.60ns)   --->   "store i32 0, i32* @PRB_fragmentation, align 4" [uplane_packetiser/uplane_packetizer.cpp:263]   --->   Operation 29 'store' <Predicate = (oran_ctrl_state_load == 6 & !icmp_ln251 & icmp_ln879)> <Delay = 0.60>
ST_1 : Operation 30 [1/1] (0.60ns)   --->   "br label %._crit_edge3214" [uplane_packetiser/uplane_packetizer.cpp:265]   --->   Operation 30 'br' <Predicate = (oran_ctrl_state_load == 6 & !icmp_ln251 & icmp_ln879)> <Delay = 0.60>
ST_1 : Operation 31 [1/1] (0.60ns)   --->   "store i32 0, i32* @PRB_fragmentation, align 4" [uplane_packetiser/uplane_packetizer.cpp:254]   --->   Operation 31 'store' <Predicate = (oran_ctrl_state_load == 6 & icmp_ln251)> <Delay = 0.60>
ST_1 : Operation 32 [1/1] (0.60ns)   --->   "br label %._crit_edge3214" [uplane_packetiser/uplane_packetizer.cpp:256]   --->   Operation 32 'br' <Predicate = (oran_ctrl_state_load == 6 & icmp_ln251)> <Delay = 0.60>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%count_value_V_new_0 = phi i10 [ %add_ln214, %7 ], [ 0, %9 ], [ %add_ln214, %8 ]" [uplane_packetiser/uplane_packetizer.cpp:249]   --->   Operation 33 'phi' 'count_value_V_new_0' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%storemerge2747 = phi i3 [ 1, %7 ], [ 1, %9 ], [ -4, %8 ]"   --->   Operation 34 'phi' 'storemerge2747' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i3 %storemerge2747 to i4" [uplane_packetiser/uplane_packetizer.cpp:255]   --->   Operation 35 'zext' 'zext_ln255' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "store i4 %zext_ln255, i4* @oran_ctrl_state, align 1" [uplane_packetiser/uplane_packetizer.cpp:255]   --->   Operation 36 'store' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.79>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "store i10 %count_value_V_new_0, i10* @count_value_V, align 2" [uplane_packetiser/uplane_packetizer.cpp:249]   --->   Operation 37 'store' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "br label %._crit_edge3213" [uplane_packetiser/uplane_packetizer.cpp:274]   --->   Operation 38 'br' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = call i128 @_ssdm_op_Read.axis.volatile.i128P(i128* %IQ_data_V_data_V)" [uplane_packetiser/uplane_packetizer.cpp:200]   --->   Operation 39 'read' 'tmp_data_V_8' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_23 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_8, i32 120, i32 127)" [uplane_packetiser/uplane_packetizer.cpp:202]   --->   Operation 40 'partselect' 'p_Result_23' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_24 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_8, i32 112, i32 119)" [uplane_packetiser/uplane_packetizer.cpp:203]   --->   Operation 41 'partselect' 'p_Result_24' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_25 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_8, i32 104, i32 111)" [uplane_packetiser/uplane_packetizer.cpp:204]   --->   Operation 42 'partselect' 'p_Result_25' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_26 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_8, i32 96, i32 103)" [uplane_packetiser/uplane_packetizer.cpp:205]   --->   Operation 43 'partselect' 'p_Result_26' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_27 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_8, i32 88, i32 95)" [uplane_packetiser/uplane_packetizer.cpp:206]   --->   Operation 44 'partselect' 'p_Result_27' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_28 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_8, i32 80, i32 87)" [uplane_packetiser/uplane_packetizer.cpp:207]   --->   Operation 45 'partselect' 'p_Result_28' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_29 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_8, i32 72, i32 79)" [uplane_packetiser/uplane_packetizer.cpp:208]   --->   Operation 46 'partselect' 'p_Result_29' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_30 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_8, i32 64, i32 71)" [uplane_packetiser/uplane_packetizer.cpp:209]   --->   Operation 47 'partselect' 'p_Result_30' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_31 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_8, i32 56, i32 63)" [uplane_packetiser/uplane_packetizer.cpp:210]   --->   Operation 48 'partselect' 'p_Result_31' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_32 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_8, i32 48, i32 55)" [uplane_packetiser/uplane_packetizer.cpp:211]   --->   Operation 49 'partselect' 'p_Result_32' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_33 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_8, i32 40, i32 47)" [uplane_packetiser/uplane_packetizer.cpp:212]   --->   Operation 50 'partselect' 'p_Result_33' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_34 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_8, i32 32, i32 39)" [uplane_packetiser/uplane_packetizer.cpp:213]   --->   Operation 51 'partselect' 'p_Result_34' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_35 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_8, i32 24, i32 31)" [uplane_packetiser/uplane_packetizer.cpp:214]   --->   Operation 52 'partselect' 'p_Result_35' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_36 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_8, i32 16, i32 23)" [uplane_packetiser/uplane_packetizer.cpp:215]   --->   Operation 53 'partselect' 'p_Result_36' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_37 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_8, i32 8, i32 15)" [uplane_packetiser/uplane_packetizer.cpp:216]   --->   Operation 54 'partselect' 'p_Result_37' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln647_5 = trunc i128 %tmp_data_V_8 to i8" [uplane_packetiser/uplane_packetizer.cpp:217]   --->   Operation 55 'trunc' 'trunc_ln647_5' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.95ns)   --->   "%add_ln219 = add nsw i32 1, %PRB_fragmentation_lo" [uplane_packetiser/uplane_packetizer.cpp:219]   --->   Operation 56 'add' 'add_ln219' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.60ns)   --->   "store i32 %add_ln219, i32* @PRB_fragmentation, align 4" [uplane_packetiser/uplane_packetizer.cpp:219]   --->   Operation 57 'store' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.60>
ST_1 : Operation 58 [1/1] (0.79ns)   --->   "store i4 6, i4* @oran_ctrl_state, align 1" [uplane_packetiser/uplane_packetizer.cpp:223]   --->   Operation 58 'store' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.79>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "br label %._crit_edge3213" [uplane_packetiser/uplane_packetizer.cpp:224]   --->   Operation 59 'br' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_data_V = call i128 @_ssdm_op_Read.axis.volatile.i128P(i128* %IQ_data_V_data_V)" [uplane_packetiser/uplane_packetizer.cpp:173]   --->   Operation 60 'read' 'tmp_data_V' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 120, i32 127)" [uplane_packetiser/uplane_packetizer.cpp:175]   --->   Operation 61 'partselect' 'p_Result_3' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 112, i32 119)" [uplane_packetiser/uplane_packetizer.cpp:176]   --->   Operation 62 'partselect' 'p_Result_8' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 104, i32 111)" [uplane_packetiser/uplane_packetizer.cpp:177]   --->   Operation 63 'partselect' 'p_Result_10' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 96, i32 103)" [uplane_packetiser/uplane_packetizer.cpp:178]   --->   Operation 64 'partselect' 'p_Result_11' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 88, i32 95)" [uplane_packetiser/uplane_packetizer.cpp:179]   --->   Operation 65 'partselect' 'p_Result_12' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 80, i32 87)" [uplane_packetiser/uplane_packetizer.cpp:180]   --->   Operation 66 'partselect' 'p_Result_13' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 72, i32 79)" [uplane_packetiser/uplane_packetizer.cpp:181]   --->   Operation 67 'partselect' 'p_Result_14' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_15 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 64, i32 71)" [uplane_packetiser/uplane_packetizer.cpp:182]   --->   Operation 68 'partselect' 'p_Result_15' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_16 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 56, i32 63)" [uplane_packetiser/uplane_packetizer.cpp:183]   --->   Operation 69 'partselect' 'p_Result_16' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_17 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 48, i32 55)" [uplane_packetiser/uplane_packetizer.cpp:184]   --->   Operation 70 'partselect' 'p_Result_17' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_18 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 40, i32 47)" [uplane_packetiser/uplane_packetizer.cpp:185]   --->   Operation 71 'partselect' 'p_Result_18' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_19 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 32, i32 39)" [uplane_packetiser/uplane_packetizer.cpp:186]   --->   Operation 72 'partselect' 'p_Result_19' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_20 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 24, i32 31)" [uplane_packetiser/uplane_packetizer.cpp:187]   --->   Operation 73 'partselect' 'p_Result_20' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_21 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 16, i32 23)" [uplane_packetiser/uplane_packetizer.cpp:188]   --->   Operation 74 'partselect' 'p_Result_21' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_22 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 8, i32 15)" [uplane_packetiser/uplane_packetizer.cpp:189]   --->   Operation 75 'partselect' 'p_Result_22' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln647_4 = trunc i128 %tmp_data_V to i8" [uplane_packetiser/uplane_packetizer.cpp:190]   --->   Operation 76 'trunc' 'trunc_ln647_4' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.79ns)   --->   "store i4 5, i4* @oran_ctrl_state, align 1" [uplane_packetiser/uplane_packetizer.cpp:195]   --->   Operation 77 'store' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.79>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "br label %._crit_edge3213" [uplane_packetiser/uplane_packetizer.cpp:196]   --->   Operation 78 'br' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %application_header_V)" [uplane_packetiser/uplane_packetizer.cpp:119]   --->   Operation 79 'read' 'tmp_2' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_payloadVersion_V = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %tmp_2, i32 1, i32 3)" [uplane_packetiser/oran_header.h:83->uplane_packetiser/uplane_packetizer.cpp:119]   --->   Operation 80 'partselect' 'tmp_payloadVersion_V' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_filterIndex_V_lo = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_2, i32 4, i32 7)" [uplane_packetiser/oran_header.h:83->uplane_packetiser/uplane_packetizer.cpp:119]   --->   Operation 81 'partselect' 'tmp_filterIndex_V_lo' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_frameId_V_load_n = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_2, i32 8, i32 15)" [uplane_packetiser/oran_header.h:83->uplane_packetiser/uplane_packetizer.cpp:119]   --->   Operation 82 'partselect' 'tmp_frameId_V_load_n' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_subframeId_V_loa = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_2, i32 16, i32 19)" [uplane_packetiser/oran_header.h:83->uplane_packetiser/uplane_packetizer.cpp:119]   --->   Operation 83 'partselect' 'tmp_subframeId_V_loa' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_startsymbolId_V_s = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %tmp_2, i32 26, i32 31)" [uplane_packetiser/oran_header.h:83->uplane_packetiser/uplane_packetizer.cpp:119]   --->   Operation 84 'partselect' 'tmp_startsymbolId_V_s' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_4 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_2, i32 22, i32 25)" [uplane_packetiser/uplane_packetizer.cpp:124]   --->   Operation 85 'partselect' 'p_Result_4' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_5 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %tmp_2, i32 20, i32 21)" [uplane_packetiser/uplane_packetizer.cpp:127]   --->   Operation 86 'partselect' 'p_Result_5' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_3 = call i48 @_ssdm_op_Read.axis.volatile.i48P(i48* %section_header_V)" [uplane_packetiser/uplane_packetizer.cpp:140]   --->   Operation 87 'read' 'tmp_3' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_numPrbu_V_load_n = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %tmp_3, i32 24, i32 31)" [uplane_packetiser/oran_header.h:93->uplane_packetiser/uplane_packetizer.cpp:140]   --->   Operation 88 'partselect' 'tmp_numPrbu_V_load_n' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_7 = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %tmp_3, i32 4, i32 11)" [uplane_packetiser/uplane_packetizer.cpp:142]   --->   Operation 89 'partselect' 'p_Result_7' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_9 = call i2 @_ssdm_op_PartSelect.i2.i48.i32.i32(i48 %tmp_3, i32 22, i32 23)" [uplane_packetiser/uplane_packetizer.cpp:143]   --->   Operation 90 'partselect' 'p_Result_9' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln647_3 = trunc i48 %tmp_3 to i4" [uplane_packetiser/uplane_packetizer.cpp:146]   --->   Operation 91 'trunc' 'trunc_ln647_3' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %tmp_3, i32 14, i32 21)" [uplane_packetiser/uplane_packetizer.cpp:147]   --->   Operation 92 'partselect' 'p_Result_1' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_5 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %tmp_3, i32 24, i32 47)" [uplane_packetiser/uplane_packetizer.cpp:150]   --->   Operation 93 'partselect' 'tmp_5' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i48.i32.i32(i48 %tmp_3, i32 13, i32 12)" [uplane_packetiser/uplane_packetizer.cpp:150]   --->   Operation 94 'partselect' 'tmp_6' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_2, i32 26, i32 29)" [uplane_packetiser/uplane_packetizer.cpp:162]   --->   Operation 95 'partselect' 'trunc_ln' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.79ns)   --->   "store i4 4, i4* @oran_ctrl_state, align 1" [uplane_packetiser/uplane_packetizer.cpp:170]   --->   Operation 96 'store' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.79>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "br label %._crit_edge3213" [uplane_packetiser/uplane_packetizer.cpp:171]   --->   Operation 97 'br' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %eCPRI_header_V)" [uplane_packetiser/uplane_packetizer.cpp:97]   --->   Operation 98 'read' 'tmp_1' <Predicate = (oran_ctrl_state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_msg_type_V_load_s = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_1, i32 8, i32 15)" [uplane_packetiser/oran_header.h:75->uplane_packetiser/uplane_packetizer.cpp:97]   --->   Operation 99 'partselect' 'tmp_msg_type_V_load_s' <Predicate = (oran_ctrl_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_payload_size_V_l = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_1, i32 16, i32 31)" [uplane_packetiser/oran_header.h:75->uplane_packetiser/uplane_packetizer.cpp:97]   --->   Operation 100 'partselect' 'tmp_payload_size_V_l' <Predicate = (oran_ctrl_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_pcid1_V_load_new = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_1, i32 32, i32 47)" [uplane_packetiser/oran_header.h:75->uplane_packetiser/uplane_packetizer.cpp:97]   --->   Operation 101 'partselect' 'tmp_pcid1_V_load_new' <Predicate = (oran_ctrl_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_seqid_V_load_new = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_1, i32 48, i32 63)" [uplane_packetiser/oran_header.h:75->uplane_packetiser/uplane_packetizer.cpp:97]   --->   Operation 102 'partselect' 'tmp_seqid_V_load_new' <Predicate = (oran_ctrl_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "store i16 %tmp_payload_size_V_l, i16* @ecpri_header_payload, align 2" [uplane_packetiser/oran_header.h:75->uplane_packetiser/uplane_packetizer.cpp:97]   --->   Operation 103 'store' <Predicate = (oran_ctrl_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "store i16 %tmp_pcid1_V_load_new, i16* @ecpri_header_pcid1_V, align 2" [uplane_packetiser/oran_header.h:75->uplane_packetiser/uplane_packetizer.cpp:97]   --->   Operation 104 'store' <Predicate = (oran_ctrl_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "store i16 %tmp_seqid_V_load_new, i16* @ecpri_header_seqid_V, align 2" [uplane_packetiser/oran_header.h:75->uplane_packetiser/uplane_packetizer.cpp:97]   --->   Operation 105 'store' <Predicate = (oran_ctrl_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.79ns)   --->   "store i4 3, i4* @oran_ctrl_state, align 1" [uplane_packetiser/uplane_packetizer.cpp:105]   --->   Operation 106 'store' <Predicate = (oran_ctrl_state_load == 2)> <Delay = 0.79>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "br label %._crit_edge3213" [uplane_packetiser/uplane_packetizer.cpp:107]   --->   Operation 107 'br' <Predicate = (oran_ctrl_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_0 = call i112 @_ssdm_op_Read.axis.volatile.i112P(i112* %Ethernet_header_V)" [uplane_packetiser/uplane_packetizer.cpp:71]   --->   Operation 108 'read' 'tmp_0' <Predicate = (oran_ctrl_state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 109 [1/1] (0.79ns)   --->   "store i4 2, i4* @oran_ctrl_state, align 1" [uplane_packetiser/uplane_packetizer.cpp:87]   --->   Operation 109 'store' <Predicate = (oran_ctrl_state_load == 1)> <Delay = 0.79>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "br label %._crit_edge3213" [uplane_packetiser/uplane_packetizer.cpp:88]   --->   Operation 110 'br' <Predicate = (oran_ctrl_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.60ns)   --->   "store i32 0, i32* @PRB_fragmentation, align 4" [uplane_packetiser/uplane_packetizer.cpp:64]   --->   Operation 111 'store' <Predicate = (oran_ctrl_state_load == 0)> <Delay = 0.60>
ST_1 : Operation 112 [1/1] (0.79ns)   --->   "store i4 1, i4* @oran_ctrl_state, align 1" [uplane_packetiser/uplane_packetizer.cpp:67]   --->   Operation 112 'store' <Predicate = (oran_ctrl_state_load == 0)> <Delay = 0.79>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "br label %._crit_edge3213" [uplane_packetiser/uplane_packetizer.cpp:68]   --->   Operation 113 'br' <Predicate = (oran_ctrl_state_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48* %section_header_V), !map !156"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %application_header_V), !map !178"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %eCPRI_header_V), !map !200"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i112* %Ethernet_header_V), !map !216"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %IQ_data_V_data_V), !map !226"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %eth_data_V_data_V), !map !230"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %eth_data_V_keep_V), !map !234"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %eth_data_V_last_V), !map !238"   --->   Operation 121 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_out), !map !242"   --->   Operation 122 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %symbol_number_V), !map !246"   --->   Operation 123 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %Total_PRB_count_V), !map !250"   --->   Operation 124 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %symbol_id_check_V), !map !254"   --->   Operation 125 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @uplane_packetiser_st) nounwind"   --->   Operation 126 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %application_header_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [uplane_packetiser/uplane_packetizer.cpp:21]   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %eth_data_V_data_V, i16* %eth_data_V_keep_V, i1* %eth_data_V_last_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [uplane_packetiser/uplane_packetizer.cpp:22]   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %IQ_data_V_data_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [uplane_packetiser/uplane_packetizer.cpp:23]   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i112* %Ethernet_header_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [uplane_packetiser/uplane_packetizer.cpp:24]   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %section_header_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [uplane_packetiser/uplane_packetizer.cpp:25]   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %eCPRI_header_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [uplane_packetiser/uplane_packetizer.cpp:26]   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %state_out, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [uplane_packetiser/uplane_packetizer.cpp:27]   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %Total_PRB_count_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [uplane_packetiser/uplane_packetizer.cpp:28]   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %symbol_number_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [uplane_packetiser/uplane_packetizer.cpp:29]   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [uplane_packetiser/uplane_packetizer.cpp:30]   --->   Operation 136 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [uplane_packetiser/uplane_packetizer.cpp:31]   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i4* @oran_ctrl_state, i32 1, [1 x i8]* @p_str) nounwind" [uplane_packetiser/uplane_packetizer.cpp:54]   --->   Operation 138 'specreset' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i4 %oran_ctrl_state_load to i8" [uplane_packetiser/uplane_packetizer.cpp:55]   --->   Operation 139 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %state_out, i8 %zext_ln55)" [uplane_packetiser/uplane_packetizer.cpp:55]   --->   Operation 140 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_56 = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %trunc_ln647_6, i8 %p_Result_52, i8 %p_Result_51, i8 %p_Result_50, i8 %p_Result_49, i8 %p_Result_48, i8 %p_Result_47, i8 %p_Result_46, i8 %p_Result_45, i8 %p_Result_44, i8 %p_Result_43, i8 %p_Result_42, i8 %p_Result_41, i8 %p_Result_40, i8 %p_Result_39, i8 %p_Result_38)" [uplane_packetiser/uplane_packetizer.cpp:245]   --->   Operation 141 'bitconcatenate' 'p_Result_56' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.60ns)   --->   "store i12 0, i12* @PRB_count_V, align 2" [uplane_packetiser/uplane_packetizer.cpp:262]   --->   Operation 142 'store' <Predicate = (oran_ctrl_state_load == 6 & !icmp_ln251 & icmp_ln879)> <Delay = 0.60>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_last_V = phi i1 [ true, %7 ], [ true, %9 ], [ false, %8 ]"   --->   Operation 143 'phi' 'tmp_last_V' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i16P.i1P(i128* %eth_data_V_data_V, i16* %eth_data_V_keep_V, i1* %eth_data_V_last_V, i128 %p_Result_56, i16 -1, i1 %tmp_last_V)" [uplane_packetiser/uplane_packetizer.cpp:272]   --->   Operation 144 'write' <Predicate = (oran_ctrl_state_load == 6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_55 = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %trunc_ln647_5, i8 %p_Result_37, i8 %p_Result_36, i8 %p_Result_35, i8 %p_Result_34, i8 %p_Result_33, i8 %p_Result_32, i8 %p_Result_31, i8 %p_Result_30, i8 %p_Result_29, i8 %p_Result_28, i8 %p_Result_27, i8 %p_Result_26, i8 %p_Result_25, i8 %p_Result_24, i8 %p_Result_23)" [uplane_packetiser/uplane_packetizer.cpp:217]   --->   Operation 145 'bitconcatenate' 'p_Result_55' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i16P.i1P(i128* %eth_data_V_data_V, i16* %eth_data_V_keep_V, i1* %eth_data_V_last_V, i128 %p_Result_55, i16 -1, i1 false)" [uplane_packetiser/uplane_packetizer.cpp:222]   --->   Operation 146 'write' <Predicate = (oran_ctrl_state_load == 5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_54 = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %trunc_ln647_4, i8 %p_Result_22, i8 %p_Result_21, i8 %p_Result_20, i8 %p_Result_19, i8 %p_Result_18, i8 %p_Result_17, i8 %p_Result_16, i8 %p_Result_15, i8 %p_Result_14, i8 %p_Result_13, i8 %p_Result_12, i8 %p_Result_11, i8 %p_Result_10, i8 %p_Result_8, i8 %p_Result_3)" [uplane_packetiser/uplane_packetizer.cpp:190]   --->   Operation 147 'bitconcatenate' 'p_Result_54' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i16P.i1P(i128* %eth_data_V_data_V, i16* %eth_data_V_keep_V, i1* %eth_data_V_last_V, i128 %p_Result_54, i16 -1, i1 false)" [uplane_packetiser/uplane_packetizer.cpp:194]   --->   Operation 148 'write' <Predicate = (oran_ctrl_state_load == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%p_Val2_s = load i16* @ecpri_header_payload, align 2" [uplane_packetiser/uplane_packetizer.cpp:112]   --->   Operation 149 'load' 'p_Val2_s' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_s, i32 8, i32 15)" [uplane_packetiser/uplane_packetizer.cpp:112]   --->   Operation 150 'partselect' 'p_Result_6' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i16 %p_Val2_s to i8" [uplane_packetiser/uplane_packetizer.cpp:113]   --->   Operation 151 'trunc' 'trunc_ln647' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i16* @ecpri_header_pcid1_V, align 2" [uplane_packetiser/uplane_packetizer.cpp:114]   --->   Operation 152 'load' 'p_Val2_1' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_s_15 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_1, i32 8, i32 15)" [uplane_packetiser/uplane_packetizer.cpp:114]   --->   Operation 153 'partselect' 'p_Result_s_15' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i16 %p_Val2_1 to i8" [uplane_packetiser/uplane_packetizer.cpp:115]   --->   Operation 154 'trunc' 'trunc_ln647_1' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%p_Val2_2 = load i16* @ecpri_header_seqid_V, align 2" [uplane_packetiser/uplane_packetizer.cpp:116]   --->   Operation 155 'load' 'p_Val2_2' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%p_Result_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_2, i32 8, i32 15)" [uplane_packetiser/uplane_packetizer.cpp:116]   --->   Operation 156 'partselect' 'p_Result_2' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln647_2 = trunc i16 %p_Val2_2 to i8" [uplane_packetiser/uplane_packetizer.cpp:117]   --->   Operation 157 'trunc' 'trunc_ln647_2' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i6P(i6* %symbol_id_check_V, i6 %tmp_startsymbolId_V_s)" [uplane_packetiser/uplane_packetizer.cpp:138]   --->   Operation 158 'write' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_53 = call i128 @_ssdm_op_BitConcatenate.i128.i24.i8.i4.i2.i2.i8.i2.i6.i4.i4.i8.i1.i3.i4.i8.i8.i8.i8.i8.i8(i24 %tmp_5, i8 %p_Result_1, i4 %trunc_ln647_3, i2 %tmp_6, i2 %p_Result_9, i8 %p_Result_7, i2 %p_Result_5, i6 %tmp_startsymbolId_V_s, i4 %tmp_subframeId_V_loa, i4 %p_Result_4, i8 %tmp_frameId_V_load_n, i1 false, i3 %tmp_payloadVersion_V, i4 %tmp_filterIndex_V_lo, i8 %trunc_ln647_2, i8 %p_Result_2, i8 %trunc_ln647_1, i8 %p_Result_s_15, i8 %trunc_ln647, i8 %p_Result_6)" [uplane_packetiser/uplane_packetizer.cpp:150]   --->   Operation 159 'bitconcatenate' 'p_Result_53' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i4P(i4* %symbol_number_V, i4 %trunc_ln)" [uplane_packetiser/uplane_packetizer.cpp:163]   --->   Operation 160 'write' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%PRB_count_V_load = load i12* @PRB_count_V, align 2" [uplane_packetiser/uplane_packetizer.cpp:165]   --->   Operation 161 'load' 'PRB_count_V_load' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i8 %tmp_numPrbu_V_load_n to i12" [uplane_packetiser/uplane_packetizer.cpp:165]   --->   Operation 162 'zext' 'zext_ln209' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.77ns)   --->   "%add_ln209 = add i12 %zext_ln209, %PRB_count_V_load" [uplane_packetiser/uplane_packetizer.cpp:165]   --->   Operation 163 'add' 'add_ln209' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.60ns)   --->   "store i12 %add_ln209, i12* @PRB_count_V, align 2" [uplane_packetiser/uplane_packetizer.cpp:165]   --->   Operation 164 'store' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.60>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i12P(i12* %Total_PRB_count_V, i12 %add_ln209)" [uplane_packetiser/uplane_packetizer.cpp:166]   --->   Operation 165 'write' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i16P.i1P(i128* %eth_data_V_data_V, i16* %eth_data_V_keep_V, i1* %eth_data_V_last_V, i128 %p_Result_53, i16 -1, i1 false)" [uplane_packetiser/uplane_packetizer.cpp:169]   --->   Operation 166 'write' <Predicate = (oran_ctrl_state_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %tmp_msg_type_V_load_s, i24 1113774)" [uplane_packetiser/uplane_packetizer.cpp:100]   --->   Operation 167 'bitconcatenate' 'tmp_4' <Predicate = (oran_ctrl_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%p_Result_s = call i128 @_ssdm_op_PartSet.i128.i128.i32.i32.i32(i128 undef, i32 %tmp_4, i32 0, i32 31)" [uplane_packetiser/uplane_packetizer.cpp:100]   --->   Operation 168 'partset' 'p_Result_s' <Predicate = (oran_ctrl_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i16P.i1P(i128* %eth_data_V_data_V, i16* %eth_data_V_keep_V, i1* %eth_data_V_last_V, i128 %p_Result_s, i16 15, i1 false)" [uplane_packetiser/uplane_packetizer.cpp:104]   --->   Operation 169 'write' <Predicate = (oran_ctrl_state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i16P.i1P(i128* %eth_data_V_data_V, i16* %eth_data_V_keep_V, i1* %eth_data_V_last_V, i128 1329238242606554472656667684588486655, i16 -1, i1 false)" [uplane_packetiser/uplane_packetizer.cpp:86]   --->   Operation 170 'write' <Predicate = (oran_ctrl_state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 171 [1/1] (0.60ns)   --->   "store i12 0, i12* @PRB_count_V, align 2" [uplane_packetiser/uplane_packetizer.cpp:63]   --->   Operation 171 'store' <Predicate = (oran_ctrl_state_load == 0)> <Delay = 0.60>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "ret void" [uplane_packetiser/uplane_packetizer.cpp:291]   --->   Operation 172 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.4ns.

 <State 1>: 2.97ns
The critical path consists of the following:
	'load' operation ('count_value_V_load', uplane_packetiser/uplane_packetizer.cpp:249) on static variable 'count_value_V' [69]  (0 ns)
	'add' operation ('add_ln214', uplane_packetiser/uplane_packetizer.cpp:249) [70]  (0.736 ns)
	'icmp' operation ('icmp_ln879', uplane_packetiser/uplane_packetizer.cpp:257) [74]  (0.829 ns)
	multiplexor before 'phi' operation ('storemerge2747') [86]  (0.605 ns)
	'phi' operation ('storemerge2747') [86]  (0 ns)
	'store' operation ('store_ln255', uplane_packetiser/uplane_packetizer.cpp:255) of variable 'zext_ln255', uplane_packetiser/uplane_packetizer.cpp:255 on static variable 'oran_ctrl_state' [88]  (0.796 ns)

 <State 2>: 1.38ns
The critical path consists of the following:
	'load' operation ('PRB_count_V_load', uplane_packetiser/uplane_packetizer.cpp:165) on static variable 'PRB_count_V' [168]  (0 ns)
	'add' operation ('add_ln209', uplane_packetiser/uplane_packetizer.cpp:165) [170]  (0.77 ns)
	'store' operation ('store_ln165', uplane_packetiser/uplane_packetizer.cpp:165) of variable 'add_ln209', uplane_packetiser/uplane_packetizer.cpp:165 on static variable 'PRB_count_V' [171]  (0.605 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
