Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jan 18 18:34:55 2025
| Host         : LAPTOP-I4I07TAE running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -hierarchical -file digilent_arty_s7_utilization_hierarchical_place.rpt
| Design       : digilent_arty_s7
| Device       : 7s50csga324-1
| Design State : Fully Placed
------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------+----------------------+------------+------------+---------+------+------+--------+--------+------------+
|                 Instance                 |        Module        | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------------+----------------------+------------+------------+---------+------+------+--------+--------+------------+
| digilent_arty_s7                         |                (top) |       3479 |       3333 |     144 |    2 | 3032 |     10 |     19 |          0 |
|   (digilent_arty_s7)                     |                (top) |       2257 |       2111 |     144 |    2 | 2282 |     10 |     17 |          0 |
|   VexRiscv                               |             VexRiscv |       1223 |       1223 |       0 |    0 |  750 |      0 |      2 |          0 |
|     (VexRiscv)                           |             VexRiscv |        934 |        934 |       0 |    0 |  717 |      0 |      2 |          0 |
|     IBusSimplePlugin_rspJoin_rspBuffer_c | StreamFifoLowLatency |        296 |        296 |       0 |    0 |   33 |      0 |      0 |          0 |
+------------------------------------------+----------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


