// Seed: 3660691905
module module_0 (
    output logic id_0,
    input tri1 id_1,
    input wand id_2,
    input supply1 id_3,
    output wire id_4,
    input wand id_5,
    output tri0 id_6,
    output tri0 id_7,
    output tri1 id_8,
    input tri0 id_9,
    output supply1 id_10,
    output wor id_11,
    output tri id_12,
    output tri id_13,
    input wire id_14,
    output supply0 id_15
);
  final id_0 <= id_14 + (1);
  wire  id_17;
  uwire id_18, id_19 = 1 || (id_18);
endmodule
module module_1 (
    input logic id_0,
    input tri1 id_1,
    input wor id_2,
    output logic id_3,
    input tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    input tri id_7,
    input wand id_8
);
  rtran (1);
  wire id_10;
  always id_3 <= id_0;
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4,
      id_8,
      id_6,
      id_5,
      id_6,
      id_6,
      id_6,
      id_1,
      id_6,
      id_6,
      id_6,
      id_6,
      id_8,
      id_6
  );
endmodule
