

================================================================
== Vitis HLS Report for 'Conv2D_HW'
================================================================
* Date:           Sun Mar 23 15:50:54 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_CNN_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_34_3                 |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 23 
21 --> 22 
22 --> 20 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%y_V = alloca i32 1"   --->   Operation 28 'alloca' 'y_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%iFilter_V = alloca i32 1"   --->   Operation 29 'alloca' 'iFilter_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten81 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%convHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convHeight"   --->   Operation 31 'read' 'convHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convWidth"   --->   Operation 32 'read' 'convWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%inputHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputHeight"   --->   Operation 33 'read' 'inputHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%inputWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputWidth"   --->   Operation 34 'read' 'inputWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%numFilters_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numFilters"   --->   Operation 35 'read' 'numFilters_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%numChannels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numChannels"   --->   Operation 36 'read' 'numChannels_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%coeffs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coeffs"   --->   Operation 37 'read' 'coeffs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 38 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 39 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%acc_loc = alloca i64 1"   --->   Operation 40 'alloca' 'acc_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln32 = store i65 0, i65 %indvar_flatten81" [HLS/conv2d.cpp:32]   --->   Operation 41 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %iFilter_V" [HLS/conv2d.cpp:32]   --->   Operation 42 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %y_V" [HLS/conv2d.cpp:32]   --->   Operation 43 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i32 %convHeight_read" [HLS/conv2d.cpp:15]   --->   Operation 44 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i32 %convWidth_read" [HLS/conv2d.cpp:15]   --->   Operation 45 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (6.91ns)   --->   "%mul_ln15 = mul i64 %zext_ln15, i64 %zext_ln15_1" [HLS/conv2d.cpp:15]   --->   Operation 46 'mul' 'mul_ln15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 47 [1/2] (6.91ns)   --->   "%mul_ln15 = mul i64 %zext_ln15, i64 %zext_ln15_1" [HLS/conv2d.cpp:15]   --->   Operation 47 'mul' 'mul_ln15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i32 %numChannels_read" [HLS/conv2d.cpp:15]   --->   Operation 48 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i64 %mul_ln15" [HLS/conv2d.cpp:15]   --->   Operation 49 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [5/5] (6.97ns)   --->   "%mul_ln15_1 = mul i96 %zext_ln15_2, i96 %zext_ln15_3" [HLS/conv2d.cpp:15]   --->   Operation 50 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 51 [4/5] (6.97ns)   --->   "%mul_ln15_1 = mul i96 %zext_ln15_2, i96 %zext_ln15_3" [HLS/conv2d.cpp:15]   --->   Operation 51 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%inputHeight_cast = zext i32 %inputHeight_read"   --->   Operation 52 'zext' 'inputHeight_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (2.55ns)   --->   "%sub_i_i464 = add i33 %inputHeight_cast, i33 8589934590"   --->   Operation 53 'add' 'sub_i_i464' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [3/5] (6.97ns)   --->   "%mul_ln15_1 = mul i96 %zext_ln15_2, i96 %zext_ln15_3" [HLS/conv2d.cpp:15]   --->   Operation 54 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%convHeight_cast = zext i32 %convHeight_read"   --->   Operation 55 'zext' 'convHeight_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%convWidth_cast = zext i32 %convWidth_read"   --->   Operation 56 'zext' 'convWidth_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [2/2] (6.91ns)   --->   "%tmp1 = mul i62 %convWidth_cast, i62 %convHeight_cast"   --->   Operation 57 'mul' 'tmp1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [2/5] (6.97ns)   --->   "%mul_ln15_1 = mul i96 %zext_ln15_2, i96 %zext_ln15_3" [HLS/conv2d.cpp:15]   --->   Operation 58 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i32 %numFilters_read" [HLS/conv2d.cpp:15]   --->   Operation 59 'zext' 'zext_ln15_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i33 %sub_i_i464" [HLS/conv2d.cpp:15]   --->   Operation 60 'zext' 'zext_ln15_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [2/2] (6.91ns)   --->   "%mul_ln15_2 = mul i65 %zext_ln15_4, i65 %zext_ln15_5" [HLS/conv2d.cpp:15]   --->   Operation 61 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [HLS/conv2d.cpp:15]   --->   Operation 62 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 200000, void @empty_6, void @empty_17, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_16, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_1, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_2, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numChannels"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_3, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numFilters"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_8, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputWidth"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_9, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputHeight"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_10, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convWidth"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_11, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convHeight"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_13, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%inputWidth_cast = zext i32 %inputWidth_read"   --->   Operation 90 'zext' 'inputWidth_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (2.55ns)   --->   "%sub_i_i434 = add i33 %inputWidth_cast, i33 8589934590"   --->   Operation 91 'add' 'sub_i_i434' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%numChannels_cast = zext i32 %numChannels_read"   --->   Operation 92 'zext' 'numChannels_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (2.48ns)   --->   "%cmp_i4111128 = icmp_sgt  i33 %sub_i_i434, i33 0"   --->   Operation 93 'icmp' 'cmp_i4111128' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%add_ln32_cast = sext i33 %sub_i_i464"   --->   Operation 94 'sext' 'add_ln32_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %inputWidth_read, i2 0"   --->   Operation 95 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%p_cast = zext i34 %tmp_1"   --->   Operation 96 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (2.63ns)   --->   "%tmp2 = add i35 %p_cast, i35 34359738360"   --->   Operation 97 'add' 'tmp2' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i35 %tmp2" [HLS/conv2d.cpp:34]   --->   Operation 98 'sext' 'sext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (2.55ns)   --->   "%add_ln34 = add i32 %inputWidth_read, i32 4294967294" [HLS/conv2d.cpp:34]   --->   Operation 99 'add' 'add_ln34' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.69ns)   --->   "%empty = select i1 %cmp_i4111128, i32 %add_ln34, i32 0" [HLS/conv2d.cpp:34]   --->   Operation 100 'select' 'empty' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 101 [1/2] (6.91ns)   --->   "%tmp1 = mul i62 %convWidth_cast, i62 %convHeight_cast"   --->   Operation 101 'mul' 'tmp1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/5] (6.97ns)   --->   "%mul_ln15_1 = mul i96 %zext_ln15_2, i96 %zext_ln15_3" [HLS/conv2d.cpp:15]   --->   Operation 102 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/2] (6.91ns)   --->   "%mul_ln15_2 = mul i65 %zext_ln15_4, i65 %zext_ln15_5" [HLS/conv2d.cpp:15]   --->   Operation 103 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (2.47ns)   --->   "%icmp_ln1027 = icmp_eq  i32 %convWidth_read, i32 0"   --->   Operation 104 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_34_3" [HLS/conv2d.cpp:32]   --->   Operation 105 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.54>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%y_V_2 = load i32 %y_V"   --->   Operation 106 'load' 'y_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%indvar_flatten81_load = load i65 %indvar_flatten81"   --->   Operation 107 'load' 'indvar_flatten81_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i32 %y_V_2"   --->   Operation 108 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (2.48ns)   --->   "%icmp_ln1027_1 = icmp_sgt  i33 %sub_i_i464, i33 %zext_ln1027"   --->   Operation 109 'icmp' 'icmp_ln1027_1' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (2.78ns)   --->   "%icmp_ln1027_3 = icmp_eq  i65 %indvar_flatten81_load, i65 %mul_ln15_2"   --->   Operation 110 'icmp' 'icmp_ln1027_3' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (3.54ns)   --->   "%add_ln1027 = add i65 %indvar_flatten81_load, i65 1"   --->   Operation 111 'add' 'add_ln1027' <Predicate = true> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027_3, void %for.inc70.loopexit, void %for.end72.loopexit"   --->   Operation 112 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%iFilter_V_load = load i32 %iFilter_V"   --->   Operation 113 'load' 'iFilter_V_load' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.69ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_1, i32 %y_V_2, i32 0"   --->   Operation 114 'select' 'select_ln1027' <Predicate = (!icmp_ln1027_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (2.55ns)   --->   "%add_ln840 = add i32 %iFilter_V_load, i32 1"   --->   Operation 115 'add' 'add_ln840' <Predicate = (!icmp_ln1027_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.69ns)   --->   "%select_ln1027_1 = select i1 %icmp_ln1027_1, i32 %iFilter_V_load, i32 %add_ln840"   --->   Operation 116 'select' 'select_ln1027_1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln53 = ret" [HLS/conv2d.cpp:53]   --->   Operation 117 'ret' 'ret_ln53' <Predicate = (icmp_ln1027_3)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i32 %select_ln1027_1"   --->   Operation 118 'zext' 'zext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [2/2] (6.91ns)   --->   "%mul_ln1027 = mul i64 %zext_ln1027_1, i64 %add_ln32_cast"   --->   Operation 119 'mul' 'mul_ln1027' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 120 [1/2] (6.91ns)   --->   "%mul_ln1027 = mul i64 %zext_ln1027_1, i64 %add_ln32_cast"   --->   Operation 120 'mul' 'mul_ln1027' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.52>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%y_V_cast12 = zext i32 %select_ln1027"   --->   Operation 121 'zext' 'y_V_cast12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (3.52ns)   --->   "%tmp = add i64 %mul_ln1027, i64 %y_V_cast12"   --->   Operation 122 'add' 'tmp' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.97>
ST_13 : Operation 123 [5/5] (6.97ns)   --->   "%empty_38 = mul i64 %tmp, i64 %sext_ln34_1"   --->   Operation 123 'mul' 'empty_38' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 124 [4/5] (6.97ns)   --->   "%empty_38 = mul i64 %tmp, i64 %sext_ln34_1"   --->   Operation 124 'mul' 'empty_38' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 125 [3/5] (6.97ns)   --->   "%empty_38 = mul i64 %tmp, i64 %sext_ln34_1"   --->   Operation 125 'mul' 'empty_38' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.97>
ST_16 : Operation 126 [2/5] (6.97ns)   --->   "%empty_38 = mul i64 %tmp, i64 %sext_ln34_1"   --->   Operation 126 'mul' 'empty_38' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.97>
ST_17 : Operation 127 [1/5] (6.97ns)   --->   "%empty_38 = mul i64 %tmp, i64 %sext_ln34_1"   --->   Operation 127 'mul' 'empty_38' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1027_2 = zext i32 %select_ln1027_1"   --->   Operation 128 'zext' 'zext_ln1027_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 129 [2/2] (6.91ns)   --->   "%mul_ln1027_1 = mul i62 %zext_ln1027_2, i62 %numChannels_cast"   --->   Operation 129 'mul' 'mul_ln1027_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 130 [1/1] (3.52ns)   --->   "%empty_39 = add i64 %empty_38, i64 %output_r_read"   --->   Operation 130 'add' 'empty_39' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_39, i32 2, i32 63" [HLS/conv2d.cpp:34]   --->   Operation 131 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i62 %trunc_ln" [HLS/conv2d.cpp:34]   --->   Operation 132 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln34" [HLS/conv2d.cpp:34]   --->   Operation 133 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_str"   --->   Operation 134 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/2] (6.91ns)   --->   "%mul_ln1027_1 = mul i62 %zext_ln1027_2, i62 %numChannels_cast"   --->   Operation 135 'mul' 'mul_ln1027_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [HLS/conv2d.cpp:33]   --->   Operation 136 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (7.30ns)   --->   "%empty_40 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 %empty" [HLS/conv2d.cpp:34]   --->   Operation 137 'writereq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 138 [1/1] (1.58ns)   --->   "%br_ln34 = br void %VITIS_LOOP_37_4" [HLS/conv2d.cpp:34]   --->   Operation 138 'br' 'br_ln34' <Predicate = true> <Delay = 1.58>

State 20 <SV = 19> <Delay = 4.14>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%x_V = phi i32 0, void %for.inc70.loopexit, i32 %x_V_1, void %VITIS_LOOP_37_4.split"   --->   Operation 139 'phi' 'x_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1027_3 = zext i32 %x_V"   --->   Operation 140 'zext' 'zext_ln1027_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (2.48ns)   --->   "%icmp_ln1027_2 = icmp_sgt  i33 %sub_i_i434, i33 %zext_ln1027_3"   --->   Operation 141 'icmp' 'icmp_ln1027_2' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 142 [1/1] (2.55ns)   --->   "%x_V_1 = add i32 %x_V, i32 1"   --->   Operation 142 'add' 'x_V_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln1027_2, void %for.inc67.loopexit, void %VITIS_LOOP_37_4.split" [HLS/conv2d.cpp:34]   --->   Operation 143 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [2/2] (0.00ns)   --->   "%call_ln1027 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, i32 %gmem, i32 %inputHeight_read, i32 %select_ln1027, i32 %convWidth_read, i96 %mul_ln15_1, i64 %mul_ln15, i62 %mul_ln1027_1, i62 %tmp1, i64 %coeffs_read, i32 %select_ln1027, i32 %convWidth_read, i1 %icmp_ln1027, i32 %inputWidth_read, i32 %x_V, i64 %input_r_read, i32 %acc_loc"   --->   Operation 144 'call' 'call_ln1027' <Predicate = (icmp_ln1027_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 145 [1/1] (2.55ns)   --->   "%y_V_3 = add i32 %select_ln1027, i32 1"   --->   Operation 145 'add' 'y_V_3' <Predicate = (!icmp_ln1027_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln33 = store i65 %add_ln1027, i65 %indvar_flatten81" [HLS/conv2d.cpp:33]   --->   Operation 146 'store' 'store_ln33' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>
ST_20 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 %select_ln1027_1, i32 %iFilter_V" [HLS/conv2d.cpp:33]   --->   Operation 147 'store' 'store_ln33' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>
ST_20 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 %y_V_3, i32 %y_V" [HLS/conv2d.cpp:33]   --->   Operation 148 'store' 'store_ln33' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln1027 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, i32 %gmem, i32 %inputHeight_read, i32 %select_ln1027, i32 %convWidth_read, i96 %mul_ln15_1, i64 %mul_ln15, i62 %mul_ln1027_1, i62 %tmp1, i64 %coeffs_read, i32 %select_ln1027, i32 %convWidth_read, i1 %icmp_ln1027, i32 %inputWidth_read, i32 %x_V, i64 %input_r_read, i32 %acc_loc"   --->   Operation 149 'call' 'call_ln1027' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [HLS/conv2d.cpp:34]   --->   Operation 150 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%acc_loc_load = load i32 %acc_loc"   --->   Operation 151 'load' 'acc_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (7.30ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %acc_loc_load, i4 15" [HLS/conv2d.cpp:49]   --->   Operation 152 'write' 'write_ln49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln34 = br void %VITIS_LOOP_37_4" [HLS/conv2d.cpp:34]   --->   Operation 153 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 23 <SV = 20> <Delay = 7.30>
ST_23 : Operation 154 [5/5] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 154 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 155 [4/5] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 155 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 156 [3/5] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 156 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 157 [2/5] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 157 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 24> <Delay = 7.30>
ST_27 : Operation 158 [1/5] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 158 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_3" [HLS/conv2d.cpp:33]   --->   Operation 159 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten81') [13]  (0 ns)
	'store' operation ('store_ln32', HLS/conv2d.cpp:32) of constant 0 on local variable 'indvar_flatten81' [78]  (1.59 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln15', HLS/conv2d.cpp:15) [70]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln15', HLS/conv2d.cpp:15) [70]  (6.91 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln15_1', HLS/conv2d.cpp:15) [73]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln15_1', HLS/conv2d.cpp:15) [73]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln15_1', HLS/conv2d.cpp:15) [73]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln15_1', HLS/conv2d.cpp:15) [73]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln15_1', HLS/conv2d.cpp:15) [73]  (6.98 ns)

 <State 9>: 3.55ns
The critical path consists of the following:
	'load' operation ('indvar_flatten81_load') on local variable 'indvar_flatten81' [84]  (0 ns)
	'add' operation ('add_ln1027') [88]  (3.55 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1027') [97]  (6.91 ns)

 <State 11>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1027') [97]  (6.91 ns)

 <State 12>: 3.52ns
The critical path consists of the following:
	'add' operation ('tmp') [102]  (3.52 ns)

 <State 13>: 6.98ns
The critical path consists of the following:
	'mul' operation ('empty_38') [103]  (6.98 ns)

 <State 14>: 6.98ns
The critical path consists of the following:
	'mul' operation ('empty_38') [103]  (6.98 ns)

 <State 15>: 6.98ns
The critical path consists of the following:
	'mul' operation ('empty_38') [103]  (6.98 ns)

 <State 16>: 6.98ns
The critical path consists of the following:
	'mul' operation ('empty_38') [103]  (6.98 ns)

 <State 17>: 6.98ns
The critical path consists of the following:
	'mul' operation ('empty_38') [103]  (6.98 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1027_1') [99]  (6.91 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_40', HLS/conv2d.cpp:34) on port 'gmem' (HLS/conv2d.cpp:34) [108]  (7.3 ns)

 <State 20>: 4.14ns
The critical path consists of the following:
	'add' operation ('y.V') [124]  (2.55 ns)
	'store' operation ('store_ln33', HLS/conv2d.cpp:33) of variable 'y.V' on local variable 'y.V' [127]  (1.59 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 7.3ns
The critical path consists of the following:
	'load' operation ('acc_loc_load') on local variable 'acc_loc' [119]  (0 ns)
	bus write operation ('write_ln49', HLS/conv2d.cpp:49) on port 'gmem' (HLS/conv2d.cpp:49) [120]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37') on port 'gmem' [123]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37') on port 'gmem' [123]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37') on port 'gmem' [123]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37') on port 'gmem' [123]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37') on port 'gmem' [123]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
