<stg><name>cout_write_fifo_read</name>


<trans_list>

<trans id="285" from="1" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="1" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="1" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="2" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="20" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="22" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="40" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="41" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="done" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="62" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_cout_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %in_w_iter_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_w_iter)

]]></Node>
<StgValue><ssdm name="in_w_iter_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %in_h_iter_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_h_iter)

]]></Node>
<StgValue><ssdm name="in_h_iter_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %LAYER_IN_W_T_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_W_T)

]]></Node>
<StgValue><ssdm name="LAYER_IN_W_T_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %LAYER_IN_H_T_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_H_T)

]]></Node>
<StgValue><ssdm name="LAYER_IN_H_T_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:5  %LAYER_OUT_NUM_T_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %LAYER_OUT_NUM_T)

]]></Node>
<StgValue><ssdm name="LAYER_OUT_NUM_T_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %LAYER_OUT_W_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_OUT_W)

]]></Node>
<StgValue><ssdm name="LAYER_OUT_W_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %LAYER_OUT_H_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_OUT_H)

]]></Node>
<StgValue><ssdm name="LAYER_OUT_H_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:8  %up_sample_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %up_sample)

]]></Node>
<StgValue><ssdm name="up_sample_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:9  %en_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %en)

]]></Node>
<StgValue><ssdm name="en_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:10  %LAYER_OUT_NUM_T_cast = zext i16 %LAYER_OUT_NUM_T_read to i32

]]></Node>
<StgValue><ssdm name="LAYER_OUT_NUM_T_cast"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:11  call void (...)* @_ssdm_op_SpecMemCore([4056 x i512]* %cout_burst_buf_V, [1 x i8]* @p_str112, [11 x i8]* @p_str314, [1 x i8]* @p_str112, i32 -1, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [5 x i8]* @p_str415, [5 x i8]* @p_str516, [1 x i8]* @p_str112)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12  %brmerge = or i1 %en_read, %up_sample_read

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:13  %sel_tmp = select i1 %up_sample_read, i2 -2, i2 1

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:14  %write_2 = select i1 %brmerge, i2 %sel_tmp, i2 0

]]></Node>
<StgValue><ssdm name="write_2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ifconv:15  switch i2 %write_2, label %.loopexit [
    i2 0, label %.preheader344.preheader
    i2 1, label %.preheader342.preheader
    i2 -2, label %.preheader.preheader
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp_507 = shl i32 %LAYER_IN_W_T_read, 1

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_508 = shl i32 %in_h_iter_read, 1

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_509 = shl i32 %in_w_iter_read, 1

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3  %tmp_510 = shl i32 %LAYER_IN_H_T_read, 1

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:4  %tmp_185 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %LAYER_OUT_NUM_T_read, i32 3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="13">
<![CDATA[
.preheader.preheader:5  %tmp_204_cast = zext i13 %tmp_185 to i32

]]></Node>
<StgValue><ssdm name="tmp_204_cast"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader342.preheader:0  %tmp_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %LAYER_IN_W_T_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="31">
<![CDATA[
.preheader342.preheader:1  %tmp_305 = zext i31 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader342.preheader:2  %tmp_177 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %in_h_iter_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="31">
<![CDATA[
.preheader342.preheader:3  %tmp_306 = zext i31 %tmp_177 to i32

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader342.preheader:4  %tmp_178 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %in_w_iter_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="31">
<![CDATA[
.preheader342.preheader:5  %tmp_307 = zext i31 %tmp_178 to i32

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader342.preheader:6  %tmp_179 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %LAYER_IN_H_T_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="31">
<![CDATA[
.preheader342.preheader:7  %tmp_308 = zext i31 %tmp_179 to i32

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader342.preheader:8  %tmp_180 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %LAYER_OUT_NUM_T_read, i32 3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="13">
<![CDATA[
.preheader342.preheader:9  %tmp_199_cast = zext i13 %tmp_180 to i32

]]></Node>
<StgValue><ssdm name="tmp_199_cast"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.preheader342.preheader:10  br label %.preheader342

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader344.preheader:0  %tmp = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %LAYER_OUT_NUM_T_read, i32 3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="13">
<![CDATA[
.preheader344.preheader:1  %tmp_cast = zext i13 %tmp to i32

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
.preheader344.preheader:2  br label %.preheader344

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %o7 = phi i32 [ %o10_3, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="o7"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %h7 = phi i32 [ %h11_2, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h7"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:2  %w7 = phi i32 [ %w12_1, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w7"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader:3  %done1 = phi i1 [ %done13_3, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv ], [ false, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="done1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %done1, label %.loopexit.loopexit, label %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="2" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:2  %tmp_202 = mul i32 %LAYER_IN_W_T_read, %h7

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:15  %tmp_211 = add i32 %tmp_508, %h7

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:17  %tmp_219 = add i32 %w7, %tmp_509

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:29  %w_8 = add nsw i32 1, %w7

]]></Node>
<StgValue><ssdm name="w_8"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:31  %h_8 = add nsw i32 1, %h7

]]></Node>
<StgValue><ssdm name="h_8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="110" st_id="3" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:2  %tmp_202 = mul i32 %LAYER_IN_W_T_read, %h7

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:16  %tmp_212 = icmp ult i32 %tmp_211, %LAYER_OUT_H_read

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:18  %tmp_220 = icmp ult i32 %tmp_219, %LAYER_OUT_W_read

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:24  %sel_tmp26 = and i1 %tmp_212, %tmp_220

]]></Node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:30  %tmp_227 = icmp eq i32 %w_8, %tmp_507

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:32  %tmp_230 = icmp eq i32 %h_8, %tmp_510

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:33  %o_9 = add nsw i32 1, %o7

]]></Node>
<StgValue><ssdm name="o_9"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:36  %sel_tmp27 = and i1 %tmp_227, %tmp_230

]]></Node>
<StgValue><ssdm name="sel_tmp27"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:39  %sel_tmp29 = select i1 %sel_tmp27, i32 0, i32 %h_8

]]></Node>
<StgValue><ssdm name="sel_tmp29"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:40  %h11_2 = select i1 %tmp_227, i32 %sel_tmp29, i32 %h7

]]></Node>
<StgValue><ssdm name="h11_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="120" st_id="4" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:2  %tmp_202 = mul i32 %LAYER_IN_W_T_read, %h7

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:34  %tmp_233 = icmp eq i32 %o_9, %tmp_204_cast

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
<literal name="sel_tmp27" val="1"/>
<literal name="tmp_227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:35  %p_3 = select i1 %tmp_233, i32 0, i32 %o_9

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
<literal name="tmp_227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:37  %sel_tmp28 = select i1 %sel_tmp27, i32 %p_3, i32 %o7

]]></Node>
<StgValue><ssdm name="sel_tmp28"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:38  %o10_3 = select i1 %tmp_227, i32 %sel_tmp28, i32 %o7

]]></Node>
<StgValue><ssdm name="o10_3"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:41  %w12_1 = select i1 %tmp_227, i32 0, i32 %w_8

]]></Node>
<StgValue><ssdm name="w12_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:42  %done13_3 = and i1 %sel_tmp27, %tmp_233

]]></Node>
<StgValue><ssdm name="done13_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="127" st_id="5" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:2  %tmp_202 = mul i32 %LAYER_IN_W_T_read, %h7

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="128" st_id="6" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:2  %tmp_202 = mul i32 %LAYER_IN_W_T_read, %h7

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="129" st_id="7" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:2  %tmp_202 = mul i32 %LAYER_IN_W_T_read, %h7

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="130" st_id="8" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:2  %tmp_202 = mul i32 %LAYER_IN_W_T_read, %h7

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:3  %tmp_517 = shl i32 %tmp_202, 1

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:4  %tmp_206 = add i32 %w7, %tmp_517

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="133" st_id="10" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:5  %tmp_207 = mul i32 %tmp_206, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="134" st_id="11" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:5  %tmp_207 = mul i32 %tmp_206, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:5  %tmp_207 = mul i32 %tmp_206, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="136" st_id="13" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:5  %tmp_207 = mul i32 %tmp_206, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="137" st_id="14" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:5  %tmp_207 = mul i32 %tmp_206, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="138" st_id="15" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:5  %tmp_207 = mul i32 %tmp_206, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="139" st_id="16" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:5  %tmp_207 = mul i32 %tmp_206, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="140" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:6  %tmp_518 = shl i32 %o7, 3

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:7  %local_cout_idx_2 = add i32 %tmp_518, %tmp_207

]]></Node>
<StgValue><ssdm name="local_cout_idx_2"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:8  %tmp_209 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %local_cout_idx_2, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="28">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:9  %tmp_210 = zext i28 %tmp_209 to i64

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:10  %cout_burst_buf_V_add_2 = getelementptr [4056 x i512]* %cout_burst_buf_V, i64 0, i64 %tmp_210

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_add_2"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:19  %tmp_520 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %local_cout_idx_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="146" st_id="18" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="512" op_0_bw="12">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:11  %wide_tmp_V_2 = load i512* %cout_burst_buf_V_add_2, align 8

]]></Node>
<StgValue><ssdm name="wide_tmp_V_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="147" st_id="19" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="512" op_0_bw="12">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:11  %wide_tmp_V_2 = load i512* %cout_burst_buf_V_add_2, align 8

]]></Node>
<StgValue><ssdm name="wide_tmp_V_2"/></StgValue>
</operation>

<operation id="148" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:14  %tmp_V_66 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %fifo_cout_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_66"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="149" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:0  %tmp_120 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str56)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="150" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="20" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="512" op_0_bw="12">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:11  %wide_tmp_V_2 = load i512* %cout_burst_buf_V_add_2, align 8

]]></Node>
<StgValue><ssdm name="wide_tmp_V_2"/></StgValue>
</operation>

<operation id="152" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="256" op_0_bw="512">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:12  %cout_buf_0_V_9 = trunc i512 %wide_tmp_V_2 to i256

]]></Node>
<StgValue><ssdm name="cout_buf_0_V_9"/></StgValue>
</operation>

<operation id="153" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:13  %cout_buf_1_V_2 = call i256 @_ssdm_op_PartSelect.i256.i512.i32.i32(i512 %wide_tmp_V_2, i32 256, i32 511)

]]></Node>
<StgValue><ssdm name="cout_buf_1_V_2"/></StgValue>
</operation>

<operation id="154" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
<literal name="sel_tmp26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:20  %cout_buf_1_V_6 = select i1 %tmp_520, i256 0, i256 %cout_buf_1_V_2

]]></Node>
<StgValue><ssdm name="cout_buf_1_V_6"/></StgValue>
</operation>

<operation id="155" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
<literal name="sel_tmp26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:21  %cout_buf_0_V_6 = select i1 %tmp_520, i256 %cout_buf_0_V_9, i256 0

]]></Node>
<StgValue><ssdm name="cout_buf_0_V_6"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
<literal name="sel_tmp26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:22  %cout_buf_1_V_11 = select i1 %tmp_520, i256 %tmp_V_66, i256 %cout_buf_1_V_2

]]></Node>
<StgValue><ssdm name="cout_buf_1_V_11"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
<literal name="sel_tmp26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:23  %cout_buf_0_V_11 = select i1 %tmp_520, i256 %cout_buf_0_V_9, i256 %tmp_V_66

]]></Node>
<StgValue><ssdm name="cout_buf_0_V_11"/></StgValue>
</operation>

<operation id="158" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:25  %cout_buf_1_V_15 = select i1 %sel_tmp26, i256 %cout_buf_1_V_11, i256 %cout_buf_1_V_6

]]></Node>
<StgValue><ssdm name="cout_buf_1_V_15"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:26  %cout_buf_0_V_15 = select i1 %sel_tmp26, i256 %cout_buf_0_V_11, i256 %cout_buf_0_V_6

]]></Node>
<StgValue><ssdm name="cout_buf_0_V_15"/></StgValue>
</operation>

<operation id="160" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="512" op_0_bw="512" op_1_bw="256" op_2_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:27  %p_Result_2 = call i512 @_ssdm_op_BitConcatenate.i512.i256.i256(i256 %cout_buf_1_V_15, i256 %cout_buf_0_V_15)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="161" st_id="20" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="512" op_1_bw="12">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:28  store i512 %p_Result_2, i512* %cout_burst_buf_V_add_2, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:43  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str56, i32 %tmp_120)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="163" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv:44  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="164" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit30:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit31:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="168" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader342:0  %o1 = phi i32 [ %o1_3, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv ], [ 0, %.preheader342.preheader ]

]]></Node>
<StgValue><ssdm name="o1"/></StgValue>
</operation>

<operation id="169" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader342:1  %h2 = phi i32 [ %h2_2, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv ], [ 0, %.preheader342.preheader ]

]]></Node>
<StgValue><ssdm name="h2"/></StgValue>
</operation>

<operation id="170" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader342:2  %w3 = phi i32 [ %w3_1, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv ], [ 0, %.preheader342.preheader ]

]]></Node>
<StgValue><ssdm name="w3"/></StgValue>
</operation>

<operation id="171" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader342:3  %done4 = phi i1 [ %done4_3, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv ], [ false, %.preheader342.preheader ]

]]></Node>
<StgValue><ssdm name="done4"/></StgValue>
</operation>

<operation id="172" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader342:4  br i1 %done4, label %.loopexit.loopexit30, label %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="22" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:2  %tmp_194 = mul i32 %tmp_305, %h2

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="174" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:14  %tmp_200 = add i32 %tmp_306, %h2

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="175" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:16  %tmp_216 = add i32 %w3, %tmp_307

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="176" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:28  %w_7 = add nsw i32 1, %w3

]]></Node>
<StgValue><ssdm name="w_7"/></StgValue>
</operation>

<operation id="177" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:30  %h_7 = add nsw i32 1, %h2

]]></Node>
<StgValue><ssdm name="h_7"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="178" st_id="23" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:2  %tmp_194 = mul i32 %tmp_305, %h2

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="179" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:15  %tmp_201 = icmp ult i32 %tmp_200, %LAYER_OUT_H_read

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="180" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:17  %tmp_217 = icmp ult i32 %tmp_216, %LAYER_OUT_W_read

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="181" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:23  %sel_tmp20 = and i1 %tmp_201, %tmp_217

]]></Node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="182" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:29  %tmp_225 = icmp eq i32 %w_7, %tmp_305

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="183" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:31  %tmp_229 = icmp eq i32 %h_7, %tmp_308

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="184" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:32  %o_8 = add nsw i32 1, %o1

]]></Node>
<StgValue><ssdm name="o_8"/></StgValue>
</operation>

<operation id="185" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:35  %sel_tmp23 = and i1 %tmp_225, %tmp_229

]]></Node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="186" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:38  %sel_tmp25 = select i1 %sel_tmp23, i32 0, i32 %h_7

]]></Node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:39  %h2_2 = select i1 %tmp_225, i32 %sel_tmp25, i32 %h2

]]></Node>
<StgValue><ssdm name="h2_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="188" st_id="24" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:2  %tmp_194 = mul i32 %tmp_305, %h2

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="189" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:33  %tmp_232 = icmp eq i32 %o_8, %tmp_199_cast

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="190" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
<literal name="sel_tmp23" val="1"/>
<literal name="tmp_225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:34  %p_2 = select i1 %tmp_232, i32 0, i32 %o_8

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
<literal name="tmp_225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:36  %sel_tmp24 = select i1 %sel_tmp23, i32 %p_2, i32 %o1

]]></Node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:37  %o1_3 = select i1 %tmp_225, i32 %sel_tmp24, i32 %o1

]]></Node>
<StgValue><ssdm name="o1_3"/></StgValue>
</operation>

<operation id="193" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:40  %w3_1 = select i1 %tmp_225, i32 0, i32 %w_7

]]></Node>
<StgValue><ssdm name="w3_1"/></StgValue>
</operation>

<operation id="194" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:41  %done4_3 = and i1 %sel_tmp23, %tmp_232

]]></Node>
<StgValue><ssdm name="done4_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="195" st_id="25" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:2  %tmp_194 = mul i32 %tmp_305, %h2

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="196" st_id="26" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:2  %tmp_194 = mul i32 %tmp_305, %h2

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="197" st_id="27" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:2  %tmp_194 = mul i32 %tmp_305, %h2

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="198" st_id="28" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:2  %tmp_194 = mul i32 %tmp_305, %h2

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="199" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:3  %tmp_195 = add i32 %w3, %tmp_194

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="200" st_id="30" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:4  %tmp_196 = mul i32 %tmp_195, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="201" st_id="31" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:4  %tmp_196 = mul i32 %tmp_195, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="202" st_id="32" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:4  %tmp_196 = mul i32 %tmp_195, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="203" st_id="33" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:4  %tmp_196 = mul i32 %tmp_195, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="204" st_id="34" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:4  %tmp_196 = mul i32 %tmp_195, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="205" st_id="35" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:4  %tmp_196 = mul i32 %tmp_195, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="206" st_id="36" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:4  %tmp_196 = mul i32 %tmp_195, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="207" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:5  %tmp_514 = shl i32 %o1, 3

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="208" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:6  %local_cout_idx_1 = add i32 %tmp_514, %tmp_196

]]></Node>
<StgValue><ssdm name="local_cout_idx_1"/></StgValue>
</operation>

<operation id="209" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:7  %tmp_198 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %local_cout_idx_1, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="210" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="28">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:8  %tmp_199 = zext i28 %tmp_198 to i64

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="211" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:9  %cout_burst_buf_V_add_1 = getelementptr [4056 x i512]* %cout_burst_buf_V, i64 0, i64 %tmp_199

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_add_1"/></StgValue>
</operation>

<operation id="212" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:18  %tmp_516 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %local_cout_idx_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="213" st_id="38" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="512" op_0_bw="12">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:10  %wide_tmp_V_1 = load i512* %cout_burst_buf_V_add_1, align 8

]]></Node>
<StgValue><ssdm name="wide_tmp_V_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="214" st_id="39" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="512" op_0_bw="12">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:10  %wide_tmp_V_1 = load i512* %cout_burst_buf_V_add_1, align 8

]]></Node>
<StgValue><ssdm name="wide_tmp_V_1"/></StgValue>
</operation>

<operation id="215" st_id="39" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:13  %tmp_V_65 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %fifo_cout_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_65"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="216" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:0  %tmp_119 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str54)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="217" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="40" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="512" op_0_bw="12">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:10  %wide_tmp_V_1 = load i512* %cout_burst_buf_V_add_1, align 8

]]></Node>
<StgValue><ssdm name="wide_tmp_V_1"/></StgValue>
</operation>

<operation id="219" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="256" op_0_bw="512">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:11  %cout_buf_0_V_3 = trunc i512 %wide_tmp_V_1 to i256

]]></Node>
<StgValue><ssdm name="cout_buf_0_V_3"/></StgValue>
</operation>

<operation id="220" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:12  %cout_buf_1_V_1 = call i256 @_ssdm_op_PartSelect.i256.i512.i32.i32(i512 %wide_tmp_V_1, i32 256, i32 511)

]]></Node>
<StgValue><ssdm name="cout_buf_1_V_1"/></StgValue>
</operation>

<operation id="221" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
<literal name="sel_tmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:19  %cout_buf_1_V_5 = select i1 %tmp_516, i256 0, i256 %cout_buf_1_V_1

]]></Node>
<StgValue><ssdm name="cout_buf_1_V_5"/></StgValue>
</operation>

<operation id="222" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
<literal name="sel_tmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:20  %cout_buf_0_V_4 = select i1 %tmp_516, i256 %cout_buf_0_V_3, i256 0

]]></Node>
<StgValue><ssdm name="cout_buf_0_V_4"/></StgValue>
</operation>

<operation id="223" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
<literal name="sel_tmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:21  %cout_buf_1_V_8 = select i1 %tmp_516, i256 %tmp_V_65, i256 %cout_buf_1_V_1

]]></Node>
<StgValue><ssdm name="cout_buf_1_V_8"/></StgValue>
</operation>

<operation id="224" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
<literal name="sel_tmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:22  %cout_buf_0_V_7 = select i1 %tmp_516, i256 %cout_buf_0_V_3, i256 %tmp_V_65

]]></Node>
<StgValue><ssdm name="cout_buf_0_V_7"/></StgValue>
</operation>

<operation id="225" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:24  %cout_buf_1_V_14 = select i1 %sel_tmp20, i256 %cout_buf_1_V_8, i256 %cout_buf_1_V_5

]]></Node>
<StgValue><ssdm name="cout_buf_1_V_14"/></StgValue>
</operation>

<operation id="226" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:25  %cout_buf_0_V_14 = select i1 %sel_tmp20, i256 %cout_buf_0_V_7, i256 %cout_buf_0_V_4

]]></Node>
<StgValue><ssdm name="cout_buf_0_V_14"/></StgValue>
</operation>

<operation id="227" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="512" op_0_bw="512" op_1_bw="256" op_2_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:26  %p_Result_1 = call i512 @_ssdm_op_BitConcatenate.i512.i256.i256(i256 %cout_buf_1_V_14, i256 %cout_buf_0_V_14)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="228" st_id="40" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="512" op_1_bw="12">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:27  store i512 %p_Result_1, i512* %cout_burst_buf_V_add_1, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:42  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str54, i32 %tmp_119)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="230" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv:43  br label %.preheader342

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="231" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader344:0  %o = phi i32 [ %o_3, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv ], [ 0, %.preheader344.preheader ]

]]></Node>
<StgValue><ssdm name="o"/></StgValue>
</operation>

<operation id="232" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader344:1  %h = phi i32 [ %h_2, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv ], [ 0, %.preheader344.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="233" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader344:2  %w = phi i32 [ %w_1, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv ], [ 0, %.preheader344.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="234" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader344:3  %done = phi i1 [ %done_3, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv ], [ false, %.preheader344.preheader ]

]]></Node>
<StgValue><ssdm name="done"/></StgValue>
</operation>

<operation id="235" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader344:4  br i1 %done, label %.loopexit.loopexit31, label %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:19  %w_6 = add nsw i32 1, %w

]]></Node>
<StgValue><ssdm name="w_6"/></StgValue>
</operation>

<operation id="237" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:20  %tmp_223 = icmp eq i32 %w_6, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="238" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:21  %h_6 = add nsw i32 1, %h

]]></Node>
<StgValue><ssdm name="h_6"/></StgValue>
</operation>

<operation id="239" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:31  %w_1 = select i1 %tmp_223, i32 0, i32 %w_6

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="240" st_id="42" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:2  %tmp_186 = mul i32 %LAYER_IN_W_T_read, %h

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="241" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:22  %tmp_228 = icmp eq i32 %h_6, %LAYER_IN_H_T_read

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="242" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:23  %o_7 = add nsw i32 1, %o

]]></Node>
<StgValue><ssdm name="o_7"/></StgValue>
</operation>

<operation id="243" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:24  %tmp_231 = icmp eq i32 %o_7, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="244" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
<literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:25  %p_1 = select i1 %tmp_231, i32 0, i32 %o_7

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="245" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:26  %sel_tmp4 = and i1 %tmp_223, %tmp_228

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="246" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
<literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:27  %sel_tmp5 = select i1 %sel_tmp4, i32 %p_1, i32 %o

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="247" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:28  %o_3 = select i1 %tmp_223, i32 %sel_tmp5, i32 %o

]]></Node>
<StgValue><ssdm name="o_3"/></StgValue>
</operation>

<operation id="248" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
<literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:29  %sel_tmp9 = select i1 %sel_tmp4, i32 0, i32 %h_6

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="249" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:30  %h_2 = select i1 %tmp_223, i32 %sel_tmp9, i32 %h

]]></Node>
<StgValue><ssdm name="h_2"/></StgValue>
</operation>

<operation id="250" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:32  %done_3 = and i1 %sel_tmp4, %tmp_231

]]></Node>
<StgValue><ssdm name="done_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="251" st_id="43" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:2  %tmp_186 = mul i32 %LAYER_IN_W_T_read, %h

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="252" st_id="44" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:2  %tmp_186 = mul i32 %LAYER_IN_W_T_read, %h

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="253" st_id="45" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:2  %tmp_186 = mul i32 %LAYER_IN_W_T_read, %h

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="254" st_id="46" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:2  %tmp_186 = mul i32 %LAYER_IN_W_T_read, %h

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="255" st_id="47" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:2  %tmp_186 = mul i32 %LAYER_IN_W_T_read, %h

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="256" st_id="48" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:2  %tmp_186 = mul i32 %LAYER_IN_W_T_read, %h

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="257" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:3  %tmp_187 = add i32 %w, %tmp_186

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="258" st_id="50" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:4  %tmp_188 = mul i32 %tmp_187, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="259" st_id="51" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:4  %tmp_188 = mul i32 %tmp_187, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="260" st_id="52" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:4  %tmp_188 = mul i32 %tmp_187, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="261" st_id="53" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:4  %tmp_188 = mul i32 %tmp_187, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="262" st_id="54" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:4  %tmp_188 = mul i32 %tmp_187, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="263" st_id="55" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:4  %tmp_188 = mul i32 %tmp_187, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="264" st_id="56" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:4  %tmp_188 = mul i32 %tmp_187, %LAYER_OUT_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="265" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:5  %tmp_511 = shl i32 %o, 3

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="266" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:6  %local_cout_idx = add i32 %tmp_511, %tmp_188

]]></Node>
<StgValue><ssdm name="local_cout_idx"/></StgValue>
</operation>

<operation id="267" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:7  %tmp_190 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %local_cout_idx, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="268" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="28">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:8  %tmp_191 = zext i28 %tmp_190 to i64

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="269" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:9  %cout_burst_buf_V_add = getelementptr [4056 x i512]* %cout_burst_buf_V, i64 0, i64 %tmp_191

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_add"/></StgValue>
</operation>

<operation id="270" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:14  %tmp_513 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %local_cout_idx, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="271" st_id="58" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="512" op_0_bw="12">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:10  %wide_tmp_V = load i512* %cout_burst_buf_V_add, align 8

]]></Node>
<StgValue><ssdm name="wide_tmp_V"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="272" st_id="59" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="512" op_0_bw="12">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:10  %wide_tmp_V = load i512* %cout_burst_buf_V_add, align 8

]]></Node>
<StgValue><ssdm name="wide_tmp_V"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="273" st_id="60" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="512" op_0_bw="12">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:10  %wide_tmp_V = load i512* %cout_burst_buf_V_add, align 8

]]></Node>
<StgValue><ssdm name="wide_tmp_V"/></StgValue>
</operation>

<operation id="274" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
<literal name="tmp_513" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="256" op_0_bw="512">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:11  %cout_buf_0_V = trunc i512 %wide_tmp_V to i256

]]></Node>
<StgValue><ssdm name="cout_buf_0_V"/></StgValue>
</operation>

<operation id="275" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
<literal name="tmp_513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:12  %cout_buf_1_V = call i256 @_ssdm_op_PartSelect.i256.i512.i32.i32(i512 %wide_tmp_V, i32 256, i32 511)

]]></Node>
<StgValue><ssdm name="cout_buf_1_V"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="276" st_id="61" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:13  %tmp_V = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %fifo_cout_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="277" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:15  %cout_buf_1_V_13 = select i1 %tmp_513, i256 %tmp_V, i256 %cout_buf_1_V

]]></Node>
<StgValue><ssdm name="cout_buf_1_V_13"/></StgValue>
</operation>

<operation id="278" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:16  %cout_buf_0_V_13 = select i1 %tmp_513, i256 %cout_buf_0_V, i256 %tmp_V

]]></Node>
<StgValue><ssdm name="cout_buf_0_V_13"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="279" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:0  %tmp_118 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str52)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="280" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="512" op_0_bw="512" op_1_bw="256" op_2_bw="256">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:17  %p_Result_s = call i512 @_ssdm_op_BitConcatenate.i512.i256.i256(i256 %cout_buf_1_V_13, i256 %cout_buf_0_V_13)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="282" st_id="62" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="512" op_1_bw="12">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:18  store i512 %p_Result_s, i512* %cout_burst_buf_V_add, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:33  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str52, i32 %tmp_118)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="284" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv:34  br label %.preheader344

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
