#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001bdd54fd9f0 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v000001bdd5562ac0_0 .var "clk", 0 0;
v000001bdd5562b60_0 .var/i "count", 31 0;
v000001bdd5562c00_0 .var/i "fp_w", 31 0;
v000001bdd5563ce0_0 .var "rst_n", 0 0;
S_000001bdd54fdb80 .scope module, "CPU" "Pipeline_CPU" 2 10, 3 2 0, S_000001bdd54fd9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_000001bdd548c470 .functor AND 1, v000001bdd554f3a0_0, L_000001bdd5562de0, C4<1>, C4<1>;
v000001bdd5561f50_0 .net "ALUOp", 1 0, v000001bdd554ff80_0;  1 drivers
v000001bdd5561c30_0 .net "ALUResult", 31 0, v000001bdd5560510_0;  1 drivers
v000001bdd5561870_0 .net "ALUSrc", 0 0, v000001bdd554ef40_0;  1 drivers
v000001bdd5560a10_0 .net "ALUSrc1_o", 31 0, v000001bdd555c840_0;  1 drivers
v000001bdd55612d0_0 .net "ALUSrc2_o", 31 0, v000001bdd555b8a0_0;  1 drivers
v000001bdd5560ab0_0 .net "ALU_Ctrl_o", 3 0, v000001bdd54a6820_0;  1 drivers
v000001bdd5561cd0_0 .net "Branch", 0 0, v000001bdd554f3a0_0;  1 drivers
v000001bdd5561ff0_0 .net "EXEMEM_ALUResult_o", 31 0, v000001bdd554f120_0;  1 drivers
v000001bdd5561730_0 .net "EXEMEM_DM_o", 31 0, L_000001bdd55c2f50;  1 drivers
v000001bdd55619b0_0 .net "EXEMEM_Instr_11_7_o", 4 0, v000001bdd554fd00_0;  1 drivers
v000001bdd5560b50_0 .net "EXEMEM_Instr_o", 31 0, v000001bdd55519f0_0;  1 drivers
v000001bdd5561a50_0 .net "EXEMEM_Mem_o", 1 0, L_000001bdd55c1830;  1 drivers
v000001bdd55623b0_0 .net "EXEMEM_PC_Add4_o", 31 0, v000001bdd5552350_0;  1 drivers
v000001bdd5561d70_0 .net "EXEMEM_RTdata_o", 31 0, v000001bdd5551e50_0;  1 drivers
v000001bdd5560830_0 .net "EXEMEM_WB_o", 2 0, v000001bdd554f9e0_0;  1 drivers
v000001bdd5560c90_0 .net "EXEMEM_Zero_o", 0 0, v000001bdd5550ff0_0;  1 drivers
v000001bdd55608d0_0 .net "EXE_ALUSrc_o", 31 0, L_000001bdd55c20f0;  1 drivers
v000001bdd5561410_0 .net "ForwardA", 1 0, v000001bdd5551f90_0;  1 drivers
v000001bdd5560970_0 .net "ForwardB", 1 0, v000001bdd55504b0_0;  1 drivers
v000001bdd5561e10_0 .net "IDEXE_Exe_o", 2 0, v000001bdd55518b0_0;  1 drivers
v000001bdd5562270_0 .net "IDEXE_ImmGen_o", 31 0, v000001bdd5552210_0;  1 drivers
v000001bdd5560fb0_0 .net "IDEXE_Instr_11_7_o", 4 0, v000001bdd5550910_0;  1 drivers
v000001bdd5561af0_0 .net "IDEXE_Instr_30_14_12_o", 3 0, v000001bdd55509b0_0;  1 drivers
v000001bdd55617d0_0 .net "IDEXE_Instr_o", 31 0, v000001bdd5550cd0_0;  1 drivers
v000001bdd5561230_0 .net "IDEXE_Mem_o", 1 0, v000001bdd5552030_0;  1 drivers
v000001bdd5561370_0 .net "IDEXE_PC_add4_o", 31 0, v000001bdd5550d70_0;  1 drivers
v000001bdd5560bf0_0 .net "IDEXE_RSdata_o", 31 0, v000001bdd55522b0_0;  1 drivers
v000001bdd5560dd0_0 .net "IDEXE_RTdata_o", 31 0, v000001bdd5551db0_0;  1 drivers
v000001bdd5561690_0 .net "IDEXE_WB_o", 2 0, v000001bdd5550870_0;  1 drivers
o000001bdd550e0d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001bdd5562090_0 .net "IFID_Flush", 0 0, o000001bdd550e0d8;  0 drivers
v000001bdd5561b90_0 .net "IFID_Instr_o", 31 0, v000001bdd555c200_0;  1 drivers
v000001bdd5561eb0_0 .net "IFID_PC_Add4_o", 31 0, v000001bdd555bee0_0;  1 drivers
v000001bdd5560e70_0 .net "IFID_PC_o", 31 0, v000001bdd5551310_0;  1 drivers
v000001bdd5562310_0 .net "IFID_Write", 0 0, v000001bdd5550730_0;  1 drivers
v000001bdd5561910_0 .net "IM_Instr_o", 31 0, L_000001bdd548be50;  1 drivers
L_000001bdd55644e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001bdd55614b0_0 .net "Imm_4", 31 0, L_000001bdd55644e8;  1 drivers
v000001bdd55605b0_0 .net "Imm_Gen_o", 31 0, v000001bdd555cac0_0;  1 drivers
v000001bdd5560650_0 .net "Jump", 0 0, v000001bdd554e860_0;  1 drivers
v000001bdd55606f0_0 .net "MEMWB_ALUresult_o", 31 0, v000001bdd555c0c0_0;  1 drivers
v000001bdd5561050_0 .net "MEMWB_DM_o", 31 0, v000001bdd555c020_0;  1 drivers
v000001bdd55610f0_0 .net "MEMWB_Instr_11_7_o", 4 0, v000001bdd555c700_0;  1 drivers
v000001bdd5561190_0 .net "MEMWB_PC_Add4_o", 31 0, v000001bdd555cca0_0;  1 drivers
v000001bdd5561550_0 .net "MEMWB_WB_o", 2 0, v000001bdd555bf80_0;  1 drivers
v000001bdd55627a0_0 .net "MUXControl", 0 0, v000001bdd5551b30_0;  1 drivers
v000001bdd55640a0_0 .net "MUXMemtoReg_o", 31 0, v000001bdd555bc60_0;  1 drivers
v000001bdd5563740_0 .net "MUXPCSrc", 0 0, L_000001bdd5562f20;  1 drivers
v000001bdd5562e80_0 .net "MUX_control_o", 7 0, L_000001bdd5563d80;  1 drivers
v000001bdd5563c40_0 .net "MemRead", 0 0, v000001bdd554f260_0;  1 drivers
v000001bdd5563f60_0 .net "MemWrite", 0 0, v000001bdd554e900_0;  1 drivers
v000001bdd55637e0_0 .net "MemtoReg", 1 0, L_000001bdd55643c0;  1 drivers
v000001bdd5564000_0 .net "PC_Add4", 31 0, L_000001bdd5562d40;  1 drivers
v000001bdd55625c0_0 .net "PC_Add_Immediate", 31 0, L_000001bdd55c0d90;  1 drivers
v000001bdd5562660_0 .net "PC_i", 31 0, L_000001bdd55632e0;  1 drivers
v000001bdd5563100_0 .net "PC_o", 31 0, v000001bdd555efa0_0;  1 drivers
v000001bdd5562840_0 .net "PC_write", 0 0, v000001bdd5551bd0_0;  1 drivers
v000001bdd5562520_0 .net "RSdata_o", 31 0, L_000001bdd548c080;  1 drivers
v000001bdd5562700_0 .net "RTdata_o", 31 0, L_000001bdd50d2400;  1 drivers
v000001bdd55628e0_0 .net "RegWrite", 0 0, v000001bdd554eb80_0;  1 drivers
v000001bdd5563880_0 .net "SL1_o", 31 0, L_000001bdd55c06b0;  1 drivers
v000001bdd5562a20_0 .net "Zero", 0 0, L_000001bdd55c1470;  1 drivers
v000001bdd55636a0_0 .net *"_ivl_2", 0 0, L_000001bdd5562de0;  1 drivers
L_000001bdd5564770 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdd5564320_0 .net/2u *"_ivl_20", 23 0, L_000001bdd5564770;  1 drivers
v000001bdd5562ca0_0 .net *"_ivl_44", 0 0, L_000001bdd55c0e30;  1 drivers
v000001bdd5563420_0 .net *"_ivl_46", 2 0, L_000001bdd55c1fb0;  1 drivers
v000001bdd5563600_0 .net *"_ivl_5", 0 0, L_000001bdd548c470;  1 drivers
L_000001bdd5564530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001bdd5563560_0 .net/2u *"_ivl_6", 0 0, L_000001bdd5564530;  1 drivers
L_000001bdd55649f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bdd5563920_0 .net *"_ivl_66", 0 0, L_000001bdd55649f8;  1 drivers
L_000001bdd5564578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bdd5562fc0_0 .net/2u *"_ivl_8", 0 0, L_000001bdd5564578;  1 drivers
v000001bdd5563e20_0 .net "clk_i", 0 0, v000001bdd5562ac0_0;  1 drivers
v000001bdd5562980_0 .net "rst_i", 0 0, v000001bdd5563ce0_0;  1 drivers
L_000001bdd5562de0 .cmp/eq 32, L_000001bdd548c080, L_000001bdd50d2400;
L_000001bdd5562f20 .functor MUXZ 1, L_000001bdd5564578, L_000001bdd5564530, L_000001bdd548c470, C4<>;
L_000001bdd5563a60 .part v000001bdd555c200_0, 15, 5;
L_000001bdd5563240 .part v000001bdd555c200_0, 20, 5;
L_000001bdd5563380 .part v000001bdd5552030_0, 1, 1;
LS_000001bdd5563ba0_0_0 .concat [ 1 2 1 1], v000001bdd554ef40_0, v000001bdd554ff80_0, v000001bdd554e900_0, v000001bdd554f260_0;
LS_000001bdd5563ba0_0_4 .concat [ 2 1 24 0], L_000001bdd55643c0, v000001bdd554eb80_0, L_000001bdd5564770;
L_000001bdd5563ba0 .concat [ 5 27 0 0], LS_000001bdd5563ba0_0_0, LS_000001bdd5563ba0_0_4;
L_000001bdd5563d80 .part L_000001bdd5564140, 0, 8;
L_000001bdd55643c0 .concat8 [ 1 1 0 0], v000001bdd554f4e0_0, v000001bdd554f6c0_0;
L_000001bdd55c2370 .part v000001bdd555c200_0, 15, 5;
L_000001bdd55c2a50 .part v000001bdd555c200_0, 20, 5;
L_000001bdd55c2230 .part v000001bdd555bf80_0, 2, 1;
L_000001bdd55c1330 .part L_000001bdd5563d80, 5, 3;
L_000001bdd55c0750 .part L_000001bdd5563d80, 3, 2;
L_000001bdd55c1290 .part L_000001bdd5563d80, 0, 3;
L_000001bdd55c0e30 .part v000001bdd555c200_0, 30, 1;
L_000001bdd55c1fb0 .part v000001bdd555c200_0, 12, 3;
L_000001bdd55c16f0 .concat [ 3 1 0 0], L_000001bdd55c1fb0, L_000001bdd55c0e30;
L_000001bdd55c29b0 .part v000001bdd555c200_0, 7, 5;
L_000001bdd55c2cd0 .part v000001bdd55518b0_0, 0, 1;
L_000001bdd55c0ed0 .part v000001bdd5550cd0_0, 15, 5;
L_000001bdd55c13d0 .part v000001bdd5550cd0_0, 20, 5;
L_000001bdd55c0f70 .part v000001bdd554f9e0_0, 2, 1;
L_000001bdd55c11f0 .part v000001bdd555bf80_0, 2, 1;
L_000001bdd55c0890 .part v000001bdd55518b0_0, 1, 2;
L_000001bdd55c15b0 .concat [ 2 1 0 0], v000001bdd5552030_0, L_000001bdd55649f8;
L_000001bdd55c1830 .part v000001bdd554ec20_0, 0, 2;
L_000001bdd55c4030 .part L_000001bdd55c1830, 1, 1;
L_000001bdd55c3d10 .part L_000001bdd55c1830, 0, 1;
L_000001bdd55c4170 .part v000001bdd555bf80_0, 0, 2;
S_000001bdd5046150 .scope module, "ALU_Ctrl" "ALU_Ctrl" 3 260, 4 3 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instr";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALU_Ctrl_o";
v000001bdd54a66e0_0 .net "ALUOp", 1 0, L_000001bdd55c0890;  1 drivers
v000001bdd54a6820_0 .var "ALU_Ctrl_o", 3 0;
v000001bdd54a6d20_0 .net "func3", 2 0, L_000001bdd55c2410;  1 drivers
v000001bdd50a8070_0 .net "instr", 3 0, v000001bdd55509b0_0;  alias, 1 drivers
v000001bdd50a7850_0 .net "instr_ALUOp", 5 0, L_000001bdd55c0570;  1 drivers
E_000001bdd54cf6e0 .event anyedge, v000001bdd50a7850_0;
L_000001bdd55c2410 .part v000001bdd55509b0_0, 0, 3;
L_000001bdd55c0570 .concat [ 2 4 0 0], L_000001bdd55c0890, v000001bdd55509b0_0;
S_000001bdd50462e0 .scope module, "Branch_Adder" "Adder" 3 192, 5 3 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v000001bdd50a8b10_0 .net "src1_i", 31 0, L_000001bdd55c06b0;  alias, 1 drivers
v000001bdd50a7b70_0 .net "src2_i", 31 0, v000001bdd5551310_0;  alias, 1 drivers
v000001bdd505d010_0 .net "sum_o", 31 0, L_000001bdd55c0d90;  alias, 1 drivers
L_000001bdd55c0d90 .arith/sum 32, L_000001bdd55c06b0, v000001bdd5551310_0;
S_000001bdd5046470 .scope module, "Data_Memory" "Data_Memory" 3 300, 6 3 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v000001bdd554e9a0 .array "Mem", 127 0, 7 0;
v000001bdd554fa80_0 .net "MemRead_i", 0 0, L_000001bdd55c4030;  1 drivers
v000001bdd5550020_0 .net "MemWrite_i", 0 0, L_000001bdd55c3d10;  1 drivers
v000001bdd554e720_0 .net *"_ivl_224", 7 0, L_000001bdd55c4350;  1 drivers
v000001bdd55500c0_0 .net *"_ivl_226", 32 0, L_000001bdd55c3e50;  1 drivers
L_000001bdd5564a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bdd554f1c0_0 .net *"_ivl_229", 0 0, L_000001bdd5564a40;  1 drivers
L_000001bdd5564a88 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001bdd554ea40_0 .net/2u *"_ivl_230", 32 0, L_000001bdd5564a88;  1 drivers
v000001bdd5550340_0 .net *"_ivl_232", 32 0, L_000001bdd55c43f0;  1 drivers
v000001bdd554fee0_0 .net *"_ivl_234", 7 0, L_000001bdd55c36d0;  1 drivers
v000001bdd554f080_0 .net *"_ivl_236", 32 0, L_000001bdd55c3a90;  1 drivers
L_000001bdd5564ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bdd554f940_0 .net *"_ivl_239", 0 0, L_000001bdd5564ad0;  1 drivers
L_000001bdd5564b18 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001bdd5550160_0 .net/2u *"_ivl_240", 32 0, L_000001bdd5564b18;  1 drivers
v000001bdd554f620_0 .net *"_ivl_242", 32 0, L_000001bdd55c3130;  1 drivers
v000001bdd554e7c0_0 .net *"_ivl_244", 7 0, L_000001bdd55c3b30;  1 drivers
v000001bdd554eea0_0 .net *"_ivl_246", 32 0, L_000001bdd55c3f90;  1 drivers
L_000001bdd5564b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bdd554ecc0_0 .net *"_ivl_249", 0 0, L_000001bdd5564b60;  1 drivers
L_000001bdd5564ba8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bdd554e4a0_0 .net/2u *"_ivl_250", 32 0, L_000001bdd5564ba8;  1 drivers
v000001bdd554f580_0 .net *"_ivl_252", 32 0, L_000001bdd55c3310;  1 drivers
v000001bdd554fb20_0 .net *"_ivl_254", 7 0, L_000001bdd55c2e10;  1 drivers
v000001bdd554f440_0 .net *"_ivl_256", 31 0, L_000001bdd55c2eb0;  1 drivers
L_000001bdd5564bf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdd554f300_0 .net/2u *"_ivl_258", 31 0, L_000001bdd5564bf0;  1 drivers
v000001bdd554fe40_0 .net "addr_i", 31 0, v000001bdd554f120_0;  alias, 1 drivers
v000001bdd554e540_0 .net "clk_i", 0 0, v000001bdd5562ac0_0;  alias, 1 drivers
v000001bdd55502a0_0 .net "data_i", 31 0, v000001bdd5551e50_0;  alias, 1 drivers
v000001bdd554fc60_0 .net "data_o", 31 0, L_000001bdd55c2f50;  alias, 1 drivers
v000001bdd554f8a0_0 .var/i "i", 31 0;
v000001bdd554eae0 .array "memory", 31 0;
v000001bdd554eae0_0 .net v000001bdd554eae0 0, 31 0, L_000001bdd55c1010; 1 drivers
v000001bdd554eae0_1 .net v000001bdd554eae0 1, 31 0, L_000001bdd55c2910; 1 drivers
v000001bdd554eae0_2 .net v000001bdd554eae0 2, 31 0, L_000001bdd55c1510; 1 drivers
v000001bdd554eae0_3 .net v000001bdd554eae0 3, 31 0, L_000001bdd55c0930; 1 drivers
v000001bdd554eae0_4 .net v000001bdd554eae0 4, 31 0, L_000001bdd55c1650; 1 drivers
v000001bdd554eae0_5 .net v000001bdd554eae0 5, 31 0, L_000001bdd55c1790; 1 drivers
v000001bdd554eae0_6 .net v000001bdd554eae0 6, 31 0, L_000001bdd55c24b0; 1 drivers
v000001bdd554eae0_7 .net v000001bdd554eae0 7, 31 0, L_000001bdd55c18d0; 1 drivers
v000001bdd554eae0_8 .net v000001bdd554eae0 8, 31 0, L_000001bdd55c1970; 1 drivers
v000001bdd554eae0_9 .net v000001bdd554eae0 9, 31 0, L_000001bdd55c2730; 1 drivers
v000001bdd554eae0_10 .net v000001bdd554eae0 10, 31 0, L_000001bdd55c2190; 1 drivers
v000001bdd554eae0_11 .net v000001bdd554eae0 11, 31 0, L_000001bdd55c0bb0; 1 drivers
v000001bdd554eae0_12 .net v000001bdd554eae0 12, 31 0, L_000001bdd55c27d0; 1 drivers
v000001bdd554eae0_13 .net v000001bdd554eae0 13, 31 0, L_000001bdd55c2050; 1 drivers
v000001bdd554eae0_14 .net v000001bdd554eae0 14, 31 0, L_000001bdd55c22d0; 1 drivers
v000001bdd554eae0_15 .net v000001bdd554eae0 15, 31 0, L_000001bdd55c10b0; 1 drivers
v000001bdd554eae0_16 .net v000001bdd554eae0 16, 31 0, L_000001bdd55c2550; 1 drivers
v000001bdd554eae0_17 .net v000001bdd554eae0 17, 31 0, L_000001bdd55c25f0; 1 drivers
v000001bdd554eae0_18 .net v000001bdd554eae0 18, 31 0, L_000001bdd55c2870; 1 drivers
v000001bdd554eae0_19 .net v000001bdd554eae0 19, 31 0, L_000001bdd55c1150; 1 drivers
v000001bdd554eae0_20 .net v000001bdd554eae0 20, 31 0, L_000001bdd55c1ab0; 1 drivers
v000001bdd554eae0_21 .net v000001bdd554eae0 21, 31 0, L_000001bdd55c1bf0; 1 drivers
v000001bdd554eae0_22 .net v000001bdd554eae0 22, 31 0, L_000001bdd55c09d0; 1 drivers
v000001bdd554eae0_23 .net v000001bdd554eae0 23, 31 0, L_000001bdd55c1c90; 1 drivers
v000001bdd554eae0_24 .net v000001bdd554eae0 24, 31 0, L_000001bdd55c0a70; 1 drivers
v000001bdd554eae0_25 .net v000001bdd554eae0 25, 31 0, L_000001bdd55c0b10; 1 drivers
v000001bdd554eae0_26 .net v000001bdd554eae0 26, 31 0, L_000001bdd55c1dd0; 1 drivers
v000001bdd554eae0_27 .net v000001bdd554eae0 27, 31 0, L_000001bdd55c1e70; 1 drivers
v000001bdd554eae0_28 .net v000001bdd554eae0 28, 31 0, L_000001bdd55c1f10; 1 drivers
v000001bdd554eae0_29 .net v000001bdd554eae0 29, 31 0, L_000001bdd55c2d70; 1 drivers
v000001bdd554eae0_30 .net v000001bdd554eae0 30, 31 0, L_000001bdd55c3ef0; 1 drivers
v000001bdd554eae0_31 .net v000001bdd554eae0 31, 31 0, L_000001bdd55c40d0; 1 drivers
E_000001bdd54d0e60 .event posedge, v000001bdd554e540_0;
v000001bdd554e9a0_0 .array/port v000001bdd554e9a0, 0;
v000001bdd554e9a0_1 .array/port v000001bdd554e9a0, 1;
v000001bdd554e9a0_2 .array/port v000001bdd554e9a0, 2;
v000001bdd554e9a0_3 .array/port v000001bdd554e9a0, 3;
L_000001bdd55c1010 .concat [ 8 8 8 8], v000001bdd554e9a0_0, v000001bdd554e9a0_1, v000001bdd554e9a0_2, v000001bdd554e9a0_3;
v000001bdd554e9a0_4 .array/port v000001bdd554e9a0, 4;
v000001bdd554e9a0_5 .array/port v000001bdd554e9a0, 5;
v000001bdd554e9a0_6 .array/port v000001bdd554e9a0, 6;
v000001bdd554e9a0_7 .array/port v000001bdd554e9a0, 7;
L_000001bdd55c2910 .concat [ 8 8 8 8], v000001bdd554e9a0_4, v000001bdd554e9a0_5, v000001bdd554e9a0_6, v000001bdd554e9a0_7;
v000001bdd554e9a0_8 .array/port v000001bdd554e9a0, 8;
v000001bdd554e9a0_9 .array/port v000001bdd554e9a0, 9;
v000001bdd554e9a0_10 .array/port v000001bdd554e9a0, 10;
v000001bdd554e9a0_11 .array/port v000001bdd554e9a0, 11;
L_000001bdd55c1510 .concat [ 8 8 8 8], v000001bdd554e9a0_8, v000001bdd554e9a0_9, v000001bdd554e9a0_10, v000001bdd554e9a0_11;
v000001bdd554e9a0_12 .array/port v000001bdd554e9a0, 12;
v000001bdd554e9a0_13 .array/port v000001bdd554e9a0, 13;
v000001bdd554e9a0_14 .array/port v000001bdd554e9a0, 14;
v000001bdd554e9a0_15 .array/port v000001bdd554e9a0, 15;
L_000001bdd55c0930 .concat [ 8 8 8 8], v000001bdd554e9a0_12, v000001bdd554e9a0_13, v000001bdd554e9a0_14, v000001bdd554e9a0_15;
v000001bdd554e9a0_16 .array/port v000001bdd554e9a0, 16;
v000001bdd554e9a0_17 .array/port v000001bdd554e9a0, 17;
v000001bdd554e9a0_18 .array/port v000001bdd554e9a0, 18;
v000001bdd554e9a0_19 .array/port v000001bdd554e9a0, 19;
L_000001bdd55c1650 .concat [ 8 8 8 8], v000001bdd554e9a0_16, v000001bdd554e9a0_17, v000001bdd554e9a0_18, v000001bdd554e9a0_19;
v000001bdd554e9a0_20 .array/port v000001bdd554e9a0, 20;
v000001bdd554e9a0_21 .array/port v000001bdd554e9a0, 21;
v000001bdd554e9a0_22 .array/port v000001bdd554e9a0, 22;
v000001bdd554e9a0_23 .array/port v000001bdd554e9a0, 23;
L_000001bdd55c1790 .concat [ 8 8 8 8], v000001bdd554e9a0_20, v000001bdd554e9a0_21, v000001bdd554e9a0_22, v000001bdd554e9a0_23;
v000001bdd554e9a0_24 .array/port v000001bdd554e9a0, 24;
v000001bdd554e9a0_25 .array/port v000001bdd554e9a0, 25;
v000001bdd554e9a0_26 .array/port v000001bdd554e9a0, 26;
v000001bdd554e9a0_27 .array/port v000001bdd554e9a0, 27;
L_000001bdd55c24b0 .concat [ 8 8 8 8], v000001bdd554e9a0_24, v000001bdd554e9a0_25, v000001bdd554e9a0_26, v000001bdd554e9a0_27;
v000001bdd554e9a0_28 .array/port v000001bdd554e9a0, 28;
v000001bdd554e9a0_29 .array/port v000001bdd554e9a0, 29;
v000001bdd554e9a0_30 .array/port v000001bdd554e9a0, 30;
v000001bdd554e9a0_31 .array/port v000001bdd554e9a0, 31;
L_000001bdd55c18d0 .concat [ 8 8 8 8], v000001bdd554e9a0_28, v000001bdd554e9a0_29, v000001bdd554e9a0_30, v000001bdd554e9a0_31;
v000001bdd554e9a0_32 .array/port v000001bdd554e9a0, 32;
v000001bdd554e9a0_33 .array/port v000001bdd554e9a0, 33;
v000001bdd554e9a0_34 .array/port v000001bdd554e9a0, 34;
v000001bdd554e9a0_35 .array/port v000001bdd554e9a0, 35;
L_000001bdd55c1970 .concat [ 8 8 8 8], v000001bdd554e9a0_32, v000001bdd554e9a0_33, v000001bdd554e9a0_34, v000001bdd554e9a0_35;
v000001bdd554e9a0_36 .array/port v000001bdd554e9a0, 36;
v000001bdd554e9a0_37 .array/port v000001bdd554e9a0, 37;
v000001bdd554e9a0_38 .array/port v000001bdd554e9a0, 38;
v000001bdd554e9a0_39 .array/port v000001bdd554e9a0, 39;
L_000001bdd55c2730 .concat [ 8 8 8 8], v000001bdd554e9a0_36, v000001bdd554e9a0_37, v000001bdd554e9a0_38, v000001bdd554e9a0_39;
v000001bdd554e9a0_40 .array/port v000001bdd554e9a0, 40;
v000001bdd554e9a0_41 .array/port v000001bdd554e9a0, 41;
v000001bdd554e9a0_42 .array/port v000001bdd554e9a0, 42;
v000001bdd554e9a0_43 .array/port v000001bdd554e9a0, 43;
L_000001bdd55c2190 .concat [ 8 8 8 8], v000001bdd554e9a0_40, v000001bdd554e9a0_41, v000001bdd554e9a0_42, v000001bdd554e9a0_43;
v000001bdd554e9a0_44 .array/port v000001bdd554e9a0, 44;
v000001bdd554e9a0_45 .array/port v000001bdd554e9a0, 45;
v000001bdd554e9a0_46 .array/port v000001bdd554e9a0, 46;
v000001bdd554e9a0_47 .array/port v000001bdd554e9a0, 47;
L_000001bdd55c0bb0 .concat [ 8 8 8 8], v000001bdd554e9a0_44, v000001bdd554e9a0_45, v000001bdd554e9a0_46, v000001bdd554e9a0_47;
v000001bdd554e9a0_48 .array/port v000001bdd554e9a0, 48;
v000001bdd554e9a0_49 .array/port v000001bdd554e9a0, 49;
v000001bdd554e9a0_50 .array/port v000001bdd554e9a0, 50;
v000001bdd554e9a0_51 .array/port v000001bdd554e9a0, 51;
L_000001bdd55c27d0 .concat [ 8 8 8 8], v000001bdd554e9a0_48, v000001bdd554e9a0_49, v000001bdd554e9a0_50, v000001bdd554e9a0_51;
v000001bdd554e9a0_52 .array/port v000001bdd554e9a0, 52;
v000001bdd554e9a0_53 .array/port v000001bdd554e9a0, 53;
v000001bdd554e9a0_54 .array/port v000001bdd554e9a0, 54;
v000001bdd554e9a0_55 .array/port v000001bdd554e9a0, 55;
L_000001bdd55c2050 .concat [ 8 8 8 8], v000001bdd554e9a0_52, v000001bdd554e9a0_53, v000001bdd554e9a0_54, v000001bdd554e9a0_55;
v000001bdd554e9a0_56 .array/port v000001bdd554e9a0, 56;
v000001bdd554e9a0_57 .array/port v000001bdd554e9a0, 57;
v000001bdd554e9a0_58 .array/port v000001bdd554e9a0, 58;
v000001bdd554e9a0_59 .array/port v000001bdd554e9a0, 59;
L_000001bdd55c22d0 .concat [ 8 8 8 8], v000001bdd554e9a0_56, v000001bdd554e9a0_57, v000001bdd554e9a0_58, v000001bdd554e9a0_59;
v000001bdd554e9a0_60 .array/port v000001bdd554e9a0, 60;
v000001bdd554e9a0_61 .array/port v000001bdd554e9a0, 61;
v000001bdd554e9a0_62 .array/port v000001bdd554e9a0, 62;
v000001bdd554e9a0_63 .array/port v000001bdd554e9a0, 63;
L_000001bdd55c10b0 .concat [ 8 8 8 8], v000001bdd554e9a0_60, v000001bdd554e9a0_61, v000001bdd554e9a0_62, v000001bdd554e9a0_63;
v000001bdd554e9a0_64 .array/port v000001bdd554e9a0, 64;
v000001bdd554e9a0_65 .array/port v000001bdd554e9a0, 65;
v000001bdd554e9a0_66 .array/port v000001bdd554e9a0, 66;
v000001bdd554e9a0_67 .array/port v000001bdd554e9a0, 67;
L_000001bdd55c2550 .concat [ 8 8 8 8], v000001bdd554e9a0_64, v000001bdd554e9a0_65, v000001bdd554e9a0_66, v000001bdd554e9a0_67;
v000001bdd554e9a0_68 .array/port v000001bdd554e9a0, 68;
v000001bdd554e9a0_69 .array/port v000001bdd554e9a0, 69;
v000001bdd554e9a0_70 .array/port v000001bdd554e9a0, 70;
v000001bdd554e9a0_71 .array/port v000001bdd554e9a0, 71;
L_000001bdd55c25f0 .concat [ 8 8 8 8], v000001bdd554e9a0_68, v000001bdd554e9a0_69, v000001bdd554e9a0_70, v000001bdd554e9a0_71;
v000001bdd554e9a0_72 .array/port v000001bdd554e9a0, 72;
v000001bdd554e9a0_73 .array/port v000001bdd554e9a0, 73;
v000001bdd554e9a0_74 .array/port v000001bdd554e9a0, 74;
v000001bdd554e9a0_75 .array/port v000001bdd554e9a0, 75;
L_000001bdd55c2870 .concat [ 8 8 8 8], v000001bdd554e9a0_72, v000001bdd554e9a0_73, v000001bdd554e9a0_74, v000001bdd554e9a0_75;
v000001bdd554e9a0_76 .array/port v000001bdd554e9a0, 76;
v000001bdd554e9a0_77 .array/port v000001bdd554e9a0, 77;
v000001bdd554e9a0_78 .array/port v000001bdd554e9a0, 78;
v000001bdd554e9a0_79 .array/port v000001bdd554e9a0, 79;
L_000001bdd55c1150 .concat [ 8 8 8 8], v000001bdd554e9a0_76, v000001bdd554e9a0_77, v000001bdd554e9a0_78, v000001bdd554e9a0_79;
v000001bdd554e9a0_80 .array/port v000001bdd554e9a0, 80;
v000001bdd554e9a0_81 .array/port v000001bdd554e9a0, 81;
v000001bdd554e9a0_82 .array/port v000001bdd554e9a0, 82;
v000001bdd554e9a0_83 .array/port v000001bdd554e9a0, 83;
L_000001bdd55c1ab0 .concat [ 8 8 8 8], v000001bdd554e9a0_80, v000001bdd554e9a0_81, v000001bdd554e9a0_82, v000001bdd554e9a0_83;
v000001bdd554e9a0_84 .array/port v000001bdd554e9a0, 84;
v000001bdd554e9a0_85 .array/port v000001bdd554e9a0, 85;
v000001bdd554e9a0_86 .array/port v000001bdd554e9a0, 86;
v000001bdd554e9a0_87 .array/port v000001bdd554e9a0, 87;
L_000001bdd55c1bf0 .concat [ 8 8 8 8], v000001bdd554e9a0_84, v000001bdd554e9a0_85, v000001bdd554e9a0_86, v000001bdd554e9a0_87;
v000001bdd554e9a0_88 .array/port v000001bdd554e9a0, 88;
v000001bdd554e9a0_89 .array/port v000001bdd554e9a0, 89;
v000001bdd554e9a0_90 .array/port v000001bdd554e9a0, 90;
v000001bdd554e9a0_91 .array/port v000001bdd554e9a0, 91;
L_000001bdd55c09d0 .concat [ 8 8 8 8], v000001bdd554e9a0_88, v000001bdd554e9a0_89, v000001bdd554e9a0_90, v000001bdd554e9a0_91;
v000001bdd554e9a0_92 .array/port v000001bdd554e9a0, 92;
v000001bdd554e9a0_93 .array/port v000001bdd554e9a0, 93;
v000001bdd554e9a0_94 .array/port v000001bdd554e9a0, 94;
v000001bdd554e9a0_95 .array/port v000001bdd554e9a0, 95;
L_000001bdd55c1c90 .concat [ 8 8 8 8], v000001bdd554e9a0_92, v000001bdd554e9a0_93, v000001bdd554e9a0_94, v000001bdd554e9a0_95;
v000001bdd554e9a0_96 .array/port v000001bdd554e9a0, 96;
v000001bdd554e9a0_97 .array/port v000001bdd554e9a0, 97;
v000001bdd554e9a0_98 .array/port v000001bdd554e9a0, 98;
v000001bdd554e9a0_99 .array/port v000001bdd554e9a0, 99;
L_000001bdd55c0a70 .concat [ 8 8 8 8], v000001bdd554e9a0_96, v000001bdd554e9a0_97, v000001bdd554e9a0_98, v000001bdd554e9a0_99;
v000001bdd554e9a0_100 .array/port v000001bdd554e9a0, 100;
v000001bdd554e9a0_101 .array/port v000001bdd554e9a0, 101;
v000001bdd554e9a0_102 .array/port v000001bdd554e9a0, 102;
v000001bdd554e9a0_103 .array/port v000001bdd554e9a0, 103;
L_000001bdd55c0b10 .concat [ 8 8 8 8], v000001bdd554e9a0_100, v000001bdd554e9a0_101, v000001bdd554e9a0_102, v000001bdd554e9a0_103;
v000001bdd554e9a0_104 .array/port v000001bdd554e9a0, 104;
v000001bdd554e9a0_105 .array/port v000001bdd554e9a0, 105;
v000001bdd554e9a0_106 .array/port v000001bdd554e9a0, 106;
v000001bdd554e9a0_107 .array/port v000001bdd554e9a0, 107;
L_000001bdd55c1dd0 .concat [ 8 8 8 8], v000001bdd554e9a0_104, v000001bdd554e9a0_105, v000001bdd554e9a0_106, v000001bdd554e9a0_107;
v000001bdd554e9a0_108 .array/port v000001bdd554e9a0, 108;
v000001bdd554e9a0_109 .array/port v000001bdd554e9a0, 109;
v000001bdd554e9a0_110 .array/port v000001bdd554e9a0, 110;
v000001bdd554e9a0_111 .array/port v000001bdd554e9a0, 111;
L_000001bdd55c1e70 .concat [ 8 8 8 8], v000001bdd554e9a0_108, v000001bdd554e9a0_109, v000001bdd554e9a0_110, v000001bdd554e9a0_111;
v000001bdd554e9a0_112 .array/port v000001bdd554e9a0, 112;
v000001bdd554e9a0_113 .array/port v000001bdd554e9a0, 113;
v000001bdd554e9a0_114 .array/port v000001bdd554e9a0, 114;
v000001bdd554e9a0_115 .array/port v000001bdd554e9a0, 115;
L_000001bdd55c1f10 .concat [ 8 8 8 8], v000001bdd554e9a0_112, v000001bdd554e9a0_113, v000001bdd554e9a0_114, v000001bdd554e9a0_115;
v000001bdd554e9a0_116 .array/port v000001bdd554e9a0, 116;
v000001bdd554e9a0_117 .array/port v000001bdd554e9a0, 117;
v000001bdd554e9a0_118 .array/port v000001bdd554e9a0, 118;
v000001bdd554e9a0_119 .array/port v000001bdd554e9a0, 119;
L_000001bdd55c2d70 .concat [ 8 8 8 8], v000001bdd554e9a0_116, v000001bdd554e9a0_117, v000001bdd554e9a0_118, v000001bdd554e9a0_119;
v000001bdd554e9a0_120 .array/port v000001bdd554e9a0, 120;
v000001bdd554e9a0_121 .array/port v000001bdd554e9a0, 121;
v000001bdd554e9a0_122 .array/port v000001bdd554e9a0, 122;
v000001bdd554e9a0_123 .array/port v000001bdd554e9a0, 123;
L_000001bdd55c3ef0 .concat [ 8 8 8 8], v000001bdd554e9a0_120, v000001bdd554e9a0_121, v000001bdd554e9a0_122, v000001bdd554e9a0_123;
v000001bdd554e9a0_124 .array/port v000001bdd554e9a0, 124;
v000001bdd554e9a0_125 .array/port v000001bdd554e9a0, 125;
v000001bdd554e9a0_126 .array/port v000001bdd554e9a0, 126;
v000001bdd554e9a0_127 .array/port v000001bdd554e9a0, 127;
L_000001bdd55c40d0 .concat [ 8 8 8 8], v000001bdd554e9a0_124, v000001bdd554e9a0_125, v000001bdd554e9a0_126, v000001bdd554e9a0_127;
L_000001bdd55c4350 .array/port v000001bdd554e9a0, L_000001bdd55c43f0;
L_000001bdd55c3e50 .concat [ 32 1 0 0], v000001bdd554f120_0, L_000001bdd5564a40;
L_000001bdd55c43f0 .arith/sum 33, L_000001bdd55c3e50, L_000001bdd5564a88;
L_000001bdd55c36d0 .array/port v000001bdd554e9a0, L_000001bdd55c3130;
L_000001bdd55c3a90 .concat [ 32 1 0 0], v000001bdd554f120_0, L_000001bdd5564ad0;
L_000001bdd55c3130 .arith/sum 33, L_000001bdd55c3a90, L_000001bdd5564b18;
L_000001bdd55c3b30 .array/port v000001bdd554e9a0, L_000001bdd55c3310;
L_000001bdd55c3f90 .concat [ 32 1 0 0], v000001bdd554f120_0, L_000001bdd5564b60;
L_000001bdd55c3310 .arith/sum 33, L_000001bdd55c3f90, L_000001bdd5564ba8;
L_000001bdd55c2e10 .array/port v000001bdd554e9a0, v000001bdd554f120_0;
L_000001bdd55c2eb0 .concat [ 8 8 8 8], L_000001bdd55c2e10, L_000001bdd55c3b30, L_000001bdd55c36d0, L_000001bdd55c4350;
L_000001bdd55c2f50 .functor MUXZ 32, L_000001bdd5564bf0, L_000001bdd55c2eb0, L_000001bdd55c4030, C4<>;
S_000001bdd50b0b80 .scope module, "Decoder" "Decoder" 3 156, 7 2 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "Branch";
    .port_info 3 /OUTPUT 1 "Jump";
    .port_info 4 /OUTPUT 1 "WriteBack1";
    .port_info 5 /OUTPUT 1 "WriteBack0";
    .port_info 6 /OUTPUT 1 "MemRead";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ALUOp";
v000001bdd554ff80_0 .var "ALUOp", 1 0;
v000001bdd554ef40_0 .var "ALUSrc", 0 0;
v000001bdd554f3a0_0 .var "Branch", 0 0;
v000001bdd554e860_0 .var "Jump", 0 0;
v000001bdd554f260_0 .var "MemRead", 0 0;
v000001bdd554e900_0 .var "MemWrite", 0 0;
v000001bdd554eb80_0 .var "RegWrite", 0 0;
v000001bdd554f4e0_0 .var "WriteBack0", 0 0;
v000001bdd554f6c0_0 .var "WriteBack1", 0 0;
v000001bdd554e5e0_0 .net "funct3", 2 0, L_000001bdd55634c0;  1 drivers
v000001bdd554ed60_0 .net "instr_i", 31 0, v000001bdd555c200_0;  alias, 1 drivers
v000001bdd554ee00_0 .net "opcode", 6 0, L_000001bdd5564280;  1 drivers
E_000001bdd54cfbe0 .event anyedge, v000001bdd554ee00_0, v000001bdd554e5e0_0;
L_000001bdd5564280 .part v000001bdd555c200_0, 0, 7;
L_000001bdd55634c0 .part v000001bdd555c200_0, 12, 3;
S_000001bdd50b0d10 .scope module, "EXEtoMEM" "EXEMEM_register" 3 275, 8 2 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 3 "WB_i";
    .port_info 4 /INPUT 3 "Mem_i";
    .port_info 5 /INPUT 1 "zero_i";
    .port_info 6 /INPUT 32 "alu_ans_i";
    .port_info 7 /INPUT 32 "rtdata_i";
    .port_info 8 /INPUT 5 "WBreg_i";
    .port_info 9 /INPUT 32 "pc_add4_i";
    .port_info 10 /OUTPUT 32 "instr_o";
    .port_info 11 /OUTPUT 3 "WB_o";
    .port_info 12 /OUTPUT 3 "Mem_o";
    .port_info 13 /OUTPUT 1 "zero_o";
    .port_info 14 /OUTPUT 32 "alu_ans_o";
    .port_info 15 /OUTPUT 32 "rtdata_o";
    .port_info 16 /OUTPUT 5 "WBreg_o";
    .port_info 17 /OUTPUT 32 "pc_add4_o";
v000001bdd554f760_0 .net "Mem_i", 2 0, L_000001bdd55c15b0;  1 drivers
v000001bdd554ec20_0 .var "Mem_o", 2 0;
v000001bdd554fbc0_0 .net "WB_i", 2 0, v000001bdd5550870_0;  alias, 1 drivers
v000001bdd554f9e0_0 .var "WB_o", 2 0;
v000001bdd554efe0_0 .net "WBreg_i", 4 0, v000001bdd5550910_0;  alias, 1 drivers
v000001bdd554fd00_0 .var "WBreg_o", 4 0;
v000001bdd5550200_0 .net "alu_ans_i", 31 0, v000001bdd5560510_0;  alias, 1 drivers
v000001bdd554f120_0 .var "alu_ans_o", 31 0;
v000001bdd554e680_0 .net "clk_i", 0 0, v000001bdd5562ac0_0;  alias, 1 drivers
v000001bdd554fda0_0 .net "instr_i", 31 0, v000001bdd5550cd0_0;  alias, 1 drivers
v000001bdd55519f0_0 .var "instr_o", 31 0;
v000001bdd5550f50_0 .net "pc_add4_i", 31 0, v000001bdd5550d70_0;  alias, 1 drivers
v000001bdd5552350_0 .var "pc_add4_o", 31 0;
v000001bdd5551950_0 .net "rst_i", 0 0, v000001bdd5563ce0_0;  alias, 1 drivers
v000001bdd55516d0_0 .net "rtdata_i", 31 0, v000001bdd5551db0_0;  alias, 1 drivers
v000001bdd5551e50_0 .var "rtdata_o", 31 0;
v000001bdd5551a90_0 .net "zero_i", 0 0, L_000001bdd55c1470;  alias, 1 drivers
v000001bdd5550ff0_0 .var "zero_o", 0 0;
E_000001bdd54d1fa0/0 .event negedge, v000001bdd5551950_0;
E_000001bdd54d1fa0/1 .event posedge, v000001bdd554e540_0;
E_000001bdd54d1fa0 .event/or E_000001bdd54d1fa0/0, E_000001bdd54d1fa0/1;
S_000001bdd50b0240 .scope module, "FWUnit" "ForwardingUnit" 3 233, 9 2 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IDEXE_RS1";
    .port_info 1 /INPUT 5 "IDEXE_RS2";
    .port_info 2 /INPUT 5 "EXEMEM_RD";
    .port_info 3 /INPUT 5 "MEMWB_RD";
    .port_info 4 /INPUT 1 "EXEMEM_RegWrite";
    .port_info 5 /INPUT 1 "MEMWB_RegWrite";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v000001bdd5551770_0 .net "EXEMEM_RD", 4 0, v000001bdd554fd00_0;  alias, 1 drivers
v000001bdd5550a50_0 .net "EXEMEM_RegWrite", 0 0, L_000001bdd55c0f70;  1 drivers
v000001bdd5551f90_0 .var "ForwardA", 1 0;
v000001bdd55504b0_0 .var "ForwardB", 1 0;
v000001bdd5550550_0 .net "IDEXE_RS1", 4 0, L_000001bdd55c0ed0;  1 drivers
v000001bdd5551090_0 .net "IDEXE_RS2", 4 0, L_000001bdd55c13d0;  1 drivers
v000001bdd55513b0_0 .net "MEMWB_RD", 4 0, v000001bdd555c700_0;  alias, 1 drivers
v000001bdd55505f0_0 .net "MEMWB_RegWrite", 0 0, L_000001bdd55c11f0;  1 drivers
E_000001bdd54d2020/0 .event anyedge, v000001bdd5550a50_0, v000001bdd5550550_0, v000001bdd554fd00_0, v000001bdd55505f0_0;
E_000001bdd54d2020/1 .event anyedge, v000001bdd55513b0_0, v000001bdd5551090_0;
E_000001bdd54d2020 .event/or E_000001bdd54d2020/0, E_000001bdd54d2020/1;
S_000001bdd50b03d0 .scope module, "Hazard_detection_obj" "Hazard_detection" 3 138, 10 2 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IFID_regRs";
    .port_info 1 /INPUT 5 "IFID_regRt";
    .port_info 2 /INPUT 5 "IDEXE_regRd";
    .port_info 3 /INPUT 1 "IDEXE_memRead";
    .port_info 4 /OUTPUT 1 "PC_write";
    .port_info 5 /OUTPUT 1 "IFID_write";
    .port_info 6 /OUTPUT 1 "control_output_select";
v000001bdd5550c30_0 .net "IDEXE_memRead", 0 0, L_000001bdd5563380;  1 drivers
v000001bdd5550690_0 .net "IDEXE_regRd", 4 0, v000001bdd5550910_0;  alias, 1 drivers
v000001bdd5551c70_0 .net "IFID_regRs", 4 0, L_000001bdd5563a60;  1 drivers
v000001bdd55511d0_0 .net "IFID_regRt", 4 0, L_000001bdd5563240;  1 drivers
v000001bdd5550730_0 .var "IFID_write", 0 0;
v000001bdd5551bd0_0 .var "PC_write", 0 0;
v000001bdd5551b30_0 .var "control_output_select", 0 0;
E_000001bdd54d33a0 .event anyedge, v000001bdd5550c30_0, v000001bdd554efe0_0, v000001bdd5551c70_0, v000001bdd55511d0_0;
S_000001bdd50adc30 .scope module, "IDtoEXE" "IDEXE_register" 3 198, 11 2 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 3 "WB_i";
    .port_info 4 /INPUT 2 "Mem_i";
    .port_info 5 /INPUT 3 "Exe_i";
    .port_info 6 /INPUT 32 "data1_i";
    .port_info 7 /INPUT 32 "data2_i";
    .port_info 8 /INPUT 32 "immgen_i";
    .port_info 9 /INPUT 4 "alu_ctrl_instr";
    .port_info 10 /INPUT 5 "WBreg_i";
    .port_info 11 /INPUT 32 "pc_add4_i";
    .port_info 12 /OUTPUT 32 "instr_o";
    .port_info 13 /OUTPUT 3 "WB_o";
    .port_info 14 /OUTPUT 2 "Mem_o";
    .port_info 15 /OUTPUT 3 "Exe_o";
    .port_info 16 /OUTPUT 32 "data1_o";
    .port_info 17 /OUTPUT 32 "data2_o";
    .port_info 18 /OUTPUT 32 "immgen_o";
    .port_info 19 /OUTPUT 4 "alu_ctrl_input";
    .port_info 20 /OUTPUT 5 "WBreg_o";
    .port_info 21 /OUTPUT 32 "pc_add4_o";
v000001bdd55507d0_0 .net "Exe_i", 2 0, L_000001bdd55c1290;  1 drivers
v000001bdd55518b0_0 .var "Exe_o", 2 0;
v000001bdd5551450_0 .net "Mem_i", 1 0, L_000001bdd55c0750;  1 drivers
v000001bdd5552030_0 .var "Mem_o", 1 0;
v000001bdd55520d0_0 .net "WB_i", 2 0, L_000001bdd55c1330;  1 drivers
v000001bdd5550870_0 .var "WB_o", 2 0;
v000001bdd5551810_0 .net "WBreg_i", 4 0, L_000001bdd55c29b0;  1 drivers
v000001bdd5550910_0 .var "WBreg_o", 4 0;
v000001bdd55509b0_0 .var "alu_ctrl_input", 3 0;
v000001bdd5550af0_0 .net "alu_ctrl_instr", 3 0, L_000001bdd55c16f0;  1 drivers
v000001bdd5551d10_0 .net "clk_i", 0 0, v000001bdd5562ac0_0;  alias, 1 drivers
v000001bdd5551130_0 .net "data1_i", 31 0, L_000001bdd548c080;  alias, 1 drivers
v000001bdd55522b0_0 .var "data1_o", 31 0;
v000001bdd5552170_0 .net "data2_i", 31 0, L_000001bdd50d2400;  alias, 1 drivers
v000001bdd5551db0_0 .var "data2_o", 31 0;
v000001bdd55514f0_0 .net "immgen_i", 31 0, v000001bdd555cac0_0;  alias, 1 drivers
v000001bdd5552210_0 .var "immgen_o", 31 0;
v000001bdd5550b90_0 .net "instr_i", 31 0, v000001bdd555c200_0;  alias, 1 drivers
v000001bdd5550cd0_0 .var "instr_o", 31 0;
v000001bdd5551590_0 .net "pc_add4_i", 31 0, v000001bdd555bee0_0;  alias, 1 drivers
v000001bdd5550d70_0 .var "pc_add4_o", 31 0;
v000001bdd5551270_0 .net "rst_i", 0 0, v000001bdd5563ce0_0;  alias, 1 drivers
S_000001bdd50adf30 .scope module, "IFtoID" "IFID_register" 3 122, 12 2 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "IFID_write";
    .port_info 4 /INPUT 32 "address_i";
    .port_info 5 /INPUT 32 "instr_i";
    .port_info 6 /INPUT 32 "pc_add4_i";
    .port_info 7 /OUTPUT 32 "address_o";
    .port_info 8 /OUTPUT 32 "instr_o";
    .port_info 9 /OUTPUT 32 "pc_add4_o";
P_000001bdd54d3aa0 .param/l "NOP" 1 12 14, C4<00000000000000000000000000010011>;
v000001bdd5550e10_0 .net "IFID_write", 0 0, v000001bdd5550730_0;  alias, 1 drivers
v000001bdd5550eb0_0 .net "address_i", 31 0, v000001bdd555efa0_0;  alias, 1 drivers
v000001bdd5551310_0 .var "address_o", 31 0;
v000001bdd5551630_0 .net "clk_i", 0 0, v000001bdd5562ac0_0;  alias, 1 drivers
v000001bdd554f800_0 .net "flush", 0 0, o000001bdd550e0d8;  alias, 0 drivers
v000001bdd555c8e0_0 .net "instr_i", 31 0, L_000001bdd548be50;  alias, 1 drivers
v000001bdd555c200_0 .var "instr_o", 31 0;
v000001bdd555c980_0 .net "pc_add4_i", 31 0, L_000001bdd5562d40;  alias, 1 drivers
v000001bdd555bee0_0 .var "pc_add4_o", 31 0;
v000001bdd555cb60_0 .net "rst_i", 0 0, v000001bdd5563ce0_0;  alias, 1 drivers
S_000001bdd50a7170 .scope module, "IM" "Instr_Memory" 3 114, 13 3 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_000001bdd548be50 .functor BUFZ 32, L_000001bdd5563060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bdd555cd40_0 .net *"_ivl_0", 31 0, L_000001bdd5563060;  1 drivers
L_000001bdd5564650 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001bdd555be40_0 .net/2u *"_ivl_2", 31 0, L_000001bdd5564650;  1 drivers
v000001bdd555ca20_0 .net *"_ivl_4", 31 0, L_000001bdd55631a0;  1 drivers
v000001bdd555bd00_0 .net "addr_i", 31 0, v000001bdd555efa0_0;  alias, 1 drivers
v000001bdd555c160_0 .var/i "i", 31 0;
v000001bdd555c3e0_0 .net "instr_o", 31 0, L_000001bdd548be50;  alias, 1 drivers
v000001bdd555cfc0 .array "instruction_file", 31 0, 31 0;
L_000001bdd5563060 .array/port v000001bdd555cfc0, L_000001bdd55631a0;
L_000001bdd55631a0 .arith/div 32, v000001bdd555efa0_0, L_000001bdd5564650;
S_000001bdd50a7300 .scope module, "ImmGen" "Imm_Gen" 3 184, 14 3 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 32 "Imm_Gen_o";
v000001bdd555cac0_0 .var "Imm_Gen_o", 31 0;
v000001bdd555c480_0 .net "func3", 2 0, L_000001bdd55c2b90;  1 drivers
v000001bdd555c5c0_0 .net "instr_i", 31 0, v000001bdd555c200_0;  alias, 1 drivers
v000001bdd555c2a0_0 .net "opcode", 6 0, L_000001bdd55c0610;  1 drivers
E_000001bdd54d3820 .event anyedge, v000001bdd555c2a0_0, v000001bdd554ed60_0;
L_000001bdd55c0610 .part v000001bdd555c200_0, 0, 7;
L_000001bdd55c2b90 .part v000001bdd555c200_0, 12, 3;
S_000001bdd50a7490 .scope module, "MEMtoWB" "MEMWB_register" 3 310, 15 2 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 3 "WB_i";
    .port_info 3 /INPUT 32 "DM_i";
    .port_info 4 /INPUT 32 "alu_ans_i";
    .port_info 5 /INPUT 5 "WBreg_i";
    .port_info 6 /INPUT 32 "pc_add4_i";
    .port_info 7 /OUTPUT 3 "WB_o";
    .port_info 8 /OUTPUT 32 "DM_o";
    .port_info 9 /OUTPUT 32 "alu_ans_o";
    .port_info 10 /OUTPUT 5 "WBreg_o";
    .port_info 11 /OUTPUT 32 "pc_add4_o";
v000001bdd555b6c0_0 .net "DM_i", 31 0, L_000001bdd55c2f50;  alias, 1 drivers
v000001bdd555c020_0 .var "DM_o", 31 0;
v000001bdd555cc00_0 .net "WB_i", 2 0, v000001bdd554f9e0_0;  alias, 1 drivers
v000001bdd555bf80_0 .var "WB_o", 2 0;
v000001bdd555ba80_0 .net "WBreg_i", 4 0, v000001bdd554fd00_0;  alias, 1 drivers
v000001bdd555c700_0 .var "WBreg_o", 4 0;
v000001bdd555ce80_0 .net "alu_ans_i", 31 0, v000001bdd554f120_0;  alias, 1 drivers
v000001bdd555c0c0_0 .var "alu_ans_o", 31 0;
v000001bdd555c7a0_0 .net "clk_i", 0 0, v000001bdd5562ac0_0;  alias, 1 drivers
v000001bdd555cf20_0 .net "pc_add4_i", 31 0, v000001bdd5552350_0;  alias, 1 drivers
v000001bdd555cca0_0 .var "pc_add4_o", 31 0;
v000001bdd555d1a0_0 .net "rst_i", 0 0, v000001bdd5563ce0_0;  alias, 1 drivers
S_000001bdd509d7d0 .scope module, "MUX_ALUSrc" "MUX_2to1" 3 226, 16 3 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v000001bdd555d240_0 .net *"_ivl_0", 31 0, L_000001bdd55c2c30;  1 drivers
L_000001bdd5564890 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdd555d2e0_0 .net *"_ivl_3", 30 0, L_000001bdd5564890;  1 drivers
L_000001bdd55648d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdd555b800_0 .net/2u *"_ivl_4", 31 0, L_000001bdd55648d8;  1 drivers
v000001bdd555bda0_0 .net *"_ivl_6", 0 0, L_000001bdd55c1a10;  1 drivers
v000001bdd555cde0_0 .net "data0_i", 31 0, v000001bdd5551db0_0;  alias, 1 drivers
v000001bdd555c340_0 .net "data1_i", 31 0, v000001bdd5552210_0;  alias, 1 drivers
v000001bdd555c520_0 .net "data_o", 31 0, L_000001bdd55c20f0;  alias, 1 drivers
v000001bdd555d060_0 .net "select_i", 0 0, L_000001bdd55c2cd0;  1 drivers
L_000001bdd55c2c30 .concat [ 1 31 0 0], L_000001bdd55c2cd0, L_000001bdd5564890;
L_000001bdd55c1a10 .cmp/eq 32, L_000001bdd55c2c30, L_000001bdd55648d8;
L_000001bdd55c20f0 .functor MUXZ 32, v000001bdd5552210_0, v000001bdd5551db0_0, L_000001bdd55c1a10, C4<>;
S_000001bdd509d960 .scope module, "MUX_ALU_src1" "MUX_3to1" 3 245, 17 3 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v000001bdd555d100_0 .net "data0_i", 31 0, v000001bdd55522b0_0;  alias, 1 drivers
v000001bdd555b580_0 .net "data1_i", 31 0, v000001bdd555bc60_0;  alias, 1 drivers
v000001bdd555c660_0 .net "data2_i", 31 0, v000001bdd554f120_0;  alias, 1 drivers
v000001bdd555c840_0 .var "data_o", 31 0;
v000001bdd555d380_0 .net "select_i", 1 0, v000001bdd5551f90_0;  alias, 1 drivers
E_000001bdd54d3460 .event anyedge, v000001bdd5551f90_0, v000001bdd55522b0_0, v000001bdd555b580_0, v000001bdd554fe40_0;
S_000001bdd509daf0 .scope module, "MUX_ALU_src2" "MUX_3to1" 3 253, 17 3 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v000001bdd555b4e0_0 .net "data0_i", 31 0, L_000001bdd55c20f0;  alias, 1 drivers
v000001bdd555b620_0 .net "data1_i", 31 0, v000001bdd555bc60_0;  alias, 1 drivers
v000001bdd555b760_0 .net "data2_i", 31 0, v000001bdd554f120_0;  alias, 1 drivers
v000001bdd555b8a0_0 .var "data_o", 31 0;
v000001bdd555b940_0 .net "select_i", 1 0, v000001bdd55504b0_0;  alias, 1 drivers
E_000001bdd54d34e0 .event anyedge, v000001bdd55504b0_0, v000001bdd555c520_0, v000001bdd555b580_0, v000001bdd554fe40_0;
S_000001bdd555e170 .scope module, "MUX_MemtoReg" "MUX_3to1" 3 328, 17 3 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v000001bdd555b9e0_0 .net "data0_i", 31 0, v000001bdd555c0c0_0;  alias, 1 drivers
v000001bdd555bb20_0 .net "data1_i", 31 0, v000001bdd555c020_0;  alias, 1 drivers
v000001bdd555bbc0_0 .net "data2_i", 31 0, v000001bdd555cca0_0;  alias, 1 drivers
v000001bdd555bc60_0 .var "data_o", 31 0;
v000001bdd555f4a0_0 .net "select_i", 1 0, L_000001bdd55c4170;  1 drivers
E_000001bdd54d3560 .event anyedge, v000001bdd555f4a0_0, v000001bdd555c0c0_0, v000001bdd555c020_0, v000001bdd555cca0_0;
S_000001bdd555e300 .scope module, "MUX_PCSrc" "MUX_2to1" 3 101, 16 3 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v000001bdd555f540_0 .net *"_ivl_0", 31 0, L_000001bdd55641e0;  1 drivers
L_000001bdd55645c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdd5560260_0 .net *"_ivl_3", 30 0, L_000001bdd55645c0;  1 drivers
L_000001bdd5564608 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdd5560120_0 .net/2u *"_ivl_4", 31 0, L_000001bdd5564608;  1 drivers
v000001bdd555f220_0 .net *"_ivl_6", 0 0, L_000001bdd55639c0;  1 drivers
v000001bdd555e780_0 .net "data0_i", 31 0, L_000001bdd5562d40;  alias, 1 drivers
v000001bdd555fe00_0 .net "data1_i", 31 0, L_000001bdd55c0d90;  alias, 1 drivers
v000001bdd555e960_0 .net "data_o", 31 0, L_000001bdd55632e0;  alias, 1 drivers
v000001bdd555ee60_0 .net "select_i", 0 0, L_000001bdd5562f20;  alias, 1 drivers
L_000001bdd55641e0 .concat [ 1 31 0 0], L_000001bdd5562f20, L_000001bdd55645c0;
L_000001bdd55639c0 .cmp/eq 32, L_000001bdd55641e0, L_000001bdd5564608;
L_000001bdd55632e0 .functor MUXZ 32, L_000001bdd55c0d90, L_000001bdd5562d40, L_000001bdd55639c0, C4<>;
S_000001bdd555d4f0 .scope module, "MUX_control" "MUX_2to1" 3 149, 16 3 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v000001bdd555f2c0_0 .net *"_ivl_0", 31 0, L_000001bdd5563b00;  1 drivers
L_000001bdd5564698 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdd555ea00_0 .net *"_ivl_3", 30 0, L_000001bdd5564698;  1 drivers
L_000001bdd55646e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdd555ff40_0 .net/2u *"_ivl_4", 31 0, L_000001bdd55646e0;  1 drivers
v000001bdd555e500_0 .net *"_ivl_6", 0 0, L_000001bdd5563ec0;  1 drivers
L_000001bdd5564728 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdd555f860_0 .net "data0_i", 31 0, L_000001bdd5564728;  1 drivers
v000001bdd555fb80_0 .net "data1_i", 31 0, L_000001bdd5563ba0;  1 drivers
v000001bdd555f720_0 .net "data_o", 31 0, L_000001bdd5564140;  1 drivers
v000001bdd555eaa0_0 .net "select_i", 0 0, v000001bdd5551b30_0;  alias, 1 drivers
L_000001bdd5563b00 .concat [ 1 31 0 0], v000001bdd5551b30_0, L_000001bdd5564698;
L_000001bdd5563ec0 .cmp/eq 32, L_000001bdd5563b00, L_000001bdd55646e0;
L_000001bdd5564140 .functor MUXZ 32, L_000001bdd5563ba0, L_000001bdd5564728, L_000001bdd5563ec0, C4<>;
S_000001bdd555de50 .scope module, "PC" "ProgramCounter" 3 107, 18 3 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "PCWrite";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
v000001bdd555f9a0_0 .net "PCWrite", 0 0, v000001bdd5551bd0_0;  alias, 1 drivers
v000001bdd555f360_0 .net "clk_i", 0 0, v000001bdd5562ac0_0;  alias, 1 drivers
v000001bdd555fa40_0 .net "pc_i", 31 0, L_000001bdd55632e0;  alias, 1 drivers
v000001bdd555efa0_0 .var "pc_o", 31 0;
v000001bdd555e820_0 .net "rst_i", 0 0, v000001bdd5563ce0_0;  alias, 1 drivers
S_000001bdd555d810 .scope module, "PC_plus_4_Adder" "Adder" 3 95, 5 3 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v000001bdd555f400_0 .net "src1_i", 31 0, v000001bdd555efa0_0;  alias, 1 drivers
v000001bdd5560300_0 .net "src2_i", 31 0, L_000001bdd55644e8;  alias, 1 drivers
v000001bdd55601c0_0 .net "sum_o", 31 0, L_000001bdd5562d40;  alias, 1 drivers
L_000001bdd5562d40 .arith/sum 32, v000001bdd555efa0_0, L_000001bdd55644e8;
S_000001bdd555dfe0 .scope module, "RF" "Reg_File" 3 171, 19 3 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_000001bdd548c080 .functor BUFZ 32, L_000001bdd55c0c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bdd50d2400 .functor BUFZ 32, L_000001bdd55c0cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bdd555f900_0 .net "RDaddr_i", 4 0, v000001bdd555c700_0;  alias, 1 drivers
v000001bdd5560080_0 .net "RDdata_i", 31 0, v000001bdd555bc60_0;  alias, 1 drivers
v000001bdd555f680_0 .net "RSaddr_i", 4 0, L_000001bdd55c2370;  1 drivers
v000001bdd555eb40_0 .net "RSdata_o", 31 0, L_000001bdd548c080;  alias, 1 drivers
v000001bdd555e8c0_0 .net "RTaddr_i", 4 0, L_000001bdd55c2a50;  1 drivers
v000001bdd555ef00_0 .net "RTdata_o", 31 0, L_000001bdd50d2400;  alias, 1 drivers
v000001bdd555fea0_0 .net "RegWrite_i", 0 0, L_000001bdd55c2230;  1 drivers
v000001bdd555f7c0 .array/s "Reg_File", 31 0, 31 0;
v000001bdd555fc20_0 .net *"_ivl_0", 31 0, L_000001bdd55c0c50;  1 drivers
v000001bdd555ffe0_0 .net *"_ivl_10", 6 0, L_000001bdd55c2690;  1 drivers
L_000001bdd5564800 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bdd555ebe0_0 .net *"_ivl_13", 1 0, L_000001bdd5564800;  1 drivers
v000001bdd55603a0_0 .net *"_ivl_2", 6 0, L_000001bdd55c1d30;  1 drivers
L_000001bdd55647b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bdd555f0e0_0 .net *"_ivl_5", 1 0, L_000001bdd55647b8;  1 drivers
v000001bdd555ec80_0 .net *"_ivl_8", 31 0, L_000001bdd55c0cf0;  1 drivers
v000001bdd555e5a0_0 .net "clk_i", 0 0, v000001bdd5562ac0_0;  alias, 1 drivers
v000001bdd555f180_0 .net "rst_i", 0 0, v000001bdd5563ce0_0;  alias, 1 drivers
E_000001bdd54d38e0 .event negedge, v000001bdd554e540_0;
L_000001bdd55c0c50 .array/port v000001bdd555f7c0, L_000001bdd55c1d30;
L_000001bdd55c1d30 .concat [ 5 2 0 0], L_000001bdd55c2370, L_000001bdd55647b8;
L_000001bdd55c0cf0 .array/port v000001bdd555f7c0, L_000001bdd55c2690;
L_000001bdd55c2690 .concat [ 5 2 0 0], L_000001bdd55c2a50, L_000001bdd5564800;
S_000001bdd555d680 .scope module, "SL1" "Shift_Left_1" 3 188, 20 3 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v000001bdd555e640_0 .net *"_ivl_2", 30 0, L_000001bdd55c2af0;  1 drivers
L_000001bdd5564848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bdd555edc0_0 .net *"_ivl_4", 0 0, L_000001bdd5564848;  1 drivers
v000001bdd555e6e0_0 .net "data_i", 31 0, v000001bdd555cac0_0;  alias, 1 drivers
v000001bdd555ed20_0 .net "data_o", 31 0, L_000001bdd55c06b0;  alias, 1 drivers
L_000001bdd55c2af0 .part v000001bdd555cac0_0, 0, 31;
L_000001bdd55c06b0 .concat [ 1 31 0 0], L_000001bdd5564848, L_000001bdd55c2af0;
S_000001bdd555db30 .scope module, "alu" "alu" 3 266, 21 3 0, S_000001bdd54fdb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 32 "src1";
    .port_info 2 /INPUT 32 "src2";
    .port_info 3 /INPUT 4 "ALU_control";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "Zero";
v000001bdd555f040_0 .net "ALU_control", 3 0, v000001bdd54a6820_0;  alias, 1 drivers
v000001bdd555fae0_0 .net "Zero", 0 0, L_000001bdd55c1470;  alias, 1 drivers
L_000001bdd5564920 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdd555fcc0_0 .net/2u *"_ivl_0", 31 0, L_000001bdd5564920;  1 drivers
v000001bdd555fd60_0 .net *"_ivl_2", 0 0, L_000001bdd55c1b50;  1 drivers
L_000001bdd5564968 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001bdd55621d0_0 .net/2s *"_ivl_4", 1 0, L_000001bdd5564968;  1 drivers
L_000001bdd55649b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bdd5560f10_0 .net/2s *"_ivl_6", 1 0, L_000001bdd55649b0;  1 drivers
v000001bdd5560d30_0 .net *"_ivl_8", 1 0, L_000001bdd55c07f0;  1 drivers
v000001bdd5560510_0 .var "result", 31 0;
v000001bdd55615f0_0 .net "rst_n", 0 0, v000001bdd5563ce0_0;  alias, 1 drivers
v000001bdd5560790_0 .net "src1", 31 0, v000001bdd555c840_0;  alias, 1 drivers
v000001bdd5562130_0 .net "src2", 31 0, v000001bdd555b8a0_0;  alias, 1 drivers
E_000001bdd54d2da0 .event anyedge, v000001bdd54a6820_0, v000001bdd555c840_0, v000001bdd555b8a0_0;
L_000001bdd55c1b50 .cmp/eq 32, v000001bdd5560510_0, L_000001bdd5564920;
L_000001bdd55c07f0 .functor MUXZ 2, L_000001bdd55649b0, L_000001bdd5564968, L_000001bdd55c1b50, C4<>;
L_000001bdd55c1470 .part L_000001bdd55c07f0, 0, 1;
    .scope S_000001bdd555de50;
T_0 ;
    %wait E_000001bdd54d0e60;
    %load/vec4 v000001bdd555e820_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bdd555efa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bdd555f9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001bdd555fa40_0;
    %assign/vec4 v000001bdd555efa0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bdd50a7170;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bdd555c160_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001bdd555c160_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001bdd555c160_0;
    %store/vec4a v000001bdd555cfc0, 4, 0;
    %load/vec4 v000001bdd555c160_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bdd555c160_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 13 14 "$readmemb", "test_data/CO_test_data6.txt", v000001bdd555cfc0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001bdd50adf30;
T_2 ;
    %wait E_000001bdd54d0e60;
    %load/vec4 v000001bdd555cb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v000001bdd554f800_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001bdd555c200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bdd5551310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bdd555bee0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001bdd5550e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001bdd555c8e0_0;
    %assign/vec4 v000001bdd555c200_0, 0;
    %load/vec4 v000001bdd5550eb0_0;
    %assign/vec4 v000001bdd5551310_0, 0;
    %load/vec4 v000001bdd555c980_0;
    %assign/vec4 v000001bdd555bee0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001bdd50b03d0;
T_3 ;
    %wait E_000001bdd54d33a0;
    %load/vec4 v000001bdd5550c30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001bdd5550690_0;
    %load/vec4 v000001bdd5551c70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001bdd5550690_0;
    %load/vec4 v000001bdd55511d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd5551bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd5550730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd5551b30_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd5551bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd5550730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd5551b30_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001bdd50b0b80;
T_4 ;
    %wait E_000001bdd54cfbe0;
    %load/vec4 v000001bdd554ee00_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554eb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554f3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554e860_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001bdd554f6c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001bdd554f4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554f260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554e900_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001bdd554ef40_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001bdd554ff80_0, 0, 2;
    %jmp T_4.8;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd554eb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554f3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554e860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554f6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554f4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554f260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554e900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554ef40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001bdd554ff80_0, 0, 2;
    %jmp T_4.8;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd554eb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554f3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554e860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554f6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554f4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554f260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554e900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd554ef40_0, 0, 1;
    %load/vec4 v000001bdd554e5e0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_4.9, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %store/vec4 v000001bdd554ff80_0, 0, 2;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd554eb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554f3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554e860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554f6c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd554f4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd554f260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554e900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd554ef40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bdd554ff80_0, 0, 2;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554eb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554f3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554e860_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001bdd554f6c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001bdd554f4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554f260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd554e900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd554ef40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bdd554ff80_0, 0, 2;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554eb80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd554f3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554e860_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001bdd554f6c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001bdd554f4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554f260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554e900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554ef40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001bdd554ff80_0, 0, 2;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd554eb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554f3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd554e860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd554f6c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001bdd554f4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554f260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554e900_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001bdd554ef40_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001bdd554ff80_0, 0, 2;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd554eb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554f3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd554e860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd554f6c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001bdd554f4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554f260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd554e900_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001bdd554ef40_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001bdd554ff80_0, 0, 2;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001bdd555dfe0;
T_5 ;
    %wait E_000001bdd54d38e0;
    %load/vec4 v000001bdd555f180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001bdd555fea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001bdd5560080_0;
    %load/vec4 v000001bdd555f900_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001bdd555f900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001bdd555f7c0, 4;
    %load/vec4 v000001bdd555f900_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd555f7c0, 0, 4;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001bdd50a7300;
T_6 ;
    %wait E_000001bdd54d3820;
    %load/vec4 v000001bdd555c2a0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/z;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/z;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/z;
    %jmp/1 T_6.5, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bdd555cac0_0, 0, 32;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v000001bdd555c5c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001bdd555c5c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001bdd555cac0_0, 0, 32;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v000001bdd555c5c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001bdd555c5c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001bdd555cac0_0, 0, 32;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v000001bdd555c5c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001bdd555c5c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001bdd555cac0_0, 0, 32;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v000001bdd555c5c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001bdd555c5c0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001bdd555c5c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001bdd555c5c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001bdd555cac0_0, 0, 32;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v000001bdd555c5c0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000001bdd555c5c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001bdd555c5c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001bdd555c5c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v000001bdd555cac0_0, 0, 32;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000001bdd555c5c0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001bdd555c5c0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001bdd555c5c0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001bdd555c5c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001bdd555c5c0_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001bdd555cac0_0, 0, 32;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001bdd50adc30;
T_7 ;
    %wait E_000001bdd54d1fa0;
    %load/vec4 v000001bdd5551270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bdd5550cd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001bdd5550870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bdd5552030_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001bdd55518b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bdd55522b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bdd5551db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bdd5552210_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bdd55509b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001bdd5550910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bdd5550d70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001bdd5550b90_0;
    %assign/vec4 v000001bdd5550cd0_0, 0;
    %load/vec4 v000001bdd55520d0_0;
    %assign/vec4 v000001bdd5550870_0, 0;
    %load/vec4 v000001bdd5551450_0;
    %assign/vec4 v000001bdd5552030_0, 0;
    %load/vec4 v000001bdd55507d0_0;
    %assign/vec4 v000001bdd55518b0_0, 0;
    %load/vec4 v000001bdd5551130_0;
    %assign/vec4 v000001bdd55522b0_0, 0;
    %load/vec4 v000001bdd5552170_0;
    %assign/vec4 v000001bdd5551db0_0, 0;
    %load/vec4 v000001bdd55514f0_0;
    %assign/vec4 v000001bdd5552210_0, 0;
    %load/vec4 v000001bdd5550af0_0;
    %assign/vec4 v000001bdd55509b0_0, 0;
    %load/vec4 v000001bdd5551810_0;
    %assign/vec4 v000001bdd5550910_0, 0;
    %load/vec4 v000001bdd5551590_0;
    %assign/vec4 v000001bdd5550d70_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001bdd50b0240;
T_8 ;
    %wait E_000001bdd54d2020;
    %load/vec4 v000001bdd5550a50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001bdd5550550_0;
    %load/vec4 v000001bdd5551770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bdd5551770_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001bdd5551f90_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001bdd55505f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001bdd5550550_0;
    %load/vec4 v000001bdd55513b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bdd55513b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001bdd5551f90_0, 0, 2;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bdd5551f90_0, 0, 2;
T_8.3 ;
T_8.1 ;
    %load/vec4 v000001bdd5550a50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001bdd5551090_0;
    %load/vec4 v000001bdd5551770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bdd5551770_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001bdd55504b0_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000001bdd55505f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001bdd5551090_0;
    %load/vec4 v000001bdd55513b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bdd55513b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001bdd55504b0_0, 0, 2;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bdd55504b0_0, 0, 2;
T_8.7 ;
T_8.5 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001bdd509d960;
T_9 ;
    %wait E_000001bdd54d3460;
    %load/vec4 v000001bdd555d380_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000001bdd555d100_0;
    %store/vec4 v000001bdd555c840_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001bdd555d380_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v000001bdd555b580_0;
    %store/vec4 v000001bdd555c840_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001bdd555d380_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v000001bdd555c660_0;
    %store/vec4 v000001bdd555c840_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bdd555c840_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001bdd509daf0;
T_10 ;
    %wait E_000001bdd54d34e0;
    %load/vec4 v000001bdd555b940_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000001bdd555b4e0_0;
    %store/vec4 v000001bdd555b8a0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001bdd555b940_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v000001bdd555b620_0;
    %store/vec4 v000001bdd555b8a0_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001bdd555b940_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v000001bdd555b760_0;
    %store/vec4 v000001bdd555b8a0_0, 0, 32;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bdd555b8a0_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001bdd5046150;
T_11 ;
    %wait E_000001bdd54cf6e0;
    %load/vec4 v000001bdd50a7850_0;
    %dup/vec4;
    %pushi/vec4 0, 60, 6;
    %cmp/z;
    %jmp/1 T_11.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 60, 6;
    %cmp/z;
    %jmp/1 T_11.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/z;
    %jmp/1 T_11.2, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/z;
    %jmp/1 T_11.3, 4;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/z;
    %jmp/1 T_11.4, 4;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/z;
    %jmp/1 T_11.5, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/z;
    %jmp/1 T_11.6, 4;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/z;
    %jmp/1 T_11.7, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/z;
    %jmp/1 T_11.8, 4;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/z;
    %jmp/1 T_11.9, 4;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001bdd54a6820_0, 0, 4;
    %jmp T_11.11;
T_11.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bdd54a6820_0, 0, 4;
    %jmp T_11.11;
T_11.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001bdd54a6820_0, 0, 4;
    %jmp T_11.11;
T_11.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bdd54a6820_0, 0, 4;
    %jmp T_11.11;
T_11.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001bdd54a6820_0, 0, 4;
    %jmp T_11.11;
T_11.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bdd54a6820_0, 0, 4;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001bdd54a6820_0, 0, 4;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001bdd54a6820_0, 0, 4;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001bdd54a6820_0, 0, 4;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001bdd54a6820_0, 0, 4;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001bdd54a6820_0, 0, 4;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001bdd555db30;
T_12 ;
    %wait E_000001bdd54d2da0;
    %load/vec4 v000001bdd555f040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/z;
    %jmp/1 T_12.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/z;
    %jmp/1 T_12.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/z;
    %jmp/1 T_12.2, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/z;
    %jmp/1 T_12.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/z;
    %jmp/1 T_12.4, 4;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/z;
    %jmp/1 T_12.5, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/z;
    %jmp/1 T_12.6, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/z;
    %jmp/1 T_12.7, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/z;
    %jmp/1 T_12.8, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/z;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bdd5560510_0, 0, 32;
    %jmp T_12.11;
T_12.0 ;
    %load/vec4 v000001bdd5560790_0;
    %load/vec4 v000001bdd5562130_0;
    %and;
    %store/vec4 v000001bdd5560510_0, 0, 32;
    %jmp T_12.11;
T_12.1 ;
    %load/vec4 v000001bdd5560790_0;
    %load/vec4 v000001bdd5562130_0;
    %or;
    %store/vec4 v000001bdd5560510_0, 0, 32;
    %jmp T_12.11;
T_12.2 ;
    %load/vec4 v000001bdd5560790_0;
    %load/vec4 v000001bdd5562130_0;
    %add;
    %store/vec4 v000001bdd5560510_0, 0, 32;
    %jmp T_12.11;
T_12.3 ;
    %load/vec4 v000001bdd5560790_0;
    %load/vec4 v000001bdd5562130_0;
    %sub;
    %store/vec4 v000001bdd5560510_0, 0, 32;
    %jmp T_12.11;
T_12.4 ;
    %load/vec4 v000001bdd5560790_0;
    %load/vec4 v000001bdd5562130_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.13, 8;
T_12.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.13, 8;
 ; End of false expr.
    %blend;
T_12.13;
    %store/vec4 v000001bdd5560510_0, 0, 32;
    %jmp T_12.11;
T_12.5 ;
    %load/vec4 v000001bdd5560790_0;
    %load/vec4 v000001bdd5562130_0;
    %nor;
    %store/vec4 v000001bdd5560510_0, 0, 32;
    %jmp T_12.11;
T_12.6 ;
    %load/vec4 v000001bdd5560790_0;
    %load/vec4 v000001bdd5562130_0;
    %nand;
    %store/vec4 v000001bdd5560510_0, 0, 32;
    %jmp T_12.11;
T_12.7 ;
    %load/vec4 v000001bdd5560790_0;
    %ix/getv 4, v000001bdd5562130_0;
    %shiftr 4;
    %store/vec4 v000001bdd5560510_0, 0, 32;
    %jmp T_12.11;
T_12.8 ;
    %load/vec4 v000001bdd5560790_0;
    %ix/getv 4, v000001bdd5562130_0;
    %shiftl 4;
    %store/vec4 v000001bdd5560510_0, 0, 32;
    %jmp T_12.11;
T_12.9 ;
    %load/vec4 v000001bdd5560790_0;
    %load/vec4 v000001bdd5562130_0;
    %xor;
    %store/vec4 v000001bdd5560510_0, 0, 32;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001bdd50b0d10;
T_13 ;
    %wait E_000001bdd54d1fa0;
    %load/vec4 v000001bdd5551950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bdd55519f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001bdd554f9e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001bdd554ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bdd5550ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bdd554f120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bdd5551e50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001bdd554fd00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bdd5552350_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001bdd554fda0_0;
    %assign/vec4 v000001bdd55519f0_0, 0;
    %load/vec4 v000001bdd554fbc0_0;
    %assign/vec4 v000001bdd554f9e0_0, 0;
    %load/vec4 v000001bdd554f760_0;
    %assign/vec4 v000001bdd554ec20_0, 0;
    %load/vec4 v000001bdd5551a90_0;
    %assign/vec4 v000001bdd5550ff0_0, 0;
    %load/vec4 v000001bdd5550200_0;
    %assign/vec4 v000001bdd554f120_0, 0;
    %load/vec4 v000001bdd55516d0_0;
    %assign/vec4 v000001bdd5551e50_0, 0;
    %load/vec4 v000001bdd554efe0_0;
    %assign/vec4 v000001bdd554fd00_0, 0;
    %load/vec4 v000001bdd5550f50_0;
    %assign/vec4 v000001bdd5552350_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001bdd5046470;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bdd554f8a0_0, 0, 32;
T_14.0 ;
    %load/vec4 v000001bdd554f8a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001bdd554f8a0_0;
    %store/vec4a v000001bdd554e9a0, 4, 0;
    %load/vec4 v000001bdd554f8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bdd554f8a0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001bdd554e9a0, 4, 0;
    %end;
    .thread T_14;
    .scope S_000001bdd5046470;
T_15 ;
    %wait E_000001bdd54d0e60;
    %load/vec4 v000001bdd5550020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001bdd55502a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001bdd554fe40_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd554e9a0, 0, 4;
    %load/vec4 v000001bdd55502a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001bdd554fe40_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd554e9a0, 0, 4;
    %load/vec4 v000001bdd55502a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001bdd554fe40_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd554e9a0, 0, 4;
    %load/vec4 v000001bdd55502a0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001bdd554fe40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdd554e9a0, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001bdd50a7490;
T_16 ;
    %wait E_000001bdd54d1fa0;
    %load/vec4 v000001bdd555d1a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001bdd555bf80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bdd555c020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bdd555c0c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001bdd555c700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bdd555cca0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001bdd555cc00_0;
    %assign/vec4 v000001bdd555bf80_0, 0;
    %load/vec4 v000001bdd555b6c0_0;
    %assign/vec4 v000001bdd555c020_0, 0;
    %load/vec4 v000001bdd555ce80_0;
    %assign/vec4 v000001bdd555c0c0_0, 0;
    %load/vec4 v000001bdd555ba80_0;
    %assign/vec4 v000001bdd555c700_0, 0;
    %load/vec4 v000001bdd555cf20_0;
    %assign/vec4 v000001bdd555cca0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001bdd555e170;
T_17 ;
    %wait E_000001bdd54d3560;
    %load/vec4 v000001bdd555f4a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v000001bdd555b9e0_0;
    %store/vec4 v000001bdd555bc60_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001bdd555f4a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v000001bdd555bb20_0;
    %store/vec4 v000001bdd555bc60_0, 0, 32;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v000001bdd555f4a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v000001bdd555bbc0_0;
    %store/vec4 v000001bdd555bc60_0, 0, 32;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bdd555bc60_0, 0, 32;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001bdd54fd9f0;
T_18 ;
    %delay 25000, 0;
    %load/vec4 v000001bdd5562ac0_0;
    %inv;
    %store/vec4 v000001bdd5562ac0_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_000001bdd54fd9f0;
T_19 ;
    %vpi_call 2 18 "$dumpfile", "lab5.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001bdd54fd9f0 {0 0 0};
    %end;
    .thread T_19;
    .scope S_000001bdd54fd9f0;
T_20 ;
    %vpi_func 2 24 "$fopen" 32, "result.txt", "w" {0 0 0};
    %store/vec4 v000001bdd5562c00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd5562ac0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bdd5562b60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdd5563ce0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdd5563ce0_0, 0, 1;
    %delay 1750000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %vpi_call 2 31 "$fclose", v000001bdd5562c00_0 {0 0 0};
    %end;
    .thread T_20;
    .scope S_000001bdd54fd9f0;
T_21 ;
    %wait E_000001bdd54d0e60;
    %load/vec4 v000001bdd5562b60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bdd5562b60_0, 0, 32;
    %load/vec4 v000001bdd5562b60_0;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 37 "$display", "PC = %d", v000001bdd555efa0_0 {0 0 0};
    %vpi_call 2 38 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v000001bdd554eae0_0, v000001bdd554eae0_1, v000001bdd554eae0_2, v000001bdd554eae0_3, v000001bdd554eae0_4, v000001bdd554eae0_5, v000001bdd554eae0_6, v000001bdd554eae0_7 {0 0 0};
    %vpi_call 2 39 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v000001bdd554eae0_8, v000001bdd554eae0_9, v000001bdd554eae0_10, v000001bdd554eae0_11, v000001bdd554eae0_12, v000001bdd554eae0_13, v000001bdd554eae0_14, v000001bdd554eae0_15 {0 0 0};
    %vpi_call 2 40 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v000001bdd554eae0_16, v000001bdd554eae0_17, v000001bdd554eae0_18, v000001bdd554eae0_19, v000001bdd554eae0_20, v000001bdd554eae0_21, v000001bdd554eae0_22, v000001bdd554eae0_23 {0 0 0};
    %vpi_call 2 41 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v000001bdd554eae0_24, v000001bdd554eae0_25, v000001bdd554eae0_26, v000001bdd554eae0_27, v000001bdd554eae0_28, v000001bdd554eae0_29, v000001bdd554eae0_30, v000001bdd554eae0_31 {0 0 0};
    %vpi_call 2 42 "$display", "Registers" {0 0 0};
    %vpi_call 2 43 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v000001bdd555f7c0, 0>, &A<v000001bdd555f7c0, 1>, &A<v000001bdd555f7c0, 2>, &A<v000001bdd555f7c0, 3>, &A<v000001bdd555f7c0, 4>, &A<v000001bdd555f7c0, 5>, &A<v000001bdd555f7c0, 6>, &A<v000001bdd555f7c0, 7> {0 0 0};
    %vpi_call 2 44 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v000001bdd555f7c0, 8>, &A<v000001bdd555f7c0, 9>, &A<v000001bdd555f7c0, 10>, &A<v000001bdd555f7c0, 11>, &A<v000001bdd555f7c0, 12>, &A<v000001bdd555f7c0, 13>, &A<v000001bdd555f7c0, 14>, &A<v000001bdd555f7c0, 15> {0 0 0};
    %vpi_call 2 45 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v000001bdd555f7c0, 16>, &A<v000001bdd555f7c0, 17>, &A<v000001bdd555f7c0, 18>, &A<v000001bdd555f7c0, 19>, &A<v000001bdd555f7c0, 20>, &A<v000001bdd555f7c0, 21>, &A<v000001bdd555f7c0, 22>, &A<v000001bdd555f7c0, 23> {0 0 0};
    %vpi_call 2 46 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v000001bdd555f7c0, 24>, &A<v000001bdd555f7c0, 25>, &A<v000001bdd555f7c0, 26>, &A<v000001bdd555f7c0, 27>, &A<v000001bdd555f7c0, 28>, &A<v000001bdd555f7c0, 29>, &A<v000001bdd555f7c0, 30>, &A<v000001bdd555f7c0, 31> {0 0 0};
    %vpi_call 2 47 "$fwrite", v000001bdd5562c00_0, "PC = %d\012", v000001bdd555efa0_0 {0 0 0};
    %vpi_call 2 48 "$fwrite", v000001bdd5562c00_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v000001bdd554eae0_0, v000001bdd554eae0_1, v000001bdd554eae0_2, v000001bdd554eae0_3, v000001bdd554eae0_4, v000001bdd554eae0_5, v000001bdd554eae0_6, v000001bdd554eae0_7 {0 0 0};
    %vpi_call 2 49 "$fwrite", v000001bdd5562c00_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v000001bdd554eae0_8, v000001bdd554eae0_9, v000001bdd554eae0_10, v000001bdd554eae0_11, v000001bdd554eae0_12, v000001bdd554eae0_13, v000001bdd554eae0_14, v000001bdd554eae0_15 {0 0 0};
    %vpi_call 2 50 "$fwrite", v000001bdd5562c00_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v000001bdd554eae0_16, v000001bdd554eae0_17, v000001bdd554eae0_18, v000001bdd554eae0_19, v000001bdd554eae0_20, v000001bdd554eae0_21, v000001bdd554eae0_22, v000001bdd554eae0_23 {0 0 0};
    %vpi_call 2 51 "$fwrite", v000001bdd5562c00_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v000001bdd554eae0_24, v000001bdd554eae0_25, v000001bdd554eae0_26, v000001bdd554eae0_27, v000001bdd554eae0_28, v000001bdd554eae0_29, v000001bdd554eae0_30, v000001bdd554eae0_31 {0 0 0};
    %vpi_call 2 52 "$fwrite", v000001bdd5562c00_0, "Registers\012" {0 0 0};
    %vpi_call 2 53 "$fwrite", v000001bdd5562c00_0, "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d\012", &A<v000001bdd555f7c0, 0>, &A<v000001bdd555f7c0, 1>, &A<v000001bdd555f7c0, 2>, &A<v000001bdd555f7c0, 3>, &A<v000001bdd555f7c0, 4>, &A<v000001bdd555f7c0, 5>, &A<v000001bdd555f7c0, 6>, &A<v000001bdd555f7c0, 7> {0 0 0};
    %vpi_call 2 54 "$fwrite", v000001bdd5562c00_0, "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d\012", &A<v000001bdd555f7c0, 8>, &A<v000001bdd555f7c0, 9>, &A<v000001bdd555f7c0, 10>, &A<v000001bdd555f7c0, 11>, &A<v000001bdd555f7c0, 12>, &A<v000001bdd555f7c0, 13>, &A<v000001bdd555f7c0, 14>, &A<v000001bdd555f7c0, 15> {0 0 0};
    %vpi_call 2 55 "$fwrite", v000001bdd5562c00_0, "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d\012", &A<v000001bdd555f7c0, 16>, &A<v000001bdd555f7c0, 17>, &A<v000001bdd555f7c0, 18>, &A<v000001bdd555f7c0, 19>, &A<v000001bdd555f7c0, 20>, &A<v000001bdd555f7c0, 21>, &A<v000001bdd555f7c0, 22>, &A<v000001bdd555f7c0, 23> {0 0 0};
    %vpi_call 2 56 "$fwrite", v000001bdd5562c00_0, "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v000001bdd555f7c0, 24>, &A<v000001bdd555f7c0, 25>, &A<v000001bdd555f7c0, 26>, &A<v000001bdd555f7c0, 27>, &A<v000001bdd555f7c0, 28>, &A<v000001bdd555f7c0, 29>, &A<v000001bdd555f7c0, 30>, &A<v000001bdd555f7c0, 31> {0 0 0};
T_21.0 ;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Pipeline_CPU.v";
    "ALU_Ctrl.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "EXEMEM_register.v";
    "ForwardingUnit.v";
    "Hazard_detection.v";
    "IDEXE_register.v";
    "IFID_register.v";
    "Instr_Memory.v";
    "Imm_Gen.v";
    "MEMWB_register.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Shift_Left_1.v";
    "alu.v";
